Analysis & Synthesis report for Project2
Sun Dec 03 20:16:28 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Project3
 18. Parameter Settings for User Entity Instance: InstMemory:instMem
 19. Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: FetchStage:fetchStage
 21. Parameter Settings for User Entity Instance: FetchStage:fetchStage|counter:branchWaitCounter
 22. Parameter Settings for User Entity Instance: FetchStage:fetchStage|PcApparatus:pcApparatus
 23. Parameter Settings for User Entity Instance: FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc
 24. Parameter Settings for User Entity Instance: Register:dStageInstrReg
 25. Parameter Settings for User Entity Instance: Register:dStagePcReg
 26. Parameter Settings for User Entity Instance: DecodeStage:decodeStage
 27. Parameter Settings for User Entity Instance: DecodeStage:decodeStage|SignExtension:immSext
 28. Parameter Settings for User Entity Instance: Regfile:regfile
 29. Parameter Settings for User Entity Instance: Register:eStageRegfileOut1Reg
 30. Parameter Settings for User Entity Instance: Register:eStageRegno1Reg
 31. Parameter Settings for User Entity Instance: Register:eStageRegfileOut2Reg
 32. Parameter Settings for User Entity Instance: Register:eStageRegno2Reg
 33. Parameter Settings for User Entity Instance: Register:eStageImmReg
 34. Parameter Settings for User Entity Instance: Register:eStageAluIn2SelReg
 35. Parameter Settings for User Entity Instance: Register:eStageAluFuncReg
 36. Parameter Settings for User Entity Instance: Register:eStageLoadStoreReg
 37. Parameter Settings for User Entity Instance: Register:eStageRdReg
 38. Parameter Settings for User Entity Instance: Register:eStagePcReg
 39. Parameter Settings for User Entity Instance: Register:eStageRegfileWrtEnReg
 40. Parameter Settings for User Entity Instance: Register:regfileInSel
 41. Parameter Settings for User Entity Instance: ExecStage:execStage
 42. Parameter Settings for User Entity Instance: ExecStage:execStage|Alu:alu
 43. Parameter Settings for User Entity Instance: ExecStage:execStage|ForwardMux:rs1FwdMux
 44. Parameter Settings for User Entity Instance: ExecStage:execStage|ForwardMux:rs2FwdMux
 45. Parameter Settings for User Entity Instance: Register:mStageAddrReg
 46. Parameter Settings for User Entity Instance: Register:mStageIoInReg
 47. Parameter Settings for User Entity Instance: Register:mStageIsStoreReg
 48. Parameter Settings for User Entity Instance: Register:mStageRdReg
 49. Parameter Settings for User Entity Instance: Register:mStagePcReg
 50. Parameter Settings for User Entity Instance: Register:mStageRegfileWrtEnReg
 51. Parameter Settings for User Entity Instance: Register:mStageRegfileInSelReg
 52. Parameter Settings for User Entity Instance: MemStage:memStage
 53. Parameter Settings for User Entity Instance: MemStage:memStage|RegfileInMux:fwdValueMux
 54. Parameter Settings for User Entity Instance: MemStage:memStage|IoController:ioController
 55. Parameter Settings for User Entity Instance: MemStage:memStage|DMemController:dMemController
 56. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController
 57. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]
 58. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count
 59. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]
 60. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]|counter:count
 61. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]
 62. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|counter:count
 63. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]
 64. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]|counter:count
 65. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]
 66. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|counter:count
 67. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]
 68. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]|counter:count
 69. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]
 70. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]|counter:count
 71. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]
 72. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]|counter:count
 73. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]
 74. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]|counter:count
 75. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]
 76. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]|counter:count
 77. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]
 78. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]|counter:count
 79. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]
 80. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count
 81. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]
 82. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count
 83. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]
 84. Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|counter:count
 85. Parameter Settings for User Entity Instance: Register:wbStageAluOutReg
 86. Parameter Settings for User Entity Instance: Register:wbStageIoOutReg
 87. Parameter Settings for User Entity Instance: Register:wbStagePcReg
 88. Parameter Settings for User Entity Instance: Register:wbStageRegfileInSelReg
 89. Parameter Settings for User Entity Instance: Register:wbStageWrtRegnoReg
 90. Parameter Settings for User Entity Instance: Register:wbStageRegfileWrtEnReg
 91. Parameter Settings for User Entity Instance: RegfileInMux:regfileInMux
 92. Parameter Settings for Inferred Entity Instance: MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0
 93. altsyncram Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "Register:wbStageRegfileWrtEnReg"
 95. Port Connectivity Checks: "Register:wbStageWrtRegnoReg"
 96. Port Connectivity Checks: "Register:wbStageRegfileInSelReg"
 97. Port Connectivity Checks: "Register:wbStagePcReg"
 98. Port Connectivity Checks: "Register:wbStageIoOutReg"
 99. Port Connectivity Checks: "Register:wbStageAluOutReg"
100. Port Connectivity Checks: "MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count"
101. Port Connectivity Checks: "Register:mStageRegfileInSelReg"
102. Port Connectivity Checks: "Register:mStageRegfileWrtEnReg"
103. Port Connectivity Checks: "Register:mStagePcReg"
104. Port Connectivity Checks: "Register:mStageRdReg"
105. Port Connectivity Checks: "Register:mStageIsStoreReg"
106. Port Connectivity Checks: "Register:mStageIoInReg"
107. Port Connectivity Checks: "Register:mStageAddrReg"
108. Port Connectivity Checks: "Register:regfileInSel"
109. Port Connectivity Checks: "Register:eStageRegfileWrtEnReg"
110. Port Connectivity Checks: "Register:eStagePcReg"
111. Port Connectivity Checks: "Register:eStageRdReg"
112. Port Connectivity Checks: "Register:eStageLoadStoreReg"
113. Port Connectivity Checks: "Register:eStageAluFuncReg"
114. Port Connectivity Checks: "Register:eStageAluIn2SelReg"
115. Port Connectivity Checks: "Register:eStageImmReg"
116. Port Connectivity Checks: "Register:eStageRegno2Reg"
117. Port Connectivity Checks: "Register:eStageRegfileOut2Reg"
118. Port Connectivity Checks: "Register:eStageRegno1Reg"
119. Port Connectivity Checks: "Register:eStageRegfileOut1Reg"
120. Port Connectivity Checks: "DecodeStage:decodeStage"
121. Port Connectivity Checks: "Register:dStagePcReg"
122. Port Connectivity Checks: "Register:dStageInstrReg"
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages
125. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Sun Dec 03 20:16:28 2017           ;
; Quartus II 32-bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Project2                                        ;
; Top-level Entity Name               ; Project3                                        ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 841                                             ;
; Total pins                          ; 86                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 65,536                                          ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 1                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project3           ; Project2           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; RegfileInMux.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v         ;         ;
; ForwardMux.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/ForwardMux.v           ;         ;
; Project3.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v             ;         ;
; MemStage.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v             ;         ;
; FetchStage.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v           ;         ;
; ExecStage.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v            ;         ;
; DecodeStage.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v          ;         ;
; Debouncer.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v            ;         ;
; IoController.vh                  ; yes             ; User Unspecified File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.vh        ;         ;
; IoController.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v         ;         ;
; DMemController.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v       ;         ;
; counter.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v              ;         ;
; UiController.vh                  ; yes             ; User Unspecified File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.vh        ;         ;
; UiController.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v         ;         ;
; PcApparatus.vh                   ; yes             ; User Unspecified File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.vh         ;         ;
; PcApparatus.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v          ;         ;
; Regfile.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v              ;         ;
; Alu.vh                           ; yes             ; User Unspecified File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.vh                 ;         ;
; Alu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v                  ;         ;
; Decoder.vh                       ; yes             ; User Unspecified File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Decoder.vh             ;         ;
; SignExtension.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/SignExtension.v        ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v             ;         ;
; Register.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v             ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v           ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v                  ; PLL     ;
; PLL/PLL_0002.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v         ; PLL     ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altera_pll.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/aglobal130.inc                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_acn1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 761                                                                   ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 1184                                                                  ;
;     -- 7 input functions                    ; 15                                                                    ;
;     -- 6 input functions                    ; 262                                                                   ;
;     -- 5 input functions                    ; 436                                                                   ;
;     -- 4 input functions                    ; 123                                                                   ;
;     -- <=3 input functions                  ; 348                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 841                                                                   ;
;                                             ;                                                                       ;
; I/O pins                                    ; 86                                                                    ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 65536                                                                 ;
; Total DSP Blocks                            ; 0                                                                     ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 912                                                                   ;
; Total fan-out                               ; 8061                                                                  ;
; Average fan-out                             ; 3.61                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |Project3                                    ; 1184 (30)         ; 841 (0)      ; 65536             ; 0          ; 86   ; 0            ; |Project3                                                                                                      ; work         ;
;    |DecodeStage:decodeStage|                 ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|DecodeStage:decodeStage                                                                              ; work         ;
;    |ExecStage:execStage|                     ; 338 (40)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|ExecStage:execStage                                                                                  ; work         ;
;       |Alu:alu|                              ; 162 (162)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|ExecStage:execStage|Alu:alu                                                                          ; work         ;
;       |ForwardMux:rs1FwdMux|                 ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|ExecStage:execStage|ForwardMux:rs1FwdMux                                                             ; work         ;
;       |ForwardMux:rs2FwdMux|                 ; 56 (56)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|ExecStage:execStage|ForwardMux:rs2FwdMux                                                             ; work         ;
;    |FetchStage:fetchStage|                   ; 132 (4)           ; 34 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Project3|FetchStage:fetchStage                                                                                ; work         ;
;       |PcApparatus:pcApparatus|              ; 126 (90)          ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Project3|FetchStage:fetchStage|PcApparatus:pcApparatus                                                        ; work         ;
;          |Register:pc|                       ; 36 (36)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc                                            ; work         ;
;       |counter:branchWaitCounter|            ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|FetchStage:fetchStage|counter:branchWaitCounter                                                      ; work         ;
;    |InstMemory:instMem|                      ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|InstMemory:instMem                                                                                   ; work         ;
;    |MemStage:memStage|                       ; 294 (0)           ; 180 (0)      ; 65536             ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage                                                                                    ; work         ;
;       |DMemController:dMemController|        ; 1 (1)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|DMemController:dMemController                                                      ; work         ;
;          |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0                                ; work         ;
;             |altsyncram_acn1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated ; work         ;
;       |IoController:ioController|            ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|IoController:ioController                                                          ; work         ;
;       |RegfileInMux:fwdValueMux|             ; 46 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|RegfileInMux:fwdValueMux                                                           ; work         ;
;       |UiController:uiController|            ; 198 (2)           ; 180 (26)     ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController                                                          ; work         ;
;          |Debouncer:keyDebouncers[0]|        ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]                               ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]|counter:count                 ; work         ;
;          |Debouncer:keyDebouncers[1]|        ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]                               ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count                 ; work         ;
;          |Debouncer:keyDebouncers[2]|        ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]                               ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count                 ; work         ;
;          |Debouncer:keyDebouncers[3]|        ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]                               ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|counter:count                 ; work         ;
;          |Debouncer:switchDebouncers[0]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[1]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[2]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[3]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[4]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[5]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[6]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[7]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[8]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]|counter:count              ; work         ;
;          |Debouncer:switchDebouncers[9]|     ; 12 (2)            ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]                            ; work         ;
;             |counter:count|                  ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]|counter:count              ; work         ;
;          |SevenSeg:ss1|                      ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|SevenSeg:ss1                                             ; work         ;
;          |SevenSeg:ss2|                      ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|SevenSeg:ss2                                             ; work         ;
;          |SevenSeg:ss3|                      ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|SevenSeg:ss3                                             ; work         ;
;          |SevenSeg:ss4|                      ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|MemStage:memStage|UiController:uiController|SevenSeg:ss4                                             ; work         ;
;    |PLL:PLL_inst|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|PLL:PLL_inst                                                                                         ; PLL          ;
;       |PLL_0002:pll_inst|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|PLL:PLL_inst|PLL_0002:pll_inst                                                                       ; PLL          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i                                               ; work         ;
;    |Regfile:regfile|                         ; 8 (8)             ; 256 (256)    ; 0                 ; 0          ; 0    ; 0            ; |Project3|Regfile:regfile                                                                                      ; work         ;
;    |RegfileInMux:regfileInMux|               ; 43 (43)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|RegfileInMux:regfileInMux                                                                            ; work         ;
;    |Register:dStageInstrReg|                 ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:dStageInstrReg                                                                              ; work         ;
;    |Register:dStagePcReg|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:dStagePcReg                                                                                 ; work         ;
;    |Register:eStageAluFuncReg|               ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageAluFuncReg                                                                            ; work         ;
;    |Register:eStageAluIn2SelReg|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageAluIn2SelReg                                                                          ; work         ;
;    |Register:eStageImmReg|                   ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageImmReg                                                                                ; work         ;
;    |Register:eStageLoadStoreReg|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageLoadStoreReg                                                                          ; work         ;
;    |Register:eStagePcReg|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStagePcReg                                                                                 ; work         ;
;    |Register:eStageRdReg|                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRdReg                                                                                 ; work         ;
;    |Register:eStageRegfileOut1Reg|           ; 97 (97)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRegfileOut1Reg                                                                        ; work         ;
;    |Register:eStageRegfileOut2Reg|           ; 98 (98)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRegfileOut2Reg                                                                        ; work         ;
;    |Register:eStageRegfileWrtEnReg|          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRegfileWrtEnReg                                                                       ; work         ;
;    |Register:eStageRegno1Reg|                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRegno1Reg                                                                             ; work         ;
;    |Register:eStageRegno2Reg|                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:eStageRegno2Reg                                                                             ; work         ;
;    |Register:mStageAddrReg|                  ; 99 (99)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageAddrReg                                                                               ; work         ;
;    |Register:mStageIoInReg|                  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageIoInReg                                                                               ; work         ;
;    |Register:mStageIsStoreReg|               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageIsStoreReg                                                                            ; work         ;
;    |Register:mStagePcReg|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStagePcReg                                                                                 ; work         ;
;    |Register:mStageRdReg|                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageRdReg                                                                                 ; work         ;
;    |Register:mStageRegfileInSelReg|          ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageRegfileInSelReg                                                                       ; work         ;
;    |Register:mStageRegfileWrtEnReg|          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:mStageRegfileWrtEnReg                                                                       ; work         ;
;    |Register:regfileInSel|                   ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:regfileInSel                                                                                ; work         ;
;    |Register:wbStageAluOutReg|               ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStageAluOutReg                                                                            ; work         ;
;    |Register:wbStageIoOutReg|                ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStageIoOutReg                                                                             ; work         ;
;    |Register:wbStagePcReg|                   ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStagePcReg                                                                                ; work         ;
;    |Register:wbStageRegfileInSelReg|         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStageRegfileInSelReg                                                                      ; work         ;
;    |Register:wbStageRegfileWrtEnReg|         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStageRegfileWrtEnReg                                                                      ; work         ;
;    |Register:wbStageWrtRegnoReg|             ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Project3|Register:wbStageWrtRegnoReg                                                                          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------------------------+
; Altera ; altera_pll   ; 13.0sp1 ; N/A          ; N/A          ; |Project3|PLL:PLL_inst                   ; C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v          ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |Project3|PLL:PLL_inst|PLL_0002:pll_inst ; C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-----------------------------------------------+-------------------------------------------------+
; Register name                                 ; Reason for Removal                              ;
+-----------------------------------------------+-------------------------------------------------+
; Register:eStageImmReg|dataOut[16..31]         ; Merged with Register:eStageImmReg|dataOut[15]   ;
; Register:dStageInstrReg|dataOut[2,6]          ; Stuck at GND due to stuck port data_in          ;
; Register:eStageRegno1Reg|dataOut[2]           ; Stuck at GND due to stuck port data_in          ;
; Register:eStageRdReg|dataOut[2]               ; Stuck at GND due to stuck port data_in          ;
; Register:mStageRdReg|dataOut[2]               ; Stuck at GND due to stuck port data_in          ;
; Register:wbStageWrtRegnoReg|dataOut[2]        ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[15][0]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][1]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][31]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][30]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][29]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][28]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][27]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][26]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][25]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][24]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][23]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][22]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][21]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][20]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][19]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][18]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][17]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][16]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][15]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][14]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][13]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][12]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][11]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][10]                  ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][9]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][8]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][7]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][6]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][5]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][4]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][3]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[15][2]                   ; Stuck at GND due to stuck port clock_enable     ;
; Regfile:regfile|data[4][0]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][0]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][0]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][0]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][0]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][0]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][0]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][1]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][1]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][1]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][1]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][1]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][1]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][1]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][31]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][31]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][31]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][31]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][31]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][31]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][31]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][30]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][30]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][30]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][30]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][30]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][30]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][30]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][29]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][29]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][29]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][29]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][29]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][29]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][29]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][28]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][28]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][28]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][28]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][28]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][28]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][28]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][27]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][27]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][27]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][27]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][27]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][27]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][27]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][26]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][26]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][26]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][26]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][26]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][26]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][26]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][25]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][25]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][25]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][25]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][25]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][25]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][25]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][24]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][24]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][24]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][24]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][24]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][24]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][24]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][23]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][23]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][23]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][23]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][23]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][23]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][23]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][22]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][22]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][22]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][22]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][22]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][22]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][22]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][21]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][21]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][21]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][21]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][21]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][21]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][21]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][20]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][20]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][20]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][20]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][20]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][20]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][20]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][19]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][19]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][19]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][19]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][19]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][19]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][19]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][18]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][18]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][18]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][18]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][18]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][18]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][18]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][17]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][17]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][17]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][17]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][17]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][17]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][17]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][16]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][16]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][16]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][16]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][16]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][16]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][16]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][15]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][15]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][15]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][15]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][15]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][15]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][15]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][14]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][14]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][14]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][14]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][14]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][14]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][14]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][13]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][13]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][13]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][13]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][13]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][13]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][13]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][12]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][12]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][12]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][12]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][12]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][12]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][12]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][11]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][11]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][11]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][11]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][11]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][11]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][11]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][10]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][10]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][10]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][10]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][10]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][10]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][10]                  ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][9]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][9]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][9]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][9]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][9]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][9]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][9]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][8]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][8]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][8]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][8]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][8]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][8]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][8]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][7]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][7]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][7]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][7]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][7]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][7]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][7]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][6]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][6]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][6]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][6]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][6]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][6]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][6]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][5]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][5]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][5]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][5]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][5]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][5]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][5]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][4]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][4]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][4]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][4]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][4]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][4]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][4]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][3]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][3]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][3]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][3]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][3]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][3]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][3]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[4][2]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[5][2]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[6][2]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[7][2]                    ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[12][2]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[13][2]                   ; Stuck at GND due to stuck port data_in          ;
; Regfile:regfile|data[14][2]                   ; Stuck at GND due to stuck port data_in          ;
; Register:dStageInstrReg|dataOut[29]           ; Merged with Register:dStageInstrReg|dataOut[25] ;
; Register:dStageInstrReg|dataOut[3]            ; Merged with Register:dStageInstrReg|dataOut[7]  ;
; Register:dStageInstrReg|dataOut[20..22,30,31] ; Merged with Register:dStageInstrReg|dataOut[23] ;
; Register:dStageInstrReg|dataOut[11]           ; Merged with Register:dStageInstrReg|dataOut[8]  ;
; Register:dStageInstrReg|dataOut[13..19]       ; Merged with Register:dStageInstrReg|dataOut[9]  ;
; Register:eStageImmReg|dataOut[12..14]         ; Merged with Register:eStageImmReg|dataOut[15]   ;
; Register:eStageImmReg|dataOut[1,5..10]        ; Merged with Register:eStageImmReg|dataOut[11]   ;
; Register:eStageImmReg|dataOut[0]              ; Merged with Register:eStageImmReg|dataOut[3]    ;
; Register:eStageRdReg|dataOut[3]               ; Merged with Register:eStageRegno1Reg|dataOut[3] ;
; Register:eStageAluIn2SelReg|dataOut[1]        ; Stuck at GND due to stuck port data_in          ;
; Register:dStageInstrReg|dataOut[9]            ; Merged with Register:dStageInstrReg|dataOut[27] ;
; Total Number of Removed Registers = 307       ;                                                 ;
+-----------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                               ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register:dStageInstrReg|dataOut[2] ; Stuck at GND              ; Register:eStageRdReg|dataOut[2], Register:mStageRdReg|dataOut[2],    ;
;                                    ; due to stuck port data_in ; Register:wbStageWrtRegnoReg|dataOut[2], Regfile:regfile|data[15][0], ;
;                                    ;                           ; Regfile:regfile|data[15][1], Regfile:regfile|data[15][31],           ;
;                                    ;                           ; Regfile:regfile|data[15][30], Regfile:regfile|data[15][29],          ;
;                                    ;                           ; Regfile:regfile|data[15][28], Regfile:regfile|data[15][27],          ;
;                                    ;                           ; Regfile:regfile|data[15][26], Regfile:regfile|data[15][25],          ;
;                                    ;                           ; Regfile:regfile|data[15][24], Regfile:regfile|data[15][23],          ;
;                                    ;                           ; Regfile:regfile|data[15][22], Regfile:regfile|data[15][21],          ;
;                                    ;                           ; Regfile:regfile|data[15][20], Regfile:regfile|data[15][19],          ;
;                                    ;                           ; Regfile:regfile|data[15][18], Regfile:regfile|data[15][17],          ;
;                                    ;                           ; Regfile:regfile|data[15][16], Regfile:regfile|data[15][15],          ;
;                                    ;                           ; Regfile:regfile|data[15][14], Regfile:regfile|data[15][13],          ;
;                                    ;                           ; Regfile:regfile|data[15][12], Regfile:regfile|data[15][11],          ;
;                                    ;                           ; Regfile:regfile|data[15][10], Regfile:regfile|data[15][9],           ;
;                                    ;                           ; Regfile:regfile|data[15][8], Regfile:regfile|data[15][7],            ;
;                                    ;                           ; Regfile:regfile|data[15][6], Regfile:regfile|data[15][5],            ;
;                                    ;                           ; Regfile:regfile|data[15][4], Regfile:regfile|data[15][3],            ;
;                                    ;                           ; Regfile:regfile|data[15][2], Regfile:regfile|data[12][0],            ;
;                                    ;                           ; Regfile:regfile|data[13][0], Regfile:regfile|data[14][0],            ;
;                                    ;                           ; Regfile:regfile|data[12][1], Regfile:regfile|data[13][1],            ;
;                                    ;                           ; Regfile:regfile|data[14][1], Regfile:regfile|data[12][31],           ;
;                                    ;                           ; Regfile:regfile|data[13][31], Regfile:regfile|data[14][31],          ;
;                                    ;                           ; Regfile:regfile|data[12][30], Regfile:regfile|data[13][30],          ;
;                                    ;                           ; Regfile:regfile|data[14][30], Regfile:regfile|data[12][29],          ;
;                                    ;                           ; Regfile:regfile|data[13][29], Regfile:regfile|data[14][29],          ;
;                                    ;                           ; Regfile:regfile|data[12][28], Regfile:regfile|data[13][28],          ;
;                                    ;                           ; Regfile:regfile|data[14][28], Regfile:regfile|data[12][27],          ;
;                                    ;                           ; Regfile:regfile|data[13][27], Regfile:regfile|data[14][27],          ;
;                                    ;                           ; Regfile:regfile|data[12][26], Regfile:regfile|data[13][26],          ;
;                                    ;                           ; Regfile:regfile|data[14][26], Regfile:regfile|data[12][25],          ;
;                                    ;                           ; Regfile:regfile|data[13][25], Regfile:regfile|data[14][25],          ;
;                                    ;                           ; Regfile:regfile|data[12][24], Regfile:regfile|data[13][24],          ;
;                                    ;                           ; Regfile:regfile|data[14][24], Regfile:regfile|data[12][23],          ;
;                                    ;                           ; Regfile:regfile|data[13][23], Regfile:regfile|data[14][23],          ;
;                                    ;                           ; Regfile:regfile|data[12][22], Regfile:regfile|data[13][22],          ;
;                                    ;                           ; Regfile:regfile|data[14][22], Regfile:regfile|data[12][21],          ;
;                                    ;                           ; Regfile:regfile|data[13][21], Regfile:regfile|data[14][21],          ;
;                                    ;                           ; Regfile:regfile|data[12][20], Regfile:regfile|data[13][20],          ;
;                                    ;                           ; Regfile:regfile|data[14][20], Regfile:regfile|data[12][19],          ;
;                                    ;                           ; Regfile:regfile|data[13][19], Regfile:regfile|data[14][19],          ;
;                                    ;                           ; Regfile:regfile|data[12][18], Regfile:regfile|data[13][18],          ;
;                                    ;                           ; Regfile:regfile|data[14][18], Regfile:regfile|data[12][17],          ;
;                                    ;                           ; Regfile:regfile|data[13][17], Regfile:regfile|data[14][17],          ;
;                                    ;                           ; Regfile:regfile|data[12][16], Regfile:regfile|data[13][16],          ;
;                                    ;                           ; Regfile:regfile|data[14][16], Regfile:regfile|data[12][15],          ;
;                                    ;                           ; Regfile:regfile|data[13][15], Regfile:regfile|data[14][15],          ;
;                                    ;                           ; Regfile:regfile|data[12][14], Regfile:regfile|data[13][14],          ;
;                                    ;                           ; Regfile:regfile|data[14][14], Regfile:regfile|data[12][13],          ;
;                                    ;                           ; Regfile:regfile|data[13][13], Regfile:regfile|data[14][13],          ;
;                                    ;                           ; Regfile:regfile|data[12][12], Regfile:regfile|data[13][12],          ;
;                                    ;                           ; Regfile:regfile|data[14][12], Regfile:regfile|data[12][11],          ;
;                                    ;                           ; Regfile:regfile|data[13][11], Regfile:regfile|data[14][11],          ;
;                                    ;                           ; Regfile:regfile|data[12][10], Regfile:regfile|data[13][10],          ;
;                                    ;                           ; Regfile:regfile|data[14][10], Regfile:regfile|data[12][9],           ;
;                                    ;                           ; Regfile:regfile|data[13][9], Regfile:regfile|data[14][9],            ;
;                                    ;                           ; Regfile:regfile|data[12][8], Regfile:regfile|data[13][8],            ;
;                                    ;                           ; Regfile:regfile|data[14][8], Regfile:regfile|data[12][7],            ;
;                                    ;                           ; Regfile:regfile|data[13][7], Regfile:regfile|data[14][7],            ;
;                                    ;                           ; Regfile:regfile|data[12][6], Regfile:regfile|data[13][6],            ;
;                                    ;                           ; Regfile:regfile|data[14][6], Regfile:regfile|data[12][5],            ;
;                                    ;                           ; Regfile:regfile|data[13][5], Regfile:regfile|data[14][5],            ;
;                                    ;                           ; Regfile:regfile|data[12][4], Regfile:regfile|data[13][4],            ;
;                                    ;                           ; Regfile:regfile|data[14][4], Regfile:regfile|data[12][3],            ;
;                                    ;                           ; Regfile:regfile|data[13][3], Regfile:regfile|data[14][3],            ;
;                                    ;                           ; Regfile:regfile|data[12][2], Regfile:regfile|data[13][2],            ;
;                                    ;                           ; Regfile:regfile|data[14][2]                                          ;
; Register:dStageInstrReg|dataOut[6] ; Stuck at GND              ; Register:eStageRegno1Reg|dataOut[2]                                  ;
;                                    ; due to stuck port data_in ;                                                                      ;
+------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 841   ;
; Number of registers using Synchronous Clear  ; 820   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 343   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                     ;
+-------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                ; Action           ; Reason              ;
+-------------------------------------------------------------------------------------+------------------+---------------------+
; Add0~114                                                                            ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Add1~2                                ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Add3~2                                ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[6]                ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[6]_NEW64_RTM068   ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[6]_NEW64_RTM068   ; Retimed Register ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[6]_OTERM65        ; Retimed Register ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[6]_OTERM67        ; Modified         ; Timing optimization ;
; FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut~3                 ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[0]~0                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[0]~0_OTERM49          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[1]~1                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2                  ; Deleted          ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_OTERM53          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_RTM055           ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_RTM055           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_wirecell         ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_wirecell_OTERM70 ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[2]~2_wirecell_RTM054  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[3]~3                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[3]~3_OTERM57          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[4]~4                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[4]~4_OTERM59          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[5]~5                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[5]~5_OTERM61          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[6]~6                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss1|dOut[6]~6_OTERM63          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[0]~0                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[0]~0_OTERM33          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[1]~1                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[1]~1_OTERM35          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2                  ; Deleted          ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_OTERM37          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_RTM039           ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_RTM039           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_wirecell         ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_wirecell_OTERM72 ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[2]~2_wirecell_RTM038  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[3]~3                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[3]~3_OTERM41          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[4]~4                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[4]~4_OTERM43          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[5]~5                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[5]~5_OTERM45          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[6]~6                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[0]~0                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[0]~0_OTERM17          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[1]~1                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2                  ; Deleted          ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_OTERM21          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_RTM023           ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_RTM023           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell         ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_OTERM74 ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_RTM022  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[3]~3                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[3]~3_OTERM25          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[4]~4                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[5]~5                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[5]~5_OTERM29          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[6]~6                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss3|dOut[6]~6_OTERM31          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[0]~0                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[0]~0_OTERM1           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[1]~1                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[1]~1_OTERM3           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2                  ; Deleted          ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_OTERM5           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_RTM07            ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_RTM07            ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_wirecell         ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_wirecell_OTERM76 ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[2]~2_wirecell_RTM06   ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[3]~3                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9           ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[4]~4                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[4]~4_OTERM11          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[5]~5                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[5]~5_OTERM13          ; Retimed Register ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[6]~6                  ; Modified         ; Timing optimization ;
; MemStage:memStage|UiController:uiController|SevenSeg:ss4|dOut[6]~6_OTERM15          ; Retimed Register ; Timing optimization ;
; RegfileInMux:regfileInMux|out[2]~31                                                 ; Modified         ; Timing optimization ;
+-------------------------------------------------------------------------------------+------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                               ; Type ;
+------------------------------------------------------------+------------------------------------------------------------+------+
; MemStage:memStage|DMemController:dMemController|out[0..31] ; MemStage:memStage|DMemController:dMemController|data_rtl_0 ; RAM  ;
+------------------------------------------------------------+------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count|count[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]|counter:count|count[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]|counter:count|count[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count|count[6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]|counter:count|count[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]|counter:count|count[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]|counter:count|count[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]|counter:count|count[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|counter:count|count[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]|counter:count|count[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|counter:count|count[2]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|counter:count|count[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count|count[7]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project3|Register:regfileInSel|dataOut[1]                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project3|Register:dStageInstrReg|dataOut[5]                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project3|Register:dStageInstrReg|dataOut[27]                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|ledValue[1]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project3|FetchStage:fetchStage|counter:branchWaitCounter|count[1]                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[0][3]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[1][11]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[2][4]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[3][21]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[8][18]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[9][6]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[10][29]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project3|Regfile:regfile|data[11][27]                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Project3|MemStage:memStage|UiController:uiController|hexValue[4]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Project3|FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[1]                             ;
; 9:1                ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |Project3|Register:eStageRegfileOut1Reg|dataOut[31]                                                        ;
; 6:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |Project3|FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc|dataOut[27]                            ;
; 17:1               ; 32 bits   ; 352 LEs       ; 160 LEs              ; 192 LEs                ; Yes        ; |Project3|Register:eStageRegfileOut2Reg|dataOut[1]                                                         ;
; 10:1               ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; Yes        ; |Project3|Register:mStageAddrReg|dataOut[9]                                                                ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |Project3|Register:mStageAddrReg|dataOut[25]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project3|RegfileInMux:regfileInMux|out[5]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project3|ExecStage:execStage|ForwardMux:rs1FwdMux|out[28]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project3|MemStage:memStage|RegfileInMux:fwdValueMux|out[11]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Project3|ExecStage:execStage|aluIn2[14]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project3|ExecStage:execStage|ForwardMux:rs2FwdMux|out[8]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project3|Register:dStageInstrReg|dataOut                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project3|Register:dStageInstrReg|dataOut                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Project3|MemStage:memStage|IoController:ioController|dataOut[15]                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Project3|MemStage:memStage|IoController:ioController|dataOut[9]                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project3|MemStage:memStage|IoController:ioController|dataOut[0]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project3    ;
+------------------------+----------------------------------+-----------------+
; Parameter Name         ; Value                            ; Type            ;
+------------------------+----------------------------------+-----------------+
; DBITS                  ; 32                               ; Signed Integer  ;
; INST_SIZE              ; 00000000000000000000000000000100 ; Unsigned Binary ;
; INST_BIT_WIDTH         ; 32                               ; Signed Integer  ;
; START_PC               ; 00000000000000000000000001000000 ; Unsigned Binary ;
; REG_INDEX_BIT_WIDTH    ; 4                                ; Signed Integer  ;
; ADDR_KEY               ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW                ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX               ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR              ; 11110000000000000000000000000100 ; Unsigned Binary ;
; ADDR_LEDG              ; 11110000000000000000000000001000 ; Unsigned Binary ;
; IMEM_INIT_FILE         ; integratedUi.mif                 ; String          ;
; IMEM_ADDR_BIT_WIDTH    ; 11                               ; Signed Integer  ;
; IMEM_DATA_BIT_WIDTH    ; 32                               ; Signed Integer  ;
; IMEM_PC_BITS_HI        ; 13                               ; Signed Integer  ;
; IMEM_PC_BITS_LO        ; 2                                ; Signed Integer  ;
; DMEMADDRBITS           ; 13                               ; Signed Integer  ;
; DMEMWORDBITS           ; 2                                ; Signed Integer  ;
; DMEMWORDS              ; 2048                             ; Signed Integer  ;
; DEBOUNCER_COUNTER_SIZE ; 8                                ; Signed Integer  ;
+------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMemory:instMem ;
+----------------+------------------+-----------------------------+
; Parameter Name ; Value            ; Type                        ;
+----------------+------------------+-----------------------------+
; MEM_INIT_FILE  ; integratedUi.mif ; String                      ;
; ADDR_BIT_WIDTH ; 11               ; Signed Integer              ;
; DATA_BIT_WIDTH ; 32               ; Signed Integer              ;
; N_WORDS        ; 2048             ; Signed Integer              ;
+----------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+-------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                            ;
+--------------------------------------+------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                          ;
; fractional_vco_multiplier            ; false      ; String                                          ;
; pll_type                             ; General    ; String                                          ;
; pll_subtype                          ; General    ; String                                          ;
; number_of_clocks                     ; 1          ; Signed Integer                                  ;
; operation_mode                       ; normal     ; String                                          ;
; deserialization_factor               ; 4          ; Signed Integer                                  ;
; data_rate                            ; 0          ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                  ;
; output_clock_frequency0              ; 10.0 MHz   ; String                                          ;
; phase_shift0                         ; 0 ps       ; String                                          ;
; duty_cycle0                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz      ; String                                          ;
; phase_shift1                         ; 0 ps       ; String                                          ;
; duty_cycle1                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz      ; String                                          ;
; phase_shift2                         ; 0 ps       ; String                                          ;
; duty_cycle2                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz      ; String                                          ;
; phase_shift3                         ; 0 ps       ; String                                          ;
; duty_cycle3                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz      ; String                                          ;
; phase_shift4                         ; 0 ps       ; String                                          ;
; duty_cycle4                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz      ; String                                          ;
; phase_shift5                         ; 0 ps       ; String                                          ;
; duty_cycle5                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz      ; String                                          ;
; phase_shift6                         ; 0 ps       ; String                                          ;
; duty_cycle6                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz      ; String                                          ;
; phase_shift7                         ; 0 ps       ; String                                          ;
; duty_cycle7                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz      ; String                                          ;
; phase_shift8                         ; 0 ps       ; String                                          ;
; duty_cycle8                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz      ; String                                          ;
; phase_shift9                         ; 0 ps       ; String                                          ;
; duty_cycle9                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz      ; String                                          ;
; phase_shift10                        ; 0 ps       ; String                                          ;
; duty_cycle10                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz      ; String                                          ;
; phase_shift11                        ; 0 ps       ; String                                          ;
; duty_cycle11                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz      ; String                                          ;
; phase_shift12                        ; 0 ps       ; String                                          ;
; duty_cycle12                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz      ; String                                          ;
; phase_shift13                        ; 0 ps       ; String                                          ;
; duty_cycle13                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz      ; String                                          ;
; phase_shift14                        ; 0 ps       ; String                                          ;
; duty_cycle14                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz      ; String                                          ;
; phase_shift15                        ; 0 ps       ; String                                          ;
; duty_cycle15                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz      ; String                                          ;
; phase_shift16                        ; 0 ps       ; String                                          ;
; duty_cycle16                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz      ; String                                          ;
; phase_shift17                        ; 0 ps       ; String                                          ;
; duty_cycle17                         ; 50         ; Signed Integer                                  ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false      ; String                                          ;
; m_cnt_odd_div_duty_en                ; false      ; String                                          ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false      ; String                                          ;
; n_cnt_odd_div_duty_en                ; false      ; String                                          ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false      ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                          ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false      ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                          ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false      ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                          ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false      ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                          ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false      ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                          ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false      ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                          ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false      ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                          ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false      ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                          ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false      ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                          ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false      ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                          ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false      ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                          ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false      ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                          ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false      ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                          ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false      ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                          ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false      ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                          ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false      ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                          ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false      ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                          ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false      ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                          ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                  ;
; pll_vco_div                          ; 1          ; Signed Integer                                  ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                          ;
; pll_cp_current                       ; 0          ; Signed Integer                                  ;
; pll_bwctrl                           ; 0          ; Signed Integer                                  ;
; pll_fractional_division              ; 1          ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                          ;
; mimic_fbclk_type                     ; gclk       ; String                                          ;
; pll_fbclk_mux_1                      ; glb        ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                          ;
; refclk1_frequency                    ; 0 MHz      ; String                                          ;
; pll_clkin_0_src                      ; clk_0      ; String                                          ;
; pll_clkin_1_src                      ; clk_0      ; String                                          ;
; pll_clk_loss_sw_en                   ; false      ; String                                          ;
; pll_auto_clk_sw_en                   ; false      ; String                                          ;
; pll_manu_clk_sw_en                   ; false      ; String                                          ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                  ;
+--------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchStage:fetchStage  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DBITS          ; 32                               ; Signed Integer  ;
; START_PC       ; 00000000000000000000000001000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchStage:fetchStage|counter:branchWaitCounter ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; SIZE           ; 2     ; Signed Integer                                                      ;
; MAX_VALUE      ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchStage:fetchStage|PcApparatus:pcApparatus ;
+----------------+----------------------------------+----------------------------------------+
; Parameter Name ; Value                            ; Type                                   ;
+----------------+----------------------------------+----------------------------------------+
; DBITS          ; 32                               ; Signed Integer                         ;
; START_PC       ; 00000000000000000000000001000000 ; Unsigned Binary                        ;
+----------------+----------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer                                     ;
; RESET_VALUE    ; 00000000000000000000000001000000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:dStageInstrReg ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer   ;
; RESET_VALUE    ; 00111011000000000000000010011001 ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:dStagePcReg   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:decodeStage ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DBITS          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:decodeStage|SignExtension:immSext ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                                                    ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Regfile:regfile ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WORD_SIZE      ; 32    ; Signed Integer                      ;
; INDEX_WIDTH    ; 4     ; Signed Integer                      ;
; NUM_REGS       ; 15    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRegfileOut1Reg ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer         ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRegno1Reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; BIT_WIDTH      ; 4     ; Signed Integer                               ;
; RESET_VALUE    ; 0000  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRegfileOut2Reg ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer         ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRegno2Reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; BIT_WIDTH      ; 4     ; Signed Integer                               ;
; RESET_VALUE    ; 0000  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageImmReg  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageAluIn2SelReg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BIT_WIDTH      ; 2     ; Signed Integer                                  ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageAluFuncReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BIT_WIDTH      ; 5     ; Signed Integer                                ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageLoadStoreReg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                  ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRdReg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BIT_WIDTH      ; 4     ; Signed Integer                           ;
; RESET_VALUE    ; 0000  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStagePcReg   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:eStageRegfileWrtEnReg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                     ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:regfileInSel ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BIT_WIDTH      ; 2     ; Signed Integer                            ;
; RESET_VALUE    ; 00    ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ExecStage:execStage ;
+---------------------+-------+------------------------------------+
; Parameter Name      ; Value ; Type                               ;
+---------------------+-------+------------------------------------+
; DBITS               ; 32    ; Signed Integer                     ;
; REG_INDEX_BIT_WIDTH ; 4     ; Signed Integer                     ;
+---------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ExecStage:execStage|Alu:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DBITS          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ExecStage:execStage|ForwardMux:rs1FwdMux ;
+---------------------+-------+---------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                    ;
+---------------------+-------+---------------------------------------------------------+
; DBITS               ; 32    ; Signed Integer                                          ;
; REG_INDEX_BIT_WIDTH ; 4     ; Signed Integer                                          ;
+---------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ExecStage:execStage|ForwardMux:rs2FwdMux ;
+---------------------+-------+---------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                    ;
+---------------------+-------+---------------------------------------------------------+
; DBITS               ; 32    ; Signed Integer                                          ;
; REG_INDEX_BIT_WIDTH ; 4     ; Signed Integer                                          ;
+---------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageAddrReg ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageIoInReg ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageIsStoreReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                ;
; RESET_VALUE    ; 0     ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageRdReg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; BIT_WIDTH      ; 4     ; Signed Integer                           ;
; RESET_VALUE    ; 0000  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStagePcReg   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageRegfileWrtEnReg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                     ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:mStageRegfileInSelReg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BIT_WIDTH      ; 2     ; Signed Integer                                     ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage              ;
+------------------------+----------------------------------+-----------------+
; Parameter Name         ; Value                            ; Type            ;
+------------------------+----------------------------------+-----------------+
; DBITS                  ; 32                               ; Signed Integer  ;
; DMEMADDRBITS           ; 13                               ; Signed Integer  ;
; DMEMWORDBITS           ; 2                                ; Signed Integer  ;
; DMEMWORDS              ; 2048                             ; Signed Integer  ;
; ADDR_KEY               ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW                ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX               ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR              ; 11110000000000000000000000000100 ; Unsigned Binary ;
; DEBOUNCER_COUNTER_SIZE ; 8                                ; Signed Integer  ;
+------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|RegfileInMux:fwdValueMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DBITS          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|IoController:ioController ;
+----------------+----------------------------------+--------------------------------------+
; Parameter Name ; Value                            ; Type                                 ;
+----------------+----------------------------------+--------------------------------------+
; DBITS          ; 32                               ; Signed Integer                       ;
; DMEMADDRBITS   ; 13                               ; Signed Integer                       ;
; DMEMWORDBITS   ; 2                                ; Signed Integer                       ;
; ADDR_KEY       ; 11110000000000000000000000010000 ; Unsigned Binary                      ;
; ADDR_SW        ; 11110000000000000000000000010100 ; Unsigned Binary                      ;
; ADDR_HEX       ; 11110000000000000000000000000000 ; Unsigned Binary                      ;
; ADDR_LEDR      ; 11110000000000000000000000000100 ; Unsigned Binary                      ;
+----------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|DMemController:dMemController ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DMEMADDRBITS   ; 13    ; Signed Integer                                                      ;
; DMEMWORDBITS   ; 2     ; Signed Integer                                                      ;
; DMEMWORDS      ; 2048  ; Signed Integer                                                      ;
; DBITS          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController ;
+------------------------+-------+---------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                    ;
+------------------------+-------+---------------------------------------------------------+
; DBITS                  ; 32    ; Signed Integer                                          ;
; DEBOUNCER_COUNTER_SIZE ; 8     ; Signed Integer                                          ;
+------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[1]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[2]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[3]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[4]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[5]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[6]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[7]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[8]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9] ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[9]|counter:count ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                              ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0] ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[0]|counter:count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                           ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1] ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[1]|counter:count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                           ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2] ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[2]|counter:count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                           ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3] ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:memStage|UiController:uiController|Debouncer:keyDebouncers[3]|counter:count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                           ;
; MAX_VALUE      ; 255   ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStageAluOutReg ;
+----------------+----------------------------------+--------------------+
; Parameter Name ; Value                            ; Type               ;
+----------------+----------------------------------+--------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer     ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary    ;
+----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStageIoOutReg ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer    ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStagePcReg  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStageRegfileInSelReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; BIT_WIDTH      ; 2     ; Signed Integer                                      ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStageWrtRegnoReg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BIT_WIDTH      ; 4     ; Signed Integer                                  ;
; RESET_VALUE    ; 0000  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:wbStageRegfileWrtEnReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; BIT_WIDTH      ; 1     ; Signed Integer                                      ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegfileInMux:regfileInMux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DBITS          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_acn1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Register:wbStageRegfileWrtEnReg" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                     ;
+-------+-------+----------+----------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register:wbStageWrtRegnoReg" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Register:wbStageRegfileInSelReg" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                     ;
+-------+-------+----------+----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Register:wbStagePcReg" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Register:wbStageIoOutReg" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Register:wbStageAluOutReg" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                 ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Register:mStageRegfileInSelReg" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                    ;
+-------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Register:mStageRegfileWrtEnReg" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                    ;
+-------+-------+----------+---------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register:mStagePcReg" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register:mStageRdReg" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC          ;
+-------+-------+----------+-----------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Register:mStageIsStoreReg" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Register:mStageIoInReg" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Register:mStageAddrReg" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Register:regfileInSel" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRegfileWrtEnReg" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                    ;
+-------+-------+----------+---------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register:eStagePcReg" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRdReg" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC          ;
+-------+-------+----------+-----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageLoadStoreReg" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageAluFuncReg" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageAluIn2SelReg" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                 ;
+-------+-------+----------+------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Register:eStageImmReg" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRegno2Reg" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRegfileOut2Reg" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRegno1Reg" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Register:eStageRegfileOut1Reg" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:decodeStage"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; regfile_wrtRegno ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Register:dStagePcReg" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC          ;
+-------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Register:dStageInstrReg" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; wrtEn ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 03 20:16:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2
Info (12021): Found 1 design units, including 1 entities, in source file regfileinmux.v
    Info (12023): Found entity 1: RegfileInMux
Info (12021): Found 1 design units, including 1 entities, in source file forwardmux.v
    Info (12023): Found entity 1: ForwardMux
Info (12021): Found 1 design units, including 1 entities, in source file project3.v
    Info (12023): Found entity 1: Project3
Info (12021): Found 1 design units, including 1 entities, in source file memstage.v
    Info (12023): Found entity 1: MemStage
Info (12021): Found 1 design units, including 1 entities, in source file fetchstage.v
    Info (12023): Found entity 1: FetchStage
Info (12021): Found 1 design units, including 1 entities, in source file execstage.v
    Info (12023): Found entity 1: ExecStage
Info (12021): Found 1 design units, including 1 entities, in source file decodestage.v
    Info (12023): Found entity 1: DecodeStage
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file iocontroller.v
    Info (12023): Found entity 1: IoController
Info (12021): Found 1 design units, including 1 entities, in source file dmemcontroller.v
    Info (12023): Found entity 1: DMemController
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file uicontroller.v
    Info (12023): Found entity 1: UiController
Info (12021): Found 1 design units, including 1 entities, in source file pcapparatus.v
    Info (12023): Found entity 1: PcApparatus
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: Regfile
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: Alu
Info (12021): Found 1 design units, including 1 entities, in source file signextension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002
Info (12127): Elaborating entity "Project3" for the top level hierarchy
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:instMem"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FetchStage" for hierarchy "FetchStage:fetchStage"
Info (12128): Elaborating entity "counter" for hierarchy "FetchStage:fetchStage|counter:branchWaitCounter"
Info (12128): Elaborating entity "PcApparatus" for hierarchy "FetchStage:fetchStage|PcApparatus:pcApparatus"
Info (12128): Elaborating entity "Register" for hierarchy "FetchStage:fetchStage|PcApparatus:pcApparatus|Register:pc"
Info (12128): Elaborating entity "Register" for hierarchy "Register:dStageInstrReg"
Info (12128): Elaborating entity "Register" for hierarchy "Register:dStagePcReg"
Info (12128): Elaborating entity "DecodeStage" for hierarchy "DecodeStage:decodeStage"
Info (12128): Elaborating entity "SignExtension" for hierarchy "DecodeStage:decodeStage|SignExtension:immSext"
Info (12128): Elaborating entity "Regfile" for hierarchy "Regfile:regfile"
Info (12128): Elaborating entity "Register" for hierarchy "Register:eStageRegno1Reg"
Info (12128): Elaborating entity "Register" for hierarchy "Register:eStageAluIn2SelReg"
Info (12128): Elaborating entity "Register" for hierarchy "Register:eStageAluFuncReg"
Info (12128): Elaborating entity "Register" for hierarchy "Register:eStageLoadStoreReg"
Info (12128): Elaborating entity "ExecStage" for hierarchy "ExecStage:execStage"
Info (12128): Elaborating entity "Alu" for hierarchy "ExecStage:execStage|Alu:alu"
Info (12128): Elaborating entity "ForwardMux" for hierarchy "ExecStage:execStage|ForwardMux:rs1FwdMux"
Info (12128): Elaborating entity "MemStage" for hierarchy "MemStage:memStage"
Info (12128): Elaborating entity "RegfileInMux" for hierarchy "MemStage:memStage|RegfileInMux:fwdValueMux"
Info (12128): Elaborating entity "IoController" for hierarchy "MemStage:memStage|IoController:ioController"
Info (12128): Elaborating entity "DMemController" for hierarchy "MemStage:memStage|DMemController:dMemController"
Info (12128): Elaborating entity "UiController" for hierarchy "MemStage:memStage|UiController:uiController"
Info (12128): Elaborating entity "SevenSeg" for hierarchy "MemStage:memStage|UiController:uiController|SevenSeg:ss1"
Info (12128): Elaborating entity "Debouncer" for hierarchy "MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]"
Info (12128): Elaborating entity "counter" for hierarchy "MemStage:memStage|UiController:uiController|Debouncer:switchDebouncers[0]|counter:count"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RegfileInMux:regfileInMux|out[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|UiController:uiController|out[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|dataOut[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|uiDevice[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|IoController:ioController|uiDevice[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "MemStage:memStage|RegfileInMux:fwdValueMux|out[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|aluIn2[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ExecStage:execStage|Alu:alu|out[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_func[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_func[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regno2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regno2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regno2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_in2_mux[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regfile_in_mux[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regfile_in_mux[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|regno2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_in2_mux[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_func[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_func[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "DecodeStage:decodeStage|alu_func[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|pcSel[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|pcSel[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|isBranchOrJal" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "FetchStage:fetchStage|PcApparatus:pcApparatus|pcIn[31]" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemStage:memStage|DMemController:dMemController|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "MemStage:memStage|DMemController:dMemController|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf
    Info (12023): Found entity 1: altsyncram_acn1
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|refclk} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk does not match the master clock period requirement: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000      Clock10
    Info (332111):  500.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 32 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Warning (20013): Ignored assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 1685 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 269 warnings
    Info: Peak virtual memory: 808 megabytes
    Info: Processing ended: Sun Dec 03 20:16:28 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg.


