
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007ab8  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009c00  80009c00  0000a000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000011dc  80009e00  80009e00  0000a200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  8000afdc  8000afdc  0000b3dc  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         0000054c  00000008  8000afe0  0000b408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  00000554  8000b52c  0000b954  2**0
                  ALLOC
  9 .bss          00000170  00000558  00000558  00000000  2**2
                  ALLOC
 10 .heap         0000e938  000006c8  000006c8  00000000  2**0
                  ALLOC
 11 .comment      00000030  00000000  00000000  0000b954  2**0
                  CONTENTS, READONLY
 12 .debug_aranges 00000e98  00000000  00000000  0000b988  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubnames 00001c34  00000000  00000000  0000c820  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   00023315  00000000  00000000  0000e454  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 000057e1  00000000  00000000  00031769  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000eac2  00000000  00000000  00036f4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  000024c0  00000000  00000000  00045a0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00004a3c  00000000  00000000  00047ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    0000bc63  00000000  00000000  0004c908  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macinfo 00938c3b  00000000  00000000  0005856b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 22 .debug_ranges 00001668  00000000  00000000  009911a8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf cc 00 	sub	pc,pc,-13312

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf ec 04 	sub	pc,pc,-5116

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_DrawPixel>:
  return color;
}


void et024006_DrawPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
80002058:	eb cd 40 80 	pushm	r7,lr
8000205c:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetLimits( x, y, x, y );
8000205e:	5c 7b       	castu.h	r11
80002060:	5c 7c       	castu.h	r12
80002062:	16 99       	mov	r9,r11
80002064:	18 9a       	mov	r10,r12
80002066:	f0 1f 00 06 	mcall	8000207c <et024006_DrawPixel+0x24>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000206a:	32 29       	mov	r9,34
8000206c:	fc 18 c0 00 	movh	r8,0xc000
80002070:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( ET024006_ID | ET024006_BS0 | ET024006_RS );
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#else
  *ET024006_PARAM_ADDR = color;
80002072:	fc 18 c0 20 	movh	r8,0xc020
80002076:	b0 07       	st.h	r8[0x0],r7
#endif
}
80002078:	e3 cd 80 80 	ldm	sp++,r7,pc
8000207c:	80 00       	ld.sh	r0,r0[0x0]
8000207e:	20 08       	sub	r8,0

80002080 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002080:	fc 19 c0 00 	movh	r9,0xc000
80002084:	30 28       	mov	r8,2
80002086:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002088:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
8000208c:	fc 18 c0 20 	movh	r8,0xc020
80002090:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002092:	30 3a       	mov	r10,3
80002094:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002096:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002098:	30 6a       	mov	r10,6
8000209a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000209c:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800020a0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020a2:	30 7a       	mov	r10,7
800020a4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020a6:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800020a8:	5e fc       	retal	r12
800020aa:	d7 03       	nop

800020ac <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800020ac:	eb cd 40 80 	pushm	r7,lr
800020b0:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800020b2:	5c 7b       	castu.h	r11
800020b4:	5c 7c       	castu.h	r12
800020b6:	f0 1f 00 06 	mcall	800020cc <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020ba:	32 29       	mov	r9,34
800020bc:	fc 18 c0 00 	movh	r8,0xc000
800020c0:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800020c2:	fc 18 c0 20 	movh	r8,0xc020
800020c6:	b0 07       	st.h	r8[0x0],r7
#endif

}
800020c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800020cc:	80 00       	ld.sh	r0,r0[0x0]
800020ce:	20 80       	sub	r0,8

800020d0 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800020d0:	d4 31       	pushm	r0-r7,lr
800020d2:	20 dd       	sub	sp,52
800020d4:	18 97       	mov	r7,r12
800020d6:	50 6b       	stdsp	sp[0x18],r11
800020d8:	50 8a       	stdsp	sp[0x20],r10
800020da:	50 29       	stdsp	sp[0x8],r9
800020dc:	10 94       	mov	r4,r8
800020de:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800020e0:	19 89       	ld.ub	r9,r12[0x0]
800020e2:	30 08       	mov	r8,0
800020e4:	f0 09 18 00 	cp.b	r9,r8
800020e8:	e0 80 01 0c 	breq	80002300 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800020ec:	16 98       	mov	r8,r11
800020ee:	11 3a       	ld.ub	r10,r8++
800020f0:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800020f2:	11 89       	ld.ub	r9,r8[0x0]
800020f4:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800020f6:	11 98       	ld.ub	r8,r8[0x1]
800020f8:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800020fa:	5b f3       	cp.w	r3,-1
800020fc:	e0 81 00 8d 	brne	80002216 <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80002100:	e0 69 00 ef 	mov	r9,239
80002104:	e0 6a 01 3f 	mov	r10,319
80002108:	30 0b       	mov	r11,0
8000210a:	16 9c       	mov	r12,r11
8000210c:	f0 1f 00 7e 	mcall	80002304 <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80002110:	40 58       	lddsp	r8,sp[0x14]
80002112:	50 c8       	stdsp	sp[0x30],r8
80002114:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002118:	a5 78       	lsl	r8,0x5
8000211a:	40 69       	lddsp	r9,sp[0x18]
8000211c:	10 09       	add	r9,r8
8000211e:	50 b9       	stdsp	sp[0x2c],r9
80002120:	ee c8 ff ff 	sub	r8,r7,-1
80002124:	50 98       	stdsp	sp[0x24],r8
80002126:	40 8a       	lddsp	r10,sp[0x20]
80002128:	5c 8a       	casts.h	r10
8000212a:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
8000212c:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
8000212e:	08 90       	mov	r0,r4
80002130:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
80002132:	40 99       	lddsp	r9,sp[0x24]
80002134:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80002138:	30 aa       	mov	r10,10
8000213a:	f4 08 18 00 	cp.b	r8,r10
8000213e:	c0 b1       	brne	80002154 <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002140:	40 28       	lddsp	r8,sp[0x8]
80002142:	40 39       	lddsp	r9,sp[0xc]
80002144:	12 08       	add	r8,r9
80002146:	5c 88       	casts.h	r8
80002148:	50 28       	stdsp	sp[0x8],r8
8000214a:	40 98       	lddsp	r8,sp[0x24]
8000214c:	40 8a       	lddsp	r10,sp[0x20]
8000214e:	5c 8a       	casts.h	r10
80002150:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
80002152:	c5 a8       	rjmp	80002206 <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
80002154:	30 99       	mov	r9,9
80002156:	f2 08 18 00 	cp.b	r8,r9
8000215a:	c0 81       	brne	8000216a <et024006_PrintString+0x9a>
        x += xfont;
8000215c:	40 a8       	lddsp	r8,sp[0x28]
8000215e:	40 49       	lddsp	r9,sp[0x10]
80002160:	12 08       	add	r8,r9
80002162:	5c 88       	casts.h	r8
80002164:	50 a8       	stdsp	sp[0x28],r8
80002166:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80002168:	c4 f8       	rjmp	80002206 <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
8000216a:	f0 ca 00 20 	sub	r10,r8,32
8000216e:	35 f9       	mov	r9,95
80002170:	f2 0a 18 00 	cp.b	r10,r9
80002174:	e0 88 00 04 	brls	8000217c <et024006_PrintString+0xac>
80002178:	40 b5       	lddsp	r5,sp[0x2c]
8000217a:	c0 a8       	rjmp	8000218e <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
8000217c:	22 08       	sub	r8,32
8000217e:	40 ca       	lddsp	r10,sp[0x30]
80002180:	f0 0a 02 45 	mul	r5,r8,r10
80002184:	40 59       	lddsp	r9,sp[0x14]
80002186:	12 05       	add	r5,r9
80002188:	40 68       	lddsp	r8,sp[0x18]
8000218a:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
8000218e:	40 22       	lddsp	r2,sp[0x8]
80002190:	5c 72       	castu.h	r2
80002192:	40 3a       	lddsp	r10,sp[0xc]
80002194:	e4 0a 00 0a 	add	r10,r2,r10
80002198:	50 1a       	stdsp	sp[0x4],r10
8000219a:	04 3a       	cp.w	r10,r2
8000219c:	e0 8a 00 2f 	brle	800021fa <et024006_PrintString+0x12a>
800021a0:	40 21       	lddsp	r1,sp[0x8]
800021a2:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021a4:	40 a9       	lddsp	r9,sp[0x28]
800021a6:	5c 79       	castu.h	r9
800021a8:	50 09       	stdsp	sp[0x0],r9
800021aa:	12 94       	mov	r4,r9
800021ac:	40 48       	lddsp	r8,sp[0x10]
800021ae:	10 04       	add	r4,r8
800021b0:	40 aa       	lddsp	r10,sp[0x28]
800021b2:	5c 8a       	casts.h	r10
800021b4:	50 7a       	stdsp	sp[0x1c],r10
800021b6:	c1 b8       	rjmp	800021ec <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800021b8:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800021ba:	0b 88       	ld.ub	r8,r5[0x0]
800021bc:	ed e8 00 08 	and	r8,r6,r8
800021c0:	e6 08 18 00 	cp.b	r8,r3
800021c4:	c0 50       	breq	800021ce <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800021c6:	00 9a       	mov	r10,r0
800021c8:	04 9b       	mov	r11,r2
800021ca:	f0 1f 00 50 	mcall	80002308 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021ce:	2f f7       	sub	r7,-1
800021d0:	5c 87       	casts.h	r7
800021d2:	0e 9c       	mov	r12,r7
800021d4:	5c 7c       	castu.h	r12
800021d6:	08 3c       	cp.w	r12,r4
800021d8:	cf 05       	brlt	800021b8 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800021da:	2f f1       	sub	r1,-1
800021dc:	5c 81       	casts.h	r1
800021de:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800021e2:	40 19       	lddsp	r9,sp[0x4]
800021e4:	04 39       	cp.w	r9,r2
800021e6:	e0 8a 00 0a 	brle	800021fa <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800021ea:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021ec:	40 0c       	lddsp	r12,sp[0x0]
800021ee:	08 3c       	cp.w	r12,r4
800021f0:	cf 54       	brge	800021da <et024006_PrintString+0x10a>
800021f2:	40 77       	lddsp	r7,sp[0x1c]
800021f4:	e0 66 00 80 	mov	r6,128
800021f8:	ce 1b       	rjmp	800021ba <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800021fa:	40 a8       	lddsp	r8,sp[0x28]
800021fc:	40 4a       	lddsp	r10,sp[0x10]
800021fe:	14 08       	add	r8,r10
80002200:	5c 88       	casts.h	r8
80002202:	50 a8       	stdsp	sp[0x28],r8
80002204:	40 98       	lddsp	r8,sp[0x24]
80002206:	40 99       	lddsp	r9,sp[0x24]
80002208:	2f f9       	sub	r9,-1
8000220a:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
8000220c:	11 88       	ld.ub	r8,r8[0x0]
8000220e:	e6 08 18 00 	cp.b	r8,r3
80002212:	c9 01       	brne	80002132 <et024006_PrintString+0x62>
80002214:	c7 68       	rjmp	80002300 <et024006_PrintString+0x230>
80002216:	f8 c8 ff ff 	sub	r8,r12,-1
8000221a:	50 08       	stdsp	sp[0x0],r8
8000221c:	40 8c       	lddsp	r12,sp[0x20]
8000221e:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002220:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002222:	5c 83       	casts.h	r3
80002224:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80002228:	40 0a       	lddsp	r10,sp[0x0]
8000222a:	f5 31 ff ff 	ld.ub	r1,r10[-1]
8000222e:	30 a8       	mov	r8,10
80002230:	f0 01 18 00 	cp.b	r1,r8
80002234:	c0 b1       	brne	8000224a <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
80002236:	40 28       	lddsp	r8,sp[0x8]
80002238:	40 39       	lddsp	r9,sp[0xc]
8000223a:	12 08       	add	r8,r9
8000223c:	5c 88       	casts.h	r8
8000223e:	50 28       	stdsp	sp[0x8],r8
80002240:	14 98       	mov	r8,r10
80002242:	40 8a       	lddsp	r10,sp[0x20]
80002244:	5c 8a       	casts.h	r10
80002246:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80002248:	c5 28       	rjmp	800022ec <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
8000224a:	30 98       	mov	r8,9
8000224c:	f0 01 18 00 	cp.b	r1,r8
80002250:	c0 71       	brne	8000225e <et024006_PrintString+0x18e>
        x += xfont;
80002252:	40 49       	lddsp	r9,sp[0x10]
80002254:	12 0c       	add	r12,r9
80002256:	5c 8c       	casts.h	r12
80002258:	50 1c       	stdsp	sp[0x4],r12
8000225a:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
8000225c:	c4 88       	rjmp	800022ec <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
8000225e:	40 32       	lddsp	r2,sp[0xc]
80002260:	40 47       	lddsp	r7,sp[0x10]
80002262:	f8 07 00 08 	add	r8,r12,r7
80002266:	5c 88       	casts.h	r8
80002268:	50 18       	stdsp	sp[0x4],r8
8000226a:	04 99       	mov	r9,r2
8000226c:	20 19       	sub	r9,1
8000226e:	40 28       	lddsp	r8,sp[0x8]
80002270:	10 09       	add	r9,r8
80002272:	40 1a       	lddsp	r10,sp[0x4]
80002274:	20 1a       	sub	r10,1
80002276:	5c 79       	castu.h	r9
80002278:	5c 7a       	castu.h	r10
8000227a:	10 9b       	mov	r11,r8
8000227c:	5c 7b       	castu.h	r11
8000227e:	5c 7c       	castu.h	r12
80002280:	f0 1f 00 21 	mcall	80002304 <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002284:	32 29       	mov	r9,34
80002286:	fc 18 c0 00 	movh	r8,0xc000
8000228a:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
8000228c:	40 3a       	lddsp	r10,sp[0xc]
8000228e:	58 0a       	cp.w	r10,0
80002290:	c2 d0       	breq	800022ea <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
80002292:	e2 ce 00 20 	sub	lr,r1,32
80002296:	40 59       	lddsp	r9,sp[0x14]
80002298:	f2 0e 02 4e 	mul	lr,r9,lr
8000229c:	12 0e       	add	lr,r9
8000229e:	40 68       	lddsp	r8,sp[0x18]
800022a0:	f0 0e 00 0e 	add	lr,r8,lr
800022a4:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800022a6:	e0 60 00 80 	mov	r0,128
800022aa:	18 91       	mov	r1,r12
800022ac:	c1 98       	rjmp	800022de <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800022ae:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800022b0:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800022b4:	ec 0a 18 00 	cp.b	r10,r6
800022b8:	e8 0a 17 10 	movne	r10,r4
800022bc:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800022c0:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022c4:	2f f8       	sub	r8,-1
800022c6:	5c 88       	casts.h	r8
800022c8:	f0 07 19 00 	cp.h	r7,r8
800022cc:	fe 9b ff f1 	brhi	800022ae <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800022d0:	2f fc       	sub	r12,-1
800022d2:	5c 8c       	casts.h	r12
800022d4:	f8 02 19 00 	cp.h	r2,r12
800022d8:	e0 88 00 09 	brls	800022ea <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800022dc:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022de:	58 07       	cp.w	r7,0
800022e0:	cf 80       	breq	800022d0 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800022e2:	1d 8b       	ld.ub	r11,lr[0x0]
800022e4:	00 99       	mov	r9,r0
800022e6:	02 98       	mov	r8,r1
800022e8:	ce 4b       	rjmp	800022b0 <et024006_PrintString+0x1e0>
800022ea:	40 08       	lddsp	r8,sp[0x0]
800022ec:	40 09       	lddsp	r9,sp[0x0]
800022ee:	2f f9       	sub	r9,-1
800022f0:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800022f2:	11 88       	ld.ub	r8,r8[0x0]
800022f4:	ec 08 18 00 	cp.b	r8,r6
800022f8:	c0 40       	breq	80002300 <et024006_PrintString+0x230>
800022fa:	40 1c       	lddsp	r12,sp[0x4]
800022fc:	5c 8c       	casts.h	r12
800022fe:	c9 5b       	rjmp	80002228 <et024006_PrintString+0x158>
  }
}
80002300:	2f 3d       	sub	sp,-52
80002302:	d8 32       	popm	r0-r7,pc
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	20 08       	sub	r8,0
80002308:	80 00       	ld.sh	r0,r0[0x0]
8000230a:	20 ac       	sub	r12,10

8000230c <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000230c:	32 29       	mov	r9,34
8000230e:	fc 18 c0 00 	movh	r8,0xc000
80002312:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002314:	58 7b       	cp.w	r11,7
80002316:	e0 88 00 13 	brls	8000233c <et024006_DuplicatePixel+0x30>
8000231a:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
8000231c:	fc 18 c0 20 	movh	r8,0xc020
80002320:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002322:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002324:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002326:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002328:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232e:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002330:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002332:	58 79       	cp.w	r9,7
80002334:	fe 9b ff f6 	brhi	80002320 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002338:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
8000233c:	58 0b       	cp.w	r11,0
8000233e:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002340:	fc 18 c0 20 	movh	r8,0xc020
80002344:	b0 0c       	st.h	r8[0x0],r12
    --count;
80002346:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002348:	cf e1       	brne	80002344 <et024006_DuplicatePixel+0x38>
8000234a:	5e fc       	retal	r12

8000234c <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
8000234c:	eb cd 40 e0 	pushm	r5-r7,lr
80002350:	14 97       	mov	r7,r10
80002352:	12 96       	mov	r6,r9
80002354:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
80002356:	f6 c9 00 01 	sub	r9,r11,1
8000235a:	0c 09       	add	r9,r6
8000235c:	f8 ca 00 01 	sub	r10,r12,1
80002360:	0e 0a       	add	r10,r7
80002362:	5c 79       	castu.h	r9
80002364:	5c 7a       	castu.h	r10
80002366:	5c 7b       	castu.h	r11
80002368:	5c 7c       	castu.h	r12
8000236a:	f0 1f 00 07 	mcall	80002384 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
8000236e:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80002372:	5c 77       	castu.h	r7
80002374:	af 3b       	mul	r11,r7
80002376:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
8000237a:	f0 1f 00 04 	mcall	80002388 <et024006_DrawFilledRect+0x3c>
}
8000237e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	20 08       	sub	r8,0
80002388:	80 00       	ld.sh	r0,r0[0x0]
8000238a:	23 0c       	sub	r12,48

8000238c <et024006_DrawVertLine>:
  et024006_DrawFilledRect( x, y, length, 1, color );
}


void et024006_DrawVertLine( uint16_t x, uint16_t y, uint16_t length, et024006_color_t color )
{
8000238c:	d4 01       	pushm	lr
  et024006_DrawFilledRect( x, y, 1, length, color );
8000238e:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80002392:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002396:	30 1a       	mov	r10,1
80002398:	5c 7b       	castu.h	r11
8000239a:	5c 7c       	castu.h	r12
8000239c:	f0 1f 00 02 	mcall	800023a4 <et024006_DrawVertLine+0x18>
}
800023a0:	d8 02       	popm	pc
800023a2:	00 00       	add	r0,r0
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	23 4c       	sub	r12,52

800023a8 <et024006_DrawFilledCircle>:
	uint16_t x,
	uint16_t y,
	uint16_t radius,
	uint16_t color,
	uint8_t quadrantMask )
{
800023a8:	d4 31       	pushm	r0-r7,lr
800023aa:	20 5d       	sub	sp,20
800023ac:	18 92       	mov	r2,r12
800023ae:	16 90       	mov	r0,r11
	// Draw only a pixel if radius is zero.
	if (radius == 0) {
800023b0:	58 0a       	cp.w	r10,0
800023b2:	c0 81       	brne	800023c2 <et024006_DrawFilledCircle+0x1a>
		et024006_DrawPixel( x, y, color );
800023b4:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800023b8:	5c 7b       	castu.h	r11
800023ba:	5c 7c       	castu.h	r12
800023bc:	f0 1f 00 4f 	mcall	800024f8 <et024006_DrawFilledCircle+0x150>
		return;
800023c0:	c9 98       	rjmp	800024f2 <et024006_DrawFilledCircle+0x14a>
	}

	// Set up start iterators.
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;
800023c2:	f4 04 10 fe 	mul	r4,r10,-2
800023c6:	2f d4       	sub	r4,-3
800023c8:	5c 84       	casts.h	r4
800023ca:	e7 dc b0 10 	bfexts	r3,r12,0x0,0x10
800023ce:	ef da b0 10 	bfexts	r7,r10,0x0,0x10
800023d2:	30 15       	mov	r5,1
800023d4:	30 06       	mov	r6,0

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800023d6:	10 9a       	mov	r10,r8
800023d8:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800023dc:	50 18       	stdsp	sp[0x4],r8
			et024006_DrawVertLine( x + offsetY, y - offsetX,
800023de:	e3 d9 c0 10 	bfextu	r1,r9,0x0,0x10
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
800023e2:	14 99       	mov	r9,r10
800023e4:	e2 19 00 0c 	andl	r9,0xc,COH
800023e8:	50 29       	stdsp	sp[0x8],r9
			et024006_DrawVertLine( x - offsetY, y - offsetX,
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
800023ea:	14 98       	mov	r8,r10
800023ec:	e2 18 00 30 	andl	r8,0x30,COH
800023f0:	50 38       	stdsp	sp[0xc],r8
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
800023f2:	f3 db c0 10 	bfextu	r9,r11,0x0,0x10
800023f6:	50 09       	stdsp	sp[0x0],r9
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
800023f8:	e2 1a 00 c0 	andl	r10,0xc0,COH
800023fc:	50 4a       	stdsp	sp[0x10],r10
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800023fe:	40 18       	lddsp	r8,sp[0x4]
80002400:	58 08       	cp.w	r8,0
80002402:	c1 70       	breq	80002430 <et024006_DrawFilledCircle+0x88>
			et024006_DrawVertLine( x + offsetY, y - offsetX,
80002404:	e0 06 01 0b 	sub	r11,r0,r6
80002408:	0e 9c       	mov	r12,r7
8000240a:	04 0c       	add	r12,r2
8000240c:	02 99       	mov	r9,r1
8000240e:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002412:	5c 7b       	castu.h	r11
80002414:	5c 7c       	castu.h	r12
80002416:	f0 1f 00 3a 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
8000241a:	0e 9a       	mov	r10,r7
8000241c:	2f fa       	sub	r10,-1
8000241e:	e0 07 01 0b 	sub	r11,r0,r7
80002422:	02 99       	mov	r9,r1
80002424:	5c 7a       	castu.h	r10
80002426:	5c 7b       	castu.h	r11
80002428:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
8000242c:	f0 1f 00 34 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
80002430:	40 28       	lddsp	r8,sp[0x8]
80002432:	58 08       	cp.w	r8,0
80002434:	c1 80       	breq	80002464 <et024006_DrawFilledCircle+0xbc>
			et024006_DrawVertLine( x - offsetY, y - offsetX,
80002436:	e0 06 01 0b 	sub	r11,r0,r6
8000243a:	e4 07 01 0c 	sub	r12,r2,r7
8000243e:	02 99       	mov	r9,r1
80002440:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002444:	5c 7b       	castu.h	r11
80002446:	5c 7c       	castu.h	r12
80002448:	f0 1f 00 2d 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
8000244c:	0e 9a       	mov	r10,r7
8000244e:	2f fa       	sub	r10,-1
80002450:	e0 07 01 0b 	sub	r11,r0,r7
80002454:	e4 06 01 0c 	sub	r12,r2,r6
80002458:	02 99       	mov	r9,r1
8000245a:	5c 7a       	castu.h	r10
8000245c:	5c 7b       	castu.h	r11
8000245e:	5c 7c       	castu.h	r12
80002460:	f0 1f 00 27 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
80002464:	40 39       	lddsp	r9,sp[0xc]
80002466:	58 09       	cp.w	r9,0
80002468:	c1 40       	breq	80002490 <et024006_DrawFilledCircle+0xe8>
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
8000246a:	e4 07 01 0c 	sub	r12,r2,r7
8000246e:	02 99       	mov	r9,r1
80002470:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002474:	40 0b       	lddsp	r11,sp[0x0]
80002476:	5c 7c       	castu.h	r12
80002478:	f0 1f 00 21 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
8000247c:	0e 9a       	mov	r10,r7
8000247e:	2f fa       	sub	r10,-1
80002480:	e4 06 01 0c 	sub	r12,r2,r6
80002484:	02 99       	mov	r9,r1
80002486:	5c 7a       	castu.h	r10
80002488:	40 0b       	lddsp	r11,sp[0x0]
8000248a:	5c 7c       	castu.h	r12
8000248c:	f0 1f 00 1c 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002490:	40 49       	lddsp	r9,sp[0x10]
80002492:	58 09       	cp.w	r9,0
80002494:	c1 30       	breq	800024ba <et024006_DrawFilledCircle+0x112>
			et024006_DrawVertLine( x + offsetY, y, offsetX + 1,
80002496:	0e 9c       	mov	r12,r7
80002498:	04 0c       	add	r12,r2
8000249a:	02 99       	mov	r9,r1
8000249c:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
800024a0:	40 0b       	lddsp	r11,sp[0x0]
800024a2:	5c 7c       	castu.h	r12
800024a4:	f0 1f 00 16 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x + offsetX, y, offsetY + 1,
800024a8:	0e 9a       	mov	r10,r7
800024aa:	2f fa       	sub	r10,-1
800024ac:	02 99       	mov	r9,r1
800024ae:	5c 7a       	castu.h	r10
800024b0:	40 0b       	lddsp	r11,sp[0x0]
800024b2:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
800024b6:	f0 1f 00 12 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
		}

		// Update error value and step offsetY when required.
		if (error < 0) {
800024ba:	30 09       	mov	r9,0
800024bc:	f2 04 19 00 	cp.h	r4,r9
800024c0:	c0 84       	brge	800024d0 <et024006_DrawFilledCircle+0x128>
			error += ((offsetX << 2) + 6);
800024c2:	ec 08 15 02 	lsl	r8,r6,0x2
800024c6:	f0 04 00 04 	add	r4,r8,r4
800024ca:	2f a4       	sub	r4,-6
800024cc:	5c 84       	casts.h	r4
800024ce:	c0 98       	rjmp	800024e0 <et024006_DrawFilledCircle+0x138>
		} else {
			error += (((offsetX - offsetY) << 2) + 10);
800024d0:	2f 64       	sub	r4,-10
800024d2:	ec 07 01 08 	sub	r8,r6,r7
800024d6:	a3 68       	lsl	r8,0x2
800024d8:	10 04       	add	r4,r8
800024da:	5c 84       	casts.h	r4
			--offsetY;
800024dc:	20 17       	sub	r7,1
800024de:	5c 87       	casts.h	r7
		}

		// Next X.
		++offsetX;
800024e0:	2f f6       	sub	r6,-1
800024e2:	5c 86       	casts.h	r6
800024e4:	2f f5       	sub	r5,-1
800024e6:	5c 85       	casts.h	r5
800024e8:	2f f3       	sub	r3,-1
800024ea:	5c 83       	casts.h	r3
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
800024ec:	ec 07 19 00 	cp.h	r7,r6
800024f0:	c8 72       	brcc	800023fe <et024006_DrawFilledCircle+0x56>
		}

		// Next X.
		++offsetX;
	}
}
800024f2:	2f bd       	sub	sp,-20
800024f4:	d8 32       	popm	r0-r7,pc
800024f6:	00 00       	add	r0,r0
800024f8:	80 00       	ld.sh	r0,r0[0x0]
800024fa:	20 58       	sub	r8,5
800024fc:	80 00       	ld.sh	r0,r0[0x0]
800024fe:	23 8c       	sub	r12,56

80002500 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002500:	fc 19 c0 00 	movh	r9,0xc000
80002504:	34 6a       	mov	r10,70
80002506:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002508:	fc 18 c0 20 	movh	r8,0xc020
8000250c:	e0 6b 00 94 	mov	r11,148
80002510:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002512:	34 7b       	mov	r11,71
80002514:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002516:	34 1b       	mov	r11,65
80002518:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000251a:	34 8b       	mov	r11,72
8000251c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000251e:	30 0b       	mov	r11,0
80002520:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002522:	34 9b       	mov	r11,73
80002524:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002526:	33 3b       	mov	r11,51
80002528:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000252a:	34 ab       	mov	r11,74
8000252c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000252e:	32 5b       	mov	r11,37
80002530:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002532:	34 bb       	mov	r11,75
80002534:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002536:	34 5b       	mov	r11,69
80002538:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000253a:	34 cb       	mov	r11,76
8000253c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000253e:	34 4b       	mov	r11,68
80002540:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002542:	34 db       	mov	r11,77
80002544:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002546:	37 7b       	mov	r11,119
80002548:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000254a:	34 eb       	mov	r11,78
8000254c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000254e:	31 2b       	mov	r11,18
80002550:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002552:	34 fb       	mov	r11,79
80002554:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002556:	e0 6b 00 cc 	mov	r11,204
8000255a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000255c:	35 0b       	mov	r11,80
8000255e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002560:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002562:	35 1a       	mov	r10,81
80002564:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002566:	e0 69 00 82 	mov	r9,130
8000256a:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
8000256c:	5e fc       	retal	r12
8000256e:	d7 03       	nop

80002570 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002570:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80002574:	fe f7 04 80 	ld.w	r7,pc[1152]
80002578:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
8000257a:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
8000257c:	16 9c       	mov	r12,r11
8000257e:	f0 1f 01 1f 	mcall	800029f8 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
80002582:	35 5c       	mov	r12,85
80002584:	f0 1f 01 1e 	mcall	800029fc <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80002588:	30 2b       	mov	r11,2
8000258a:	33 2c       	mov	r12,50
8000258c:	f0 1f 01 1d 	mcall	80002a00 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002590:	35 2c       	mov	r12,82
80002592:	f0 1f 01 1d 	mcall	80002a04 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
80002596:	35 2c       	mov	r12,82
80002598:	f0 1f 01 1c 	mcall	80002a08 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000259c:	6e 07       	ld.w	r7,r7[0x0]
8000259e:	33 28       	mov	r8,50
800025a0:	ee 08 06 46 	mulu.d	r6,r7,r8
800025a4:	ee 78 42 40 	mov	r8,1000000
800025a8:	30 09       	mov	r9,0
800025aa:	ee 7a 42 3f 	mov	r10,999999
800025ae:	30 0b       	mov	r11,0
800025b0:	ec 0a 00 0a 	add	r10,r6,r10
800025b4:	ee 0b 00 4b 	adc	r11,r7,r11
800025b8:	f0 1f 01 15 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800025bc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025c0:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025c4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025c8:	14 38       	cp.w	r8,r10
800025ca:	e0 88 00 09 	brls	800025dc <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800025ce:	12 38       	cp.w	r8,r9
800025d0:	fe 98 ff fa 	brls	800025c4 <et024006_Init+0x54>
800025d4:	12 3a       	cp.w	r10,r9
800025d6:	e0 83 00 a2 	brlo	8000271a <et024006_Init+0x1aa>
800025da:	cf 5b       	rjmp	800025c4 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800025dc:	12 38       	cp.w	r8,r9
800025de:	e0 8b 00 9e 	brhi	8000271a <et024006_Init+0x1aa>
800025e2:	12 3a       	cp.w	r10,r9
800025e4:	e0 83 00 9b 	brlo	8000271a <et024006_Init+0x1aa>
800025e8:	ce eb       	rjmp	800025c4 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025ea:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025ee:	14 38       	cp.w	r8,r10
800025f0:	e0 88 00 09 	brls	80002602 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800025f4:	12 38       	cp.w	r8,r9
800025f6:	fe 98 ff fa 	brls	800025ea <et024006_Init+0x7a>
800025fa:	12 3a       	cp.w	r10,r9
800025fc:	e0 83 00 a9 	brlo	8000274e <et024006_Init+0x1de>
80002600:	cf 5b       	rjmp	800025ea <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002602:	12 38       	cp.w	r8,r9
80002604:	e0 8b 00 a5 	brhi	8000274e <et024006_Init+0x1de>
80002608:	12 3a       	cp.w	r10,r9
8000260a:	e0 83 00 a2 	brlo	8000274e <et024006_Init+0x1de>
8000260e:	ce eb       	rjmp	800025ea <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002610:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002614:	14 38       	cp.w	r8,r10
80002616:	e0 88 00 09 	brls	80002628 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000261a:	12 38       	cp.w	r8,r9
8000261c:	fe 98 ff fa 	brls	80002610 <et024006_Init+0xa0>
80002620:	12 3a       	cp.w	r10,r9
80002622:	e0 83 01 1e 	brlo	8000285e <et024006_Init+0x2ee>
80002626:	cf 5b       	rjmp	80002610 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002628:	12 38       	cp.w	r8,r9
8000262a:	e0 8b 01 1a 	brhi	8000285e <et024006_Init+0x2ee>
8000262e:	12 3a       	cp.w	r10,r9
80002630:	e0 83 01 17 	brlo	8000285e <et024006_Init+0x2ee>
80002634:	ce eb       	rjmp	80002610 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002636:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000263a:	14 38       	cp.w	r8,r10
8000263c:	e0 88 00 09 	brls	8000264e <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002640:	12 38       	cp.w	r8,r9
80002642:	fe 98 ff fa 	brls	80002636 <et024006_Init+0xc6>
80002646:	12 3a       	cp.w	r10,r9
80002648:	e0 83 01 29 	brlo	8000289a <et024006_Init+0x32a>
8000264c:	cf 5b       	rjmp	80002636 <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000264e:	12 38       	cp.w	r8,r9
80002650:	e0 8b 01 25 	brhi	8000289a <et024006_Init+0x32a>
80002654:	12 3a       	cp.w	r10,r9
80002656:	e0 83 01 22 	brlo	8000289a <et024006_Init+0x32a>
8000265a:	ce eb       	rjmp	80002636 <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000265c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002660:	14 38       	cp.w	r8,r10
80002662:	e0 88 00 09 	brls	80002674 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002666:	12 38       	cp.w	r8,r9
80002668:	fe 98 ff fa 	brls	8000265c <et024006_Init+0xec>
8000266c:	12 3a       	cp.w	r10,r9
8000266e:	e0 83 01 35 	brlo	800028d8 <et024006_Init+0x368>
80002672:	cf 5b       	rjmp	8000265c <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002674:	12 38       	cp.w	r8,r9
80002676:	e0 8b 01 31 	brhi	800028d8 <et024006_Init+0x368>
8000267a:	12 3a       	cp.w	r10,r9
8000267c:	e0 83 01 2e 	brlo	800028d8 <et024006_Init+0x368>
80002680:	ce eb       	rjmp	8000265c <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002682:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002686:	14 38       	cp.w	r8,r10
80002688:	e0 88 00 09 	brls	8000269a <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000268c:	12 38       	cp.w	r8,r9
8000268e:	fe 98 ff fa 	brls	80002682 <et024006_Init+0x112>
80002692:	12 3a       	cp.w	r10,r9
80002694:	e0 83 01 40 	brlo	80002914 <et024006_Init+0x3a4>
80002698:	cf 5b       	rjmp	80002682 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000269a:	12 38       	cp.w	r8,r9
8000269c:	e0 8b 01 3c 	brhi	80002914 <et024006_Init+0x3a4>
800026a0:	12 3a       	cp.w	r10,r9
800026a2:	e0 83 01 39 	brlo	80002914 <et024006_Init+0x3a4>
800026a6:	ce eb       	rjmp	80002682 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026a8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026ac:	14 38       	cp.w	r8,r10
800026ae:	e0 88 00 09 	brls	800026c0 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026b2:	12 38       	cp.w	r8,r9
800026b4:	fe 98 ff fa 	brls	800026a8 <et024006_Init+0x138>
800026b8:	12 3a       	cp.w	r10,r9
800026ba:	e0 83 01 4b 	brlo	80002950 <et024006_Init+0x3e0>
800026be:	cf 5b       	rjmp	800026a8 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800026c0:	12 38       	cp.w	r8,r9
800026c2:	e0 8b 01 47 	brhi	80002950 <et024006_Init+0x3e0>
800026c6:	12 3a       	cp.w	r10,r9
800026c8:	e0 83 01 44 	brlo	80002950 <et024006_Init+0x3e0>
800026cc:	ce eb       	rjmp	800026a8 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026ce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026d2:	14 38       	cp.w	r8,r10
800026d4:	e0 88 00 09 	brls	800026e6 <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026d8:	12 38       	cp.w	r8,r9
800026da:	fe 98 ff fa 	brls	800026ce <et024006_Init+0x15e>
800026de:	12 3a       	cp.w	r10,r9
800026e0:	e0 83 01 56 	brlo	8000298c <et024006_Init+0x41c>
800026e4:	cf 5b       	rjmp	800026ce <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800026e6:	12 38       	cp.w	r8,r9
800026e8:	e0 8b 01 52 	brhi	8000298c <et024006_Init+0x41c>
800026ec:	12 3a       	cp.w	r10,r9
800026ee:	e0 83 01 4f 	brlo	8000298c <et024006_Init+0x41c>
800026f2:	ce eb       	rjmp	800026ce <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026f4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026f8:	14 38       	cp.w	r8,r10
800026fa:	e0 88 00 09 	brls	8000270c <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026fe:	12 38       	cp.w	r8,r9
80002700:	fe 98 ff fa 	brls	800026f4 <et024006_Init+0x184>
80002704:	12 3a       	cp.w	r10,r9
80002706:	e0 83 01 64 	brlo	800029ce <et024006_Init+0x45e>
8000270a:	cf 5b       	rjmp	800026f4 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000270c:	12 38       	cp.w	r8,r9
8000270e:	e0 8b 01 60 	brhi	800029ce <et024006_Init+0x45e>
80002712:	12 3a       	cp.w	r10,r9
80002714:	e0 83 01 5d 	brlo	800029ce <et024006_Init+0x45e>
80002718:	ce eb       	rjmp	800026f4 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
8000271a:	35 2c       	mov	r12,82
8000271c:	f0 1f 00 ba 	mcall	80002a04 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002720:	fe f8 02 d4 	ld.w	r8,pc[724]
80002724:	70 07       	ld.w	r7,r8[0x0]
80002726:	30 58       	mov	r8,5
80002728:	ee 08 06 46 	mulu.d	r6,r7,r8
8000272c:	e0 68 03 e8 	mov	r8,1000
80002730:	30 09       	mov	r9,0
80002732:	e0 6a 03 e7 	mov	r10,999
80002736:	30 0b       	mov	r11,0
80002738:	ec 0a 00 0a 	add	r10,r6,r10
8000273c:	ee 0b 00 4b 	adc	r11,r7,r11
80002740:	f0 1f 00 b3 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002744:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002748:	f0 0a 00 0a 	add	r10,r8,r10
8000274c:	c4 fb       	rjmp	800025ea <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
8000274e:	f0 1f 00 b1 	mcall	80002a10 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002752:	fc 19 c0 00 	movh	r9,0xc000
80002756:	30 1a       	mov	r10,1
80002758:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000275a:	fc 18 c0 20 	movh	r8,0xc020
8000275e:	30 6b       	mov	r11,6
80002760:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002762:	33 ab       	mov	r11,58
80002764:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002766:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002768:	33 bb       	mov	r11,59
8000276a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000276c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000276e:	33 ca       	mov	r10,60
80002770:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002772:	e0 6a 00 f0 	mov	r10,240
80002776:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002778:	33 db       	mov	r11,61
8000277a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000277c:	30 07       	mov	r7,0
8000277e:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002780:	33 eb       	mov	r11,62
80002782:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002784:	33 8b       	mov	r11,56
80002786:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002788:	34 0c       	mov	r12,64
8000278a:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000278c:	30 fe       	mov	lr,15
8000278e:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002790:	34 1e       	mov	lr,65
80002792:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002794:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002796:	32 7a       	mov	r10,39
80002798:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000279a:	30 2a       	mov	r10,2
8000279c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000279e:	32 8e       	mov	lr,40
800027a0:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027a2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027a4:	32 9e       	mov	lr,41
800027a6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027a8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027aa:	32 ae       	mov	lr,42
800027ac:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ae:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b0:	32 ce       	mov	lr,44
800027b2:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027b4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b6:	32 de       	mov	lr,45
800027b8:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ba:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027bc:	31 9a       	mov	r10,25
800027be:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027c0:	34 9a       	mov	r10,73
800027c2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027c4:	e0 6a 00 93 	mov	r10,147
800027c8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ca:	30 8a       	mov	r10,8
800027cc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027ce:	31 6a       	mov	r10,22
800027d0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027d2:	36 8a       	mov	r10,104
800027d4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027d6:	32 3a       	mov	r10,35
800027d8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027da:	e0 6a 00 95 	mov	r10,149
800027de:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027e0:	32 4e       	mov	lr,36
800027e2:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027e4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027e6:	32 5a       	mov	r10,37
800027e8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ea:	e0 6a 00 ff 	mov	r10,255
800027ee:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027f0:	e0 6a 00 90 	mov	r10,144
800027f4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027f6:	37 fa       	mov	r10,127
800027f8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027fa:	33 5a       	mov	r10,53
800027fc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027fe:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002800:	33 6a       	mov	r10,54
80002802:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002804:	37 8a       	mov	r10,120
80002806:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002808:	31 da       	mov	r10,29
8000280a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000280c:	30 7a       	mov	r10,7
8000280e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002810:	31 ea       	mov	r10,30
80002812:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002814:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002816:	31 fa       	mov	r10,31
80002818:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000281a:	30 4a       	mov	r10,4
8000281c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000281e:	32 0a       	mov	r10,32
80002820:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002822:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002824:	34 4a       	mov	r10,68
80002826:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002828:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000282a:	34 5a       	mov	r10,69
8000282c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000282e:	31 29       	mov	r9,18
80002830:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002832:	4f 18       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002834:	70 07       	ld.w	r7,r8[0x0]
80002836:	30 a8       	mov	r8,10
80002838:	ee 08 06 46 	mulu.d	r6,r7,r8
8000283c:	e0 68 03 e8 	mov	r8,1000
80002840:	30 09       	mov	r9,0
80002842:	e0 6a 03 e7 	mov	r10,999
80002846:	30 0b       	mov	r11,0
80002848:	ec 0a 00 0a 	add	r10,r6,r10
8000284c:	ee 0b 00 4b 	adc	r11,r7,r11
80002850:	f0 1f 00 6f 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002854:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002858:	f0 0a 00 0a 	add	r10,r8,r10
8000285c:	cd aa       	rjmp	80002610 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000285e:	31 c9       	mov	r9,28
80002860:	fc 18 c0 00 	movh	r8,0xc000
80002864:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002866:	30 49       	mov	r9,4
80002868:	fc 18 c0 20 	movh	r8,0xc020
8000286c:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000286e:	4e 28       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002870:	70 07       	ld.w	r7,r8[0x0]
80002872:	31 48       	mov	r8,20
80002874:	ee 08 06 46 	mulu.d	r6,r7,r8
80002878:	e0 68 03 e8 	mov	r8,1000
8000287c:	30 09       	mov	r9,0
8000287e:	e0 6a 03 e7 	mov	r10,999
80002882:	30 0b       	mov	r11,0
80002884:	ec 0a 00 0a 	add	r10,r6,r10
80002888:	ee 0b 00 4b 	adc	r11,r7,r11
8000288c:	f0 1f 00 60 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002890:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002894:	f0 0a 00 0a 	add	r10,r8,r10
80002898:	cc fa       	rjmp	80002636 <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000289a:	34 39       	mov	r9,67
8000289c:	fc 18 c0 00 	movh	r8,0xc000
800028a0:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800028a2:	e0 69 00 80 	mov	r9,128
800028a6:	fc 18 c0 20 	movh	r8,0xc020
800028aa:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800028ac:	4d 28       	lddpc	r8,800029f4 <et024006_Init+0x484>
800028ae:	70 07       	ld.w	r7,r8[0x0]
800028b0:	30 58       	mov	r8,5
800028b2:	ee 08 06 46 	mulu.d	r6,r7,r8
800028b6:	e0 68 03 e8 	mov	r8,1000
800028ba:	30 09       	mov	r9,0
800028bc:	e0 6a 03 e7 	mov	r10,999
800028c0:	30 0b       	mov	r11,0
800028c2:	ec 0a 00 0a 	add	r10,r6,r10
800028c6:	ee 0b 00 4b 	adc	r11,r7,r11
800028ca:	f0 1f 00 51 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800028ce:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800028d2:	f0 0a 00 0a 	add	r10,r8,r10
800028d6:	cc 3a       	rjmp	8000265c <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800028d8:	31 b9       	mov	r9,27
800028da:	fc 18 c0 00 	movh	r8,0xc000
800028de:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800028e0:	30 89       	mov	r9,8
800028e2:	fc 18 c0 20 	movh	r8,0xc020
800028e6:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800028e8:	4c 38       	lddpc	r8,800029f4 <et024006_Init+0x484>
800028ea:	70 07       	ld.w	r7,r8[0x0]
800028ec:	32 88       	mov	r8,40
800028ee:	ee 08 06 46 	mulu.d	r6,r7,r8
800028f2:	e0 68 03 e8 	mov	r8,1000
800028f6:	30 09       	mov	r9,0
800028f8:	e0 6a 03 e7 	mov	r10,999
800028fc:	30 0b       	mov	r11,0
800028fe:	ec 0a 00 0a 	add	r10,r6,r10
80002902:	ee 0b 00 4b 	adc	r11,r7,r11
80002906:	f0 1f 00 42 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000290a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000290e:	f0 0a 00 0a 	add	r10,r8,r10
80002912:	cb 8a       	rjmp	80002682 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002914:	31 b9       	mov	r9,27
80002916:	fc 18 c0 00 	movh	r8,0xc000
8000291a:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000291c:	31 09       	mov	r9,16
8000291e:	fc 18 c0 20 	movh	r8,0xc020
80002922:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002924:	4b 48       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002926:	70 07       	ld.w	r7,r8[0x0]
80002928:	32 88       	mov	r8,40
8000292a:	ee 08 06 46 	mulu.d	r6,r7,r8
8000292e:	e0 68 03 e8 	mov	r8,1000
80002932:	30 09       	mov	r9,0
80002934:	e0 6a 03 e7 	mov	r10,999
80002938:	30 0b       	mov	r11,0
8000293a:	ec 0a 00 0a 	add	r10,r6,r10
8000293e:	ee 0b 00 4b 	adc	r11,r7,r11
80002942:	f0 1f 00 33 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002946:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000294a:	f0 0a 00 0a 	add	r10,r8,r10
8000294e:	ca da       	rjmp	800026a8 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002950:	32 69       	mov	r9,38
80002952:	fc 18 c0 00 	movh	r8,0xc000
80002956:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002958:	30 49       	mov	r9,4
8000295a:	fc 18 c0 20 	movh	r8,0xc020
8000295e:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002960:	4a 58       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002962:	70 07       	ld.w	r7,r8[0x0]
80002964:	32 88       	mov	r8,40
80002966:	ee 08 06 46 	mulu.d	r6,r7,r8
8000296a:	e0 68 03 e8 	mov	r8,1000
8000296e:	30 09       	mov	r9,0
80002970:	e0 6a 03 e7 	mov	r10,999
80002974:	30 0b       	mov	r11,0
80002976:	ec 0a 00 0a 	add	r10,r6,r10
8000297a:	ee 0b 00 4b 	adc	r11,r7,r11
8000297e:	f0 1f 00 24 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002982:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002986:	f0 0a 00 0a 	add	r10,r8,r10
8000298a:	ca 2a       	rjmp	800026ce <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000298c:	fc 19 c0 00 	movh	r9,0xc000
80002990:	32 6a       	mov	r10,38
80002992:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002994:	fc 18 c0 20 	movh	r8,0xc020
80002998:	32 4b       	mov	r11,36
8000299a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000299c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000299e:	32 c9       	mov	r9,44
800029a0:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800029a2:	49 58       	lddpc	r8,800029f4 <et024006_Init+0x484>
800029a4:	70 07       	ld.w	r7,r8[0x0]
800029a6:	32 88       	mov	r8,40
800029a8:	ee 08 06 46 	mulu.d	r6,r7,r8
800029ac:	e0 68 03 e8 	mov	r8,1000
800029b0:	30 09       	mov	r9,0
800029b2:	e0 6a 03 e7 	mov	r10,999
800029b6:	30 0b       	mov	r11,0
800029b8:	ec 0a 00 0a 	add	r10,r6,r10
800029bc:	ee 0b 00 4b 	adc	r11,r7,r11
800029c0:	f0 1f 00 13 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800029c4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800029c8:	f0 0a 00 0a 	add	r10,r8,r10
800029cc:	c9 4a       	rjmp	800026f4 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029ce:	fc 19 c0 00 	movh	r9,0xc000
800029d2:	32 68       	mov	r8,38
800029d4:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
800029d6:	fc 18 c0 20 	movh	r8,0xc020
800029da:	33 ca       	mov	r10,60
800029dc:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029de:	37 0a       	mov	r10,112
800029e0:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
800029e2:	90 0b       	ld.sh	r11,r8[0x0]
800029e4:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029e6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800029e8:	16 99       	mov	r9,r11
800029ea:	a3 b9       	sbr	r9,0x3
800029ec:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
800029ee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029f2:	00 00       	add	r0,r0
800029f4:	00 00       	add	r0,r0
800029f6:	05 58       	ld.sh	r8,--r2
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	2a 14       	sub	r4,-95
800029fc:	80 00       	ld.sh	r0,r0[0x0]
800029fe:	2b b4       	sub	r4,-69
80002a00:	80 00       	ld.sh	r0,r0[0x0]
80002a02:	2b 30       	sub	r0,-77
80002a04:	80 00       	ld.sh	r0,r0[0x0]
80002a06:	2b e2       	sub	r2,-66
80002a08:	80 00       	ld.sh	r0,r0[0x0]
80002a0a:	2b fe       	sub	lr,-65
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	46 3e       	lddsp	lr,sp[0x18c]
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	25 00       	sub	r0,80

80002a14 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
80002a14:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002a18:	ee 78 42 3f 	mov	r8,999999
80002a1c:	f8 08 00 09 	add	r9,r12,r8
80002a20:	e0 68 de 83 	mov	r8,56963
80002a24:	ea 18 43 1b 	orh	r8,0x431b
80002a28:	f2 08 06 48 	mulu.d	r8,r9,r8
80002a2c:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80002a30:	f0 08 00 25 	add	r5,r8,r8<<0x2
80002a34:	a3 65       	lsl	r5,0x2
80002a36:	ea c5 fc 19 	sub	r5,r5,-999
80002a3a:	e0 69 4d d3 	mov	r9,19923
80002a3e:	ea 19 10 62 	orh	r9,0x1062
80002a42:	ea 09 06 44 	mulu.d	r4,r5,r9
80002a46:	a7 85       	lsr	r5,0x6
80002a48:	f0 0a 15 04 	lsl	r10,r8,0x4
80002a4c:	f4 08 01 07 	sub	r7,r10,r8
80002a50:	a1 77       	lsl	r7,0x1
80002a52:	ee c7 fc 19 	sub	r7,r7,-999
80002a56:	ee 09 06 46 	mulu.d	r6,r7,r9
80002a5a:	0e 94       	mov	r4,r7
80002a5c:	a7 84       	lsr	r4,0x6
80002a5e:	f4 08 01 07 	sub	r7,r10,r8
80002a62:	a3 67       	lsl	r7,0x2
80002a64:	ee c7 fc 19 	sub	r7,r7,-999
80002a68:	ee 09 06 46 	mulu.d	r6,r7,r9
80002a6c:	a7 87       	lsr	r7,0x6
80002a6e:	f0 03 10 5a 	mul	r3,r8,90
80002a72:	e6 c3 fc 19 	sub	r3,r3,-999
80002a76:	e6 09 06 42 	mulu.d	r2,r3,r9
80002a7a:	e6 0c 16 06 	lsr	r12,r3,0x6
80002a7e:	e0 63 00 d2 	mov	r3,210
80002a82:	f0 03 02 43 	mul	r3,r8,r3
80002a86:	e6 c3 fc 19 	sub	r3,r3,-999
80002a8a:	e6 09 06 42 	mulu.d	r2,r3,r9
80002a8e:	e6 06 16 06 	lsr	r6,r3,0x6
80002a92:	f4 08 01 0b 	sub	r11,r10,r8
80002a96:	a5 6b       	lsl	r11,0x4
80002a98:	f6 cb fc 19 	sub	r11,r11,-999
80002a9c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80002aa0:	f6 0e 16 06 	lsr	lr,r11,0x6
80002aa4:	f0 03 10 64 	mul	r3,r8,100
80002aa8:	e6 c3 fc 19 	sub	r3,r3,-999
80002aac:	e6 09 06 42 	mulu.d	r2,r3,r9
80002ab0:	a7 83       	lsr	r3,0x6
80002ab2:	e0 6a 01 0e 	mov	r10,270
80002ab6:	b5 38       	mul	r8,r10
80002ab8:	f0 c8 fc 19 	sub	r8,r8,-999
80002abc:	f0 09 06 48 	mulu.d	r8,r8,r9
80002ac0:	a7 89       	lsr	r9,0x6
80002ac2:	ec 04 00 0a 	add	r10,r6,r4
80002ac6:	1c 3a       	cp.w	r10,lr
80002ac8:	f4 0e 17 20 	movhs	lr,r10
80002acc:	ee 05 00 0b 	add	r11,r7,r5
80002ad0:	18 3b       	cp.w	r11,r12
80002ad2:	f6 0c 17 20 	movhs	r12,r11
80002ad6:	06 3b       	cp.w	r11,r3
80002ad8:	e6 0b 17 30 	movlo	r11,r3
80002adc:	12 3a       	cp.w	r10,r9
80002ade:	f4 09 17 20 	movhs	r9,r10
80002ae2:	eb e4 11 05 	or	r5,r5,r4<<0x10
80002ae6:	fe 6a 1c 00 	mov	r10,-123904
80002aea:	95 05       	st.w	r10[0x0],r5
80002aec:	ef e6 11 07 	or	r7,r7,r6<<0x10
80002af0:	ef ec 10 87 	or	r7,r7,r12<<0x8
80002af4:	ef ee 11 87 	or	r7,r7,lr<<0x18
80002af8:	95 17       	st.w	r10[0x4],r7
80002afa:	1c 39       	cp.w	r9,lr
80002afc:	f2 0e 17 20 	movhs	lr,r9
80002b00:	18 3b       	cp.w	r11,r12
80002b02:	f8 0b 17 30 	movlo	r11,r12
80002b06:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80002b0a:	95 2b       	st.w	r10[0x8],r11
80002b0c:	e0 68 10 03 	mov	r8,4099
80002b10:	95 38       	st.w	r10[0xc],r8
80002b12:	30 19       	mov	r9,1
80002b14:	48 48       	lddpc	r8,80002b24 <smc_init+0x110>
80002b16:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80002b18:	31 4b       	mov	r11,20
80002b1a:	48 4c       	lddpc	r12,80002b28 <smc_init+0x114>
80002b1c:	f0 1f 00 04 	mcall	80002b2c <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80002b20:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002b24:	00 00       	add	r0,r0
80002b26:	05 60       	ld.uh	r0,--r2
80002b28:	80 00       	ld.sh	r0,r0[0x0]
80002b2a:	a7 18       	ld.d	r8,--r3
80002b2c:	80 00       	ld.sh	r0,r0[0x0]
80002b2e:	2b 84       	sub	r4,-72

80002b30 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002b30:	f8 08 16 05 	lsr	r8,r12,0x5
80002b34:	a9 68       	lsl	r8,0x8
80002b36:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002b3a:	58 1b       	cp.w	r11,1
80002b3c:	c0 d0       	breq	80002b56 <gpio_enable_module_pin+0x26>
80002b3e:	c0 63       	brcs	80002b4a <gpio_enable_module_pin+0x1a>
80002b40:	58 2b       	cp.w	r11,2
80002b42:	c1 00       	breq	80002b62 <gpio_enable_module_pin+0x32>
80002b44:	58 3b       	cp.w	r11,3
80002b46:	c1 40       	breq	80002b6e <gpio_enable_module_pin+0x3e>
80002b48:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002b4a:	30 19       	mov	r9,1
80002b4c:	f2 0c 09 49 	lsl	r9,r9,r12
80002b50:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002b52:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002b54:	c1 28       	rjmp	80002b78 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002b56:	30 19       	mov	r9,1
80002b58:	f2 0c 09 49 	lsl	r9,r9,r12
80002b5c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002b5e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002b60:	c0 c8       	rjmp	80002b78 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002b62:	30 19       	mov	r9,1
80002b64:	f2 0c 09 49 	lsl	r9,r9,r12
80002b68:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002b6a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002b6c:	c0 68       	rjmp	80002b78 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002b6e:	30 19       	mov	r9,1
80002b70:	f2 0c 09 49 	lsl	r9,r9,r12
80002b74:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002b76:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002b78:	30 19       	mov	r9,1
80002b7a:	f2 0c 09 4c 	lsl	r12,r9,r12
80002b7e:	91 2c       	st.w	r8[0x8],r12
80002b80:	5e fd       	retal	0
80002b82:	d7 03       	nop

80002b84 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002b84:	d4 21       	pushm	r4-r7,lr
80002b86:	18 97       	mov	r7,r12
80002b88:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002b8a:	58 0b       	cp.w	r11,0
80002b8c:	c0 31       	brne	80002b92 <gpio_enable_module+0xe>
80002b8e:	30 05       	mov	r5,0
80002b90:	c0 d8       	rjmp	80002baa <gpio_enable_module+0x26>
80002b92:	30 06       	mov	r6,0
80002b94:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002b96:	6e 1b       	ld.w	r11,r7[0x4]
80002b98:	6e 0c       	ld.w	r12,r7[0x0]
80002b9a:	f0 1f 00 06 	mcall	80002bb0 <gpio_enable_module+0x2c>
80002b9e:	18 45       	or	r5,r12
		gpiomap++;
80002ba0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002ba2:	2f f6       	sub	r6,-1
80002ba4:	0c 34       	cp.w	r4,r6
80002ba6:	fe 9b ff f8 	brhi	80002b96 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002baa:	0a 9c       	mov	r12,r5
80002bac:	d8 22       	popm	r4-r7,pc
80002bae:	00 00       	add	r0,r0
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2b 30       	sub	r0,-77

80002bb4 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002bb4:	f8 08 16 05 	lsr	r8,r12,0x5
80002bb8:	a9 68       	lsl	r8,0x8
80002bba:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80002bbe:	30 19       	mov	r9,1
80002bc0:	f2 0c 09 4c 	lsl	r12,r9,r12
80002bc4:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002bc8:	91 1c       	st.w	r8[0x4],r12
}
80002bca:	5e fc       	retal	r12

80002bcc <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002bcc:	f8 08 16 05 	lsr	r8,r12,0x5
80002bd0:	a9 68       	lsl	r8,0x8
80002bd2:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80002bd6:	71 88       	ld.w	r8,r8[0x60]
80002bd8:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002bdc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002be0:	5e fc       	retal	r12

80002be2 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002be2:	f8 08 16 05 	lsr	r8,r12,0x5
80002be6:	a9 68       	lsl	r8,0x8
80002be8:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002bec:	30 19       	mov	r9,1
80002bee:	f2 0c 09 4c 	lsl	r12,r9,r12
80002bf2:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002bf6:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002bfa:	91 1c       	st.w	r8[0x4],r12
}
80002bfc:	5e fc       	retal	r12

80002bfe <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002bfe:	f8 08 16 05 	lsr	r8,r12,0x5
80002c02:	a9 68       	lsl	r8,0x8
80002c04:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002c08:	30 19       	mov	r9,1
80002c0a:	f2 0c 09 4c 	lsl	r12,r9,r12
80002c0e:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002c12:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002c16:	91 1c       	st.w	r8[0x4],r12
}
80002c18:	5e fc       	retal	r12

80002c1a <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002c1a:	f8 08 16 05 	lsr	r8,r12,0x5
80002c1e:	a9 68       	lsl	r8,0x8
80002c20:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80002c24:	30 19       	mov	r9,1
80002c26:	f2 0c 09 4c 	lsl	r12,r9,r12
80002c2a:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002c2e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002c32:	91 1c       	st.w	r8[0x4],r12
}
80002c34:	5e fc       	retal	r12

80002c36 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002c36:	f8 08 16 05 	lsr	r8,r12,0x5
80002c3a:	a9 68       	lsl	r8,0x8
80002c3c:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80002c40:	30 19       	mov	r9,1
80002c42:	f2 0c 09 4c 	lsl	r12,r9,r12
80002c46:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80002c4a:	12 3b       	cp.w	r11,r9
80002c4c:	c0 a0       	breq	80002c60 <gpio_enable_pin_interrupt+0x2a>
80002c4e:	c0 43       	brcs	80002c56 <gpio_enable_pin_interrupt+0x20>
80002c50:	58 2b       	cp.w	r11,2
80002c52:	c1 11       	brne	80002c74 <gpio_enable_pin_interrupt+0x3e>
80002c54:	c0 b8       	rjmp	80002c6a <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002c56:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002c5a:	f1 4c 00 b8 	st.w	r8[184],r12
80002c5e:	c0 c8       	rjmp	80002c76 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80002c60:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002c64:	f1 4c 00 b8 	st.w	r8[184],r12
80002c68:	c0 78       	rjmp	80002c76 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002c6a:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80002c6e:	f1 4c 00 b4 	st.w	r8[180],r12
80002c72:	c0 28       	rjmp	80002c76 <gpio_enable_pin_interrupt+0x40>
80002c74:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002c76:	f1 4c 00 94 	st.w	r8[148],r12
80002c7a:	5e fd       	retal	0

80002c7c <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002c7c:	f8 08 16 05 	lsr	r8,r12,0x5
80002c80:	a9 68       	lsl	r8,0x8
80002c82:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->ierc = 1 << (pin & 0x1F);
80002c86:	30 19       	mov	r9,1
80002c88:	f2 0c 09 4c 	lsl	r12,r9,r12
80002c8c:	f1 4c 00 98 	st.w	r8[152],r12
}
80002c90:	5e fc       	retal	r12

80002c92 <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002c92:	f8 08 16 05 	lsr	r8,r12,0x5
80002c96:	a9 68       	lsl	r8,0x8
80002c98:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80002c9c:	f0 f8 00 d0 	ld.w	r8,r8[208]
80002ca0:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002ca4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002ca8:	5e fc       	retal	r12

80002caa <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002caa:	f8 08 16 05 	lsr	r8,r12,0x5
80002cae:	a9 68       	lsl	r8,0x8
80002cb0:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002cb4:	30 19       	mov	r9,1
80002cb6:	f2 0c 09 4c 	lsl	r12,r9,r12
80002cba:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80002cbe:	5e fc       	retal	r12

80002cc0 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002cc0:	c0 08       	rjmp	80002cc0 <_unhandled_interrupt>
80002cc2:	d7 03       	nop

80002cc4 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002cc4:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002cc8:	49 99       	lddpc	r9,80002d2c <INTC_register_interrupt+0x68>
80002cca:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002cce:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002cd2:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002cd4:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002cd8:	58 0a       	cp.w	r10,0
80002cda:	c0 91       	brne	80002cec <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002cdc:	49 59       	lddpc	r9,80002d30 <INTC_register_interrupt+0x6c>
80002cde:	49 6a       	lddpc	r10,80002d34 <INTC_register_interrupt+0x70>
80002ce0:	12 1a       	sub	r10,r9
80002ce2:	fe 79 08 00 	mov	r9,-63488
80002ce6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002cea:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002cec:	58 1a       	cp.w	r10,1
80002cee:	c0 a1       	brne	80002d02 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002cf0:	49 09       	lddpc	r9,80002d30 <INTC_register_interrupt+0x6c>
80002cf2:	49 2a       	lddpc	r10,80002d38 <INTC_register_interrupt+0x74>
80002cf4:	12 1a       	sub	r10,r9
80002cf6:	bf aa       	sbr	r10,0x1e
80002cf8:	fe 79 08 00 	mov	r9,-63488
80002cfc:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002d00:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002d02:	58 2a       	cp.w	r10,2
80002d04:	c0 a1       	brne	80002d18 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002d06:	48 b9       	lddpc	r9,80002d30 <INTC_register_interrupt+0x6c>
80002d08:	48 da       	lddpc	r10,80002d3c <INTC_register_interrupt+0x78>
80002d0a:	12 1a       	sub	r10,r9
80002d0c:	bf ba       	sbr	r10,0x1f
80002d0e:	fe 79 08 00 	mov	r9,-63488
80002d12:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002d16:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002d18:	48 69       	lddpc	r9,80002d30 <INTC_register_interrupt+0x6c>
80002d1a:	48 aa       	lddpc	r10,80002d40 <INTC_register_interrupt+0x7c>
80002d1c:	12 1a       	sub	r10,r9
80002d1e:	ea 1a c0 00 	orh	r10,0xc000
80002d22:	fe 79 08 00 	mov	r9,-63488
80002d26:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002d2a:	5e fc       	retal	r12
80002d2c:	80 00       	ld.sh	r0,r0[0x0]
80002d2e:	a7 b8       	sbr	r8,0x7
80002d30:	80 00       	ld.sh	r0,r0[0x0]
80002d32:	9c 00       	ld.sh	r0,lr[0x0]
80002d34:	80 00       	ld.sh	r0,r0[0x0]
80002d36:	9d 04       	st.w	lr[0x0],r4
80002d38:	80 00       	ld.sh	r0,r0[0x0]
80002d3a:	9d 12       	st.w	lr[0x4],r2
80002d3c:	80 00       	ld.sh	r0,r0[0x0]
80002d3e:	9d 20       	st.w	lr[0x8],r0
80002d40:	80 00       	ld.sh	r0,r0[0x0]
80002d42:	9d 2e       	st.w	lr[0x8],lr

80002d44 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002d44:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002d46:	49 18       	lddpc	r8,80002d88 <INTC_init_interrupts+0x44>
80002d48:	e3 b8 00 01 	mtsr	0x4,r8
80002d4c:	49 0e       	lddpc	lr,80002d8c <INTC_init_interrupts+0x48>
80002d4e:	30 07       	mov	r7,0
80002d50:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002d52:	49 0c       	lddpc	r12,80002d90 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002d54:	49 05       	lddpc	r5,80002d94 <INTC_init_interrupts+0x50>
80002d56:	10 15       	sub	r5,r8
80002d58:	fe 76 08 00 	mov	r6,-63488
80002d5c:	c1 08       	rjmp	80002d7c <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002d5e:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002d60:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002d62:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002d64:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002d68:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002d6a:	10 3a       	cp.w	r10,r8
80002d6c:	fe 9b ff fc 	brhi	80002d64 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002d70:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002d74:	2f f7       	sub	r7,-1
80002d76:	2f 8e       	sub	lr,-8
80002d78:	59 47       	cp.w	r7,20
80002d7a:	c0 50       	breq	80002d84 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002d7c:	7c 08       	ld.w	r8,lr[0x0]
80002d7e:	58 08       	cp.w	r8,0
80002d80:	ce f1       	brne	80002d5e <INTC_init_interrupts+0x1a>
80002d82:	cf 7b       	rjmp	80002d70 <INTC_init_interrupts+0x2c>
80002d84:	d8 22       	popm	r4-r7,pc
80002d86:	00 00       	add	r0,r0
80002d88:	80 00       	ld.sh	r0,r0[0x0]
80002d8a:	9c 00       	ld.sh	r0,lr[0x0]
80002d8c:	80 00       	ld.sh	r0,r0[0x0]
80002d8e:	a7 b8       	sbr	r8,0x7
80002d90:	80 00       	ld.sh	r0,r0[0x0]
80002d92:	2c c0       	sub	r0,-52
80002d94:	80 00       	ld.sh	r0,r0[0x0]
80002d96:	9d 04       	st.w	lr[0x0],r4

80002d98 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002d98:	fe 78 08 00 	mov	r8,-63488
80002d9c:	e0 69 00 83 	mov	r9,131
80002da0:	f2 0c 01 0c 	sub	r12,r9,r12
80002da4:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002da8:	f2 ca ff c0 	sub	r10,r9,-64
80002dac:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002db0:	58 08       	cp.w	r8,0
80002db2:	c0 21       	brne	80002db6 <_get_interrupt_handler+0x1e>
80002db4:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002db6:	f0 08 12 00 	clz	r8,r8
80002dba:	48 5a       	lddpc	r10,80002dcc <_get_interrupt_handler+0x34>
80002dbc:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002dc0:	f0 08 11 1f 	rsub	r8,r8,31
80002dc4:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002dc6:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002dca:	5e fc       	retal	r12
80002dcc:	80 00       	ld.sh	r0,r0[0x0]
80002dce:	a7 b8       	sbr	r8,0x7

80002dd0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002dd0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002dd2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002dd6:	99 a8       	st.w	r12[0x28],r8
}
80002dd8:	5e fc       	retal	r12
80002dda:	d7 03       	nop

80002ddc <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002ddc:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002dde:	ec 5b bb 9f 	cp.w	r11,899999
80002de2:	e0 8b 00 04 	brhi	80002dea <pm_enable_osc0_crystal+0xe>
80002de6:	30 4b       	mov	r11,4
80002de8:	c1 38       	rjmp	80002e0e <pm_enable_osc0_crystal+0x32>
80002dea:	e0 68 c6 bf 	mov	r8,50879
80002dee:	ea 18 00 2d 	orh	r8,0x2d
80002df2:	10 3b       	cp.w	r11,r8
80002df4:	e0 8b 00 04 	brhi	80002dfc <pm_enable_osc0_crystal+0x20>
80002df8:	30 5b       	mov	r11,5
80002dfa:	c0 a8       	rjmp	80002e0e <pm_enable_osc0_crystal+0x32>
80002dfc:	e0 68 12 00 	mov	r8,4608
80002e00:	ea 18 00 7a 	orh	r8,0x7a
80002e04:	10 3b       	cp.w	r11,r8
80002e06:	f9 bb 03 06 	movlo	r11,6
80002e0a:	f9 bb 02 07 	movhs	r11,7
80002e0e:	f0 1f 00 02 	mcall	80002e14 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002e12:	d8 02       	popm	pc
80002e14:	80 00       	ld.sh	r0,r0[0x0]
80002e16:	2d d0       	sub	r0,-35

80002e18 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002e18:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002e1a:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002e1e:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002e20:	78 08       	ld.w	r8,r12[0x0]
80002e22:	a3 a8       	sbr	r8,0x2
80002e24:	99 08       	st.w	r12[0x0],r8
}
80002e26:	5e fc       	retal	r12

80002e28 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002e28:	79 58       	ld.w	r8,r12[0x54]
80002e2a:	e2 18 00 80 	andl	r8,0x80,COH
80002e2e:	cf d0       	breq	80002e28 <pm_wait_for_clk0_ready>
}
80002e30:	5e fc       	retal	r12
80002e32:	d7 03       	nop

80002e34 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002e34:	eb cd 40 80 	pushm	r7,lr
80002e38:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002e3a:	f0 1f 00 04 	mcall	80002e48 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002e3e:	0e 9c       	mov	r12,r7
80002e40:	f0 1f 00 03 	mcall	80002e4c <pm_enable_clk0+0x18>
}
80002e44:	e3 cd 80 80 	ldm	sp++,r7,pc
80002e48:	80 00       	ld.sh	r0,r0[0x0]
80002e4a:	2e 18       	sub	r8,-31
80002e4c:	80 00       	ld.sh	r0,r0[0x0]
80002e4e:	2e 28       	sub	r8,-30

80002e50 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002e50:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002e52:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002e56:	99 08       	st.w	r12[0x0],r8
}
80002e58:	5e fc       	retal	r12
80002e5a:	d7 03       	nop

80002e5c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002e5c:	eb cd 40 c0 	pushm	r6-r7,lr
80002e60:	18 97       	mov	r7,r12
80002e62:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002e64:	f0 1f 00 06 	mcall	80002e7c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002e68:	0c 9b       	mov	r11,r6
80002e6a:	0e 9c       	mov	r12,r7
80002e6c:	f0 1f 00 05 	mcall	80002e80 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002e70:	30 1b       	mov	r11,1
80002e72:	0e 9c       	mov	r12,r7
80002e74:	f0 1f 00 04 	mcall	80002e84 <pm_switch_to_osc0+0x28>
}
80002e78:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e7c:	80 00       	ld.sh	r0,r0[0x0]
80002e7e:	2d dc       	sub	r12,-35
80002e80:	80 00       	ld.sh	r0,r0[0x0]
80002e82:	2e 34       	sub	r4,-29
80002e84:	80 00       	ld.sh	r0,r0[0x0]
80002e86:	2e 50       	sub	r0,-27

80002e88 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80002e88:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
80002e8a:	58 0c       	cp.w	r12,0
80002e8c:	c0 40       	breq	80002e94 <pcl_switch_to_osc+0xc>
80002e8e:	fe 7c d8 f0 	mov	r12,-10000
80002e92:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
80002e94:	fe 7c 0c 00 	mov	r12,-62464
80002e98:	f0 1f 00 02 	mcall	80002ea0 <pcl_switch_to_osc+0x18>
80002e9c:	d8 0a       	popm	pc,r12=0
80002e9e:	00 00       	add	r0,r0
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	2e 5c       	sub	r12,-27

80002ea4 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002ea4:	58 0b       	cp.w	r11,0
80002ea6:	c1 90       	breq	80002ed8 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002ea8:	58 6c       	cp.w	r12,6
80002eaa:	e0 8b 00 17 	brhi	80002ed8 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002eae:	76 0a       	ld.w	r10,r11[0x0]
80002eb0:	fe 78 30 00 	mov	r8,-53248
80002eb4:	f8 c9 ff f0 	sub	r9,r12,-16
80002eb8:	a5 79       	lsl	r9,0x5
80002eba:	f0 09 00 09 	add	r9,r8,r9
80002ebe:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002ec0:	76 19       	ld.w	r9,r11[0x4]
80002ec2:	a5 7c       	lsl	r12,0x5
80002ec4:	f0 0c 00 0c 	add	r12,r8,r12
80002ec8:	f8 c8 fd fc 	sub	r8,r12,-516
80002ecc:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002ece:	76 28       	ld.w	r8,r11[0x8]
80002ed0:	f8 cc fd f8 	sub	r12,r12,-520
80002ed4:	99 08       	st.w	r12[0x0],r8
80002ed6:	5e fd       	retal	0

  return PWM_SUCCESS;
80002ed8:	5e ff       	retal	1

80002eda <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002eda:	18 98       	mov	r8,r12
80002edc:	e0 18 ff 80 	andl	r8,0xff80
80002ee0:	c0 20       	breq	80002ee4 <pwm_start_channels+0xa>
80002ee2:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002ee4:	fe 78 30 00 	mov	r8,-53248
80002ee8:	91 1c       	st.w	r8[0x4],r12
80002eea:	5e fd       	retal	0

80002eec <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
80002eec:	58 6c       	cp.w	r12,6
80002eee:	e0 88 00 03 	brls	80002ef4 <pwm_async_update_channel+0x8>
80002ef2:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80002ef4:	76 0a       	ld.w	r10,r11[0x0]
80002ef6:	fe 78 30 00 	mov	r8,-53248
80002efa:	f8 c9 ff f0 	sub	r9,r12,-16
80002efe:	a5 79       	lsl	r9,0x5
80002f00:	f0 09 00 09 	add	r9,r8,r9
80002f04:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80002f06:	76 49       	ld.w	r9,r11[0x10]
80002f08:	a5 7c       	lsl	r12,0x5
80002f0a:	18 08       	add	r8,r12
80002f0c:	f0 c8 fd f0 	sub	r8,r8,-528
80002f10:	91 09       	st.w	r8[0x0],r9
80002f12:	5e fd       	retal	0

80002f14 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002f14:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002f18:	58 0c       	cp.w	r12,0
80002f1a:	c0 21       	brne	80002f1e <pwm_init+0xa>
80002f1c:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002f1e:	e6 18 00 01 	andh	r8,0x1,COH
80002f22:	c0 91       	brne	80002f34 <pwm_init+0x20>
80002f24:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002f26:	fe 78 30 00 	mov	r8,-53248
80002f2a:	37 f9       	mov	r9,127
80002f2c:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002f2e:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002f30:	d5 03       	csrf	0x10
80002f32:	c0 68       	rjmp	80002f3e <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002f34:	fe 78 30 00 	mov	r8,-53248
80002f38:	37 f9       	mov	r9,127
80002f3a:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002f3c:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002f3e:	78 08       	ld.w	r8,r12[0x0]
80002f40:	78 39       	ld.w	r9,r12[0xc]
80002f42:	a9 69       	lsl	r9,0x8
80002f44:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002f48:	78 18       	ld.w	r8,r12[0x4]
80002f4a:	10 49       	or	r9,r8
80002f4c:	78 28       	ld.w	r8,r12[0x8]
80002f4e:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002f52:	fe 78 30 00 	mov	r8,-53248
80002f56:	91 09       	st.w	r8[0x0],r9
80002f58:	5e fd       	retal	0

80002f5a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002f5a:	76 09       	ld.w	r9,r11[0x0]
80002f5c:	58 29       	cp.w	r9,2
80002f5e:	e0 88 00 03 	brls	80002f64 <tc_init_waveform+0xa>
80002f62:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002f64:	76 18       	ld.w	r8,r11[0x4]
80002f66:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002f6a:	af ba       	sbr	r10,0xf
80002f6c:	10 9b       	mov	r11,r8
80002f6e:	e6 1b c0 00 	andh	r11,0xc000,COH
80002f72:	16 4a       	or	r10,r11
80002f74:	10 9b       	mov	r11,r8
80002f76:	e6 1b 30 00 	andh	r11,0x3000,COH
80002f7a:	16 4a       	or	r10,r11
80002f7c:	10 9b       	mov	r11,r8
80002f7e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002f82:	16 4a       	or	r10,r11
80002f84:	10 9b       	mov	r11,r8
80002f86:	e6 1b 03 00 	andh	r11,0x300,COH
80002f8a:	16 4a       	or	r10,r11
80002f8c:	10 9b       	mov	r11,r8
80002f8e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002f92:	16 4a       	or	r10,r11
80002f94:	10 9b       	mov	r11,r8
80002f96:	e6 1b 00 30 	andh	r11,0x30,COH
80002f9a:	16 4a       	or	r10,r11
80002f9c:	10 9b       	mov	r11,r8
80002f9e:	e6 1b 00 0c 	andh	r11,0xc,COH
80002fa2:	16 4a       	or	r10,r11
80002fa4:	10 9b       	mov	r11,r8
80002fa6:	e6 1b 00 03 	andh	r11,0x3,COH
80002faa:	16 4a       	or	r10,r11
80002fac:	10 9b       	mov	r11,r8
80002fae:	e2 1b 60 00 	andl	r11,0x6000,COH
80002fb2:	16 4a       	or	r10,r11
80002fb4:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002fb8:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002fbc:	10 9b       	mov	r11,r8
80002fbe:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002fc2:	16 4a       	or	r10,r11
80002fc4:	10 9b       	mov	r11,r8
80002fc6:	e2 1b 03 00 	andl	r11,0x300,COH
80002fca:	16 4a       	or	r10,r11
80002fcc:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002fd0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002fd4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002fd8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002fdc:	10 9b       	mov	r11,r8
80002fde:	e2 1b 00 30 	andl	r11,0x30,COH
80002fe2:	16 4a       	or	r10,r11
80002fe4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002fe8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002fec:	a5 69       	lsl	r9,0x4
80002fee:	2f f9       	sub	r9,-1
80002ff0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002ff4:	5e fd       	retal	0

80002ff6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ff6:	58 2b       	cp.w	r11,2
80002ff8:	e0 88 00 03 	brls	80002ffe <tc_start+0x8>
80002ffc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002ffe:	a7 6b       	lsl	r11,0x6
80003000:	16 0c       	add	r12,r11
80003002:	30 58       	mov	r8,5
80003004:	99 08       	st.w	r12[0x0],r8
80003006:	5e fd       	retal	0

80003008 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003008:	58 2b       	cp.w	r11,2
8000300a:	e0 88 00 03 	brls	80003010 <tc_stop+0x8>
8000300e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80003010:	a7 6b       	lsl	r11,0x6
80003012:	16 0c       	add	r12,r11
80003014:	30 28       	mov	r8,2
80003016:	99 08       	st.w	r12[0x0],r8
80003018:	5e fd       	retal	0

8000301a <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000301a:	58 2b       	cp.w	r11,2
8000301c:	e0 88 00 03 	brls	80003022 <tc_read_sr+0x8>
80003020:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003022:	a7 6b       	lsl	r11,0x6
80003024:	2e 0b       	sub	r11,-32
80003026:	16 0c       	add	r12,r11
80003028:	78 0c       	ld.w	r12,r12[0x0]
}
8000302a:	5e fc       	retal	r12

8000302c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000302c:	58 2b       	cp.w	r11,2
8000302e:	e0 88 00 03 	brls	80003034 <tc_write_rc+0x8>
80003032:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003034:	f6 08 15 04 	lsl	r8,r11,0x4
80003038:	2f f8       	sub	r8,-1
8000303a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
8000303e:	e2 18 80 00 	andl	r8,0x8000,COH
80003042:	c0 c0       	breq	8000305a <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003044:	a7 6b       	lsl	r11,0x6
80003046:	16 0c       	add	r12,r11
80003048:	2e 4c       	sub	r12,-28
8000304a:	78 08       	ld.w	r8,r12[0x0]
8000304c:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80003050:	e0 18 00 00 	andl	r8,0x0
80003054:	f3 e8 10 08 	or	r8,r9,r8
80003058:	99 08       	st.w	r12[0x0],r8

  return value;
8000305a:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
8000305e:	5e fc       	retal	r12

80003060 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80003060:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003064:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003068:	58 2b       	cp.w	r11,2
8000306a:	e0 88 00 04 	brls	80003072 <tc_configure_interrupts+0x12>
8000306e:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003072:	ee 19 00 01 	eorh	r9,0x1
80003076:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000307a:	74 08       	ld.w	r8,r10[0x0]
8000307c:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80003080:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003084:	a7 6e       	lsl	lr,0x6
80003086:	fd e7 10 7e 	or	lr,lr,r7<<0x7
8000308a:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000308e:	0e 4e       	or	lr,r7
80003090:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003094:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003098:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
8000309c:	fd e7 10 4e 	or	lr,lr,r7<<0x4
800030a0:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
800030a4:	fd e7 10 3e 	or	lr,lr,r7<<0x3
800030a8:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
800030ac:	fd e7 10 2e 	or	lr,lr,r7<<0x2
800030b0:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800030b4:	fd e8 10 18 	or	r8,lr,r8<<0x1
800030b8:	f6 0e 15 06 	lsl	lr,r11,0x6
800030bc:	f8 0e 00 0e 	add	lr,r12,lr
800030c0:	2d ce       	sub	lr,-36
800030c2:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800030c4:	58 09       	cp.w	r9,0
800030c6:	c0 20       	breq	800030ca <tc_configure_interrupts+0x6a>
800030c8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800030ca:	74 08       	ld.w	r8,r10[0x0]
800030cc:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800030d0:	e0 65 00 80 	mov	r5,128
800030d4:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800030d8:	74 08       	ld.w	r8,r10[0x0]
800030da:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800030de:	f9 b4 00 40 	moveq	r4,64
800030e2:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800030e6:	74 08       	ld.w	r8,r10[0x0]
800030e8:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800030ec:	f9 b3 00 20 	moveq	r3,32
800030f0:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800030f4:	74 08       	ld.w	r8,r10[0x0]
800030f6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800030fa:	f9 b2 00 10 	moveq	r2,16
800030fe:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003102:	74 08       	ld.w	r8,r10[0x0]
80003104:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003108:	f9 b6 00 08 	moveq	r6,8
8000310c:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003110:	74 08       	ld.w	r8,r10[0x0]
80003112:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003116:	f9 b7 00 04 	moveq	r7,4
8000311a:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
8000311e:	74 08       	ld.w	r8,r10[0x0]
80003120:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003124:	f9 be 00 02 	moveq	lr,2
80003128:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000312c:	74 08       	ld.w	r8,r10[0x0]
8000312e:	ec 18 00 01 	eorl	r8,0x1
80003132:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003136:	eb e8 10 08 	or	r8,r5,r8
8000313a:	08 48       	or	r8,r4
8000313c:	06 48       	or	r8,r3
8000313e:	04 48       	or	r8,r2
80003140:	0c 48       	or	r8,r6
80003142:	0e 48       	or	r8,r7
80003144:	1c 48       	or	r8,lr
80003146:	f6 0a 15 06 	lsl	r10,r11,0x6
8000314a:	f8 0a 00 0a 	add	r10,r12,r10
8000314e:	2d 8a       	sub	r10,-40
80003150:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003152:	a7 6b       	lsl	r11,0x6
80003154:	2e 0b       	sub	r11,-32
80003156:	16 0c       	add	r12,r11
80003158:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
8000315a:	58 09       	cp.w	r9,0
8000315c:	c0 31       	brne	80003162 <tc_configure_interrupts+0x102>
8000315e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003162:	d5 03       	csrf	0x10
80003164:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003168 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003168:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
8000316a:	f6 08 15 04 	lsl	r8,r11,0x4
8000316e:	14 38       	cp.w	r8,r10
80003170:	f9 b8 08 10 	movls	r8,16
80003174:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003178:	f0 0b 02 4b 	mul	r11,r8,r11
8000317c:	f6 09 16 01 	lsr	r9,r11,0x1
80003180:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003184:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003188:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
8000318c:	f2 cb 00 01 	sub	r11,r9,1
80003190:	e0 4b ff fe 	cp.w	r11,65534
80003194:	e0 88 00 03 	brls	8000319a <usart_set_async_baudrate+0x32>
80003198:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
8000319a:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
8000319c:	e8 6e 00 00 	mov	lr,524288
800031a0:	59 08       	cp.w	r8,16
800031a2:	fc 08 17 10 	movne	r8,lr
800031a6:	f9 b8 00 00 	moveq	r8,0
800031aa:	e4 1b ff f7 	andh	r11,0xfff7
800031ae:	e0 1b fe cf 	andl	r11,0xfecf
800031b2:	16 48       	or	r8,r11
800031b4:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
800031b6:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
800031ba:	f3 ea 11 09 	or	r9,r9,r10<<0x10
800031be:	99 89       	st.w	r12[0x20],r9
800031c0:	d8 0a       	popm	pc,r12=0

800031c2 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
800031c2:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
800031c4:	e2 18 00 02 	andl	r8,0x2,COH
800031c8:	c0 31       	brne	800031ce <usart_write_char+0xc>
800031ca:	30 2c       	mov	r12,2
800031cc:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800031ce:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800031d2:	99 7b       	st.w	r12[0x1c],r11
800031d4:	5e fd       	retal	0
800031d6:	d7 03       	nop

800031d8 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
800031d8:	eb cd 40 e0 	pushm	r5-r7,lr
800031dc:	18 96       	mov	r6,r12
800031de:	16 95       	mov	r5,r11
800031e0:	e0 67 27 0f 	mov	r7,9999
800031e4:	c0 68       	rjmp	800031f0 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
800031e6:	58 07       	cp.w	r7,0
800031e8:	c0 31       	brne	800031ee <usart_putchar+0x16>
800031ea:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
800031ee:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800031f0:	0a 9b       	mov	r11,r5
800031f2:	0c 9c       	mov	r12,r6
800031f4:	f0 1f 00 03 	mcall	80003200 <usart_putchar+0x28>
800031f8:	cf 71       	brne	800031e6 <usart_putchar+0xe>

  return USART_SUCCESS;
}
800031fa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800031fe:	00 00       	add	r0,r0
80003200:	80 00       	ld.sh	r0,r0[0x0]
80003202:	31 c2       	mov	r2,28

80003204 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80003204:	78 58       	ld.w	r8,r12[0x14]
80003206:	e2 18 00 e0 	andl	r8,0xe0,COH
8000320a:	c0 30       	breq	80003210 <usart_read_char+0xc>
8000320c:	30 4c       	mov	r12,4
8000320e:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80003210:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80003212:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003216:	c0 31       	brne	8000321c <usart_read_char+0x18>
80003218:	30 3c       	mov	r12,3
8000321a:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
8000321c:	78 68       	ld.w	r8,r12[0x18]
8000321e:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80003222:	97 08       	st.w	r11[0x0],r8
80003224:	5e fd       	retal	0
80003226:	d7 03       	nop

80003228 <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
80003228:	eb cd 40 c0 	pushm	r6-r7,lr
8000322c:	20 1d       	sub	sp,4
8000322e:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
80003230:	1a 97       	mov	r7,sp
80003232:	1a 9b       	mov	r11,sp
80003234:	0c 9c       	mov	r12,r6
80003236:	f0 1f 00 07 	mcall	80003250 <usart_getchar+0x28>
8000323a:	58 3c       	cp.w	r12,3
8000323c:	cf b0       	breq	80003232 <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
8000323e:	58 4c       	cp.w	r12,4
80003240:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
80003244:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
80003248:	2f fd       	sub	sp,-4
8000324a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000324e:	00 00       	add	r0,r0
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	32 04       	mov	r4,32

80003254 <usart_write_line>:


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003254:	eb cd 40 c0 	pushm	r6-r7,lr
80003258:	18 96       	mov	r6,r12
8000325a:	16 97       	mov	r7,r11
  while (*string != '\0')
8000325c:	17 8b       	ld.ub	r11,r11[0x0]
8000325e:	58 0b       	cp.w	r11,0
80003260:	c0 80       	breq	80003270 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003262:	2f f7       	sub	r7,-1
80003264:	0c 9c       	mov	r12,r6
80003266:	f0 1f 00 04 	mcall	80003274 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
8000326a:	0f 8b       	ld.ub	r11,r7[0x0]
8000326c:	58 0b       	cp.w	r11,0
8000326e:	cf a1       	brne	80003262 <usart_write_line+0xe>
80003270:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003274:	80 00       	ld.sh	r0,r0[0x0]
80003276:	31 d8       	mov	r8,29

80003278 <usart_get_line>:
    usart_putchar(usart, *string++);
}


int usart_get_line(volatile avr32_usart_t *usart, char* string)
{
80003278:	eb cd 40 c0 	pushm	r6-r7,lr
8000327c:	18 96       	mov	r6,r12
8000327e:	16 97       	mov	r7,r11
	 int rx_char;
	 int retval = USART_SUCCESS;

	 while (1)
	 {
		 rx_char = usart_getchar(usart);
80003280:	0c 9c       	mov	r12,r6
80003282:	f0 1f 00 0b 	mcall	800032ac <usart_get_line+0x34>
		 if (rx_char == USART_FAILURE)
80003286:	5b fc       	cp.w	r12,-1
80003288:	c0 71       	brne	80003296 <usart_get_line+0x1e>
		 {
			 usart_write_line(usart, "Error!!!\r\n");
8000328a:	48 ab       	lddpc	r11,800032b0 <usart_get_line+0x38>
8000328c:	0c 9c       	mov	r12,r6
8000328e:	f0 1f 00 0a 	mcall	800032b4 <usart_get_line+0x3c>
80003292:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
			 retval = USART_FAILURE;
			 break;
		 }
		 if (rx_char == '\x03')
80003296:	58 3c       	cp.w	r12,3
80003298:	c0 80       	breq	800032a8 <usart_get_line+0x30>
		 {
			 retval = USART_FAILURE;
			 break;
		 }
		 
		 *(string++)=rx_char;
8000329a:	ae 8c       	st.b	r7[0x0],r12
		 //usart_putchar(usart, rx_char);
		 if (rx_char == '\n')
8000329c:	58 ac       	cp.w	r12,10
8000329e:	c0 31       	brne	800032a4 <usart_get_line+0x2c>
800032a0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		 {
			 retval = USART_FAILURE;
			 break;
		 }
		 
		 *(string++)=rx_char;
800032a4:	2f f7       	sub	r7,-1
800032a6:	ce db       	rjmp	80003280 <usart_get_line+0x8>
800032a8:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
800032ac:	80 00       	ld.sh	r0,r0[0x0]
800032ae:	32 28       	mov	r8,34
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	a8 58       	st.h	r4[0xa],r8
800032b4:	80 00       	ld.sh	r0,r0[0x0]
800032b6:	32 54       	mov	r4,37

800032b8 <usart_get_echo_line>:
	
	
}


int usart_get_echo_line(volatile avr32_usart_t *usart) {
800032b8:	eb cd 40 c0 	pushm	r6-r7,lr
800032bc:	18 96       	mov	r6,r12
  int rx_char;
  int retval = USART_SUCCESS;

  while (1)
  {
    rx_char = usart_getchar(usart);
800032be:	0c 9c       	mov	r12,r6
800032c0:	f0 1f 00 0e 	mcall	800032f8 <usart_get_echo_line+0x40>
800032c4:	18 97       	mov	r7,r12
    if (rx_char == USART_FAILURE)
800032c6:	5b fc       	cp.w	r12,-1
800032c8:	c0 71       	brne	800032d6 <usart_get_echo_line+0x1e>
    {
      usart_write_line(usart, "Error!!!\r\n");
800032ca:	48 db       	lddpc	r11,800032fc <usart_get_echo_line+0x44>
800032cc:	0c 9c       	mov	r12,r6
800032ce:	f0 1f 00 0d 	mcall	80003300 <usart_get_echo_line+0x48>
800032d2:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
      retval = USART_FAILURE;
      break;
    }
    if (rx_char == '\x03')
800032d6:	58 3c       	cp.w	r12,3
800032d8:	c0 31       	brne	800032de <usart_get_echo_line+0x26>
800032da:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    {
      retval = USART_FAILURE;
      break;
    }
    usart_putchar(usart, rx_char);
800032de:	18 9b       	mov	r11,r12
800032e0:	0c 9c       	mov	r12,r6
800032e2:	f0 1f 00 09 	mcall	80003304 <usart_get_echo_line+0x4c>
    if (rx_char == '\r')
800032e6:	58 d7       	cp.w	r7,13
800032e8:	ce b1       	brne	800032be <usart_get_echo_line+0x6>
    { // Add a LF and consider this as the end of the line.
      usart_putchar(usart, '\n');
800032ea:	30 ab       	mov	r11,10
800032ec:	0c 9c       	mov	r12,r6
800032ee:	f0 1f 00 06 	mcall	80003304 <usart_get_echo_line+0x4c>
800032f2:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800032f6:	00 00       	add	r0,r0
800032f8:	80 00       	ld.sh	r0,r0[0x0]
800032fa:	32 28       	mov	r8,34
800032fc:	80 00       	ld.sh	r0,r0[0x0]
800032fe:	a8 58       	st.h	r4[0xa],r8
80003300:	80 00       	ld.sh	r0,r0[0x0]
80003302:	32 54       	mov	r4,37
80003304:	80 00       	ld.sh	r0,r0[0x0]
80003306:	31 d8       	mov	r8,29

80003308 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003308:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
8000330c:	e6 18 00 01 	andh	r8,0x1,COH
80003310:	c0 71       	brne	8000331e <usart_reset+0x16>
80003312:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003314:	3f f8       	mov	r8,-1
80003316:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003318:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
8000331a:	d5 03       	csrf	0x10
8000331c:	c0 48       	rjmp	80003324 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000331e:	3f f8       	mov	r8,-1
80003320:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003322:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003324:	30 08       	mov	r8,0
80003326:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003328:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
8000332a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
8000332c:	ea 68 61 0c 	mov	r8,680204
80003330:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003332:	5e fc       	retal	r12

80003334 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003334:	eb cd 40 e0 	pushm	r5-r7,lr
80003338:	18 96       	mov	r6,r12
8000333a:	16 97       	mov	r7,r11
8000333c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000333e:	f0 1f 00 2f 	mcall	800033f8 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003342:	58 07       	cp.w	r7,0
80003344:	c5 80       	breq	800033f4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003346:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003348:	30 49       	mov	r9,4
8000334a:	f2 08 18 00 	cp.b	r8,r9
8000334e:	e0 88 00 53 	brls	800033f4 <usart_init_rs232+0xc0>
80003352:	30 99       	mov	r9,9
80003354:	f2 08 18 00 	cp.b	r8,r9
80003358:	e0 8b 00 4e 	brhi	800033f4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
8000335c:	0f d9       	ld.ub	r9,r7[0x5]
8000335e:	30 78       	mov	r8,7
80003360:	f0 09 18 00 	cp.b	r9,r8
80003364:	e0 8b 00 48 	brhi	800033f4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003368:	8e 39       	ld.sh	r9,r7[0x6]
8000336a:	e0 68 01 01 	mov	r8,257
8000336e:	f0 09 19 00 	cp.h	r9,r8
80003372:	e0 8b 00 41 	brhi	800033f4 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003376:	ef 39 00 08 	ld.ub	r9,r7[8]
8000337a:	30 38       	mov	r8,3
8000337c:	f0 09 18 00 	cp.b	r9,r8
80003380:	e0 8b 00 3a 	brhi	800033f4 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003384:	0a 9a       	mov	r10,r5
80003386:	6e 0b       	ld.w	r11,r7[0x0]
80003388:	0c 9c       	mov	r12,r6
8000338a:	f0 1f 00 1d 	mcall	800033fc <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000338e:	58 1c       	cp.w	r12,1
80003390:	c3 20       	breq	800033f4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003392:	0f c8       	ld.ub	r8,r7[0x4]
80003394:	30 99       	mov	r9,9
80003396:	f2 08 18 00 	cp.b	r8,r9
8000339a:	c0 51       	brne	800033a4 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
8000339c:	6c 18       	ld.w	r8,r6[0x4]
8000339e:	b1 b8       	sbr	r8,0x11
800033a0:	8d 18       	st.w	r6[0x4],r8
800033a2:	c0 68       	rjmp	800033ae <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800033a4:	6c 19       	ld.w	r9,r6[0x4]
800033a6:	20 58       	sub	r8,5
800033a8:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800033ac:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800033ae:	6c 19       	ld.w	r9,r6[0x4]
800033b0:	ef 3a 00 08 	ld.ub	r10,r7[8]
800033b4:	0f d8       	ld.ub	r8,r7[0x5]
800033b6:	a9 78       	lsl	r8,0x9
800033b8:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800033bc:	12 48       	or	r8,r9
800033be:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800033c0:	8e 38       	ld.sh	r8,r7[0x6]
800033c2:	30 29       	mov	r9,2
800033c4:	f2 08 19 00 	cp.h	r8,r9
800033c8:	e0 88 00 09 	brls	800033da <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800033cc:	6c 18       	ld.w	r8,r6[0x4]
800033ce:	ad b8       	sbr	r8,0xd
800033d0:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800033d2:	8e b8       	ld.uh	r8,r7[0x6]
800033d4:	20 28       	sub	r8,2
800033d6:	8d a8       	st.w	r6[0x28],r8
800033d8:	c0 68       	rjmp	800033e4 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800033da:	6c 19       	ld.w	r9,r6[0x4]
800033dc:	5c 78       	castu.h	r8
800033de:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800033e2:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800033e4:	6c 18       	ld.w	r8,r6[0x4]
800033e6:	e0 18 ff f0 	andl	r8,0xfff0
800033ea:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800033ec:	35 08       	mov	r8,80
800033ee:	8d 08       	st.w	r6[0x0],r8
800033f0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
800033f4:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	33 08       	mov	r8,48
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	31 68       	mov	r8,22

80003400 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003400:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003404:	fe c0 98 04 	sub	r0,pc,-26620

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003408:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
8000340c:	d5 53       	csrf	0x15
  cp      r0, r1
8000340e:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003410:	e0 61 05 58 	mov	r1,1368
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003414:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003416:	c0 72       	brcc	80003424 <idata_load_loop_end>
  cp      r0, r1
80003418:	fe c2 84 38 	sub	r2,pc,-31688

8000341c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
8000341c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
8000341e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003420:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80003422:	cf d3       	brcs	8000341c <idata_load_loop>

80003424 <idata_load_loop_end>:
  mov     r2, 0
80003424:	e0 60 05 58 	mov	r0,1368
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003428:	e0 61 06 c8 	mov	r1,1736
  cp      r0, r1
  brlo    udata_clear_loop
8000342c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000342e:	c0 62       	brcc	8000343a <udata_clear_loop_end>
80003430:	30 02       	mov	r2,0
80003432:	30 03       	mov	r3,0

80003434 <udata_clear_loop>:
80003434:	a1 22       	st.d	r0++,r2
80003436:	02 30       	cp.w	r0,r1
80003438:	cf e3       	brcs	80003434 <udata_clear_loop>

8000343a <udata_clear_loop_end>:
8000343a:	fe cf f7 be 	sub	pc,pc,-2114
8000343e:	d7 03       	nop

80003440 <recibirImagen>:
	et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);
}


void recibirImagen(void){
80003440:	d4 31       	pushm	r0-r7,lr
80003442:	30 02       	mov	r2,0

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
			{
				color=usart_getchar(EXAMPLE_USART);
80003444:	fe 73 14 00 	mov	r3,-60416
80003448:	c4 98       	rjmp	800034da <recibirImagen+0x9a>
8000344a:	06 9c       	mov	r12,r3
8000344c:	f0 1f 00 2a 	mcall	800034f4 <recibirImagen+0xb4>
80003450:	ed dc b0 10 	bfexts	r6,r12,0x0,0x10
				color+=usart_getchar(EXAMPLE_USART)<<8;
80003454:	06 9c       	mov	r12,r3
80003456:	f0 1f 00 28 	mcall	800034f4 <recibirImagen+0xb4>
8000345a:	f8 05 15 08 	lsl	r5,r12,0x8
8000345e:	0c 05       	add	r5,r6
80003460:	5c 85       	casts.h	r5
80003462:	0e 94       	mov	r4,r7
				et024006_DrawPixel(j,i,color);
80003464:	ed d5 c0 10 	bfextu	r6,r5,0x0,0x10
80003468:	0c 9a       	mov	r10,r6
8000346a:	04 9b       	mov	r11,r2
8000346c:	0e 9c       	mov	r12,r7
8000346e:	f0 1f 00 23 	mcall	800034f8 <recibirImagen+0xb8>
				
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
80003472:	ec 08 16 0b 	lsr	r8,r6,0xb
80003476:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000347a:	f0 05 00 05 	add	r5,r8,r5
8000347e:	ed d6 c0 c5 	bfextu	r6,r6,0x6,0x5
80003482:	ea 06 00 06 	add	r6,r5,r6
80003486:	e0 6a 55 56 	mov	r10,21846
8000348a:	ea 1a 55 55 	orh	r10,0x5555
8000348e:	ec 0a 04 48 	muls.d	r8,r6,r10
80003492:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
				et024006_DrawPixel(j,i+image_Y,color_gray);
80003496:	10 99       	mov	r9,r8
80003498:	f2 0a 15 0b 	lsl	r10,r9,0xb
8000349c:	a7 69       	lsl	r9,0x6
8000349e:	f4 09 00 09 	add	r9,r10,r9
800034a2:	f2 08 00 08 	add	r8,r9,r8
800034a6:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800034aa:	02 9b       	mov	r11,r1
800034ac:	0e 9c       	mov	r12,r7
800034ae:	f0 1f 00 13 	mcall	800034f8 <recibirImagen+0xb8>
				if(((r+g+b)/3)>15)
800034b2:	e0 46 00 2f 	cp.w	r6,47
800034b6:	f9 b6 09 ff 	movgt	r6,-1
800034ba:	f9 b6 0a 00 	movle	r6,0
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
800034be:	f5 d6 c0 10 	bfextu	r10,r6,0x0,0x10
800034c2:	00 9b       	mov	r11,r0
800034c4:	0e 9c       	mov	r12,r7
800034c6:	f0 1f 00 0d 	mcall	800034f8 <recibirImagen+0xb8>
		uint16_t color_gray;
		uint16_t color;

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
800034ca:	2f f7       	sub	r7,-1
800034cc:	e0 47 00 50 	cp.w	r7,80
800034d0:	cb d1       	brne	8000344a <recibirImagen+0xa>
		uint16_t r,g,b;
		uint16_t color_bw;
		uint16_t color_gray;
		uint16_t color;

		for(i=0; i<image_Y; i++)
800034d2:	2f f2       	sub	r2,-1
800034d4:	e0 42 00 50 	cp.w	r2,80
800034d8:	c0 70       	breq	800034e6 <recibirImagen+0xa6>
800034da:	30 07       	mov	r7,0
				
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
				et024006_DrawPixel(j,i+image_Y,color_gray);
800034dc:	e4 c1 ff b0 	sub	r1,r2,-80
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
800034e0:	e4 c0 ff 60 	sub	r0,r2,-160
800034e4:	cb 3b       	rjmp	8000344a <recibirImagen+0xa>
		
			
		}
		
		
		usart_write_line(EXAMPLE_USART, "Imagen recibida\n");
800034e6:	48 6b       	lddpc	r11,800034fc <recibirImagen+0xbc>
800034e8:	fe 7c 14 00 	mov	r12,-60416
800034ec:	f0 1f 00 05 	mcall	80003500 <recibirImagen+0xc0>

	
	
	
}
800034f0:	d8 32       	popm	r0-r7,pc
800034f2:	00 00       	add	r0,r0
800034f4:	80 00       	ld.sh	r0,r0[0x0]
800034f6:	32 28       	mov	r8,34
800034f8:	80 00       	ld.sh	r0,r0[0x0]
800034fa:	20 58       	sub	r8,5
800034fc:	80 00       	ld.sh	r0,r0[0x0]
800034fe:	a8 7c       	st.h	r4[0xe],r12
80003500:	80 00       	ld.sh	r0,r0[0x0]
80003502:	32 54       	mov	r4,37

80003504 <CLR_disp>:




void CLR_disp(void)
{
80003504:	d4 01       	pushm	lr
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003506:	30 08       	mov	r8,0
80003508:	e0 69 00 f0 	mov	r9,240
8000350c:	e0 6a 01 40 	mov	r10,320
80003510:	10 9b       	mov	r11,r8
80003512:	10 9c       	mov	r12,r8
80003514:	f0 1f 00 02 	mcall	8000351c <CLR_disp+0x18>
}
80003518:	d8 02       	popm	pc
8000351a:	00 00       	add	r0,r0
8000351c:	80 00       	ld.sh	r0,r0[0x0]
8000351e:	23 4c       	sub	r12,52

80003520 <cronometro>:
	
	
}


void cronometro(void){
80003520:	d4 31       	pushm	r0-r7,lr
80003522:	20 5d       	sub	sp,20
	
	#define POSX_CRON 120
	#define POSY_CRON 80
	
	char disp[20];
	sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
80003524:	4e 28       	lddpc	r8,800036ac <cronometro+0x18c>
80003526:	70 08       	ld.w	r8,r8[0x0]
80003528:	1a d8       	st.w	--sp,r8
8000352a:	4e 28       	lddpc	r8,800036b0 <cronometro+0x190>
8000352c:	70 08       	ld.w	r8,r8[0x0]
8000352e:	1a d8       	st.w	--sp,r8
80003530:	4e 18       	lddpc	r8,800036b4 <cronometro+0x194>
80003532:	70 08       	ld.w	r8,r8[0x0]
80003534:	1a d8       	st.w	--sp,r8
80003536:	4e 18       	lddpc	r8,800036b8 <cronometro+0x198>
80003538:	70 08       	ld.w	r8,r8[0x0]
8000353a:	1a d8       	st.w	--sp,r8
8000353c:	4e 0b       	lddpc	r11,800036bc <cronometro+0x19c>
8000353e:	fa cc ff f0 	sub	r12,sp,-16
80003542:	f0 1f 00 60 	mcall	800036c0 <cronometro+0x1a0>
	
	et024006_PrintString("C R O N O M E T R O \n\n     Press Enter \n       to Start", (const unsigned char *)&FONT8x16, 80, 5, BLUE, -1);
80003546:	3f f7       	mov	r7,-1
80003548:	1a d7       	st.w	--sp,r7
8000354a:	31 f8       	mov	r8,31
8000354c:	30 59       	mov	r9,5
8000354e:	35 0a       	mov	r10,80
80003550:	4d db       	lddpc	r11,800036c4 <cronometro+0x1a4>
80003552:	4d ec       	lddpc	r12,800036c8 <cronometro+0x1a8>
80003554:	f0 1f 00 5e 	mcall	800036cc <cronometro+0x1ac>
	
	et024006_PrintString("Press Enter \n to Stop \n\n Press Up \n to Reset", (const unsigned char *)&FONT8x16, 120, 120, BLUE, -1);
80003558:	1a d7       	st.w	--sp,r7
8000355a:	31 f8       	mov	r8,31
8000355c:	37 89       	mov	r9,120
8000355e:	12 9a       	mov	r10,r9
80003560:	4d 9b       	lddpc	r11,800036c4 <cronometro+0x1a4>
80003562:	4d cc       	lddpc	r12,800036d0 <cronometro+0x1b0>
80003564:	f0 1f 00 5a 	mcall	800036cc <cronometro+0x1ac>
	
	if (resetTimer)
80003568:	4d b8       	lddpc	r8,800036d4 <cronometro+0x1b4>
8000356a:	70 08       	ld.w	r8,r8[0x0]
8000356c:	2f ad       	sub	sp,-24
8000356e:	58 08       	cp.w	r8,0
80003570:	c2 90       	breq	800035c2 <cronometro+0xa2>
	{
		mil=0;
80003572:	4c f6       	lddpc	r6,800036ac <cronometro+0x18c>
80003574:	30 07       	mov	r7,0
80003576:	8d 07       	st.w	r6[0x0],r7
		seg=0;
80003578:	4c e5       	lddpc	r5,800036b0 <cronometro+0x190>
8000357a:	8b 07       	st.w	r5[0x0],r7
		minu=0;
8000357c:	4c e4       	lddpc	r4,800036b4 <cronometro+0x194>
8000357e:	89 07       	st.w	r4[0x0],r7
		hor=0;
80003580:	4c e3       	lddpc	r3,800036b8 <cronometro+0x198>
80003582:	87 07       	st.w	r3[0x0],r7
		resetTimer=0;
80003584:	4d 48       	lddpc	r8,800036d4 <cronometro+0x1b4>
80003586:	91 07       	st.w	r8[0x0],r7
		et024006_DrawFilledRect(POSX_CRON,POSY_CRON,120,40, BLACK);
80003588:	0e 98       	mov	r8,r7
8000358a:	32 89       	mov	r9,40
8000358c:	37 8a       	mov	r10,120
8000358e:	35 0b       	mov	r11,80
80003590:	14 9c       	mov	r12,r10
80003592:	f0 1f 00 52 	mcall	800036d8 <cronometro+0x1b8>
		sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
80003596:	1a 92       	mov	r2,sp
80003598:	6c 08       	ld.w	r8,r6[0x0]
8000359a:	1a d8       	st.w	--sp,r8
8000359c:	6a 08       	ld.w	r8,r5[0x0]
8000359e:	1a d8       	st.w	--sp,r8
800035a0:	68 08       	ld.w	r8,r4[0x0]
800035a2:	1a d8       	st.w	--sp,r8
800035a4:	66 08       	ld.w	r8,r3[0x0]
800035a6:	1a d8       	st.w	--sp,r8
800035a8:	4c 5b       	lddpc	r11,800036bc <cronometro+0x19c>
800035aa:	04 9c       	mov	r12,r2
800035ac:	f0 1f 00 45 	mcall	800036c0 <cronometro+0x1a0>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, BLACK);
800035b0:	1a d7       	st.w	--sp,r7
800035b2:	31 f8       	mov	r8,31
800035b4:	35 09       	mov	r9,80
800035b6:	37 8a       	mov	r10,120
800035b8:	4c 3b       	lddpc	r11,800036c4 <cronometro+0x1a4>
800035ba:	04 9c       	mov	r12,r2
800035bc:	f0 1f 00 44 	mcall	800036cc <cronometro+0x1ac>
800035c0:	2f bd       	sub	sp,-20
	}
	
	
	
	if (tc_tick == 500)
800035c2:	4c 78       	lddpc	r8,800036dc <cronometro+0x1bc>
800035c4:	70 08       	ld.w	r8,r8[0x0]
800035c6:	e0 48 01 f4 	cp.w	r8,500
800035ca:	c6 21       	brne	8000368e <cronometro+0x16e>
	{
		et024006_DrawFilledRect(80,80,120,40, BLACK);
800035cc:	30 08       	mov	r8,0
800035ce:	32 89       	mov	r9,40
800035d0:	37 8a       	mov	r10,120
800035d2:	35 0b       	mov	r11,80
800035d4:	16 9c       	mov	r12,r11
800035d6:	f0 1f 00 41 	mcall	800036d8 <cronometro+0x1b8>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
800035da:	3f f8       	mov	r8,-1
800035dc:	1a d8       	st.w	--sp,r8
800035de:	31 f8       	mov	r8,31
800035e0:	35 09       	mov	r9,80
800035e2:	37 8a       	mov	r10,120
800035e4:	4b 8b       	lddpc	r11,800036c4 <cronometro+0x1a4>
800035e6:	fa cc ff fc 	sub	r12,sp,-4
800035ea:	f0 1f 00 39 	mcall	800036cc <cronometro+0x1ac>
800035ee:	2f fd       	sub	sp,-4
800035f0:	c4 f8       	rjmp	8000368e <cronometro+0x16e>
	}
		

	while (go)
	{
		if ( tc_tick % 10 ==0 )//cada 10
800035f2:	6c 08       	ld.w	r8,r6[0x0]
800035f4:	f0 05 06 4a 	mulu.d	r10,r8,r5
800035f8:	f6 09 16 03 	lsr	r9,r11,0x3
800035fc:	f2 09 00 29 	add	r9,r9,r9<<0x2
80003600:	f0 09 01 18 	sub	r8,r8,r9<<0x1
80003604:	c4 f1       	brne	800036a2 <cronometro+0x182>
		{
			mil++;
80003606:	68 08       	ld.w	r8,r4[0x0]
80003608:	2f f8       	sub	r8,-1
8000360a:	89 08       	st.w	r4[0x0],r8
			if (mil>=100)
8000360c:	e0 48 00 63 	cp.w	r8,99
80003610:	e0 8a 00 1e 	brle	8000364c <cronometro+0x12c>
			{
				mil=0;
80003614:	89 03       	st.w	r4[0x0],r3
				seg++;
80003616:	4a 79       	lddpc	r9,800036b0 <cronometro+0x190>
80003618:	72 08       	ld.w	r8,r9[0x0]
8000361a:	2f f8       	sub	r8,-1
8000361c:	93 08       	st.w	r9[0x0],r8
				if (seg>=60)
8000361e:	e0 48 00 3b 	cp.w	r8,59
80003622:	e0 8a 00 15 	brle	8000364c <cronometro+0x12c>
				{
					seg=0;
80003626:	93 03       	st.w	r9[0x0],r3
					minu++;
80003628:	4a 39       	lddpc	r9,800036b4 <cronometro+0x194>
8000362a:	72 08       	ld.w	r8,r9[0x0]
8000362c:	2f f8       	sub	r8,-1
8000362e:	93 08       	st.w	r9[0x0],r8
					if (minu>=60)
80003630:	e0 48 00 3b 	cp.w	r8,59
80003634:	e0 8a 00 0c 	brle	8000364c <cronometro+0x12c>
					{
						minu=0;
80003638:	93 03       	st.w	r9[0x0],r3
						hor++;
8000363a:	4a 09       	lddpc	r9,800036b8 <cronometro+0x198>
8000363c:	72 08       	ld.w	r8,r9[0x0]
8000363e:	2f f8       	sub	r8,-1
80003640:	93 08       	st.w	r9[0x0],r8
						if (hor>=24)
						{
							hor=0;
80003642:	59 78       	cp.w	r8,23
80003644:	f2 08 17 90 	movgt	r8,r9
80003648:	f1 f3 9a 00 	st.wgt	r8[0x0],r3
						}
					}
				}
			}
			et024006_DrawFilledRect(POSX_CRON,POSY_CRON,110,20, BLACK);
8000364c:	06 98       	mov	r8,r3
8000364e:	31 49       	mov	r9,20
80003650:	36 ea       	mov	r10,110
80003652:	02 9b       	mov	r11,r1
80003654:	00 9c       	mov	r12,r0
80003656:	f0 1f 00 21 	mcall	800036d8 <cronometro+0x1b8>
			sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
8000365a:	1a 92       	mov	r2,sp
8000365c:	68 08       	ld.w	r8,r4[0x0]
8000365e:	1a d8       	st.w	--sp,r8
80003660:	49 48       	lddpc	r8,800036b0 <cronometro+0x190>
80003662:	70 08       	ld.w	r8,r8[0x0]
80003664:	1a d8       	st.w	--sp,r8
80003666:	49 48       	lddpc	r8,800036b4 <cronometro+0x194>
80003668:	70 08       	ld.w	r8,r8[0x0]
8000366a:	1a d8       	st.w	--sp,r8
8000366c:	49 38       	lddpc	r8,800036b8 <cronometro+0x198>
8000366e:	70 08       	ld.w	r8,r8[0x0]
80003670:	1a d8       	st.w	--sp,r8
80003672:	49 3b       	lddpc	r11,800036bc <cronometro+0x19c>
80003674:	04 9c       	mov	r12,r2
80003676:	f0 1f 00 13 	mcall	800036c0 <cronometro+0x1a0>
			et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, BLACK);
8000367a:	1a d3       	st.w	--sp,r3
8000367c:	31 f8       	mov	r8,31
8000367e:	02 99       	mov	r9,r1
80003680:	00 9a       	mov	r10,r0
80003682:	49 1b       	lddpc	r11,800036c4 <cronometro+0x1a4>
80003684:	04 9c       	mov	r12,r2
80003686:	f0 1f 00 12 	mcall	800036cc <cronometro+0x1ac>
8000368a:	2f bd       	sub	sp,-20
8000368c:	c0 b8       	rjmp	800036a2 <cronometro+0x182>
		et024006_DrawFilledRect(80,80,120,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
	}
		

	while (go)
8000368e:	49 57       	lddpc	r7,800036e0 <cronometro+0x1c0>
	{
		if ( tc_tick % 10 ==0 )//cada 10
80003690:	49 36       	lddpc	r6,800036dc <cronometro+0x1bc>
80003692:	e0 65 cc cd 	mov	r5,52429
80003696:	ea 15 cc cc 	orh	r5,0xcccc
		{
			mil++;
8000369a:	48 54       	lddpc	r4,800036ac <cronometro+0x18c>
							hor=0;
						}
					}
				}
			}
			et024006_DrawFilledRect(POSX_CRON,POSY_CRON,110,20, BLACK);
8000369c:	30 03       	mov	r3,0
8000369e:	35 01       	mov	r1,80
800036a0:	37 80       	mov	r0,120
		et024006_DrawFilledRect(80,80,120,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
	}
		

	while (go)
800036a2:	6e 08       	ld.w	r8,r7[0x0]
800036a4:	58 08       	cp.w	r8,0
800036a6:	ca 61       	brne	800035f2 <cronometro+0xd2>
	}
	
	
	
	
}
800036a8:	2f bd       	sub	sp,-20
800036aa:	d8 32       	popm	r0-r7,pc
800036ac:	00 00       	add	r0,r0
800036ae:	06 70       	tst	r0,r3
800036b0:	00 00       	add	r0,r0
800036b2:	06 58       	eor	r8,r3
800036b4:	00 00       	add	r0,r0
800036b6:	06 74       	tst	r4,r3
800036b8:	00 00       	add	r0,r0
800036ba:	06 5c       	eor	r12,r3
800036bc:	80 00       	ld.sh	r0,r0[0x0]
800036be:	a8 90       	st.b	r4[0x1],r0
800036c0:	80 00       	ld.sh	r0,r0[0x0]
800036c2:	4e 4c       	lddpc	r12,80003850 <PONG+0x11c>
800036c4:	80 00       	ld.sh	r0,r0[0x0]
800036c6:	9e 00       	ld.sh	r0,pc[0x0]
800036c8:	80 00       	ld.sh	r0,r0[0x0]
800036ca:	a8 a0       	st.b	r4[0x2],r0
800036cc:	80 00       	ld.sh	r0,r0[0x0]
800036ce:	20 d0       	sub	r0,13
800036d0:	80 00       	ld.sh	r0,r0[0x0]
800036d2:	a8 d8       	st.b	r4[0x5],r8
800036d4:	00 00       	add	r0,r0
800036d6:	06 88       	andn	r8,r3
800036d8:	80 00       	ld.sh	r0,r0[0x0]
800036da:	23 4c       	sub	r12,52
800036dc:	00 00       	add	r0,r0
800036de:	06 6c       	and	r12,r3
800036e0:	00 00       	add	r0,r0
800036e2:	06 80       	andn	r0,r3

800036e4 <verticalPrint>:





void verticalPrint(char *str,size_t size, uint16_t x, et024006_color_t color){
800036e4:	d4 31       	pushm	r0-r7,lr
800036e6:	20 1d       	sub	sp,4
800036e8:	18 96       	mov	r6,r12
800036ea:	16 95       	mov	r5,r11
	//imprime una string en vertical
	char str2[]={' ','\0'};
800036ec:	30 08       	mov	r8,0
800036ee:	ba 98       	st.b	sp[0x1],r8
800036f0:	30 07       	mov	r7,0
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
	{
		str2[0]=str[i++];
		et024006_PrintString(str2, (const unsigned char *)&FONT8x8, x, y, color, -1);
800036f2:	e9 d9 c0 10 	bfextu	r4,r9,0x0,0x10
800036f6:	e7 da c0 10 	bfextu	r3,r10,0x0,0x10
800036fa:	48 d2       	lddpc	r2,8000372c <verticalPrint+0x48>
800036fc:	1a 91       	mov	r1,sp
800036fe:	3f f0       	mov	r0,-1
	char str2[]={' ','\0'};
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
	{
		str2[0]=str[i++];
80003700:	ec 07 07 08 	ld.ub	r8,r6[r7]
80003704:	ba 88       	st.b	sp[0x0],r8
		et024006_PrintString(str2, (const unsigned char *)&FONT8x8, x, y, color, -1);
80003706:	ee 07 00 29 	add	r9,r7,r7<<0x2
8000370a:	1a d0       	st.w	--sp,r0
8000370c:	08 98       	mov	r8,r4
8000370e:	a1 79       	lsl	r9,0x1
80003710:	06 9a       	mov	r10,r3
80003712:	04 9b       	mov	r11,r2
80003714:	02 9c       	mov	r12,r1
80003716:	f0 1f 00 07 	mcall	80003730 <verticalPrint+0x4c>
8000371a:	2f f7       	sub	r7,-1
		if (i>=size)
8000371c:	2f fd       	sub	sp,-4
8000371e:	0e 35       	cp.w	r5,r7
80003720:	e0 88 00 04 	brls	80003728 <verticalPrint+0x44>
void verticalPrint(char *str,size_t size, uint16_t x, et024006_color_t color){
	//imprime una string en vertical
	char str2[]={' ','\0'};
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
80003724:	59 77       	cp.w	r7,23
80003726:	ce d1       	brne	80003700 <verticalPrint+0x1c>
		if (i>=size)
		{
			break;
		}
	}
}
80003728:	2f fd       	sub	sp,-4
8000372a:	d8 32       	popm	r0-r7,pc
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	a4 10       	st.h	r2[0x2],r0
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	20 d0       	sub	r0,13

80003734 <PONG>:
	
}

int puntuacionMin = 0;
int puntuacionHor = 0;
void PONG(void){
80003734:	d4 21       	pushm	r4-r7,lr
80003736:	20 3d       	sub	sp,12
	int r=1;
	char disp[10];
	
	if (r==1)
	{
		puntuacionHor=horas;
80003738:	fe f8 02 e8 	ld.w	r8,pc[744]
8000373c:	70 09       	ld.w	r9,r8[0x0]
8000373e:	fe f8 02 e6 	ld.w	r8,pc[742]
80003742:	91 09       	st.w	r8[0x0],r9
		puntuacionMin=minutos;
80003744:	fe f8 02 e4 	ld.w	r8,pc[740]
80003748:	70 09       	ld.w	r9,r8[0x0]
8000374a:	fe f8 02 e2 	ld.w	r8,pc[738]
8000374e:	91 09       	st.w	r8[0x0],r9
		r=0;
	}
	
	
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
80003750:	fe f7 02 e0 	ld.w	r7,pc[736]
80003754:	fe f6 02 e0 	ld.w	r6,pc[736]
80003758:	e0 68 00 ff 	mov	r8,255
8000375c:	30 09       	mov	r9,0
8000375e:	30 5a       	mov	r10,5
80003760:	8e 9b       	ld.uh	r11,r7[0x2]
80003762:	8c 9c       	ld.uh	r12,r6[0x2]
80003764:	f0 1f 00 b5 	mcall	80003a38 <PONG+0x304>
	BolitaX+=VelX;
80003768:	fe f8 02 d4 	ld.w	r8,pc[724]
8000376c:	70 0c       	ld.w	r12,r8[0x0]
8000376e:	6c 08       	ld.w	r8,r6[0x0]
80003770:	10 0c       	add	r12,r8
80003772:	8d 0c       	st.w	r6[0x0],r12
	BolitaY+=VelY;
80003774:	fe f8 02 cc 	ld.w	r8,pc[716]
80003778:	70 0b       	ld.w	r11,r8[0x0]
8000377a:	6e 08       	ld.w	r8,r7[0x0]
8000377c:	10 0b       	add	r11,r8
8000377e:	8f 0b       	st.w	r7[0x0],r11
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,WHITE,WHOLE);
80003780:	e0 68 00 ff 	mov	r8,255
80003784:	e0 69 ff ff 	mov	r9,65535
80003788:	30 5a       	mov	r10,5
8000378a:	5c 7b       	castu.h	r11
8000378c:	5c 7c       	castu.h	r12
8000378e:	f0 1f 00 ab 	mcall	80003a38 <PONG+0x304>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003792:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003796:	e0 69 8c a0 	mov	r9,36000
8000379a:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000379e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800037a2:	14 38       	cp.w	r8,r10
800037a4:	e0 88 00 09 	brls	800037b6 <PONG+0x82>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800037a8:	12 38       	cp.w	r8,r9
800037aa:	fe 98 ff fa 	brls	8000379e <PONG+0x6a>
800037ae:	12 3a       	cp.w	r10,r9
800037b0:	e0 83 01 17 	brlo	800039de <PONG+0x2aa>
800037b4:	cf 5b       	rjmp	8000379e <PONG+0x6a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800037b6:	12 38       	cp.w	r8,r9
800037b8:	e0 8b 01 13 	brhi	800039de <PONG+0x2aa>
800037bc:	12 3a       	cp.w	r10,r9
800037be:	e0 83 01 10 	brlo	800039de <PONG+0x2aa>
800037c2:	ce eb       	rjmp	8000379e <PONG+0x6a>
	delay_ms(3);
	
	et024006_DrawFilledRect(0,Barra1,10,40,BLACK);
	if ((BolitaX<160) & gana2)
	{
		Barra1 = BolitaY-20;
800037c4:	fe f8 02 6c 	ld.w	r8,pc[620]
800037c8:	70 09       	ld.w	r9,r8[0x0]
800037ca:	21 49       	sub	r9,20
800037cc:	fe f8 02 78 	ld.w	r8,pc[632]
800037d0:	91 09       	st.w	r8[0x0],r9
	}
	
	if (gana2==0)
800037d2:	fe f8 02 76 	ld.w	r8,pc[630]
800037d6:	70 08       	ld.w	r8,r8[0x0]
800037d8:	58 08       	cp.w	r8,0
800037da:	c0 71       	brne	800037e8 <PONG+0xb4>
	{
		Barra1 = Barra2;
800037dc:	fe f8 02 70 	ld.w	r8,pc[624]
800037e0:	70 09       	ld.w	r9,r8[0x0]
800037e2:	fe f8 02 62 	ld.w	r8,pc[610]
800037e6:	91 09       	st.w	r8[0x0],r9
	}
	
	et024006_DrawFilledRect(0,Barra1,10,40,WHITE);
800037e8:	e0 68 ff ff 	mov	r8,65535
800037ec:	32 89       	mov	r9,40
800037ee:	30 aa       	mov	r10,10
800037f0:	fe fb 02 54 	ld.w	r11,pc[596]
800037f4:	96 9b       	ld.uh	r11,r11[0x2]
800037f6:	30 0c       	mov	r12,0
800037f8:	f0 1f 00 96 	mcall	80003a50 <PONG+0x31c>
	
	
	et024006_DrawFilledRect(310,Barra2,10,40,BLACK);
800037fc:	30 08       	mov	r8,0
800037fe:	32 89       	mov	r9,40
80003800:	30 aa       	mov	r10,10
80003802:	fe fb 02 4a 	ld.w	r11,pc[586]
80003806:	96 9b       	ld.uh	r11,r11[0x2]
80003808:	e0 6c 01 36 	mov	r12,310
8000380c:	f0 1f 00 91 	mcall	80003a50 <PONG+0x31c>
	if ((BolitaX>160) & (gana1))
80003810:	fe f8 02 44 	ld.w	r8,pc[580]
80003814:	70 08       	ld.w	r8,r8[0x0]
80003816:	fe f9 02 1e 	ld.w	r9,pc[542]
8000381a:	72 09       	ld.w	r9,r9[0x0]
8000381c:	e0 49 00 a0 	cp.w	r9,160
80003820:	5f b9       	srhi	r9
80003822:	f3 e8 00 08 	and	r8,r9,r8
80003826:	c0 80       	breq	80003836 <PONG+0x102>
	{
		Barra2 = BolitaY-20;
80003828:	fe f8 02 08 	ld.w	r8,pc[520]
8000382c:	70 09       	ld.w	r9,r8[0x0]
8000382e:	21 49       	sub	r9,20
80003830:	fe f8 02 1c 	ld.w	r8,pc[540]
80003834:	91 09       	st.w	r8[0x0],r9
	}
	
	if (gana1==0)
80003836:	fe f8 02 1e 	ld.w	r8,pc[542]
8000383a:	70 08       	ld.w	r8,r8[0x0]
8000383c:	58 08       	cp.w	r8,0
8000383e:	c0 71       	brne	8000384c <PONG+0x118>
	{
		Barra2= Barra1;
80003840:	fe f8 02 04 	ld.w	r8,pc[516]
80003844:	70 09       	ld.w	r9,r8[0x0]
80003846:	fe f8 02 06 	ld.w	r8,pc[518]
8000384a:	91 09       	st.w	r8[0x0],r9
	}
	
	
	et024006_DrawFilledRect(310,Barra2,10,40,WHITE);
8000384c:	e0 68 ff ff 	mov	r8,65535
80003850:	32 89       	mov	r9,40
80003852:	30 aa       	mov	r10,10
80003854:	4f eb       	lddpc	r11,80003a4c <PONG+0x318>
80003856:	96 9b       	ld.uh	r11,r11[0x2]
80003858:	e0 6c 01 36 	mov	r12,310
8000385c:	f0 1f 00 7d 	mcall	80003a50 <PONG+0x31c>
	
	
	
	if ((BolitaX==320-13) &&   (Barra2>= BolitaY-20) && (Barra2+20<=BolitaY) )
80003860:	4f 58       	lddpc	r8,80003a34 <PONG+0x300>
80003862:	70 08       	ld.w	r8,r8[0x0]
80003864:	e0 48 01 33 	cp.w	r8,307
80003868:	c1 01       	brne	80003888 <PONG+0x154>
8000386a:	4f 28       	lddpc	r8,80003a30 <PONG+0x2fc>
8000386c:	70 08       	ld.w	r8,r8[0x0]
8000386e:	4f 89       	lddpc	r9,80003a4c <PONG+0x318>
80003870:	72 09       	ld.w	r9,r9[0x0]
80003872:	f0 ca 00 14 	sub	r10,r8,20
80003876:	12 3a       	cp.w	r10,r9
80003878:	e0 8b 00 08 	brhi	80003888 <PONG+0x154>
8000387c:	2e c9       	sub	r9,-20
8000387e:	12 38       	cp.w	r8,r9
80003880:	c0 43       	brcs	80003888 <PONG+0x154>
	{
		VelX=-1;
80003882:	3f f9       	mov	r9,-1
80003884:	4e e8       	lddpc	r8,80003a3c <PONG+0x308>
80003886:	91 09       	st.w	r8[0x0],r9
		
	}
	
	
	
	if (BolitaY==240-13)
80003888:	4e a8       	lddpc	r8,80003a30 <PONG+0x2fc>
8000388a:	70 08       	ld.w	r8,r8[0x0]
8000388c:	e0 48 00 e3 	cp.w	r8,227
80003890:	c0 41       	brne	80003898 <PONG+0x164>
	{
		
		VelY=-1;
80003892:	3f f9       	mov	r9,-1
80003894:	4e b8       	lddpc	r8,80003a40 <PONG+0x30c>
80003896:	91 09       	st.w	r8[0x0],r9
		
		
		
	}
	
	if ((BolitaX==13) && (  (Barra1>=BolitaY-20) && (Barra1+20 <= BolitaY) ))
80003898:	4e 78       	lddpc	r8,80003a34 <PONG+0x300>
8000389a:	70 08       	ld.w	r8,r8[0x0]
8000389c:	58 d8       	cp.w	r8,13
8000389e:	c1 01       	brne	800038be <PONG+0x18a>
800038a0:	4e 48       	lddpc	r8,80003a30 <PONG+0x2fc>
800038a2:	70 08       	ld.w	r8,r8[0x0]
800038a4:	4e 89       	lddpc	r9,80003a44 <PONG+0x310>
800038a6:	72 09       	ld.w	r9,r9[0x0]
800038a8:	f0 ca 00 14 	sub	r10,r8,20
800038ac:	12 3a       	cp.w	r10,r9
800038ae:	e0 8b 00 08 	brhi	800038be <PONG+0x18a>
800038b2:	2e c9       	sub	r9,-20
800038b4:	12 38       	cp.w	r8,r9
800038b6:	c0 43       	brcs	800038be <PONG+0x18a>
	{
		VelX=1;
800038b8:	30 19       	mov	r9,1
800038ba:	4e 18       	lddpc	r8,80003a3c <PONG+0x308>
800038bc:	91 09       	st.w	r8[0x0],r9
	}
	
	if (BolitaY==5)
800038be:	4d d8       	lddpc	r8,80003a30 <PONG+0x2fc>
800038c0:	70 08       	ld.w	r8,r8[0x0]
800038c2:	58 58       	cp.w	r8,5
800038c4:	c0 41       	brne	800038cc <PONG+0x198>
	{
		VelY=1;
800038c6:	30 19       	mov	r9,1
800038c8:	4d e8       	lddpc	r8,80003a40 <PONG+0x30c>
800038ca:	91 09       	st.w	r8[0x0],r9
	}
	
	if (BolitaX >= 310)
800038cc:	4d a8       	lddpc	r8,80003a34 <PONG+0x300>
800038ce:	70 0c       	ld.w	r12,r8[0x0]
800038d0:	e0 4c 01 35 	cp.w	r12,309
800038d4:	e0 88 00 32 	brls	80003938 <PONG+0x204>
	{//si llega aqui, perdio el de minutos
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
800038d8:	e0 68 00 ff 	mov	r8,255
800038dc:	30 09       	mov	r9,0
800038de:	30 5a       	mov	r10,5
800038e0:	4d 4b       	lddpc	r11,80003a30 <PONG+0x2fc>
800038e2:	96 9b       	ld.uh	r11,r11[0x2]
800038e4:	5c 7c       	castu.h	r12
800038e6:	f0 1f 00 55 	mcall	80003a38 <PONG+0x304>
		BolitaX=16;
800038ea:	31 09       	mov	r9,16
800038ec:	4d 28       	lddpc	r8,80003a34 <PONG+0x300>
800038ee:	91 09       	st.w	r8[0x0],r9
		gana1=1;
800038f0:	30 19       	mov	r9,1
800038f2:	4d 98       	lddpc	r8,80003a54 <PONG+0x320>
800038f4:	91 09       	st.w	r8[0x0],r9
		verticalPrint("SCORE",5,160,WHITE);
800038f6:	e0 69 ff ff 	mov	r9,65535
800038fa:	e0 6a 00 a0 	mov	r10,160
800038fe:	30 5b       	mov	r11,5
80003900:	4d 6c       	lddpc	r12,80003a58 <PONG+0x324>
80003902:	f0 1f 00 57 	mcall	80003a5c <PONG+0x328>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003906:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000390a:	e0 6a 8d 80 	mov	r10,36224
8000390e:	ea 1a 00 5b 	orh	r10,0x5b
80003912:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003916:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000391a:	14 38       	cp.w	r8,r10
8000391c:	e0 88 00 08 	brls	8000392c <PONG+0x1f8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003920:	12 38       	cp.w	r8,r9
80003922:	fe 98 ff fa 	brls	80003916 <PONG+0x1e2>
80003926:	12 3a       	cp.w	r10,r9
80003928:	c6 f3       	brcs	80003a06 <PONG+0x2d2>
8000392a:	cf 6b       	rjmp	80003916 <PONG+0x1e2>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000392c:	12 38       	cp.w	r8,r9
8000392e:	e0 8b 00 6c 	brhi	80003a06 <PONG+0x2d2>
80003932:	12 3a       	cp.w	r10,r9
80003934:	c6 93       	brcs	80003a06 <PONG+0x2d2>
80003936:	cf 0b       	rjmp	80003916 <PONG+0x1e2>
		sprintf(disp,"%d",puntuacionMin);
		et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
		et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);*/
	}
	
	if (BolitaX <= 12)
80003938:	4b f8       	lddpc	r8,80003a34 <PONG+0x300>
8000393a:	70 0c       	ld.w	r12,r8[0x0]
8000393c:	58 cc       	cp.w	r12,12
8000393e:	e0 8b 00 19 	brhi	80003970 <PONG+0x23c>
	{//si llega aqui, perdio el de horas
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
80003942:	e0 68 00 ff 	mov	r8,255
80003946:	30 09       	mov	r9,0
80003948:	30 5a       	mov	r10,5
8000394a:	4b ab       	lddpc	r11,80003a30 <PONG+0x2fc>
8000394c:	96 9b       	ld.uh	r11,r11[0x2]
8000394e:	5c 7c       	castu.h	r12
80003950:	f0 1f 00 3a 	mcall	80003a38 <PONG+0x304>
		BolitaX=310;
80003954:	e0 69 01 36 	mov	r9,310
80003958:	4b 78       	lddpc	r8,80003a34 <PONG+0x300>
8000395a:	91 09       	st.w	r8[0x0],r9
		VelX = -1;
8000395c:	3f f9       	mov	r9,-1
8000395e:	4b 88       	lddpc	r8,80003a3c <PONG+0x308>
80003960:	91 09       	st.w	r8[0x0],r9
		gana2=1;
80003962:	30 19       	mov	r9,1
80003964:	4b 98       	lddpc	r8,80003a48 <PONG+0x314>
80003966:	91 09       	st.w	r8[0x0],r9
		puntuacionHor++;
80003968:	4a f8       	lddpc	r8,80003a24 <PONG+0x2f0>
8000396a:	70 09       	ld.w	r9,r8[0x0]
8000396c:	2f f9       	sub	r9,-1
8000396e:	91 09       	st.w	r8[0x0],r9
	
	
	
	//puntuacionHor = horas;
	//puntuacionMin = minutos;
	sprintf(disp,"%d",puntuacionHor);
80003970:	4b c5       	lddpc	r5,80003a60 <PONG+0x32c>
80003972:	1a 97       	mov	r7,sp
80003974:	4a c8       	lddpc	r8,80003a24 <PONG+0x2f0>
80003976:	70 08       	ld.w	r8,r8[0x0]
80003978:	1a d8       	st.w	--sp,r8
8000397a:	0a 9b       	mov	r11,r5
8000397c:	0e 9c       	mov	r12,r7
8000397e:	f0 1f 00 3a 	mcall	80003a64 <PONG+0x330>
	et024006_DrawFilledRect(POSX_COUNTER2,POSY_COUNTER2,10,10, BLACK);
80003982:	30 08       	mov	r8,0
80003984:	30 a9       	mov	r9,10
80003986:	12 9a       	mov	r10,r9
80003988:	31 4b       	mov	r11,20
8000398a:	32 8c       	mov	r12,40
8000398c:	f0 1f 00 31 	mcall	80003a50 <PONG+0x31c>
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER2, POSY_COUNTER2, WHITE, BLACK);
80003990:	4b 64       	lddpc	r4,80003a68 <PONG+0x334>
80003992:	30 06       	mov	r6,0
80003994:	1a d6       	st.w	--sp,r6
80003996:	e0 68 ff ff 	mov	r8,65535
8000399a:	31 49       	mov	r9,20
8000399c:	32 8a       	mov	r10,40
8000399e:	08 9b       	mov	r11,r4
800039a0:	0e 9c       	mov	r12,r7
800039a2:	f0 1f 00 33 	mcall	80003a6c <PONG+0x338>
	
	
	
	sprintf(disp,"%d",puntuacionMin);
800039a6:	4a 28       	lddpc	r8,80003a2c <PONG+0x2f8>
800039a8:	70 08       	ld.w	r8,r8[0x0]
800039aa:	1a d8       	st.w	--sp,r8
800039ac:	0a 9b       	mov	r11,r5
800039ae:	0e 9c       	mov	r12,r7
800039b0:	f0 1f 00 2d 	mcall	80003a64 <PONG+0x330>
	et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
800039b4:	0c 98       	mov	r8,r6
800039b6:	30 a9       	mov	r9,10
800039b8:	12 9a       	mov	r10,r9
800039ba:	31 4b       	mov	r11,20
800039bc:	e0 6c 01 18 	mov	r12,280
800039c0:	f0 1f 00 24 	mcall	80003a50 <PONG+0x31c>
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);
800039c4:	1a d6       	st.w	--sp,r6
800039c6:	e0 68 ff ff 	mov	r8,65535
800039ca:	31 49       	mov	r9,20
800039cc:	e0 6a 01 18 	mov	r10,280
800039d0:	08 9b       	mov	r11,r4
800039d2:	0e 9c       	mov	r12,r7
800039d4:	f0 1f 00 26 	mcall	80003a6c <PONG+0x338>
}
800039d8:	2f cd       	sub	sp,-16
800039da:	2f dd       	sub	sp,-12
800039dc:	d8 22       	popm	r4-r7,pc
	BolitaX+=VelX;
	BolitaY+=VelY;
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,WHITE,WHOLE);
	delay_ms(3);
	
	et024006_DrawFilledRect(0,Barra1,10,40,BLACK);
800039de:	30 08       	mov	r8,0
800039e0:	32 89       	mov	r9,40
800039e2:	30 aa       	mov	r10,10
800039e4:	49 8b       	lddpc	r11,80003a44 <PONG+0x310>
800039e6:	96 9b       	ld.uh	r11,r11[0x2]
800039e8:	10 9c       	mov	r12,r8
800039ea:	f0 1f 00 1a 	mcall	80003a50 <PONG+0x31c>
	if ((BolitaX<160) & gana2)
800039ee:	49 78       	lddpc	r8,80003a48 <PONG+0x314>
800039f0:	70 08       	ld.w	r8,r8[0x0]
800039f2:	49 19       	lddpc	r9,80003a34 <PONG+0x300>
800039f4:	72 09       	ld.w	r9,r9[0x0]
800039f6:	e0 49 00 9f 	cp.w	r9,159
800039fa:	5f 89       	srls	r9
800039fc:	f3 e8 00 08 	and	r8,r9,r8
80003a00:	fe 91 fe e2 	brne	800037c4 <PONG+0x90>
80003a04:	ce 7a       	rjmp	800037d2 <PONG+0x9e>
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
		BolitaX=16;
		gana1=1;
		verticalPrint("SCORE",5,160,WHITE);
		delay_ms(500);
		et024006_DrawFilledRect(160,0,10,50,BLACK);
80003a06:	30 08       	mov	r8,0
80003a08:	33 29       	mov	r9,50
80003a0a:	30 aa       	mov	r10,10
80003a0c:	10 9b       	mov	r11,r8
80003a0e:	e0 6c 00 a0 	mov	r12,160
80003a12:	f0 1f 00 10 	mcall	80003a50 <PONG+0x31c>
		puntuacionMin++;
80003a16:	48 68       	lddpc	r8,80003a2c <PONG+0x2f8>
80003a18:	70 09       	ld.w	r9,r8[0x0]
80003a1a:	2f f9       	sub	r9,-1
80003a1c:	91 09       	st.w	r8[0x0],r9
80003a1e:	c8 db       	rjmp	80003938 <PONG+0x204>
80003a20:	00 00       	add	r0,r0
80003a22:	06 60       	and	r0,r3
80003a24:	00 00       	add	r0,r0
80003a26:	06 7c       	tst	r12,r3
80003a28:	00 00       	add	r0,r0
80003a2a:	06 54       	eor	r4,r3
80003a2c:	00 00       	add	r0,r0
80003a2e:	06 84       	andn	r4,r3
80003a30:	00 00       	add	r0,r0
80003a32:	00 08       	add	r8,r0
80003a34:	00 00       	add	r0,r0
80003a36:	00 44       	or	r4,r0
80003a38:	80 00       	ld.sh	r0,r0[0x0]
80003a3a:	23 a8       	sub	r8,58
80003a3c:	00 00       	add	r0,r0
80003a3e:	00 18       	sub	r8,r0
80003a40:	00 00       	add	r0,r0
80003a42:	00 40       	or	r0,r0
80003a44:	00 00       	add	r0,r0
80003a46:	00 48       	or	r8,r0
80003a48:	00 00       	add	r0,r0
80003a4a:	00 14       	sub	r4,r0
80003a4c:	00 00       	add	r0,r0
80003a4e:	00 0c       	add	r12,r0
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	23 4c       	sub	r12,52
80003a54:	00 00       	add	r0,r0
80003a56:	00 3c       	cp.w	r12,r0
80003a58:	80 00       	ld.sh	r0,r0[0x0]
80003a5a:	a9 08       	ld.d	r8,r4
80003a5c:	80 00       	ld.sh	r0,r0[0x0]
80003a5e:	36 e4       	mov	r4,110
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	a8 9c       	st.b	r4[0x1],r12
80003a64:	80 00       	ld.sh	r0,r0[0x0]
80003a66:	4e 4c       	lddpc	r12,80003bf4 <reloj+0xf4>
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	9e 00       	ld.sh	r0,pc[0x0]
80003a6c:	80 00       	ld.sh	r0,r0[0x0]
80003a6e:	20 d0       	sub	r0,13

80003a70 <debounce2>:
	}
}



uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
80003a70:	eb cd 40 80 	pushm	r7,lr
80003a74:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
80003a76:	f0 1f 00 22 	mcall	80003afc <debounce2+0x8c>
80003a7a:	c3 50       	breq	80003ae4 <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003a7c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003a80:	e0 79 d4 c0 	mov	r9,120000
80003a84:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003a88:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003a8c:	14 38       	cp.w	r8,r10
80003a8e:	e0 88 00 08 	brls	80003a9e <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003a92:	12 38       	cp.w	r8,r9
80003a94:	fe 98 ff fa 	brls	80003a88 <debounce2+0x18>
80003a98:	12 3a       	cp.w	r10,r9
80003a9a:	c2 73       	brcs	80003ae8 <debounce2+0x78>
80003a9c:	cf 6b       	rjmp	80003a88 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003a9e:	12 38       	cp.w	r8,r9
80003aa0:	e0 8b 00 24 	brhi	80003ae8 <debounce2+0x78>
80003aa4:	12 3a       	cp.w	r10,r9
80003aa6:	c2 13       	brcs	80003ae8 <debounce2+0x78>
80003aa8:	cf 0b       	rjmp	80003a88 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
80003aaa:	0e 9c       	mov	r12,r7
80003aac:	f0 1f 00 14 	mcall	80003afc <debounce2+0x8c>
80003ab0:	cf d1       	brne	80003aaa <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003ab2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003ab6:	e0 79 d4 c0 	mov	r9,120000
80003aba:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003abe:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003ac2:	14 38       	cp.w	r8,r10
80003ac4:	e0 88 00 08 	brls	80003ad4 <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003ac8:	12 38       	cp.w	r8,r9
80003aca:	fe 98 ff fa 	brls	80003abe <debounce2+0x4e>
80003ace:	12 3a       	cp.w	r10,r9
80003ad0:	c1 13       	brcs	80003af2 <debounce2+0x82>
80003ad2:	cf 6b       	rjmp	80003abe <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003ad4:	12 38       	cp.w	r8,r9
80003ad6:	e0 8b 00 0e 	brhi	80003af2 <debounce2+0x82>
80003ada:	12 3a       	cp.w	r10,r9
80003adc:	c0 b3       	brcs	80003af2 <debounce2+0x82>
80003ade:	cf 0b       	rjmp	80003abe <debounce2+0x4e>
80003ae0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003ae4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
80003ae8:	0e 9c       	mov	r12,r7
80003aea:	f0 1f 00 05 	mcall	80003afc <debounce2+0x8c>
80003aee:	cd e1       	brne	80003aaa <debounce2+0x3a>
80003af0:	cf ab       	rjmp	80003ae4 <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
80003af2:	0e 9c       	mov	r12,r7
80003af4:	f0 1f 00 02 	mcall	80003afc <debounce2+0x8c>
80003af8:	cd 91       	brne	80003aaa <debounce2+0x3a>
80003afa:	cf 3b       	rjmp	80003ae0 <debounce2+0x70>
80003afc:	80 00       	ld.sh	r0,r0[0x0]
80003afe:	2b cc       	sub	r12,-68

80003b00 <reloj>:
	}
	salir:
	return 0;
}

void reloj(void){
80003b00:	d4 31       	pushm	r0-r7,lr
80003b02:	20 5d       	sub	sp,20
	//static int lastSegundos;
	char disp[20];
	sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80003b04:	4c e8       	lddpc	r8,80003c3c <reloj+0x13c>
80003b06:	70 0a       	ld.w	r10,r8[0x0]
80003b08:	4c e8       	lddpc	r8,80003c40 <reloj+0x140>
80003b0a:	70 09       	ld.w	r9,r8[0x0]
80003b0c:	4c e8       	lddpc	r8,80003c44 <reloj+0x144>
80003b0e:	70 08       	ld.w	r8,r8[0x0]
80003b10:	1a da       	st.w	--sp,r10
80003b12:	1a d9       	st.w	--sp,r9
80003b14:	1a d8       	st.w	--sp,r8
80003b16:	4c db       	lddpc	r11,80003c48 <reloj+0x148>
80003b18:	fa cc ff f4 	sub	r12,sp,-12
80003b1c:	f0 1f 00 4c 	mcall	80003c4c <reloj+0x14c>
	
	
	
	if (tc_tick == 500)//cada 500ms refresca la pantall
80003b20:	4c c8       	lddpc	r8,80003c50 <reloj+0x150>
80003b22:	70 08       	ld.w	r8,r8[0x0]
80003b24:	2f dd       	sub	sp,-12
80003b26:	e0 48 01 f4 	cp.w	r8,500
80003b2a:	c7 01       	brne	80003c0a <reloj+0x10a>
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
80003b2c:	30 08       	mov	r8,0
80003b2e:	32 89       	mov	r9,40
80003b30:	35 0a       	mov	r10,80
80003b32:	33 2b       	mov	r11,50
80003b34:	14 9c       	mov	r12,r10
80003b36:	f0 1f 00 48 	mcall	80003c54 <reloj+0x154>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80003b3a:	3f f8       	mov	r8,-1
80003b3c:	1a d8       	st.w	--sp,r8
80003b3e:	31 f8       	mov	r8,31
80003b40:	33 29       	mov	r9,50
80003b42:	35 0a       	mov	r10,80
80003b44:	4c 5b       	lddpc	r11,80003c58 <reloj+0x158>
80003b46:	fa cc ff fc 	sub	r12,sp,-4
80003b4a:	f0 1f 00 45 	mcall	80003c5c <reloj+0x15c>
80003b4e:	2f fd       	sub	sp,-4
80003b50:	c5 d8       	rjmp	80003c0a <reloj+0x10a>
	}
	while(enter)
	{
		
		//gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER);
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_UP);
80003b52:	0c 9c       	mov	r12,r6
80003b54:	f0 1f 00 43 	mcall	80003c60 <reloj+0x160>
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN);
80003b58:	0a 9c       	mov	r12,r5
80003b5a:	f0 1f 00 42 	mcall	80003c60 <reloj+0x160>
		tc_stop(tc, TC_CHANNEL);  
80003b5e:	08 9b       	mov	r11,r4
80003b60:	60 0c       	ld.w	r12,r0[0x0]
80003b62:	f0 1f 00 41 	mcall	80003c64 <reloj+0x164>
		//Disable_global_interrupt();
		//delay_ms(100);
		
		
			
			if (debounce2(QT1081_TOUCH_SENSOR_UP))
80003b66:	0c 9c       	mov	r12,r6
80003b68:	f0 1f 00 40 	mcall	80003c68 <reloj+0x168>
80003b6c:	c2 50       	breq	80003bb6 <reloj+0xb6>
			{
				horas++;
80003b6e:	6e 08       	ld.w	r8,r7[0x0]
80003b70:	2f f8       	sub	r8,-1
80003b72:	8f 08       	st.w	r7[0x0],r8
				if (horas>23)
80003b74:	6e 08       	ld.w	r8,r7[0x0]
				{
					horas=0;
80003b76:	59 78       	cp.w	r8,23
80003b78:	ef f4 9a 00 	st.wgt	r7[0x0],r4
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80003b7c:	4b 08       	lddpc	r8,80003c3c <reloj+0x13c>
80003b7e:	70 0a       	ld.w	r10,r8[0x0]
80003b80:	64 09       	ld.w	r9,r2[0x0]
80003b82:	6e 08       	ld.w	r8,r7[0x0]
80003b84:	1a 93       	mov	r3,sp
80003b86:	1a da       	st.w	--sp,r10
80003b88:	1a d9       	st.w	--sp,r9
80003b8a:	1a d8       	st.w	--sp,r8
80003b8c:	4a fb       	lddpc	r11,80003c48 <reloj+0x148>
80003b8e:	06 9c       	mov	r12,r3
80003b90:	f0 1f 00 2f 	mcall	80003c4c <reloj+0x14c>
				et024006_DrawFilledRect(80,50,80,40, BLACK);
80003b94:	08 98       	mov	r8,r4
80003b96:	32 89       	mov	r9,40
80003b98:	35 0a       	mov	r10,80
80003b9a:	33 2b       	mov	r11,50
80003b9c:	14 9c       	mov	r12,r10
80003b9e:	f0 1f 00 2e 	mcall	80003c54 <reloj+0x154>
				et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80003ba2:	3f f8       	mov	r8,-1
80003ba4:	1a d8       	st.w	--sp,r8
80003ba6:	31 f8       	mov	r8,31
80003ba8:	33 29       	mov	r9,50
80003baa:	35 0a       	mov	r10,80
80003bac:	4a bb       	lddpc	r11,80003c58 <reloj+0x158>
80003bae:	06 9c       	mov	r12,r3
80003bb0:	f0 1f 00 2b 	mcall	80003c5c <reloj+0x15c>
80003bb4:	2f cd       	sub	sp,-16
			}
			if (debounce2(QT1081_TOUCH_SENSOR_DOWN))
80003bb6:	0a 9c       	mov	r12,r5
80003bb8:	f0 1f 00 2c 	mcall	80003c68 <reloj+0x168>
80003bbc:	c2 e0       	breq	80003c18 <reloj+0x118>
			{
				minutos++;
80003bbe:	64 08       	ld.w	r8,r2[0x0]
80003bc0:	2f f8       	sub	r8,-1
80003bc2:	85 08       	st.w	r2[0x0],r8
				if (minutos>59)
80003bc4:	64 08       	ld.w	r8,r2[0x0]
				{
					minutos=0;
80003bc6:	e0 48 00 3b 	cp.w	r8,59
80003bca:	e5 f4 9a 00 	st.wgt	r2[0x0],r4
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80003bce:	49 c8       	lddpc	r8,80003c3c <reloj+0x13c>
80003bd0:	70 0a       	ld.w	r10,r8[0x0]
80003bd2:	64 09       	ld.w	r9,r2[0x0]
80003bd4:	6e 08       	ld.w	r8,r7[0x0]
80003bd6:	1a 93       	mov	r3,sp
80003bd8:	1a da       	st.w	--sp,r10
80003bda:	1a d9       	st.w	--sp,r9
80003bdc:	1a d8       	st.w	--sp,r8
80003bde:	49 bb       	lddpc	r11,80003c48 <reloj+0x148>
80003be0:	06 9c       	mov	r12,r3
80003be2:	f0 1f 00 1b 	mcall	80003c4c <reloj+0x14c>
				et024006_DrawFilledRect(80,50,80,40, BLACK);
80003be6:	08 98       	mov	r8,r4
80003be8:	32 89       	mov	r9,40
80003bea:	35 0a       	mov	r10,80
80003bec:	33 2b       	mov	r11,50
80003bee:	14 9c       	mov	r12,r10
80003bf0:	f0 1f 00 19 	mcall	80003c54 <reloj+0x154>
				et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80003bf4:	3f f8       	mov	r8,-1
80003bf6:	1a d8       	st.w	--sp,r8
80003bf8:	31 f8       	mov	r8,31
80003bfa:	33 29       	mov	r9,50
80003bfc:	35 0a       	mov	r10,80
80003bfe:	49 7b       	lddpc	r11,80003c58 <reloj+0x158>
80003c00:	06 9c       	mov	r12,r3
80003c02:	f0 1f 00 17 	mcall	80003c5c <reloj+0x15c>
80003c06:	2f cd       	sub	sp,-16
80003c08:	c0 88       	rjmp	80003c18 <reloj+0x118>
	if (tc_tick == 500)//cada 500ms refresca la pantall
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
	}
	while(enter)
80003c0a:	49 91       	lddpc	r1,80003c6c <reloj+0x16c>
	{
		
		//gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER);
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_UP);
80003c0c:	33 66       	mov	r6,54
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN);
80003c0e:	33 75       	mov	r5,55
		tc_stop(tc, TC_CHANNEL);  
80003c10:	49 80       	lddpc	r0,80003c70 <reloj+0x170>
80003c12:	30 04       	mov	r4,0
		
		
			
			if (debounce2(QT1081_TOUCH_SENSOR_UP))
			{
				horas++;
80003c14:	48 c7       	lddpc	r7,80003c44 <reloj+0x144>
				if (horas>23)
				{
					horas=0;
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80003c16:	48 b2       	lddpc	r2,80003c40 <reloj+0x140>
	if (tc_tick == 500)//cada 500ms refresca la pantall
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
	}
	while(enter)
80003c18:	62 08       	ld.w	r8,r1[0x0]
80003c1a:	58 08       	cp.w	r8,0
80003c1c:	c9 b1       	brne	80003b52 <reloj+0x52>
		
		//Enable_global_interrupt();
		//enter=1;
		//enter ^= (1<<0);
	}
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
80003c1e:	30 1b       	mov	r11,1
80003c20:	33 6c       	mov	r12,54
80003c22:	f0 1f 00 15 	mcall	80003c74 <reloj+0x174>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);
80003c26:	30 1b       	mov	r11,1
80003c28:	33 7c       	mov	r12,55
80003c2a:	f0 1f 00 13 	mcall	80003c74 <reloj+0x174>
	tc_start(tc, TC_CHANNEL);  
80003c2e:	30 0b       	mov	r11,0
80003c30:	49 08       	lddpc	r8,80003c70 <reloj+0x170>
80003c32:	70 0c       	ld.w	r12,r8[0x0]
80003c34:	f0 1f 00 11 	mcall	80003c78 <reloj+0x178>
	
	
	
}
80003c38:	2f bd       	sub	sp,-20
80003c3a:	d8 32       	popm	r0-r7,pc
80003c3c:	00 00       	add	r0,r0
80003c3e:	06 78       	tst	r8,r3
80003c40:	00 00       	add	r0,r0
80003c42:	06 54       	eor	r4,r3
80003c44:	00 00       	add	r0,r0
80003c46:	06 60       	and	r0,r3
80003c48:	80 00       	ld.sh	r0,r0[0x0]
80003c4a:	a8 94       	st.b	r4[0x1],r4
80003c4c:	80 00       	ld.sh	r0,r0[0x0]
80003c4e:	4e 4c       	lddpc	r12,80003ddc <main+0x160>
80003c50:	00 00       	add	r0,r0
80003c52:	06 6c       	and	r12,r3
80003c54:	80 00       	ld.sh	r0,r0[0x0]
80003c56:	23 4c       	sub	r12,52
80003c58:	80 00       	ld.sh	r0,r0[0x0]
80003c5a:	9e 00       	ld.sh	r0,pc[0x0]
80003c5c:	80 00       	ld.sh	r0,r0[0x0]
80003c5e:	20 d0       	sub	r0,13
80003c60:	80 00       	ld.sh	r0,r0[0x0]
80003c62:	2c 7c       	sub	r12,-57
80003c64:	80 00       	ld.sh	r0,r0[0x0]
80003c66:	30 08       	mov	r8,0
80003c68:	80 00       	ld.sh	r0,r0[0x0]
80003c6a:	3a 70       	mov	r0,-89
80003c6c:	00 00       	add	r0,r0
80003c6e:	06 64       	and	r4,r3
80003c70:	00 00       	add	r0,r0
80003c72:	00 10       	sub	r0,r0
80003c74:	80 00       	ld.sh	r0,r0[0x0]
80003c76:	2c 36       	sub	r6,-61
80003c78:	80 00       	ld.sh	r0,r0[0x0]
80003c7a:	2f f6       	sub	r6,-1

80003c7c <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
80003c7c:	eb cd 40 e0 	pushm	r5-r7,lr
80003c80:	20 4d       	sub	sp,16
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80003c82:	30 3a       	mov	r10,3
80003c84:	e0 6b 1b 00 	mov	r11,6912
80003c88:	ea 1b 00 b7 	orh	r11,0xb7
80003c8c:	30 0c       	mov	r12,0
80003c8e:	f0 1f 00 67 	mcall	80003e28 <main+0x1ac>
	  .stopbits     = USART_1_STOPBIT,
	  .channelmode  = USART_NORMAL_CHMODE
  };

  // Assign GPIO to USART.
  gpio_enable_module(USART_GPIO_MAP,
80003c92:	30 2b       	mov	r11,2
80003c94:	4e 6c       	lddpc	r12,80003e2c <main+0x1b0>
80003c96:	f0 1f 00 67 	mcall	80003e30 <main+0x1b4>
  sizeof(USART_GPIO_MAP) / sizeof(USART_GPIO_MAP[0]));

  // Initialize USART in RS232 mode.
  usart_init_rs232(EXAMPLE_USART, &USART_OPTIONS, FOSC0);
80003c9a:	e0 6a 1b 00 	mov	r10,6912
80003c9e:	ea 1a 00 b7 	orh	r10,0xb7
80003ca2:	4e 5b       	lddpc	r11,80003e34 <main+0x1b8>
80003ca4:	fe 7c 14 00 	mov	r12,-60416
80003ca8:	f0 1f 00 64 	mcall	80003e38 <main+0x1bc>

  // Hello world!
  usart_write_line(EXAMPLE_USART, "Hello, this is the AVR UC3 MCU saying hello!\r\n");
80003cac:	4e 4b       	lddpc	r11,80003e3c <main+0x1c0>
80003cae:	fe 7c 14 00 	mov	r12,-60416
80003cb2:	f0 1f 00 64 	mcall	80003e40 <main+0x1c4>

  // Press enter to continue.
  while (usart_get_echo_line(EXAMPLE_USART) == USART_FAILURE);  // Get and echo characters until end of line.
80003cb6:	fe 77 14 00 	mov	r7,-60416
80003cba:	0e 9c       	mov	r12,r7
80003cbc:	f0 1f 00 62 	mcall	80003e44 <main+0x1c8>
80003cc0:	5b fc       	cp.w	r12,-1
80003cc2:	cf c0       	breq	80003cba <main+0x3e>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
80003cc4:	33 bc       	mov	r12,59
80003cc6:	f0 1f 00 61 	mcall	80003e48 <main+0x1cc>
  gpio_enable_gpio_pin(LED1_GPIO);
80003cca:	33 cc       	mov	r12,60
80003ccc:	f0 1f 00 5f 	mcall	80003e48 <main+0x1cc>
  gpio_enable_gpio_pin(LED2_GPIO);
80003cd0:	30 5c       	mov	r12,5
80003cd2:	f0 1f 00 5e 	mcall	80003e48 <main+0x1cc>
  gpio_enable_gpio_pin(LED3_GPIO);
80003cd6:	30 6c       	mov	r12,6
80003cd8:	f0 1f 00 5c 	mcall	80003e48 <main+0x1cc>

  et024006_Init( FOSC0, FOSC0 );
80003cdc:	e0 6b 1b 00 	mov	r11,6912
80003ce0:	ea 1b 00 b7 	orh	r11,0xb7
80003ce4:	16 9c       	mov	r12,r11
80003ce6:	f0 1f 00 5a 	mcall	80003e4c <main+0x1d0>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
80003cea:	30 07       	mov	r7,0
80003cec:	50 07       	stdsp	sp[0x0],r7
80003cee:	50 17       	stdsp	sp[0x4],r7
80003cf0:	50 27       	stdsp	sp[0x8],r7
80003cf2:	50 37       	stdsp	sp[0xc],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
80003cf4:	1a 9c       	mov	r12,sp
80003cf6:	f0 1f 00 57 	mcall	80003e50 <main+0x1d4>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
80003cfa:	4d 7b       	lddpc	r11,80003e54 <main+0x1d8>
80003cfc:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
80003cfe:	30 16       	mov	r6,1
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80003d00:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80003d04:	a9 b8       	sbr	r8,0x9
80003d06:	f1 d6 d0 04 	bfins	r8,r6,0x0,0x4
80003d0a:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80003d0c:	30 6c       	mov	r12,6
80003d0e:	f0 1f 00 53 	mcall	80003e58 <main+0x1dc>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80003d12:	34 0c       	mov	r12,64
80003d14:	f0 1f 00 52 	mcall	80003e5c <main+0x1e0>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003d18:	0e 98       	mov	r8,r7
80003d1a:	e0 69 00 f0 	mov	r9,240
80003d1e:	e0 6a 01 40 	mov	r10,320
80003d22:	0e 9b       	mov	r11,r7
80003d24:	0e 9c       	mov	r12,r7
80003d26:	f0 1f 00 4f 	mcall	80003e60 <main+0x1e4>
  
  //Interrupciones
  
  Disable_global_interrupt();
80003d2a:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
80003d2c:	f0 1f 00 4e 	mcall	80003e64 <main+0x1e8>
  
//  INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, AVR32_INTC_INT0);
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80003d30:	0e 9a       	mov	r10,r7
80003d32:	e0 6b 01 c0 	mov	r11,448
80003d36:	4c dc       	lddpc	r12,80003e68 <main+0x1ec>
80003d38:	f0 1f 00 4d 	mcall	80003e6c <main+0x1f0>

  INTC_register_interrupt(&tecla_lrc_isr, 71, 0);
80003d3c:	4c d5       	lddpc	r5,80003e70 <main+0x1f4>
80003d3e:	0e 9a       	mov	r10,r7
80003d40:	34 7b       	mov	r11,71
80003d42:	0a 9c       	mov	r12,r5
80003d44:	f0 1f 00 4a 	mcall	80003e6c <main+0x1f0>
  INTC_register_interrupt(&tecla_lrc_isr, 70,0);
80003d48:	0e 9a       	mov	r10,r7
80003d4a:	34 6b       	mov	r11,70
80003d4c:	0a 9c       	mov	r12,r5
80003d4e:	f0 1f 00 48 	mcall	80003e6c <main+0x1f0>
  
  
  
  INTC_register_interrupt(&uart_interrupt,AVR32_USART0_IRQ,AVR32_INTC_INT0);
80003d52:	0e 9a       	mov	r10,r7
80003d54:	e0 6b 00 a0 	mov	r11,160
80003d58:	4c 7c       	lddpc	r12,80003e74 <main+0x1f8>
80003d5a:	f0 1f 00 45 	mcall	80003e6c <main+0x1f0>
  
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_LEFT,GPIO_RISING_EDGE);
80003d5e:	0c 9b       	mov	r11,r6
80003d60:	33 9c       	mov	r12,57
80003d62:	f0 1f 00 46 	mcall	80003e78 <main+0x1fc>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_RIGHT,GPIO_RISING_EDGE);
80003d66:	0c 9b       	mov	r11,r6
80003d68:	33 8c       	mov	r12,56
80003d6a:	f0 1f 00 44 	mcall	80003e78 <main+0x1fc>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER,GPIO_RISING_EDGE);
80003d6e:	0c 9b       	mov	r11,r6
80003d70:	33 ac       	mov	r12,58
80003d72:	f0 1f 00 42 	mcall	80003e78 <main+0x1fc>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
80003d76:	0c 9b       	mov	r11,r6
80003d78:	33 6c       	mov	r12,54
80003d7a:	f0 1f 00 40 	mcall	80003e78 <main+0x1fc>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);
80003d7e:	0c 9b       	mov	r11,r6
80003d80:	33 7c       	mov	r12,55
80003d82:	f0 1f 00 3e 	mcall	80003e78 <main+0x1fc>

  EXAMPLE_USART->ier = AVR32_USART_IER_RXRDY_MASK;
80003d86:	fe 78 14 00 	mov	r8,-60416
80003d8a:	91 26       	st.w	r8[0x8],r6
  Enable_global_interrupt();
80003d8c:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
80003d8e:	4b c6       	lddpc	r6,80003e7c <main+0x200>
80003d90:	4b cb       	lddpc	r11,80003e80 <main+0x204>
80003d92:	6c 0c       	ld.w	r12,r6[0x0]
80003d94:	f0 1f 00 3c 	mcall	80003e84 <main+0x208>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
80003d98:	e0 6a 05 dc 	mov	r10,1500
80003d9c:	0e 9b       	mov	r11,r7
80003d9e:	6c 0c       	ld.w	r12,r6[0x0]
80003da0:	f0 1f 00 3a 	mcall	80003e88 <main+0x20c>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
80003da4:	4b aa       	lddpc	r10,80003e8c <main+0x210>
80003da6:	0e 9b       	mov	r11,r7
80003da8:	6c 0c       	ld.w	r12,r6[0x0]
80003daa:	f0 1f 00 3a 	mcall	80003e90 <main+0x214>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
80003dae:	0e 9b       	mov	r11,r7
80003db0:	6c 0c       	ld.w	r12,r6[0x0]
80003db2:	f0 1f 00 39 	mcall	80003e94 <main+0x218>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80003db6:	4a 87       	lddpc	r7,80003e54 <main+0x1d8>
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003db8:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80003dba:	c1 e8       	rjmp	80003df6 <main+0x17a>
  {
	  pwm_channel6.cdty++;
80003dbc:	2f f8       	sub	r8,-1
80003dbe:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
80003dc0:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003dc2:	0e 9b       	mov	r11,r7
80003dc4:	0c 9c       	mov	r12,r6
80003dc6:	f0 1f 00 35 	mcall	80003e98 <main+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003dca:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003dce:	e0 79 d4 c0 	mov	r9,120000
80003dd2:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003dd6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003dda:	14 38       	cp.w	r8,r10
80003ddc:	e0 88 00 08 	brls	80003dec <main+0x170>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003de0:	12 38       	cp.w	r8,r9
80003de2:	fe 98 ff fa 	brls	80003dd6 <main+0x15a>
80003de6:	12 3a       	cp.w	r10,r9
80003de8:	c0 73       	brcs	80003df6 <main+0x17a>
80003dea:	cf 6b       	rjmp	80003dd6 <main+0x15a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003dec:	12 38       	cp.w	r8,r9
80003dee:	e0 8b 00 04 	brhi	80003df6 <main+0x17a>
80003df2:	12 3a       	cp.w	r10,r9
80003df4:	cf 12       	brcc	80003dd6 <main+0x15a>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80003df6:	6e 18       	ld.w	r8,r7[0x4]
80003df8:	6e 29       	ld.w	r9,r7[0x8]
80003dfa:	12 38       	cp.w	r8,r9
80003dfc:	ce 03       	brcs	80003dbc <main+0x140>
  while(1){
	  //PONG();
	  //cronometro();
	  //reloj();
	  
	  switch (actividad){
80003dfe:	4a 86       	lddpc	r6,80003e9c <main+0x220>
80003e00:	30 17       	mov	r7,1
80003e02:	30 25       	mov	r5,2
80003e04:	8c 08       	ld.sh	r8,r6[0x0]
80003e06:	ee 08 19 00 	cp.h	r8,r7
80003e0a:	c0 90       	breq	80003e1c <main+0x1a0>
80003e0c:	c0 53       	brcs	80003e16 <main+0x19a>
80003e0e:	ea 08 19 00 	cp.h	r8,r5
80003e12:	cf 91       	brne	80003e04 <main+0x188>
80003e14:	c0 78       	rjmp	80003e22 <main+0x1a6>
		  
	    case 0:
			PONG();
80003e16:	f0 1f 00 23 	mcall	80003ea0 <main+0x224>
			break;
80003e1a:	cf 5b       	rjmp	80003e04 <main+0x188>
		case 1:
			reloj();
80003e1c:	f0 1f 00 22 	mcall	80003ea4 <main+0x228>
			break;
80003e20:	cf 2b       	rjmp	80003e04 <main+0x188>
		case 2:
			cronometro();
80003e22:	f0 1f 00 22 	mcall	80003ea8 <main+0x22c>
80003e26:	ce fb       	rjmp	80003e04 <main+0x188>
80003e28:	80 00       	ld.sh	r0,r0[0x0]
80003e2a:	2e 88       	sub	r8,-24
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	a9 40       	asr	r0,0x8
80003e30:	80 00       	ld.sh	r0,r0[0x0]
80003e32:	2b 84       	sub	r4,-72
80003e34:	80 00       	ld.sh	r0,r0[0x0]
80003e36:	a8 70       	st.h	r4[0xe],r0
80003e38:	80 00       	ld.sh	r0,r0[0x0]
80003e3a:	33 34       	mov	r4,51
80003e3c:	80 00       	ld.sh	r0,r0[0x0]
80003e3e:	a9 10       	ld.d	r0,--r4
80003e40:	80 00       	ld.sh	r0,r0[0x0]
80003e42:	32 54       	mov	r4,37
80003e44:	80 00       	ld.sh	r0,r0[0x0]
80003e46:	32 b8       	mov	r8,43
80003e48:	80 00       	ld.sh	r0,r0[0x0]
80003e4a:	2b b4       	sub	r4,-69
80003e4c:	80 00       	ld.sh	r0,r0[0x0]
80003e4e:	25 70       	sub	r0,87
80003e50:	80 00       	ld.sh	r0,r0[0x0]
80003e52:	2f 14       	sub	r4,-15
80003e54:	00 00       	add	r0,r0
80003e56:	00 1c       	sub	r12,r0
80003e58:	80 00       	ld.sh	r0,r0[0x0]
80003e5a:	2e a4       	sub	r4,-22
80003e5c:	80 00       	ld.sh	r0,r0[0x0]
80003e5e:	2e da       	sub	r10,-19
80003e60:	80 00       	ld.sh	r0,r0[0x0]
80003e62:	23 4c       	sub	r12,52
80003e64:	80 00       	ld.sh	r0,r0[0x0]
80003e66:	2d 44       	sub	r4,-44
80003e68:	80 00       	ld.sh	r0,r0[0x0]
80003e6a:	3f 28       	mov	r8,-14
80003e6c:	80 00       	ld.sh	r0,r0[0x0]
80003e6e:	2c c4       	sub	r4,-52
80003e70:	80 00       	ld.sh	r0,r0[0x0]
80003e72:	3f c4       	mov	r4,-4
80003e74:	80 00       	ld.sh	r0,r0[0x0]
80003e76:	3e ac       	mov	r12,-22
80003e78:	80 00       	ld.sh	r0,r0[0x0]
80003e7a:	2c 36       	sub	r6,-61
80003e7c:	00 00       	add	r0,r0
80003e7e:	00 10       	sub	r0,r0
80003e80:	80 00       	ld.sh	r0,r0[0x0]
80003e82:	a8 68       	st.h	r4[0xc],r8
80003e84:	80 00       	ld.sh	r0,r0[0x0]
80003e86:	2f 5a       	sub	r10,-11
80003e88:	80 00       	ld.sh	r0,r0[0x0]
80003e8a:	30 2c       	mov	r12,2
80003e8c:	80 00       	ld.sh	r0,r0[0x0]
80003e8e:	a8 64       	st.h	r4[0xc],r4
80003e90:	80 00       	ld.sh	r0,r0[0x0]
80003e92:	30 60       	mov	r0,6
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	2f f6       	sub	r6,-1
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	2e ec       	sub	r12,-18
80003e9c:	00 00       	add	r0,r0
80003e9e:	06 68       	and	r8,r3
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	37 34       	mov	r4,115
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	3b 00       	mov	r0,-80
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	35 20       	mov	r0,82

80003eac <uart_interrupt>:

volatile int gana2=1;


__attribute__((__interrupt__))
static void uart_interrupt(void){
80003eac:	eb cd 40 80 	pushm	r7,lr
80003eb0:	20 6d       	sub	sp,24
	
	int c;
	char cadena[20];
	
	
	usart_read_char((&AVR32_USART0),&c);
80003eb2:	fa cb ff ec 	sub	r11,sp,-20
80003eb6:	fe 7c 14 00 	mov	r12,-60416
80003eba:	f0 1f 00 16 	mcall	80003f10 <uart_interrupt+0x64>
	
	if (c=='1')
80003ebe:	40 58       	lddsp	r8,sp[0x14]
80003ec0:	e0 48 00 31 	cp.w	r8,49
80003ec4:	c0 c1       	brne	80003edc <uart_interrupt+0x30>
	{
		usart_get_line((&AVR32_USART0),&cadena[0]);
80003ec6:	1a 97       	mov	r7,sp
80003ec8:	1a 9b       	mov	r11,sp
80003eca:	fe 7c 14 00 	mov	r12,-60416
80003ece:	f0 1f 00 12 	mcall	80003f14 <uart_interrupt+0x68>
		horas=atoi(cadena);
80003ed2:	1a 9c       	mov	r12,sp
80003ed4:	f0 1f 00 11 	mcall	80003f18 <uart_interrupt+0x6c>
80003ed8:	49 18       	lddpc	r8,80003f1c <uart_interrupt+0x70>
80003eda:	91 0c       	st.w	r8[0x0],r12
	}
	
	
	if (c=='2')
80003edc:	40 58       	lddsp	r8,sp[0x14]
80003ede:	e0 48 00 32 	cp.w	r8,50
80003ee2:	c0 c1       	brne	80003efa <uart_interrupt+0x4e>
	{
		usart_get_line((&AVR32_USART0),&cadena[0]);
80003ee4:	1a 97       	mov	r7,sp
80003ee6:	1a 9b       	mov	r11,sp
80003ee8:	fe 7c 14 00 	mov	r12,-60416
80003eec:	f0 1f 00 0a 	mcall	80003f14 <uart_interrupt+0x68>
		minutos=atoi(cadena);
80003ef0:	1a 9c       	mov	r12,sp
80003ef2:	f0 1f 00 0a 	mcall	80003f18 <uart_interrupt+0x6c>
80003ef6:	48 b8       	lddpc	r8,80003f20 <uart_interrupt+0x74>
80003ef8:	91 0c       	st.w	r8[0x0],r12
	}
	
	if (c=='3')
80003efa:	40 58       	lddsp	r8,sp[0x14]
80003efc:	e0 48 00 33 	cp.w	r8,51
80003f00:	c0 31       	brne	80003f06 <uart_interrupt+0x5a>
	{
		recibirImagen();
80003f02:	f0 1f 00 09 	mcall	80003f24 <uart_interrupt+0x78>
	//usart_write_line((&AVR32_USART0),cadena);
	
	
	
	
} 
80003f06:	2f ad       	sub	sp,-24
80003f08:	e3 cd 40 80 	ldm	sp++,r7,lr
80003f0c:	d6 03       	rete
80003f0e:	00 00       	add	r0,r0
80003f10:	80 00       	ld.sh	r0,r0[0x0]
80003f12:	32 04       	mov	r4,32
80003f14:	80 00       	ld.sh	r0,r0[0x0]
80003f16:	32 78       	mov	r8,39
80003f18:	80 00       	ld.sh	r0,r0[0x0]
80003f1a:	48 a4       	lddpc	r4,80003f40 <tc_irq+0x18>
80003f1c:	00 00       	add	r0,r0
80003f1e:	06 60       	and	r0,r3
80003f20:	00 00       	add	r0,r0
80003f22:	06 54       	eor	r4,r3
80003f24:	80 00       	ld.sh	r0,r0[0x0]
80003f26:	34 40       	mov	r0,68

80003f28 <tc_irq>:
__attribute__((__interrupt__))
static void tc_irq(void)
{
80003f28:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
80003f2c:	49 e7       	lddpc	r7,80003fa4 <tc_irq+0x7c>
80003f2e:	6e 08       	ld.w	r8,r7[0x0]
80003f30:	2f f8       	sub	r8,-1
80003f32:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
80003f34:	30 0b       	mov	r11,0
80003f36:	fe 7c 38 00 	mov	r12,-51200
80003f3a:	f0 1f 00 1c 	mcall	80003fa8 <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
80003f3e:	6e 08       	ld.w	r8,r7[0x0]
80003f40:	e0 48 03 e7 	cp.w	r8,999
80003f44:	e0 88 00 2c 	brls	80003f9c <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
80003f48:	33 bc       	mov	r12,59
80003f4a:	f0 1f 00 19 	mcall	80003fac <tc_irq+0x84>
		  tc_tick =0;
80003f4e:	30 09       	mov	r9,0
80003f50:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
80003f52:	49 88       	lddpc	r8,80003fb0 <tc_irq+0x88>
80003f54:	70 09       	ld.w	r9,r8[0x0]
80003f56:	2f f9       	sub	r9,-1
80003f58:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
80003f5a:	70 08       	ld.w	r8,r8[0x0]
80003f5c:	e0 48 00 3b 	cp.w	r8,59
80003f60:	e0 8a 00 1e 	brle	80003f9c <tc_irq+0x74>
		  {
			  segundos=0;
80003f64:	30 09       	mov	r9,0
80003f66:	49 38       	lddpc	r8,80003fb0 <tc_irq+0x88>
80003f68:	91 09       	st.w	r8[0x0],r9
			  minutos++;
80003f6a:	49 38       	lddpc	r8,80003fb4 <tc_irq+0x8c>
80003f6c:	70 0a       	ld.w	r10,r8[0x0]
80003f6e:	2f fa       	sub	r10,-1
80003f70:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
80003f72:	49 2a       	lddpc	r10,80003fb8 <tc_irq+0x90>
80003f74:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
80003f76:	70 08       	ld.w	r8,r8[0x0]
80003f78:	e0 48 00 3b 	cp.w	r8,59
80003f7c:	e0 8a 00 10 	brle	80003f9c <tc_irq+0x74>
			  {
				  minutos=0;
80003f80:	48 d8       	lddpc	r8,80003fb4 <tc_irq+0x8c>
80003f82:	91 09       	st.w	r8[0x0],r9
				  horas++;
80003f84:	48 e8       	lddpc	r8,80003fbc <tc_irq+0x94>
80003f86:	70 0a       	ld.w	r10,r8[0x0]
80003f88:	2f fa       	sub	r10,-1
80003f8a:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
80003f8c:	48 da       	lddpc	r10,80003fc0 <tc_irq+0x98>
80003f8e:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
80003f90:	70 08       	ld.w	r8,r8[0x0]
80003f92:	59 78       	cp.w	r8,23
80003f94:	e0 8a 00 04 	brle	80003f9c <tc_irq+0x74>
				  {
					  horas=0;
80003f98:	48 98       	lddpc	r8,80003fbc <tc_irq+0x94>
80003f9a:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
80003f9c:	e3 cd 40 80 	ldm	sp++,r7,lr
80003fa0:	d6 03       	rete
80003fa2:	00 00       	add	r0,r0
80003fa4:	00 00       	add	r0,r0
80003fa6:	06 6c       	and	r12,r3
80003fa8:	80 00       	ld.sh	r0,r0[0x0]
80003faa:	30 1a       	mov	r10,1
80003fac:	80 00       	ld.sh	r0,r0[0x0]
80003fae:	2c 1a       	sub	r10,-63
80003fb0:	00 00       	add	r0,r0
80003fb2:	06 78       	tst	r8,r3
80003fb4:	00 00       	add	r0,r0
80003fb6:	06 54       	eor	r4,r3
80003fb8:	00 00       	add	r0,r0
80003fba:	00 3c       	cp.w	r12,r0
80003fbc:	00 00       	add	r0,r0
80003fbe:	06 60       	and	r0,r3
80003fc0:	00 00       	add	r0,r0
80003fc2:	00 14       	sub	r4,r0

80003fc4 <tecla_lrc_isr>:
  //.cdty = 0,
  .cdty = 0,
  .cprd = 100
};

__attribute__ ((__interrupt__)) void tecla_lrc_isr(void){//handler teclas left, right o center
80003fc4:	d4 01       	pushm	lr
	
	
	

	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_LEFT))
80003fc6:	33 9c       	mov	r12,57
80003fc8:	f0 1f 00 31 	mcall	8000408c <tecla_lrc_isr+0xc8>
80003fcc:	c0 40       	breq	80003fd4 <tecla_lrc_isr+0x10>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_LEFT);
80003fce:	33 9c       	mov	r12,57
80003fd0:	f0 1f 00 30 	mcall	80004090 <tecla_lrc_isr+0xcc>
		
		
		
	}

	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_RIGHT))
80003fd4:	33 8c       	mov	r12,56
80003fd6:	f0 1f 00 2e 	mcall	8000408c <tecla_lrc_isr+0xc8>
80003fda:	c0 f0       	breq	80003ff8 <tecla_lrc_isr+0x34>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_RIGHT);
80003fdc:	33 8c       	mov	r12,56
80003fde:	f0 1f 00 2d 	mcall	80004090 <tecla_lrc_isr+0xcc>
		//LastRectX=RectX;
		if (actividad != 1)
80003fe2:	4a d8       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80003fe4:	90 09       	ld.sh	r9,r8[0x0]
80003fe6:	30 18       	mov	r8,1
80003fe8:	f0 09 19 00 	cp.h	r9,r8
80003fec:	c0 60       	breq	80003ff8 <tecla_lrc_isr+0x34>
		{
			actividad = 1; //te lleva al reloj
80003fee:	10 99       	mov	r9,r8
80003ff0:	4a 98       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80003ff2:	b0 09       	st.h	r8[0x0],r9
			CLR_disp();
80003ff4:	f0 1f 00 29 	mcall	80004098 <tecla_lrc_isr+0xd4>
			
		}
		
		#endif
	}
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP))
80003ff8:	33 6c       	mov	r12,54
80003ffa:	f0 1f 00 25 	mcall	8000408c <tecla_lrc_isr+0xc8>
80003ffe:	c1 80       	breq	8000402e <tecla_lrc_isr+0x6a>
	{
				gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP);
80004000:	33 6c       	mov	r12,54
80004002:	f0 1f 00 24 	mcall	80004090 <tecla_lrc_isr+0xcc>
				
				
				if (actividad==2)//cronometro
80004006:	4a 48       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80004008:	90 09       	ld.sh	r9,r8[0x0]
8000400a:	30 28       	mov	r8,2
8000400c:	f0 09 19 00 	cp.h	r9,r8
80004010:	c0 41       	brne	80004018 <tecla_lrc_isr+0x54>
				{
					resetTimer=1;
80004012:	30 19       	mov	r9,1
80004014:	4a 28       	lddpc	r8,8000409c <tecla_lrc_isr+0xd8>
80004016:	91 09       	st.w	r8[0x0],r9
				}
				
				if (actividad != 2)
80004018:	49 f8       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
8000401a:	90 09       	ld.sh	r9,r8[0x0]
8000401c:	30 28       	mov	r8,2
8000401e:	f0 09 19 00 	cp.h	r9,r8
80004022:	c0 60       	breq	8000402e <tecla_lrc_isr+0x6a>
				{
					actividad = 2; //te lleva al cronometro
80004024:	10 99       	mov	r9,r8
80004026:	49 c8       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80004028:	b0 09       	st.h	r8[0x0],r9
					CLR_disp();
8000402a:	f0 1f 00 1c 	mcall	80004098 <tecla_lrc_isr+0xd4>
				#endif
		     
			  
	}
	
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN))
8000402e:	33 7c       	mov	r12,55
80004030:	f0 1f 00 17 	mcall	8000408c <tecla_lrc_isr+0xc8>
80004034:	c0 d0       	breq	8000404e <tecla_lrc_isr+0x8a>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN);
80004036:	33 7c       	mov	r12,55
80004038:	f0 1f 00 16 	mcall	80004090 <tecla_lrc_isr+0xcc>
		if (actividad !=0)
8000403c:	49 68       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
8000403e:	90 08       	ld.sh	r8,r8[0x0]
80004040:	58 08       	cp.w	r8,0
80004042:	c0 60       	breq	8000404e <tecla_lrc_isr+0x8a>
		{
			actividad = 0; //te lleva al pong
80004044:	30 09       	mov	r9,0
80004046:	49 48       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80004048:	b0 09       	st.h	r8[0x0],r9
			CLR_disp();
8000404a:	f0 1f 00 14 	mcall	80004098 <tecla_lrc_isr+0xd4>
		}
		#endif
		
	}
	
	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_ENTER))
8000404e:	33 ac       	mov	r12,58
80004050:	f0 1f 00 0f 	mcall	8000408c <tecla_lrc_isr+0xc8>
80004054:	c1 a0       	breq	80004088 <tecla_lrc_isr+0xc4>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_ENTER);
80004056:	33 ac       	mov	r12,58
80004058:	f0 1f 00 0e 	mcall	80004090 <tecla_lrc_isr+0xcc>
		//LastRectX=RectX;
		#if PRACTICA == 2
		enter=0;
		#endif
		if (actividad==2)
8000405c:	48 e8       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
8000405e:	90 09       	ld.sh	r9,r8[0x0]
80004060:	30 28       	mov	r8,2
80004062:	f0 09 19 00 	cp.h	r9,r8
80004066:	c0 61       	brne	80004072 <tecla_lrc_isr+0xae>
		{
			go^=(1<<0);//toggle al go del cronometro
80004068:	48 e8       	lddpc	r8,800040a0 <tecla_lrc_isr+0xdc>
8000406a:	70 09       	ld.w	r9,r8[0x0]
8000406c:	ec 19 00 01 	eorl	r9,0x1
80004070:	91 09       	st.w	r8[0x0],r9
		}
		
		if (actividad==1)
80004072:	48 98       	lddpc	r8,80004094 <tecla_lrc_isr+0xd0>
80004074:	90 09       	ld.sh	r9,r8[0x0]
80004076:	30 18       	mov	r8,1
80004078:	f0 09 19 00 	cp.h	r9,r8
8000407c:	c0 61       	brne	80004088 <tecla_lrc_isr+0xc4>
		{
			enter^=(1<<0);
8000407e:	48 a8       	lddpc	r8,800040a4 <tecla_lrc_isr+0xe0>
80004080:	70 09       	ld.w	r9,r8[0x0]
80004082:	ec 19 00 01 	eorl	r9,0x1
80004086:	91 09       	st.w	r8[0x0],r9
		
	}
	
	

}
80004088:	d4 02       	popm	lr
8000408a:	d6 03       	rete
8000408c:	80 00       	ld.sh	r0,r0[0x0]
8000408e:	2c 92       	sub	r2,-55
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	2c aa       	sub	r10,-54
80004094:	00 00       	add	r0,r0
80004096:	06 68       	and	r8,r3
80004098:	80 00       	ld.sh	r0,r0[0x0]
8000409a:	35 04       	mov	r4,80
8000409c:	00 00       	add	r0,r0
8000409e:	06 88       	andn	r8,r3
800040a0:	00 00       	add	r0,r0
800040a2:	06 80       	andn	r0,r3
800040a4:	00 00       	add	r0,r0
800040a6:	06 64       	and	r4,r3

800040a8 <__avr32_f64_mul>:
800040a8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
800040ac:	e0 80 00 dc 	breq	80004264 <__avr32_f64_mul_op1_zero>
800040b0:	d4 21       	pushm	r4-r7,lr
800040b2:	f7 e9 20 0e 	eor	lr,r11,r9
800040b6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800040ba:	30 15       	mov	r5,1
800040bc:	c4 30       	breq	80004142 <__avr32_f64_mul_op1_subnormal>
800040be:	ab 6b       	lsl	r11,0xa
800040c0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800040c4:	ab 6a       	lsl	r10,0xa
800040c6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800040ca:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800040ce:	c5 c0       	breq	80004186 <__avr32_f64_mul_op2_subnormal>
800040d0:	a1 78       	lsl	r8,0x1
800040d2:	5c f9       	rol	r9
800040d4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800040d8:	e0 47 07 ff 	cp.w	r7,2047
800040dc:	c7 70       	breq	800041ca <__avr32_f64_mul_op_nan_or_inf>
800040de:	e0 46 07 ff 	cp.w	r6,2047
800040e2:	c7 40       	breq	800041ca <__avr32_f64_mul_op_nan_or_inf>
800040e4:	ee 06 00 0c 	add	r12,r7,r6
800040e8:	e0 2c 03 fe 	sub	r12,1022
800040ec:	f6 08 06 44 	mulu.d	r4,r11,r8
800040f0:	f4 09 07 44 	macu.d	r4,r10,r9
800040f4:	f4 08 06 46 	mulu.d	r6,r10,r8
800040f8:	f6 09 06 4a 	mulu.d	r10,r11,r9
800040fc:	08 07       	add	r7,r4
800040fe:	f4 05 00 4a 	adc	r10,r10,r5
80004102:	5c 0b       	acr	r11
80004104:	ed bb 00 14 	bld	r11,0x14
80004108:	c0 50       	breq	80004112 <__avr32_f64_mul+0x6a>
8000410a:	a1 77       	lsl	r7,0x1
8000410c:	5c fa       	rol	r10
8000410e:	5c fb       	rol	r11
80004110:	20 1c       	sub	r12,1
80004112:	58 0c       	cp.w	r12,0
80004114:	e0 8a 00 6f 	brle	800041f2 <__avr32_f64_mul_res_subnormal>
80004118:	e0 4c 07 ff 	cp.w	r12,2047
8000411c:	e0 84 00 9c 	brge	80004254 <__avr32_f64_mul_res_inf>
80004120:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80004124:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80004128:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000412c:	ee 17 80 00 	eorh	r7,0x8000
80004130:	f1 b7 04 20 	satu	r7,0x1
80004134:	0e 0a       	add	r10,r7
80004136:	5c 0b       	acr	r11
80004138:	ed be 00 1f 	bld	lr,0x1f
8000413c:	ef bb 00 1f 	bst	r11,0x1f
80004140:	d8 22       	popm	r4-r7,pc

80004142 <__avr32_f64_mul_op1_subnormal>:
80004142:	e4 1b 00 0f 	andh	r11,0xf
80004146:	f4 0c 12 00 	clz	r12,r10
8000414a:	f6 06 12 00 	clz	r6,r11
8000414e:	f7 bc 03 e1 	sublo	r12,-31
80004152:	f8 06 17 30 	movlo	r6,r12
80004156:	f7 b6 02 01 	subhs	r6,1
8000415a:	e0 46 00 20 	cp.w	r6,32
8000415e:	c0 d4       	brge	80004178 <__avr32_f64_mul_op1_subnormal+0x36>
80004160:	ec 0c 11 20 	rsub	r12,r6,32
80004164:	f6 06 09 4b 	lsl	r11,r11,r6
80004168:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000416c:	18 4b       	or	r11,r12
8000416e:	f4 06 09 4a 	lsl	r10,r10,r6
80004172:	20 b6       	sub	r6,11
80004174:	0c 17       	sub	r7,r6
80004176:	ca ab       	rjmp	800040ca <__avr32_f64_mul+0x22>
80004178:	f4 06 09 4b 	lsl	r11,r10,r6
8000417c:	c6 40       	breq	80004244 <__avr32_f64_mul_res_zero>
8000417e:	30 0a       	mov	r10,0
80004180:	20 b6       	sub	r6,11
80004182:	0c 17       	sub	r7,r6
80004184:	ca 3b       	rjmp	800040ca <__avr32_f64_mul+0x22>

80004186 <__avr32_f64_mul_op2_subnormal>:
80004186:	e4 19 00 0f 	andh	r9,0xf
8000418a:	f0 0c 12 00 	clz	r12,r8
8000418e:	f2 05 12 00 	clz	r5,r9
80004192:	f7 bc 03 ea 	sublo	r12,-22
80004196:	f8 05 17 30 	movlo	r5,r12
8000419a:	f7 b5 02 0a 	subhs	r5,10
8000419e:	e0 45 00 20 	cp.w	r5,32
800041a2:	c0 d4       	brge	800041bc <__avr32_f64_mul_op2_subnormal+0x36>
800041a4:	ea 0c 11 20 	rsub	r12,r5,32
800041a8:	f2 05 09 49 	lsl	r9,r9,r5
800041ac:	f0 0c 0a 4c 	lsr	r12,r8,r12
800041b0:	18 49       	or	r9,r12
800041b2:	f0 05 09 48 	lsl	r8,r8,r5
800041b6:	20 25       	sub	r5,2
800041b8:	0a 16       	sub	r6,r5
800041ba:	c8 fb       	rjmp	800040d8 <__avr32_f64_mul+0x30>
800041bc:	f0 05 09 49 	lsl	r9,r8,r5
800041c0:	c4 20       	breq	80004244 <__avr32_f64_mul_res_zero>
800041c2:	30 08       	mov	r8,0
800041c4:	20 25       	sub	r5,2
800041c6:	0a 16       	sub	r6,r5
800041c8:	c8 8b       	rjmp	800040d8 <__avr32_f64_mul+0x30>

800041ca <__avr32_f64_mul_op_nan_or_inf>:
800041ca:	e4 19 00 0f 	andh	r9,0xf
800041ce:	e4 1b 00 0f 	andh	r11,0xf
800041d2:	14 4b       	or	r11,r10
800041d4:	10 49       	or	r9,r8
800041d6:	e0 47 07 ff 	cp.w	r7,2047
800041da:	c0 91       	brne	800041ec <__avr32_f64_mul_op1_not_naninf>
800041dc:	58 0b       	cp.w	r11,0
800041de:	c3 81       	brne	8000424e <__avr32_f64_mul_res_nan>
800041e0:	e0 46 07 ff 	cp.w	r6,2047
800041e4:	c3 81       	brne	80004254 <__avr32_f64_mul_res_inf>
800041e6:	58 09       	cp.w	r9,0
800041e8:	c3 60       	breq	80004254 <__avr32_f64_mul_res_inf>
800041ea:	c3 28       	rjmp	8000424e <__avr32_f64_mul_res_nan>

800041ec <__avr32_f64_mul_op1_not_naninf>:
800041ec:	58 09       	cp.w	r9,0
800041ee:	c3 30       	breq	80004254 <__avr32_f64_mul_res_inf>
800041f0:	c2 f8       	rjmp	8000424e <__avr32_f64_mul_res_nan>

800041f2 <__avr32_f64_mul_res_subnormal>:
800041f2:	5c 3c       	neg	r12
800041f4:	2f fc       	sub	r12,-1
800041f6:	f1 bc 04 c0 	satu	r12,0x6
800041fa:	e0 4c 00 20 	cp.w	r12,32
800041fe:	c1 14       	brge	80004220 <__avr32_f64_mul_res_subnormal+0x2e>
80004200:	f8 08 11 20 	rsub	r8,r12,32
80004204:	0e 46       	or	r6,r7
80004206:	ee 0c 0a 47 	lsr	r7,r7,r12
8000420a:	f4 08 09 49 	lsl	r9,r10,r8
8000420e:	12 47       	or	r7,r9
80004210:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004214:	f6 08 09 49 	lsl	r9,r11,r8
80004218:	12 4a       	or	r10,r9
8000421a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000421e:	c8 3b       	rjmp	80004124 <__avr32_f64_mul+0x7c>
80004220:	f8 08 11 20 	rsub	r8,r12,32
80004224:	f9 b9 00 00 	moveq	r9,0
80004228:	c0 30       	breq	8000422e <__avr32_f64_mul_res_subnormal+0x3c>
8000422a:	f6 08 09 49 	lsl	r9,r11,r8
8000422e:	0e 46       	or	r6,r7
80004230:	ed ea 10 16 	or	r6,r6,r10<<0x1
80004234:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004238:	f3 ea 10 07 	or	r7,r9,r10
8000423c:	f6 0c 0a 4a 	lsr	r10,r11,r12
80004240:	30 0b       	mov	r11,0
80004242:	c7 1b       	rjmp	80004124 <__avr32_f64_mul+0x7c>

80004244 <__avr32_f64_mul_res_zero>:
80004244:	1c 9b       	mov	r11,lr
80004246:	e6 1b 80 00 	andh	r11,0x8000,COH
8000424a:	30 0a       	mov	r10,0
8000424c:	d8 22       	popm	r4-r7,pc

8000424e <__avr32_f64_mul_res_nan>:
8000424e:	3f fb       	mov	r11,-1
80004250:	3f fa       	mov	r10,-1
80004252:	d8 22       	popm	r4-r7,pc

80004254 <__avr32_f64_mul_res_inf>:
80004254:	f0 6b 00 00 	mov	r11,-1048576
80004258:	ed be 00 1f 	bld	lr,0x1f
8000425c:	ef bb 00 1f 	bst	r11,0x1f
80004260:	30 0a       	mov	r10,0
80004262:	d8 22       	popm	r4-r7,pc

80004264 <__avr32_f64_mul_op1_zero>:
80004264:	f7 e9 20 0b 	eor	r11,r11,r9
80004268:	e6 1b 80 00 	andh	r11,0x8000,COH
8000426c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80004270:	e0 4c 07 ff 	cp.w	r12,2047
80004274:	5e 1c       	retne	r12
80004276:	3f fa       	mov	r10,-1
80004278:	3f fb       	mov	r11,-1
8000427a:	5e fc       	retal	r12

8000427c <__avr32_f64_sub_from_add>:
8000427c:	ee 19 80 00 	eorh	r9,0x8000

80004280 <__avr32_f64_sub>:
80004280:	f7 e9 20 0c 	eor	r12,r11,r9
80004284:	e0 86 00 ca 	brmi	80004418 <__avr32_f64_add_from_sub>
80004288:	eb cd 40 e0 	pushm	r5-r7,lr
8000428c:	16 9c       	mov	r12,r11
8000428e:	e6 1c 80 00 	andh	r12,0x8000,COH
80004292:	bf db       	cbr	r11,0x1f
80004294:	bf d9       	cbr	r9,0x1f
80004296:	10 3a       	cp.w	r10,r8
80004298:	f2 0b 13 00 	cpc	r11,r9
8000429c:	c0 92       	brcc	800042ae <__avr32_f64_sub+0x2e>
8000429e:	16 97       	mov	r7,r11
800042a0:	12 9b       	mov	r11,r9
800042a2:	0e 99       	mov	r9,r7
800042a4:	14 97       	mov	r7,r10
800042a6:	10 9a       	mov	r10,r8
800042a8:	0e 98       	mov	r8,r7
800042aa:	ee 1c 80 00 	eorh	r12,0x8000
800042ae:	f6 07 16 14 	lsr	r7,r11,0x14
800042b2:	ab 7b       	lsl	r11,0xb
800042b4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800042b8:	ab 7a       	lsl	r10,0xb
800042ba:	bf bb       	sbr	r11,0x1f
800042bc:	f2 06 16 14 	lsr	r6,r9,0x14
800042c0:	c4 40       	breq	80004348 <__avr32_f64_sub_opL_subnormal>
800042c2:	ab 79       	lsl	r9,0xb
800042c4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800042c8:	ab 78       	lsl	r8,0xb
800042ca:	bf b9       	sbr	r9,0x1f

800042cc <__avr32_f64_sub_opL_subnormal_done>:
800042cc:	e0 47 07 ff 	cp.w	r7,2047
800042d0:	c4 f0       	breq	8000436e <__avr32_f64_sub_opH_nan_or_inf>
800042d2:	0e 26       	rsub	r6,r7
800042d4:	c1 20       	breq	800042f8 <__avr32_f64_sub_shift_done>
800042d6:	ec 05 11 20 	rsub	r5,r6,32
800042da:	e0 46 00 20 	cp.w	r6,32
800042de:	c7 c2       	brcc	800043d6 <__avr32_f64_sub_longshift>
800042e0:	f0 05 09 4e 	lsl	lr,r8,r5
800042e4:	f2 05 09 45 	lsl	r5,r9,r5
800042e8:	f0 06 0a 48 	lsr	r8,r8,r6
800042ec:	f2 06 0a 49 	lsr	r9,r9,r6
800042f0:	0a 48       	or	r8,r5
800042f2:	58 0e       	cp.w	lr,0
800042f4:	5f 1e       	srne	lr
800042f6:	1c 48       	or	r8,lr

800042f8 <__avr32_f64_sub_shift_done>:
800042f8:	10 1a       	sub	r10,r8
800042fa:	f6 09 01 4b 	sbc	r11,r11,r9
800042fe:	f6 06 12 00 	clz	r6,r11
80004302:	c0 e0       	breq	8000431e <__avr32_f64_sub_longnormalize_done>
80004304:	c7 83       	brcs	800043f4 <__avr32_f64_sub_longnormalize>
80004306:	ec 0e 11 20 	rsub	lr,r6,32
8000430a:	f6 06 09 4b 	lsl	r11,r11,r6
8000430e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004312:	1c 4b       	or	r11,lr
80004314:	f4 06 09 4a 	lsl	r10,r10,r6
80004318:	0c 17       	sub	r7,r6
8000431a:	e0 8a 00 39 	brle	8000438c <__avr32_f64_sub_subnormal_result>

8000431e <__avr32_f64_sub_longnormalize_done>:
8000431e:	f4 09 15 15 	lsl	r9,r10,0x15
80004322:	ab 9a       	lsr	r10,0xb
80004324:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004328:	ab 9b       	lsr	r11,0xb
8000432a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000432e:	18 4b       	or	r11,r12

80004330 <__avr32_f64_sub_round>:
80004330:	fc 17 80 00 	movh	r7,0x8000
80004334:	ed ba 00 00 	bld	r10,0x0
80004338:	f7 b7 01 ff 	subne	r7,-1
8000433c:	0e 39       	cp.w	r9,r7
8000433e:	5f 29       	srhs	r9
80004340:	12 0a       	add	r10,r9
80004342:	5c 0b       	acr	r11
80004344:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004348 <__avr32_f64_sub_opL_subnormal>:
80004348:	ab 79       	lsl	r9,0xb
8000434a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000434e:	ab 78       	lsl	r8,0xb
80004350:	f3 e8 10 0e 	or	lr,r9,r8
80004354:	f9 b6 01 01 	movne	r6,1
80004358:	ee 0e 11 00 	rsub	lr,r7,0
8000435c:	f9 b7 00 01 	moveq	r7,1
80004360:	ef bb 00 1f 	bst	r11,0x1f
80004364:	f7 ea 10 0e 	or	lr,r11,r10
80004368:	f9 b7 00 00 	moveq	r7,0
8000436c:	cb 0b       	rjmp	800042cc <__avr32_f64_sub_opL_subnormal_done>

8000436e <__avr32_f64_sub_opH_nan_or_inf>:
8000436e:	bf db       	cbr	r11,0x1f
80004370:	f7 ea 10 0e 	or	lr,r11,r10
80004374:	c0 81       	brne	80004384 <__avr32_f64_sub_return_nan>
80004376:	e0 46 07 ff 	cp.w	r6,2047
8000437a:	c0 50       	breq	80004384 <__avr32_f64_sub_return_nan>
8000437c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80004380:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004384 <__avr32_f64_sub_return_nan>:
80004384:	3f fa       	mov	r10,-1
80004386:	3f fb       	mov	r11,-1
80004388:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000438c <__avr32_f64_sub_subnormal_result>:
8000438c:	5c 37       	neg	r7
8000438e:	2f f7       	sub	r7,-1
80004390:	f1 b7 04 c0 	satu	r7,0x6
80004394:	e0 47 00 20 	cp.w	r7,32
80004398:	c1 14       	brge	800043ba <__avr32_f64_sub_subnormal_result+0x2e>
8000439a:	ee 08 11 20 	rsub	r8,r7,32
8000439e:	f4 08 09 49 	lsl	r9,r10,r8
800043a2:	5f 16       	srne	r6
800043a4:	f4 07 0a 4a 	lsr	r10,r10,r7
800043a8:	0c 4a       	or	r10,r6
800043aa:	f6 08 09 49 	lsl	r9,r11,r8
800043ae:	f5 e9 10 0a 	or	r10,r10,r9
800043b2:	f4 07 0a 4b 	lsr	r11,r10,r7
800043b6:	30 07       	mov	r7,0
800043b8:	cb 3b       	rjmp	8000431e <__avr32_f64_sub_longnormalize_done>
800043ba:	ee 08 11 40 	rsub	r8,r7,64
800043be:	f6 08 09 49 	lsl	r9,r11,r8
800043c2:	14 49       	or	r9,r10
800043c4:	5f 16       	srne	r6
800043c6:	f6 07 0a 4a 	lsr	r10,r11,r7
800043ca:	0c 4a       	or	r10,r6
800043cc:	30 0b       	mov	r11,0
800043ce:	30 07       	mov	r7,0
800043d0:	ca 7b       	rjmp	8000431e <__avr32_f64_sub_longnormalize_done>
800043d2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800043d6 <__avr32_f64_sub_longshift>:
800043d6:	f1 b6 04 c0 	satu	r6,0x6
800043da:	f0 0e 17 00 	moveq	lr,r8
800043de:	c0 40       	breq	800043e6 <__avr32_f64_sub_longshift+0x10>
800043e0:	f2 05 09 4e 	lsl	lr,r9,r5
800043e4:	10 4e       	or	lr,r8
800043e6:	f2 06 0a 48 	lsr	r8,r9,r6
800043ea:	30 09       	mov	r9,0
800043ec:	58 0e       	cp.w	lr,0
800043ee:	5f 1e       	srne	lr
800043f0:	1c 48       	or	r8,lr
800043f2:	c8 3b       	rjmp	800042f8 <__avr32_f64_sub_shift_done>

800043f4 <__avr32_f64_sub_longnormalize>:
800043f4:	f4 06 12 00 	clz	r6,r10
800043f8:	f9 b7 03 00 	movlo	r7,0
800043fc:	f9 b6 03 00 	movlo	r6,0
80004400:	f9 bc 03 00 	movlo	r12,0
80004404:	f7 b6 02 e0 	subhs	r6,-32
80004408:	f4 06 09 4b 	lsl	r11,r10,r6
8000440c:	30 0a       	mov	r10,0
8000440e:	0c 17       	sub	r7,r6
80004410:	fe 9a ff be 	brle	8000438c <__avr32_f64_sub_subnormal_result>
80004414:	c8 5b       	rjmp	8000431e <__avr32_f64_sub_longnormalize_done>
80004416:	d7 03       	nop

80004418 <__avr32_f64_add_from_sub>:
80004418:	ee 19 80 00 	eorh	r9,0x8000

8000441c <__avr32_f64_add>:
8000441c:	f7 e9 20 0c 	eor	r12,r11,r9
80004420:	fe 96 ff 2e 	brmi	8000427c <__avr32_f64_sub_from_add>
80004424:	eb cd 40 e0 	pushm	r5-r7,lr
80004428:	16 9c       	mov	r12,r11
8000442a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000442e:	bf db       	cbr	r11,0x1f
80004430:	bf d9       	cbr	r9,0x1f
80004432:	12 3b       	cp.w	r11,r9
80004434:	c0 72       	brcc	80004442 <__avr32_f64_add+0x26>
80004436:	16 97       	mov	r7,r11
80004438:	12 9b       	mov	r11,r9
8000443a:	0e 99       	mov	r9,r7
8000443c:	14 97       	mov	r7,r10
8000443e:	10 9a       	mov	r10,r8
80004440:	0e 98       	mov	r8,r7
80004442:	30 0e       	mov	lr,0
80004444:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80004448:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000444c:	b5 ab       	sbr	r11,0x14
8000444e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80004452:	c6 20       	breq	80004516 <__avr32_f64_add_op2_subnormal>
80004454:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80004458:	b5 a9       	sbr	r9,0x14
8000445a:	e0 47 07 ff 	cp.w	r7,2047
8000445e:	c2 80       	breq	800044ae <__avr32_f64_add_opH_nan_or_inf>
80004460:	0e 26       	rsub	r6,r7
80004462:	c1 20       	breq	80004486 <__avr32_f64_add_shift_done>
80004464:	e0 46 00 36 	cp.w	r6,54
80004468:	c1 52       	brcc	80004492 <__avr32_f64_add_res_of_done>
8000446a:	ec 05 11 20 	rsub	r5,r6,32
8000446e:	e0 46 00 20 	cp.w	r6,32
80004472:	c3 52       	brcc	800044dc <__avr32_f64_add_longshift>
80004474:	f0 05 09 4e 	lsl	lr,r8,r5
80004478:	f2 05 09 45 	lsl	r5,r9,r5
8000447c:	f0 06 0a 48 	lsr	r8,r8,r6
80004480:	f2 06 0a 49 	lsr	r9,r9,r6
80004484:	0a 48       	or	r8,r5

80004486 <__avr32_f64_add_shift_done>:
80004486:	10 0a       	add	r10,r8
80004488:	f6 09 00 4b 	adc	r11,r11,r9
8000448c:	ed bb 00 15 	bld	r11,0x15
80004490:	c3 40       	breq	800044f8 <__avr32_f64_add_res_of>

80004492 <__avr32_f64_add_res_of_done>:
80004492:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80004496:	18 4b       	or	r11,r12

80004498 <__avr32_f64_add_round>:
80004498:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000449c:	18 4e       	or	lr,r12
8000449e:	ee 1e 80 00 	eorh	lr,0x8000
800044a2:	f1 be 04 20 	satu	lr,0x1
800044a6:	1c 0a       	add	r10,lr
800044a8:	5c 0b       	acr	r11
800044aa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800044ae <__avr32_f64_add_opH_nan_or_inf>:
800044ae:	b5 cb       	cbr	r11,0x14
800044b0:	f7 ea 10 0e 	or	lr,r11,r10
800044b4:	c1 01       	brne	800044d4 <__avr32_f64_add_return_nan>
800044b6:	e0 46 07 ff 	cp.w	r6,2047
800044ba:	c0 30       	breq	800044c0 <__avr32_f64_add_opL_nan_or_inf>
800044bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800044c0 <__avr32_f64_add_opL_nan_or_inf>:
800044c0:	b5 c9       	cbr	r9,0x14
800044c2:	f3 e8 10 0e 	or	lr,r9,r8
800044c6:	c0 71       	brne	800044d4 <__avr32_f64_add_return_nan>
800044c8:	30 0a       	mov	r10,0
800044ca:	fc 1b 7f f0 	movh	r11,0x7ff0
800044ce:	18 4b       	or	r11,r12
800044d0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800044d4 <__avr32_f64_add_return_nan>:
800044d4:	3f fa       	mov	r10,-1
800044d6:	3f fb       	mov	r11,-1
800044d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800044dc <__avr32_f64_add_longshift>:
800044dc:	f1 b6 04 c0 	satu	r6,0x6
800044e0:	f0 0e 17 00 	moveq	lr,r8
800044e4:	c0 60       	breq	800044f0 <__avr32_f64_add_longshift+0x14>
800044e6:	f2 05 09 4e 	lsl	lr,r9,r5
800044ea:	58 08       	cp.w	r8,0
800044ec:	5f 18       	srne	r8
800044ee:	10 4e       	or	lr,r8
800044f0:	f2 06 0a 48 	lsr	r8,r9,r6
800044f4:	30 09       	mov	r9,0
800044f6:	cc 8b       	rjmp	80004486 <__avr32_f64_add_shift_done>

800044f8 <__avr32_f64_add_res_of>:
800044f8:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800044fc:	a1 9b       	lsr	r11,0x1
800044fe:	5d 0a       	ror	r10
80004500:	5d 0e       	ror	lr
80004502:	2f f7       	sub	r7,-1
80004504:	e0 47 07 ff 	cp.w	r7,2047
80004508:	f9 ba 00 00 	moveq	r10,0
8000450c:	f9 bb 00 00 	moveq	r11,0
80004510:	f9 be 00 00 	moveq	lr,0
80004514:	cb fb       	rjmp	80004492 <__avr32_f64_add_res_of_done>

80004516 <__avr32_f64_add_op2_subnormal>:
80004516:	30 16       	mov	r6,1
80004518:	58 07       	cp.w	r7,0
8000451a:	ca 01       	brne	8000445a <__avr32_f64_add+0x3e>
8000451c:	b5 cb       	cbr	r11,0x14
8000451e:	10 0a       	add	r10,r8
80004520:	f6 09 00 4b 	adc	r11,r11,r9
80004524:	18 4b       	or	r11,r12
80004526:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000452a:	d7 03       	nop

8000452c <__avr32_f64_to_u32>:
8000452c:	58 0b       	cp.w	r11,0
8000452e:	5e 6d       	retmi	0

80004530 <__avr32_f64_to_s32>:
80004530:	f6 0c 15 01 	lsl	r12,r11,0x1
80004534:	b5 9c       	lsr	r12,0x15
80004536:	e0 2c 03 ff 	sub	r12,1023
8000453a:	5e 3d       	retlo	0
8000453c:	f8 0c 11 1f 	rsub	r12,r12,31
80004540:	16 99       	mov	r9,r11
80004542:	ab 7b       	lsl	r11,0xb
80004544:	bf bb       	sbr	r11,0x1f
80004546:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000454a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000454e:	a1 79       	lsl	r9,0x1
80004550:	5e 2b       	reths	r11
80004552:	5c 3b       	neg	r11
80004554:	5e fb       	retal	r11

80004556 <__avr32_u32_to_f64>:
80004556:	f8 cb 00 00 	sub	r11,r12,0
8000455a:	30 0c       	mov	r12,0
8000455c:	c0 38       	rjmp	80004562 <__avr32_s32_to_f64+0x4>

8000455e <__avr32_s32_to_f64>:
8000455e:	18 9b       	mov	r11,r12
80004560:	5c 4b       	abs	r11
80004562:	30 0a       	mov	r10,0
80004564:	5e 0b       	reteq	r11
80004566:	d4 01       	pushm	lr
80004568:	e0 69 04 1e 	mov	r9,1054
8000456c:	f6 08 12 00 	clz	r8,r11
80004570:	c1 70       	breq	8000459e <__avr32_s32_to_f64+0x40>
80004572:	c0 c3       	brcs	8000458a <__avr32_s32_to_f64+0x2c>
80004574:	f0 0e 11 20 	rsub	lr,r8,32
80004578:	f6 08 09 4b 	lsl	r11,r11,r8
8000457c:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004580:	1c 4b       	or	r11,lr
80004582:	f4 08 09 4a 	lsl	r10,r10,r8
80004586:	10 19       	sub	r9,r8
80004588:	c0 b8       	rjmp	8000459e <__avr32_s32_to_f64+0x40>
8000458a:	f4 08 12 00 	clz	r8,r10
8000458e:	f9 b8 03 00 	movlo	r8,0
80004592:	f7 b8 02 e0 	subhs	r8,-32
80004596:	f4 08 09 4b 	lsl	r11,r10,r8
8000459a:	30 0a       	mov	r10,0
8000459c:	10 19       	sub	r9,r8
8000459e:	58 09       	cp.w	r9,0
800045a0:	e0 89 00 30 	brgt	80004600 <__avr32_s32_to_f64+0xa2>
800045a4:	5c 39       	neg	r9
800045a6:	2f f9       	sub	r9,-1
800045a8:	e0 49 00 36 	cp.w	r9,54
800045ac:	c0 43       	brcs	800045b4 <__avr32_s32_to_f64+0x56>
800045ae:	30 0b       	mov	r11,0
800045b0:	30 0a       	mov	r10,0
800045b2:	c2 68       	rjmp	800045fe <__avr32_s32_to_f64+0xa0>
800045b4:	2f 69       	sub	r9,-10
800045b6:	f2 08 11 20 	rsub	r8,r9,32
800045ba:	e0 49 00 20 	cp.w	r9,32
800045be:	c0 b2       	brcc	800045d4 <__avr32_s32_to_f64+0x76>
800045c0:	f4 08 09 4e 	lsl	lr,r10,r8
800045c4:	f6 08 09 48 	lsl	r8,r11,r8
800045c8:	f4 09 0a 4a 	lsr	r10,r10,r9
800045cc:	f6 09 0a 4b 	lsr	r11,r11,r9
800045d0:	10 4b       	or	r11,r8
800045d2:	c0 88       	rjmp	800045e2 <__avr32_s32_to_f64+0x84>
800045d4:	f6 08 09 4e 	lsl	lr,r11,r8
800045d8:	14 4e       	or	lr,r10
800045da:	16 9a       	mov	r10,r11
800045dc:	30 0b       	mov	r11,0
800045de:	f4 09 0a 4a 	lsr	r10,r10,r9
800045e2:	ed ba 00 00 	bld	r10,0x0
800045e6:	c0 92       	brcc	800045f8 <__avr32_s32_to_f64+0x9a>
800045e8:	1c 7e       	tst	lr,lr
800045ea:	c0 41       	brne	800045f2 <__avr32_s32_to_f64+0x94>
800045ec:	ed ba 00 01 	bld	r10,0x1
800045f0:	c0 42       	brcc	800045f8 <__avr32_s32_to_f64+0x9a>
800045f2:	2f fa       	sub	r10,-1
800045f4:	f7 bb 02 ff 	subhs	r11,-1
800045f8:	5c fc       	rol	r12
800045fa:	5d 0b       	ror	r11
800045fc:	5d 0a       	ror	r10
800045fe:	d8 02       	popm	pc
80004600:	e0 68 03 ff 	mov	r8,1023
80004604:	ed ba 00 0b 	bld	r10,0xb
80004608:	f7 b8 00 ff 	subeq	r8,-1
8000460c:	10 0a       	add	r10,r8
8000460e:	5c 0b       	acr	r11
80004610:	f7 b9 03 fe 	sublo	r9,-2
80004614:	e0 49 07 ff 	cp.w	r9,2047
80004618:	c0 55       	brlt	80004622 <__avr32_s32_to_f64+0xc4>
8000461a:	30 0a       	mov	r10,0
8000461c:	fc 1b ff e0 	movh	r11,0xffe0
80004620:	c0 c8       	rjmp	80004638 <__floatsidf_return_op1>
80004622:	ed bb 00 1f 	bld	r11,0x1f
80004626:	f7 b9 01 01 	subne	r9,1
8000462a:	ab 9a       	lsr	r10,0xb
8000462c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004630:	a1 7b       	lsl	r11,0x1
80004632:	ab 9b       	lsr	r11,0xb
80004634:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80004638 <__floatsidf_return_op1>:
80004638:	a1 7c       	lsl	r12,0x1
8000463a:	5d 0b       	ror	r11
8000463c:	d8 02       	popm	pc

8000463e <__avr32_udiv64>:
8000463e:	d4 31       	pushm	r0-r7,lr
80004640:	1a 97       	mov	r7,sp
80004642:	20 3d       	sub	sp,12
80004644:	10 9c       	mov	r12,r8
80004646:	12 9e       	mov	lr,r9
80004648:	14 93       	mov	r3,r10
8000464a:	58 09       	cp.w	r9,0
8000464c:	e0 81 00 bd 	brne	800047c6 <__avr32_udiv64+0x188>
80004650:	16 38       	cp.w	r8,r11
80004652:	e0 88 00 40 	brls	800046d2 <__avr32_udiv64+0x94>
80004656:	f0 08 12 00 	clz	r8,r8
8000465a:	c0 d0       	breq	80004674 <__avr32_udiv64+0x36>
8000465c:	f6 08 09 4b 	lsl	r11,r11,r8
80004660:	f0 09 11 20 	rsub	r9,r8,32
80004664:	f8 08 09 4c 	lsl	r12,r12,r8
80004668:	f4 09 0a 49 	lsr	r9,r10,r9
8000466c:	f4 08 09 43 	lsl	r3,r10,r8
80004670:	f3 eb 10 0b 	or	r11,r9,r11
80004674:	f8 0e 16 10 	lsr	lr,r12,0x10
80004678:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000467c:	f6 0e 0d 00 	divu	r0,r11,lr
80004680:	e6 0b 16 10 	lsr	r11,r3,0x10
80004684:	00 99       	mov	r9,r0
80004686:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000468a:	e0 0a 02 48 	mul	r8,r0,r10
8000468e:	10 3b       	cp.w	r11,r8
80004690:	c0 a2       	brcc	800046a4 <__avr32_udiv64+0x66>
80004692:	20 19       	sub	r9,1
80004694:	18 0b       	add	r11,r12
80004696:	18 3b       	cp.w	r11,r12
80004698:	c0 63       	brcs	800046a4 <__avr32_udiv64+0x66>
8000469a:	10 3b       	cp.w	r11,r8
8000469c:	f7 b9 03 01 	sublo	r9,1
800046a0:	f7 dc e3 0b 	addcs	r11,r11,r12
800046a4:	f6 08 01 01 	sub	r1,r11,r8
800046a8:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800046ac:	e2 0e 0d 00 	divu	r0,r1,lr
800046b0:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800046b4:	00 98       	mov	r8,r0
800046b6:	e0 0a 02 4a 	mul	r10,r0,r10
800046ba:	14 33       	cp.w	r3,r10
800046bc:	c0 82       	brcc	800046cc <__avr32_udiv64+0x8e>
800046be:	20 18       	sub	r8,1
800046c0:	18 03       	add	r3,r12
800046c2:	18 33       	cp.w	r3,r12
800046c4:	c0 43       	brcs	800046cc <__avr32_udiv64+0x8e>
800046c6:	14 33       	cp.w	r3,r10
800046c8:	f7 b8 03 01 	sublo	r8,1
800046cc:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800046d0:	cd f8       	rjmp	8000488e <__avr32_udiv64+0x250>
800046d2:	58 08       	cp.w	r8,0
800046d4:	c0 51       	brne	800046de <__avr32_udiv64+0xa0>
800046d6:	30 19       	mov	r9,1
800046d8:	f2 08 0d 08 	divu	r8,r9,r8
800046dc:	10 9c       	mov	r12,r8
800046de:	f8 06 12 00 	clz	r6,r12
800046e2:	c0 41       	brne	800046ea <__avr32_udiv64+0xac>
800046e4:	18 1b       	sub	r11,r12
800046e6:	30 19       	mov	r9,1
800046e8:	c4 08       	rjmp	80004768 <__avr32_udiv64+0x12a>
800046ea:	ec 01 11 20 	rsub	r1,r6,32
800046ee:	f4 01 0a 49 	lsr	r9,r10,r1
800046f2:	f8 06 09 4c 	lsl	r12,r12,r6
800046f6:	f6 06 09 48 	lsl	r8,r11,r6
800046fa:	f6 01 0a 41 	lsr	r1,r11,r1
800046fe:	f3 e8 10 08 	or	r8,r9,r8
80004702:	f8 03 16 10 	lsr	r3,r12,0x10
80004706:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000470a:	e2 03 0d 00 	divu	r0,r1,r3
8000470e:	f0 0b 16 10 	lsr	r11,r8,0x10
80004712:	00 9e       	mov	lr,r0
80004714:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004718:	e0 05 02 49 	mul	r9,r0,r5
8000471c:	12 3b       	cp.w	r11,r9
8000471e:	c0 a2       	brcc	80004732 <__avr32_udiv64+0xf4>
80004720:	20 1e       	sub	lr,1
80004722:	18 0b       	add	r11,r12
80004724:	18 3b       	cp.w	r11,r12
80004726:	c0 63       	brcs	80004732 <__avr32_udiv64+0xf4>
80004728:	12 3b       	cp.w	r11,r9
8000472a:	f7 be 03 01 	sublo	lr,1
8000472e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004732:	12 1b       	sub	r11,r9
80004734:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004738:	f6 03 0d 02 	divu	r2,r11,r3
8000473c:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80004740:	04 99       	mov	r9,r2
80004742:	e4 05 02 4b 	mul	r11,r2,r5
80004746:	16 38       	cp.w	r8,r11
80004748:	c0 a2       	brcc	8000475c <__avr32_udiv64+0x11e>
8000474a:	20 19       	sub	r9,1
8000474c:	18 08       	add	r8,r12
8000474e:	18 38       	cp.w	r8,r12
80004750:	c0 63       	brcs	8000475c <__avr32_udiv64+0x11e>
80004752:	16 38       	cp.w	r8,r11
80004754:	f7 b9 03 01 	sublo	r9,1
80004758:	f1 dc e3 08 	addcs	r8,r8,r12
8000475c:	f4 06 09 43 	lsl	r3,r10,r6
80004760:	f0 0b 01 0b 	sub	r11,r8,r11
80004764:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004768:	f8 06 16 10 	lsr	r6,r12,0x10
8000476c:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80004770:	f6 06 0d 00 	divu	r0,r11,r6
80004774:	e6 0b 16 10 	lsr	r11,r3,0x10
80004778:	00 9a       	mov	r10,r0
8000477a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000477e:	e0 0e 02 48 	mul	r8,r0,lr
80004782:	10 3b       	cp.w	r11,r8
80004784:	c0 a2       	brcc	80004798 <__avr32_udiv64+0x15a>
80004786:	20 1a       	sub	r10,1
80004788:	18 0b       	add	r11,r12
8000478a:	18 3b       	cp.w	r11,r12
8000478c:	c0 63       	brcs	80004798 <__avr32_udiv64+0x15a>
8000478e:	10 3b       	cp.w	r11,r8
80004790:	f7 ba 03 01 	sublo	r10,1
80004794:	f7 dc e3 0b 	addcs	r11,r11,r12
80004798:	f6 08 01 01 	sub	r1,r11,r8
8000479c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800047a0:	e2 06 0d 00 	divu	r0,r1,r6
800047a4:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800047a8:	00 98       	mov	r8,r0
800047aa:	e0 0e 02 4b 	mul	r11,r0,lr
800047ae:	16 33       	cp.w	r3,r11
800047b0:	c0 82       	brcc	800047c0 <__avr32_udiv64+0x182>
800047b2:	20 18       	sub	r8,1
800047b4:	18 03       	add	r3,r12
800047b6:	18 33       	cp.w	r3,r12
800047b8:	c0 43       	brcs	800047c0 <__avr32_udiv64+0x182>
800047ba:	16 33       	cp.w	r3,r11
800047bc:	f7 b8 03 01 	sublo	r8,1
800047c0:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800047c4:	c6 98       	rjmp	80004896 <__avr32_udiv64+0x258>
800047c6:	16 39       	cp.w	r9,r11
800047c8:	e0 8b 00 65 	brhi	80004892 <__avr32_udiv64+0x254>
800047cc:	f2 09 12 00 	clz	r9,r9
800047d0:	c0 b1       	brne	800047e6 <__avr32_udiv64+0x1a8>
800047d2:	10 3a       	cp.w	r10,r8
800047d4:	5f 2a       	srhs	r10
800047d6:	1c 3b       	cp.w	r11,lr
800047d8:	5f b8       	srhi	r8
800047da:	10 4a       	or	r10,r8
800047dc:	f2 0a 18 00 	cp.b	r10,r9
800047e0:	c5 90       	breq	80004892 <__avr32_udiv64+0x254>
800047e2:	30 18       	mov	r8,1
800047e4:	c5 98       	rjmp	80004896 <__avr32_udiv64+0x258>
800047e6:	f0 09 09 46 	lsl	r6,r8,r9
800047ea:	f2 03 11 20 	rsub	r3,r9,32
800047ee:	fc 09 09 4e 	lsl	lr,lr,r9
800047f2:	f0 03 0a 48 	lsr	r8,r8,r3
800047f6:	f6 09 09 4c 	lsl	r12,r11,r9
800047fa:	f4 03 0a 42 	lsr	r2,r10,r3
800047fe:	ef 46 ff f4 	st.w	r7[-12],r6
80004802:	f6 03 0a 43 	lsr	r3,r11,r3
80004806:	18 42       	or	r2,r12
80004808:	f1 ee 10 0c 	or	r12,r8,lr
8000480c:	f8 01 16 10 	lsr	r1,r12,0x10
80004810:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80004814:	e6 01 0d 04 	divu	r4,r3,r1
80004818:	e4 03 16 10 	lsr	r3,r2,0x10
8000481c:	08 9e       	mov	lr,r4
8000481e:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004822:	e8 06 02 48 	mul	r8,r4,r6
80004826:	10 33       	cp.w	r3,r8
80004828:	c0 a2       	brcc	8000483c <__avr32_udiv64+0x1fe>
8000482a:	20 1e       	sub	lr,1
8000482c:	18 03       	add	r3,r12
8000482e:	18 33       	cp.w	r3,r12
80004830:	c0 63       	brcs	8000483c <__avr32_udiv64+0x1fe>
80004832:	10 33       	cp.w	r3,r8
80004834:	f7 be 03 01 	sublo	lr,1
80004838:	e7 dc e3 03 	addcs	r3,r3,r12
8000483c:	10 13       	sub	r3,r8
8000483e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004842:	e6 01 0d 00 	divu	r0,r3,r1
80004846:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000484a:	00 98       	mov	r8,r0
8000484c:	e0 06 02 46 	mul	r6,r0,r6
80004850:	0c 3b       	cp.w	r11,r6
80004852:	c0 a2       	brcc	80004866 <__avr32_udiv64+0x228>
80004854:	20 18       	sub	r8,1
80004856:	18 0b       	add	r11,r12
80004858:	18 3b       	cp.w	r11,r12
8000485a:	c0 63       	brcs	80004866 <__avr32_udiv64+0x228>
8000485c:	0c 3b       	cp.w	r11,r6
8000485e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004862:	f7 b8 03 01 	sublo	r8,1
80004866:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000486a:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000486e:	0c 1b       	sub	r11,r6
80004870:	f0 04 06 42 	mulu.d	r2,r8,r4
80004874:	06 95       	mov	r5,r3
80004876:	16 35       	cp.w	r5,r11
80004878:	e0 8b 00 0a 	brhi	8000488c <__avr32_udiv64+0x24e>
8000487c:	5f 0b       	sreq	r11
8000487e:	f4 09 09 49 	lsl	r9,r10,r9
80004882:	12 32       	cp.w	r2,r9
80004884:	5f b9       	srhi	r9
80004886:	f7 e9 00 09 	and	r9,r11,r9
8000488a:	c0 60       	breq	80004896 <__avr32_udiv64+0x258>
8000488c:	20 18       	sub	r8,1
8000488e:	30 09       	mov	r9,0
80004890:	c0 38       	rjmp	80004896 <__avr32_udiv64+0x258>
80004892:	30 09       	mov	r9,0
80004894:	12 98       	mov	r8,r9
80004896:	10 9a       	mov	r10,r8
80004898:	12 93       	mov	r3,r9
8000489a:	10 92       	mov	r2,r8
8000489c:	12 9b       	mov	r11,r9
8000489e:	2f dd       	sub	sp,-12
800048a0:	d8 32       	popm	r0-r7,pc
800048a2:	d7 03       	nop

800048a4 <atoi>:
800048a4:	d4 01       	pushm	lr
800048a6:	30 aa       	mov	r10,10
800048a8:	30 0b       	mov	r11,0
800048aa:	e0 a0 03 89 	rcall	80004fbc <strtol>
800048ae:	d8 02       	popm	pc

800048b0 <malloc>:
800048b0:	d4 01       	pushm	lr
800048b2:	e0 68 05 50 	mov	r8,1360
800048b6:	18 9b       	mov	r11,r12
800048b8:	70 0c       	ld.w	r12,r8[0x0]
800048ba:	c0 3c       	rcall	800048c0 <_malloc_r>
800048bc:	d8 02       	popm	pc
800048be:	d7 03       	nop

800048c0 <_malloc_r>:
800048c0:	d4 31       	pushm	r0-r7,lr
800048c2:	f6 c8 ff f5 	sub	r8,r11,-11
800048c6:	18 95       	mov	r5,r12
800048c8:	10 97       	mov	r7,r8
800048ca:	e0 17 ff f8 	andl	r7,0xfff8
800048ce:	59 68       	cp.w	r8,22
800048d0:	f9 b7 08 10 	movls	r7,16
800048d4:	16 37       	cp.w	r7,r11
800048d6:	5f 38       	srlo	r8
800048d8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800048dc:	c0 50       	breq	800048e6 <_malloc_r+0x26>
800048de:	30 c8       	mov	r8,12
800048e0:	99 38       	st.w	r12[0xc],r8
800048e2:	e0 8f 01 ef 	bral	80004cc0 <_malloc_r+0x400>
800048e6:	e0 a0 02 a1 	rcall	80004e28 <__malloc_lock>
800048ea:	e0 47 01 f7 	cp.w	r7,503
800048ee:	e0 8b 00 1c 	brhi	80004926 <_malloc_r+0x66>
800048f2:	ee 03 16 03 	lsr	r3,r7,0x3
800048f6:	34 c8       	mov	r8,76
800048f8:	f0 03 00 38 	add	r8,r8,r3<<0x3
800048fc:	70 36       	ld.w	r6,r8[0xc]
800048fe:	10 36       	cp.w	r6,r8
80004900:	c0 61       	brne	8000490c <_malloc_r+0x4c>
80004902:	ec c8 ff f8 	sub	r8,r6,-8
80004906:	70 36       	ld.w	r6,r8[0xc]
80004908:	10 36       	cp.w	r6,r8
8000490a:	c0 c0       	breq	80004922 <_malloc_r+0x62>
8000490c:	6c 18       	ld.w	r8,r6[0x4]
8000490e:	e0 18 ff fc 	andl	r8,0xfffc
80004912:	6c 3a       	ld.w	r10,r6[0xc]
80004914:	ec 08 00 09 	add	r9,r6,r8
80004918:	0a 9c       	mov	r12,r5
8000491a:	6c 28       	ld.w	r8,r6[0x8]
8000491c:	95 28       	st.w	r10[0x8],r8
8000491e:	91 3a       	st.w	r8[0xc],r10
80004920:	c4 68       	rjmp	800049ac <_malloc_r+0xec>
80004922:	2f e3       	sub	r3,-2
80004924:	c4 c8       	rjmp	800049bc <_malloc_r+0xfc>
80004926:	ee 03 16 09 	lsr	r3,r7,0x9
8000492a:	c0 41       	brne	80004932 <_malloc_r+0x72>
8000492c:	ee 03 16 03 	lsr	r3,r7,0x3
80004930:	c2 68       	rjmp	8000497c <_malloc_r+0xbc>
80004932:	58 43       	cp.w	r3,4
80004934:	e0 8b 00 06 	brhi	80004940 <_malloc_r+0x80>
80004938:	ee 03 16 06 	lsr	r3,r7,0x6
8000493c:	2c 83       	sub	r3,-56
8000493e:	c1 f8       	rjmp	8000497c <_malloc_r+0xbc>
80004940:	59 43       	cp.w	r3,20
80004942:	e0 8b 00 04 	brhi	8000494a <_malloc_r+0x8a>
80004946:	2a 53       	sub	r3,-91
80004948:	c1 a8       	rjmp	8000497c <_malloc_r+0xbc>
8000494a:	e0 43 00 54 	cp.w	r3,84
8000494e:	e0 8b 00 06 	brhi	8000495a <_malloc_r+0x9a>
80004952:	ee 03 16 0c 	lsr	r3,r7,0xc
80004956:	29 23       	sub	r3,-110
80004958:	c1 28       	rjmp	8000497c <_malloc_r+0xbc>
8000495a:	e0 43 01 54 	cp.w	r3,340
8000495e:	e0 8b 00 06 	brhi	8000496a <_malloc_r+0xaa>
80004962:	ee 03 16 0f 	lsr	r3,r7,0xf
80004966:	28 93       	sub	r3,-119
80004968:	c0 a8       	rjmp	8000497c <_malloc_r+0xbc>
8000496a:	e0 43 05 54 	cp.w	r3,1364
8000496e:	e0 88 00 04 	brls	80004976 <_malloc_r+0xb6>
80004972:	37 e3       	mov	r3,126
80004974:	c0 48       	rjmp	8000497c <_malloc_r+0xbc>
80004976:	ee 03 16 12 	lsr	r3,r7,0x12
8000497a:	28 43       	sub	r3,-124
8000497c:	34 ca       	mov	r10,76
8000497e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80004982:	74 36       	ld.w	r6,r10[0xc]
80004984:	c1 98       	rjmp	800049b6 <_malloc_r+0xf6>
80004986:	6c 19       	ld.w	r9,r6[0x4]
80004988:	e0 19 ff fc 	andl	r9,0xfffc
8000498c:	f2 07 01 0b 	sub	r11,r9,r7
80004990:	58 fb       	cp.w	r11,15
80004992:	e0 8a 00 04 	brle	8000499a <_malloc_r+0xda>
80004996:	20 13       	sub	r3,1
80004998:	c1 18       	rjmp	800049ba <_malloc_r+0xfa>
8000499a:	6c 38       	ld.w	r8,r6[0xc]
8000499c:	58 0b       	cp.w	r11,0
8000499e:	c0 b5       	brlt	800049b4 <_malloc_r+0xf4>
800049a0:	6c 2a       	ld.w	r10,r6[0x8]
800049a2:	ec 09 00 09 	add	r9,r6,r9
800049a6:	0a 9c       	mov	r12,r5
800049a8:	91 2a       	st.w	r8[0x8],r10
800049aa:	95 38       	st.w	r10[0xc],r8
800049ac:	72 18       	ld.w	r8,r9[0x4]
800049ae:	a1 a8       	sbr	r8,0x0
800049b0:	93 18       	st.w	r9[0x4],r8
800049b2:	cb 88       	rjmp	80004b22 <_malloc_r+0x262>
800049b4:	10 96       	mov	r6,r8
800049b6:	14 36       	cp.w	r6,r10
800049b8:	ce 71       	brne	80004986 <_malloc_r+0xc6>
800049ba:	2f f3       	sub	r3,-1
800049bc:	34 ca       	mov	r10,76
800049be:	f4 cc ff f8 	sub	r12,r10,-8
800049c2:	78 26       	ld.w	r6,r12[0x8]
800049c4:	18 36       	cp.w	r6,r12
800049c6:	c6 a0       	breq	80004a9a <_malloc_r+0x1da>
800049c8:	6c 19       	ld.w	r9,r6[0x4]
800049ca:	e0 19 ff fc 	andl	r9,0xfffc
800049ce:	f2 07 01 08 	sub	r8,r9,r7
800049d2:	58 f8       	cp.w	r8,15
800049d4:	e0 89 00 8c 	brgt	80004aec <_malloc_r+0x22c>
800049d8:	99 3c       	st.w	r12[0xc],r12
800049da:	99 2c       	st.w	r12[0x8],r12
800049dc:	58 08       	cp.w	r8,0
800049de:	c0 55       	brlt	800049e8 <_malloc_r+0x128>
800049e0:	ec 09 00 09 	add	r9,r6,r9
800049e4:	0a 9c       	mov	r12,r5
800049e6:	ce 3b       	rjmp	800049ac <_malloc_r+0xec>
800049e8:	e0 49 01 ff 	cp.w	r9,511
800049ec:	e0 8b 00 13 	brhi	80004a12 <_malloc_r+0x152>
800049f0:	a3 99       	lsr	r9,0x3
800049f2:	f4 09 00 38 	add	r8,r10,r9<<0x3
800049f6:	70 2b       	ld.w	r11,r8[0x8]
800049f8:	8d 38       	st.w	r6[0xc],r8
800049fa:	8d 2b       	st.w	r6[0x8],r11
800049fc:	97 36       	st.w	r11[0xc],r6
800049fe:	91 26       	st.w	r8[0x8],r6
80004a00:	a3 49       	asr	r9,0x2
80004a02:	74 18       	ld.w	r8,r10[0x4]
80004a04:	30 1b       	mov	r11,1
80004a06:	f6 09 09 49 	lsl	r9,r11,r9
80004a0a:	f1 e9 10 09 	or	r9,r8,r9
80004a0e:	95 19       	st.w	r10[0x4],r9
80004a10:	c4 58       	rjmp	80004a9a <_malloc_r+0x1da>
80004a12:	f2 0a 16 09 	lsr	r10,r9,0x9
80004a16:	58 4a       	cp.w	r10,4
80004a18:	e0 8b 00 06 	brhi	80004a24 <_malloc_r+0x164>
80004a1c:	f2 0a 16 06 	lsr	r10,r9,0x6
80004a20:	2c 8a       	sub	r10,-56
80004a22:	c1 f8       	rjmp	80004a60 <_malloc_r+0x1a0>
80004a24:	59 4a       	cp.w	r10,20
80004a26:	e0 8b 00 04 	brhi	80004a2e <_malloc_r+0x16e>
80004a2a:	2a 5a       	sub	r10,-91
80004a2c:	c1 a8       	rjmp	80004a60 <_malloc_r+0x1a0>
80004a2e:	e0 4a 00 54 	cp.w	r10,84
80004a32:	e0 8b 00 06 	brhi	80004a3e <_malloc_r+0x17e>
80004a36:	f2 0a 16 0c 	lsr	r10,r9,0xc
80004a3a:	29 2a       	sub	r10,-110
80004a3c:	c1 28       	rjmp	80004a60 <_malloc_r+0x1a0>
80004a3e:	e0 4a 01 54 	cp.w	r10,340
80004a42:	e0 8b 00 06 	brhi	80004a4e <_malloc_r+0x18e>
80004a46:	f2 0a 16 0f 	lsr	r10,r9,0xf
80004a4a:	28 9a       	sub	r10,-119
80004a4c:	c0 a8       	rjmp	80004a60 <_malloc_r+0x1a0>
80004a4e:	e0 4a 05 54 	cp.w	r10,1364
80004a52:	e0 88 00 04 	brls	80004a5a <_malloc_r+0x19a>
80004a56:	37 ea       	mov	r10,126
80004a58:	c0 48       	rjmp	80004a60 <_malloc_r+0x1a0>
80004a5a:	f2 0a 16 12 	lsr	r10,r9,0x12
80004a5e:	28 4a       	sub	r10,-124
80004a60:	34 cb       	mov	r11,76
80004a62:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80004a66:	68 28       	ld.w	r8,r4[0x8]
80004a68:	08 38       	cp.w	r8,r4
80004a6a:	c0 e1       	brne	80004a86 <_malloc_r+0x1c6>
80004a6c:	76 19       	ld.w	r9,r11[0x4]
80004a6e:	a3 4a       	asr	r10,0x2
80004a70:	30 1e       	mov	lr,1
80004a72:	fc 0a 09 4a 	lsl	r10,lr,r10
80004a76:	f3 ea 10 0a 	or	r10,r9,r10
80004a7a:	10 99       	mov	r9,r8
80004a7c:	97 1a       	st.w	r11[0x4],r10
80004a7e:	c0 a8       	rjmp	80004a92 <_malloc_r+0x1d2>
80004a80:	70 28       	ld.w	r8,r8[0x8]
80004a82:	08 38       	cp.w	r8,r4
80004a84:	c0 60       	breq	80004a90 <_malloc_r+0x1d0>
80004a86:	70 1a       	ld.w	r10,r8[0x4]
80004a88:	e0 1a ff fc 	andl	r10,0xfffc
80004a8c:	14 39       	cp.w	r9,r10
80004a8e:	cf 93       	brcs	80004a80 <_malloc_r+0x1c0>
80004a90:	70 39       	ld.w	r9,r8[0xc]
80004a92:	8d 39       	st.w	r6[0xc],r9
80004a94:	8d 28       	st.w	r6[0x8],r8
80004a96:	91 36       	st.w	r8[0xc],r6
80004a98:	93 26       	st.w	r9[0x8],r6
80004a9a:	e6 08 14 02 	asr	r8,r3,0x2
80004a9e:	30 1b       	mov	r11,1
80004aa0:	34 c4       	mov	r4,76
80004aa2:	f6 08 09 4b 	lsl	r11,r11,r8
80004aa6:	68 18       	ld.w	r8,r4[0x4]
80004aa8:	10 3b       	cp.w	r11,r8
80004aaa:	e0 8b 00 69 	brhi	80004b7c <_malloc_r+0x2bc>
80004aae:	f7 e8 00 09 	and	r9,r11,r8
80004ab2:	c0 b1       	brne	80004ac8 <_malloc_r+0x208>
80004ab4:	e0 13 ff fc 	andl	r3,0xfffc
80004ab8:	a1 7b       	lsl	r11,0x1
80004aba:	2f c3       	sub	r3,-4
80004abc:	c0 38       	rjmp	80004ac2 <_malloc_r+0x202>
80004abe:	2f c3       	sub	r3,-4
80004ac0:	a1 7b       	lsl	r11,0x1
80004ac2:	f7 e8 00 09 	and	r9,r11,r8
80004ac6:	cf c0       	breq	80004abe <_malloc_r+0x1fe>
80004ac8:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004acc:	06 92       	mov	r2,r3
80004ace:	1c 91       	mov	r1,lr
80004ad0:	62 36       	ld.w	r6,r1[0xc]
80004ad2:	c2 d8       	rjmp	80004b2c <_malloc_r+0x26c>
80004ad4:	6c 1a       	ld.w	r10,r6[0x4]
80004ad6:	e0 1a ff fc 	andl	r10,0xfffc
80004ada:	f4 07 01 08 	sub	r8,r10,r7
80004ade:	58 f8       	cp.w	r8,15
80004ae0:	e0 8a 00 15 	brle	80004b0a <_malloc_r+0x24a>
80004ae4:	6c 3a       	ld.w	r10,r6[0xc]
80004ae6:	6c 29       	ld.w	r9,r6[0x8]
80004ae8:	95 29       	st.w	r10[0x8],r9
80004aea:	93 3a       	st.w	r9[0xc],r10
80004aec:	0e 99       	mov	r9,r7
80004aee:	ec 07 00 07 	add	r7,r6,r7
80004af2:	a1 a9       	sbr	r9,0x0
80004af4:	99 37       	st.w	r12[0xc],r7
80004af6:	99 27       	st.w	r12[0x8],r7
80004af8:	8d 19       	st.w	r6[0x4],r9
80004afa:	ee 08 09 08 	st.w	r7[r8],r8
80004afe:	8f 2c       	st.w	r7[0x8],r12
80004b00:	8f 3c       	st.w	r7[0xc],r12
80004b02:	a1 a8       	sbr	r8,0x0
80004b04:	0a 9c       	mov	r12,r5
80004b06:	8f 18       	st.w	r7[0x4],r8
80004b08:	c0 d8       	rjmp	80004b22 <_malloc_r+0x262>
80004b0a:	6c 39       	ld.w	r9,r6[0xc]
80004b0c:	58 08       	cp.w	r8,0
80004b0e:	c0 e5       	brlt	80004b2a <_malloc_r+0x26a>
80004b10:	ec 0a 00 0a 	add	r10,r6,r10
80004b14:	74 18       	ld.w	r8,r10[0x4]
80004b16:	a1 a8       	sbr	r8,0x0
80004b18:	0a 9c       	mov	r12,r5
80004b1a:	95 18       	st.w	r10[0x4],r8
80004b1c:	6c 28       	ld.w	r8,r6[0x8]
80004b1e:	93 28       	st.w	r9[0x8],r8
80004b20:	91 39       	st.w	r8[0xc],r9
80004b22:	c8 4d       	rcall	80004e2a <__malloc_unlock>
80004b24:	ec cc ff f8 	sub	r12,r6,-8
80004b28:	d8 32       	popm	r0-r7,pc
80004b2a:	12 96       	mov	r6,r9
80004b2c:	02 36       	cp.w	r6,r1
80004b2e:	cd 31       	brne	80004ad4 <_malloc_r+0x214>
80004b30:	2f f2       	sub	r2,-1
80004b32:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80004b36:	c0 30       	breq	80004b3c <_malloc_r+0x27c>
80004b38:	2f 81       	sub	r1,-8
80004b3a:	cc bb       	rjmp	80004ad0 <_malloc_r+0x210>
80004b3c:	1c 98       	mov	r8,lr
80004b3e:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80004b42:	c0 81       	brne	80004b52 <_malloc_r+0x292>
80004b44:	68 19       	ld.w	r9,r4[0x4]
80004b46:	f6 08 11 ff 	rsub	r8,r11,-1
80004b4a:	f3 e8 00 08 	and	r8,r9,r8
80004b4e:	89 18       	st.w	r4[0x4],r8
80004b50:	c0 78       	rjmp	80004b5e <_malloc_r+0x29e>
80004b52:	f0 c9 00 08 	sub	r9,r8,8
80004b56:	20 13       	sub	r3,1
80004b58:	70 08       	ld.w	r8,r8[0x0]
80004b5a:	12 38       	cp.w	r8,r9
80004b5c:	cf 10       	breq	80004b3e <_malloc_r+0x27e>
80004b5e:	a1 7b       	lsl	r11,0x1
80004b60:	68 18       	ld.w	r8,r4[0x4]
80004b62:	10 3b       	cp.w	r11,r8
80004b64:	e0 8b 00 0c 	brhi	80004b7c <_malloc_r+0x2bc>
80004b68:	58 0b       	cp.w	r11,0
80004b6a:	c0 90       	breq	80004b7c <_malloc_r+0x2bc>
80004b6c:	04 93       	mov	r3,r2
80004b6e:	c0 38       	rjmp	80004b74 <_malloc_r+0x2b4>
80004b70:	2f c3       	sub	r3,-4
80004b72:	a1 7b       	lsl	r11,0x1
80004b74:	f7 e8 00 09 	and	r9,r11,r8
80004b78:	ca 81       	brne	80004ac8 <_malloc_r+0x208>
80004b7a:	cf bb       	rjmp	80004b70 <_malloc_r+0x2b0>
80004b7c:	68 23       	ld.w	r3,r4[0x8]
80004b7e:	66 12       	ld.w	r2,r3[0x4]
80004b80:	e0 12 ff fc 	andl	r2,0xfffc
80004b84:	0e 32       	cp.w	r2,r7
80004b86:	5f 39       	srlo	r9
80004b88:	e4 07 01 08 	sub	r8,r2,r7
80004b8c:	58 f8       	cp.w	r8,15
80004b8e:	5f aa       	srle	r10
80004b90:	f5 e9 10 09 	or	r9,r10,r9
80004b94:	e0 80 00 98 	breq	80004cc4 <_malloc_r+0x404>
80004b98:	e0 68 06 94 	mov	r8,1684
80004b9c:	70 01       	ld.w	r1,r8[0x0]
80004b9e:	e0 68 04 58 	mov	r8,1112
80004ba2:	2f 01       	sub	r1,-16
80004ba4:	70 08       	ld.w	r8,r8[0x0]
80004ba6:	0e 01       	add	r1,r7
80004ba8:	5b f8       	cp.w	r8,-1
80004baa:	c0 40       	breq	80004bb2 <_malloc_r+0x2f2>
80004bac:	28 11       	sub	r1,-127
80004bae:	e0 11 ff 80 	andl	r1,0xff80
80004bb2:	02 9b       	mov	r11,r1
80004bb4:	0a 9c       	mov	r12,r5
80004bb6:	c3 bd       	rcall	80004e2c <_sbrk_r>
80004bb8:	18 96       	mov	r6,r12
80004bba:	5b fc       	cp.w	r12,-1
80004bbc:	c7 40       	breq	80004ca4 <_malloc_r+0x3e4>
80004bbe:	e6 02 00 08 	add	r8,r3,r2
80004bc2:	10 3c       	cp.w	r12,r8
80004bc4:	c0 32       	brcc	80004bca <_malloc_r+0x30a>
80004bc6:	08 33       	cp.w	r3,r4
80004bc8:	c6 e1       	brne	80004ca4 <_malloc_r+0x3e4>
80004bca:	e0 6a 06 98 	mov	r10,1688
80004bce:	74 09       	ld.w	r9,r10[0x0]
80004bd0:	e2 09 00 09 	add	r9,r1,r9
80004bd4:	95 09       	st.w	r10[0x0],r9
80004bd6:	10 36       	cp.w	r6,r8
80004bd8:	c0 a1       	brne	80004bec <_malloc_r+0x32c>
80004bda:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80004bde:	c0 71       	brne	80004bec <_malloc_r+0x32c>
80004be0:	e2 02 00 02 	add	r2,r1,r2
80004be4:	68 28       	ld.w	r8,r4[0x8]
80004be6:	a1 a2       	sbr	r2,0x0
80004be8:	91 12       	st.w	r8[0x4],r2
80004bea:	c4 e8       	rjmp	80004c86 <_malloc_r+0x3c6>
80004bec:	e0 6a 04 58 	mov	r10,1112
80004bf0:	74 0b       	ld.w	r11,r10[0x0]
80004bf2:	5b fb       	cp.w	r11,-1
80004bf4:	c0 31       	brne	80004bfa <_malloc_r+0x33a>
80004bf6:	95 06       	st.w	r10[0x0],r6
80004bf8:	c0 78       	rjmp	80004c06 <_malloc_r+0x346>
80004bfa:	ec 09 00 09 	add	r9,r6,r9
80004bfe:	e0 6a 06 98 	mov	r10,1688
80004c02:	10 19       	sub	r9,r8
80004c04:	95 09       	st.w	r10[0x0],r9
80004c06:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80004c0a:	f0 09 11 08 	rsub	r9,r8,8
80004c0e:	58 08       	cp.w	r8,0
80004c10:	f2 08 17 10 	movne	r8,r9
80004c14:	ed d8 e1 06 	addne	r6,r6,r8
80004c18:	28 08       	sub	r8,-128
80004c1a:	ec 01 00 01 	add	r1,r6,r1
80004c1e:	0a 9c       	mov	r12,r5
80004c20:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80004c24:	f0 01 01 01 	sub	r1,r8,r1
80004c28:	02 9b       	mov	r11,r1
80004c2a:	c0 1d       	rcall	80004e2c <_sbrk_r>
80004c2c:	e0 68 06 98 	mov	r8,1688
80004c30:	5b fc       	cp.w	r12,-1
80004c32:	ec 0c 17 00 	moveq	r12,r6
80004c36:	f9 b1 00 00 	moveq	r1,0
80004c3a:	70 09       	ld.w	r9,r8[0x0]
80004c3c:	0c 1c       	sub	r12,r6
80004c3e:	89 26       	st.w	r4[0x8],r6
80004c40:	02 0c       	add	r12,r1
80004c42:	12 01       	add	r1,r9
80004c44:	a1 ac       	sbr	r12,0x0
80004c46:	91 01       	st.w	r8[0x0],r1
80004c48:	8d 1c       	st.w	r6[0x4],r12
80004c4a:	08 33       	cp.w	r3,r4
80004c4c:	c1 d0       	breq	80004c86 <_malloc_r+0x3c6>
80004c4e:	58 f2       	cp.w	r2,15
80004c50:	e0 8b 00 05 	brhi	80004c5a <_malloc_r+0x39a>
80004c54:	30 18       	mov	r8,1
80004c56:	8d 18       	st.w	r6[0x4],r8
80004c58:	c2 68       	rjmp	80004ca4 <_malloc_r+0x3e4>
80004c5a:	30 59       	mov	r9,5
80004c5c:	20 c2       	sub	r2,12
80004c5e:	e0 12 ff f8 	andl	r2,0xfff8
80004c62:	e6 02 00 08 	add	r8,r3,r2
80004c66:	91 29       	st.w	r8[0x8],r9
80004c68:	91 19       	st.w	r8[0x4],r9
80004c6a:	66 18       	ld.w	r8,r3[0x4]
80004c6c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c70:	e5 e8 10 08 	or	r8,r2,r8
80004c74:	87 18       	st.w	r3[0x4],r8
80004c76:	58 f2       	cp.w	r2,15
80004c78:	e0 88 00 07 	brls	80004c86 <_malloc_r+0x3c6>
80004c7c:	e6 cb ff f8 	sub	r11,r3,-8
80004c80:	0a 9c       	mov	r12,r5
80004c82:	e0 a0 1b a9 	rcall	800083d4 <_free_r>
80004c86:	e0 69 06 90 	mov	r9,1680
80004c8a:	72 0a       	ld.w	r10,r9[0x0]
80004c8c:	e0 68 06 98 	mov	r8,1688
80004c90:	70 08       	ld.w	r8,r8[0x0]
80004c92:	14 38       	cp.w	r8,r10
80004c94:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004c98:	e0 69 06 8c 	mov	r9,1676
80004c9c:	72 0a       	ld.w	r10,r9[0x0]
80004c9e:	14 38       	cp.w	r8,r10
80004ca0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004ca4:	68 28       	ld.w	r8,r4[0x8]
80004ca6:	70 18       	ld.w	r8,r8[0x4]
80004ca8:	e0 18 ff fc 	andl	r8,0xfffc
80004cac:	0e 38       	cp.w	r8,r7
80004cae:	5f 39       	srlo	r9
80004cb0:	0e 18       	sub	r8,r7
80004cb2:	58 f8       	cp.w	r8,15
80004cb4:	5f aa       	srle	r10
80004cb6:	f5 e9 10 09 	or	r9,r10,r9
80004cba:	c0 50       	breq	80004cc4 <_malloc_r+0x404>
80004cbc:	0a 9c       	mov	r12,r5
80004cbe:	cb 6c       	rcall	80004e2a <__malloc_unlock>
80004cc0:	d8 3a       	popm	r0-r7,pc,r12=0
80004cc2:	d7 03       	nop
80004cc4:	68 26       	ld.w	r6,r4[0x8]
80004cc6:	a1 a8       	sbr	r8,0x0
80004cc8:	0e 99       	mov	r9,r7
80004cca:	a1 a9       	sbr	r9,0x0
80004ccc:	8d 19       	st.w	r6[0x4],r9
80004cce:	ec 07 00 07 	add	r7,r6,r7
80004cd2:	0a 9c       	mov	r12,r5
80004cd4:	89 27       	st.w	r4[0x8],r7
80004cd6:	8f 18       	st.w	r7[0x4],r8
80004cd8:	ca 9c       	rcall	80004e2a <__malloc_unlock>
80004cda:	ec cc ff f8 	sub	r12,r6,-8
80004cde:	d8 32       	popm	r0-r7,pc

80004ce0 <memcpy>:
80004ce0:	58 8a       	cp.w	r10,8
80004ce2:	c2 f5       	brlt	80004d40 <memcpy+0x60>
80004ce4:	f9 eb 10 09 	or	r9,r12,r11
80004ce8:	e2 19 00 03 	andl	r9,0x3,COH
80004cec:	e0 81 00 97 	brne	80004e1a <memcpy+0x13a>
80004cf0:	e0 4a 00 20 	cp.w	r10,32
80004cf4:	c3 b4       	brge	80004d6a <memcpy+0x8a>
80004cf6:	f4 08 14 02 	asr	r8,r10,0x2
80004cfa:	f0 09 11 08 	rsub	r9,r8,8
80004cfe:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80004d02:	76 69       	ld.w	r9,r11[0x18]
80004d04:	99 69       	st.w	r12[0x18],r9
80004d06:	76 59       	ld.w	r9,r11[0x14]
80004d08:	99 59       	st.w	r12[0x14],r9
80004d0a:	76 49       	ld.w	r9,r11[0x10]
80004d0c:	99 49       	st.w	r12[0x10],r9
80004d0e:	76 39       	ld.w	r9,r11[0xc]
80004d10:	99 39       	st.w	r12[0xc],r9
80004d12:	76 29       	ld.w	r9,r11[0x8]
80004d14:	99 29       	st.w	r12[0x8],r9
80004d16:	76 19       	ld.w	r9,r11[0x4]
80004d18:	99 19       	st.w	r12[0x4],r9
80004d1a:	76 09       	ld.w	r9,r11[0x0]
80004d1c:	99 09       	st.w	r12[0x0],r9
80004d1e:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80004d22:	f8 08 00 28 	add	r8,r12,r8<<0x2
80004d26:	e0 1a 00 03 	andl	r10,0x3
80004d2a:	f4 0a 11 04 	rsub	r10,r10,4
80004d2e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004d32:	17 a9       	ld.ub	r9,r11[0x2]
80004d34:	b0 a9       	st.b	r8[0x2],r9
80004d36:	17 99       	ld.ub	r9,r11[0x1]
80004d38:	b0 99       	st.b	r8[0x1],r9
80004d3a:	17 89       	ld.ub	r9,r11[0x0]
80004d3c:	b0 89       	st.b	r8[0x0],r9
80004d3e:	5e fc       	retal	r12
80004d40:	f4 0a 11 09 	rsub	r10,r10,9
80004d44:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004d48:	17 f9       	ld.ub	r9,r11[0x7]
80004d4a:	b8 f9       	st.b	r12[0x7],r9
80004d4c:	17 e9       	ld.ub	r9,r11[0x6]
80004d4e:	b8 e9       	st.b	r12[0x6],r9
80004d50:	17 d9       	ld.ub	r9,r11[0x5]
80004d52:	b8 d9       	st.b	r12[0x5],r9
80004d54:	17 c9       	ld.ub	r9,r11[0x4]
80004d56:	b8 c9       	st.b	r12[0x4],r9
80004d58:	17 b9       	ld.ub	r9,r11[0x3]
80004d5a:	b8 b9       	st.b	r12[0x3],r9
80004d5c:	17 a9       	ld.ub	r9,r11[0x2]
80004d5e:	b8 a9       	st.b	r12[0x2],r9
80004d60:	17 99       	ld.ub	r9,r11[0x1]
80004d62:	b8 99       	st.b	r12[0x1],r9
80004d64:	17 89       	ld.ub	r9,r11[0x0]
80004d66:	b8 89       	st.b	r12[0x0],r9
80004d68:	5e fc       	retal	r12
80004d6a:	eb cd 40 c0 	pushm	r6-r7,lr
80004d6e:	18 99       	mov	r9,r12
80004d70:	22 0a       	sub	r10,32
80004d72:	b7 07       	ld.d	r6,r11++
80004d74:	b3 26       	st.d	r9++,r6
80004d76:	b7 07       	ld.d	r6,r11++
80004d78:	b3 26       	st.d	r9++,r6
80004d7a:	b7 07       	ld.d	r6,r11++
80004d7c:	b3 26       	st.d	r9++,r6
80004d7e:	b7 07       	ld.d	r6,r11++
80004d80:	b3 26       	st.d	r9++,r6
80004d82:	22 0a       	sub	r10,32
80004d84:	cf 74       	brge	80004d72 <memcpy+0x92>
80004d86:	2f 0a       	sub	r10,-16
80004d88:	c0 65       	brlt	80004d94 <memcpy+0xb4>
80004d8a:	b7 07       	ld.d	r6,r11++
80004d8c:	b3 26       	st.d	r9++,r6
80004d8e:	b7 07       	ld.d	r6,r11++
80004d90:	b3 26       	st.d	r9++,r6
80004d92:	21 0a       	sub	r10,16
80004d94:	5c 3a       	neg	r10
80004d96:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004d9a:	d7 03       	nop
80004d9c:	d7 03       	nop
80004d9e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004da2:	f3 66 00 0e 	st.b	r9[14],r6
80004da6:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004daa:	f3 66 00 0d 	st.b	r9[13],r6
80004dae:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004db2:	f3 66 00 0c 	st.b	r9[12],r6
80004db6:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004dba:	f3 66 00 0b 	st.b	r9[11],r6
80004dbe:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004dc2:	f3 66 00 0a 	st.b	r9[10],r6
80004dc6:	f7 36 00 09 	ld.ub	r6,r11[9]
80004dca:	f3 66 00 09 	st.b	r9[9],r6
80004dce:	f7 36 00 08 	ld.ub	r6,r11[8]
80004dd2:	f3 66 00 08 	st.b	r9[8],r6
80004dd6:	f7 36 00 07 	ld.ub	r6,r11[7]
80004dda:	f3 66 00 07 	st.b	r9[7],r6
80004dde:	f7 36 00 06 	ld.ub	r6,r11[6]
80004de2:	f3 66 00 06 	st.b	r9[6],r6
80004de6:	f7 36 00 05 	ld.ub	r6,r11[5]
80004dea:	f3 66 00 05 	st.b	r9[5],r6
80004dee:	f7 36 00 04 	ld.ub	r6,r11[4]
80004df2:	f3 66 00 04 	st.b	r9[4],r6
80004df6:	f7 36 00 03 	ld.ub	r6,r11[3]
80004dfa:	f3 66 00 03 	st.b	r9[3],r6
80004dfe:	f7 36 00 02 	ld.ub	r6,r11[2]
80004e02:	f3 66 00 02 	st.b	r9[2],r6
80004e06:	f7 36 00 01 	ld.ub	r6,r11[1]
80004e0a:	f3 66 00 01 	st.b	r9[1],r6
80004e0e:	f7 36 00 00 	ld.ub	r6,r11[0]
80004e12:	f3 66 00 00 	st.b	r9[0],r6
80004e16:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004e1a:	20 1a       	sub	r10,1
80004e1c:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004e20:	f8 0a 0b 09 	st.b	r12[r10],r9
80004e24:	cf b1       	brne	80004e1a <memcpy+0x13a>
80004e26:	5e fc       	retal	r12

80004e28 <__malloc_lock>:
80004e28:	5e fc       	retal	r12

80004e2a <__malloc_unlock>:
80004e2a:	5e fc       	retal	r12

80004e2c <_sbrk_r>:
80004e2c:	d4 21       	pushm	r4-r7,lr
80004e2e:	30 08       	mov	r8,0
80004e30:	18 97       	mov	r7,r12
80004e32:	e0 66 06 c4 	mov	r6,1732
80004e36:	16 9c       	mov	r12,r11
80004e38:	8d 08       	st.w	r6[0x0],r8
80004e3a:	c2 dd       	rcall	80005094 <_sbrk>
80004e3c:	5b fc       	cp.w	r12,-1
80004e3e:	c0 51       	brne	80004e48 <_sbrk_r+0x1c>
80004e40:	6c 08       	ld.w	r8,r6[0x0]
80004e42:	58 08       	cp.w	r8,0
80004e44:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004e48:	d8 22       	popm	r4-r7,pc
80004e4a:	d7 03       	nop

80004e4c <sprintf>:
80004e4c:	d4 01       	pushm	lr
80004e4e:	21 7d       	sub	sp,92
80004e50:	e0 68 ff ff 	mov	r8,65535
80004e54:	ea 18 7f ff 	orh	r8,0x7fff
80004e58:	50 58       	stdsp	sp[0x14],r8
80004e5a:	50 28       	stdsp	sp[0x8],r8
80004e5c:	e0 68 02 08 	mov	r8,520
80004e60:	ba 68       	st.h	sp[0xc],r8
80004e62:	3f f8       	mov	r8,-1
80004e64:	ba 78       	st.h	sp[0xe],r8
80004e66:	e0 68 05 50 	mov	r8,1360
80004e6a:	50 4c       	stdsp	sp[0x10],r12
80004e6c:	16 9a       	mov	r10,r11
80004e6e:	50 0c       	stdsp	sp[0x0],r12
80004e70:	fa c9 ff a0 	sub	r9,sp,-96
80004e74:	70 0c       	ld.w	r12,r8[0x0]
80004e76:	1a 9b       	mov	r11,sp
80004e78:	e0 a0 02 c2 	rcall	800053fc <_vfprintf_r>
80004e7c:	30 09       	mov	r9,0
80004e7e:	40 08       	lddsp	r8,sp[0x0]
80004e80:	b0 89       	st.b	r8[0x0],r9
80004e82:	2e 9d       	sub	sp,-92
80004e84:	d8 02       	popm	pc
80004e86:	d7 03       	nop

80004e88 <_strtol_r>:
80004e88:	d4 31       	pushm	r0-r7,lr
80004e8a:	20 3d       	sub	sp,12
80004e8c:	e0 68 04 5c 	mov	r8,1116
80004e90:	50 2c       	stdsp	sp[0x8],r12
80004e92:	70 01       	ld.w	r1,r8[0x0]
80004e94:	16 98       	mov	r8,r11
80004e96:	11 3e       	ld.ub	lr,r8++
80004e98:	e2 0e 07 06 	ld.ub	r6,r1[lr]
80004e9c:	e2 16 00 08 	andl	r6,0x8,COH
80004ea0:	cf b1       	brne	80004e96 <_strtol_r+0xe>
80004ea2:	e0 4e 00 2d 	cp.w	lr,45
80004ea6:	c0 41       	brne	80004eae <_strtol_r+0x26>
80004ea8:	11 3e       	ld.ub	lr,r8++
80004eaa:	30 16       	mov	r6,1
80004eac:	c0 58       	rjmp	80004eb6 <_strtol_r+0x2e>
80004eae:	e0 4e 00 2b 	cp.w	lr,43
80004eb2:	c0 21       	brne	80004eb6 <_strtol_r+0x2e>
80004eb4:	11 3e       	ld.ub	lr,r8++
80004eb6:	58 09       	cp.w	r9,0
80004eb8:	5f 0c       	sreq	r12
80004eba:	59 09       	cp.w	r9,16
80004ebc:	5f 05       	sreq	r5
80004ebe:	30 07       	mov	r7,0
80004ec0:	f9 e5 10 05 	or	r5,r12,r5
80004ec4:	ee 05 18 00 	cp.b	r5,r7
80004ec8:	c1 e0       	breq	80004f04 <_strtol_r+0x7c>
80004eca:	e0 4e 00 30 	cp.w	lr,48
80004ece:	c1 31       	brne	80004ef4 <_strtol_r+0x6c>
80004ed0:	11 85       	ld.ub	r5,r8[0x0]
80004ed2:	35 84       	mov	r4,88
80004ed4:	37 83       	mov	r3,120
80004ed6:	e8 05 18 00 	cp.b	r5,r4
80004eda:	5f 04       	sreq	r4
80004edc:	e6 05 18 00 	cp.b	r5,r3
80004ee0:	5f 05       	sreq	r5
80004ee2:	e9 e5 10 05 	or	r5,r4,r5
80004ee6:	ee 05 18 00 	cp.b	r5,r7
80004eea:	c0 50       	breq	80004ef4 <_strtol_r+0x6c>
80004eec:	11 9e       	ld.ub	lr,r8[0x1]
80004eee:	31 09       	mov	r9,16
80004ef0:	2f e8       	sub	r8,-2
80004ef2:	c0 98       	rjmp	80004f04 <_strtol_r+0x7c>
80004ef4:	58 0c       	cp.w	r12,0
80004ef6:	c0 70       	breq	80004f04 <_strtol_r+0x7c>
80004ef8:	e0 4e 00 30 	cp.w	lr,48
80004efc:	f9 b9 00 08 	moveq	r9,8
80004f00:	f9 b9 01 0a 	movne	r9,10
80004f04:	e0 6c ff ff 	mov	r12,65535
80004f08:	ea 1c 7f ff 	orh	r12,0x7fff
80004f0c:	30 07       	mov	r7,0
80004f0e:	fc 15 80 00 	movh	r5,0x8000
80004f12:	0e 93       	mov	r3,r7
80004f14:	0e 36       	cp.w	r6,r7
80004f16:	f8 05 17 00 	moveq	r5,r12
80004f1a:	0e 9c       	mov	r12,r7
80004f1c:	ea 09 0d 04 	divu	r4,r5,r9
80004f20:	08 92       	mov	r2,r4
80004f22:	50 05       	stdsp	sp[0x0],r5
80004f24:	e2 0e 07 04 	ld.ub	r4,r1[lr]
80004f28:	e1 d4 c0 01 	bfextu	r0,r4,0x0,0x1
80004f2c:	f9 b0 01 37 	movne	r0,55
80004f30:	f9 b0 00 57 	moveq	r0,87
80004f34:	50 10       	stdsp	sp[0x4],r0
80004f36:	fc c5 00 30 	sub	r5,lr,48
80004f3a:	08 90       	mov	r0,r4
80004f3c:	e2 10 00 04 	andl	r0,0x4,COH
80004f40:	c0 81       	brne	80004f50 <_strtol_r+0xc8>
80004f42:	40 10       	lddsp	r0,sp[0x4]
80004f44:	e9 d4 c0 02 	bfextu	r4,r4,0x0,0x2
80004f48:	fc 00 01 05 	sub	r5,lr,r0
80004f4c:	58 04       	cp.w	r4,0
80004f4e:	c1 c0       	breq	80004f86 <_strtol_r+0xfe>
80004f50:	12 35       	cp.w	r5,r9
80004f52:	c1 a4       	brge	80004f86 <_strtol_r+0xfe>
80004f54:	04 3c       	cp.w	r12,r2
80004f56:	5f be       	srhi	lr
80004f58:	fd e7 13 fe 	or	lr,lr,r7>>0x1f
80004f5c:	e6 0e 18 00 	cp.b	lr,r3
80004f60:	c1 01       	brne	80004f80 <_strtol_r+0xf8>
80004f62:	04 3c       	cp.w	r12,r2
80004f64:	5f 0e       	sreq	lr
80004f66:	40 07       	lddsp	r7,sp[0x0]
80004f68:	0e 35       	cp.w	r5,r7
80004f6a:	5f 97       	srgt	r7
80004f6c:	ef ee 00 0e 	and	lr,r7,lr
80004f70:	e6 0e 18 00 	cp.b	lr,r3
80004f74:	c0 61       	brne	80004f80 <_strtol_r+0xf8>
80004f76:	b3 3c       	mul	r12,r9
80004f78:	30 17       	mov	r7,1
80004f7a:	ea 0c 00 0c 	add	r12,r5,r12
80004f7e:	c0 28       	rjmp	80004f82 <_strtol_r+0xfa>
80004f80:	3f f7       	mov	r7,-1
80004f82:	11 3e       	ld.ub	lr,r8++
80004f84:	cd 0b       	rjmp	80004f24 <_strtol_r+0x9c>
80004f86:	5b f7       	cp.w	r7,-1
80004f88:	c0 e1       	brne	80004fa4 <_strtol_r+0x11c>
80004f8a:	e0 69 ff ff 	mov	r9,65535
80004f8e:	ea 19 7f ff 	orh	r9,0x7fff
80004f92:	fc 1c 80 00 	movh	r12,0x8000
80004f96:	40 20       	lddsp	r0,sp[0x8]
80004f98:	58 06       	cp.w	r6,0
80004f9a:	f2 0c 17 00 	moveq	r12,r9
80004f9e:	32 29       	mov	r9,34
80004fa0:	81 39       	st.w	r0[0xc],r9
80004fa2:	c0 48       	rjmp	80004faa <_strtol_r+0x122>
80004fa4:	58 06       	cp.w	r6,0
80004fa6:	fb bc 01 00 	rsubne	r12,0
80004faa:	58 0a       	cp.w	r10,0
80004fac:	c0 60       	breq	80004fb8 <_strtol_r+0x130>
80004fae:	20 18       	sub	r8,1
80004fb0:	58 07       	cp.w	r7,0
80004fb2:	f0 0b 17 10 	movne	r11,r8
80004fb6:	95 0b       	st.w	r10[0x0],r11
80004fb8:	2f dd       	sub	sp,-12
80004fba:	d8 32       	popm	r0-r7,pc

80004fbc <strtol>:
80004fbc:	d4 01       	pushm	lr
80004fbe:	e0 68 05 50 	mov	r8,1360
80004fc2:	14 99       	mov	r9,r10
80004fc4:	16 9a       	mov	r10,r11
80004fc6:	18 9b       	mov	r11,r12
80004fc8:	70 0c       	ld.w	r12,r8[0x0]
80004fca:	c5 ff       	rcall	80004e88 <_strtol_r>
80004fcc:	d8 02       	popm	pc
80004fce:	d7 03       	nop

80004fd0 <_close>:
80004fd0:	30 28       	mov	r8,2
80004fd2:	d6 73       	breakpoint
80004fd4:	3f fc       	mov	r12,-1
80004fd6:	35 8b       	mov	r11,88
80004fd8:	58 0c       	cp.w	r12,0
80004fda:	5e 4c       	retge	r12
80004fdc:	e0 6a 06 c4 	mov	r10,1732
80004fe0:	95 0b       	st.w	r10[0x0],r11
80004fe2:	5e fc       	retal	r12

80004fe4 <_lseek>:
80004fe4:	30 58       	mov	r8,5
80004fe6:	d6 73       	breakpoint
80004fe8:	3f fc       	mov	r12,-1
80004fea:	35 8b       	mov	r11,88
80004fec:	58 0c       	cp.w	r12,0
80004fee:	5e 4c       	retge	r12
80004ff0:	e0 6a 06 c4 	mov	r10,1732
80004ff4:	95 0b       	st.w	r10[0x0],r11
80004ff6:	5e fc       	retal	r12

80004ff8 <_read>:
80004ff8:	30 38       	mov	r8,3
80004ffa:	d6 73       	breakpoint
80004ffc:	3f fc       	mov	r12,-1
80004ffe:	35 8b       	mov	r11,88
80005000:	58 0c       	cp.w	r12,0
80005002:	5e 4c       	retge	r12
80005004:	e0 6a 06 c4 	mov	r10,1732
80005008:	95 0b       	st.w	r10[0x0],r11
8000500a:	5e fc       	retal	r12

8000500c <_write>:
8000500c:	30 48       	mov	r8,4
8000500e:	d6 73       	breakpoint
80005010:	3f fc       	mov	r12,-1
80005012:	35 8b       	mov	r11,88
80005014:	58 0c       	cp.w	r12,0
80005016:	5e 4c       	retge	r12
80005018:	e0 6a 06 c4 	mov	r10,1732
8000501c:	95 0b       	st.w	r10[0x0],r11
8000501e:	5e fc       	retal	r12

80005020 <isatty>:
80005020:	30 b8       	mov	r8,11
80005022:	d6 73       	breakpoint
80005024:	3f fc       	mov	r12,-1
80005026:	35 8b       	mov	r11,88
80005028:	58 0c       	cp.w	r12,0
8000502a:	5e 4c       	retge	r12
8000502c:	e0 6a 06 c4 	mov	r10,1732
80005030:	95 0b       	st.w	r10[0x0],r11
80005032:	5e fc       	retal	r12

80005034 <_fstat_host>:
80005034:	30 98       	mov	r8,9
80005036:	d6 73       	breakpoint
80005038:	3f fc       	mov	r12,-1
8000503a:	35 8b       	mov	r11,88
8000503c:	58 0c       	cp.w	r12,0
8000503e:	5e 4c       	retge	r12
80005040:	e0 6a 06 c4 	mov	r10,1732
80005044:	95 0b       	st.w	r10[0x0],r11
80005046:	5e fc       	retal	r12

80005048 <_fstat>:
80005048:	d4 21       	pushm	r4-r7,lr
8000504a:	21 0d       	sub	sp,64
8000504c:	16 97       	mov	r7,r11
8000504e:	1a 9b       	mov	r11,sp
80005050:	cf 2f       	rcall	80005034 <_fstat_host>
80005052:	c0 34       	brge	80005058 <_fstat+0x10>
80005054:	3f fc       	mov	r12,-1
80005056:	c1 c8       	rjmp	8000508e <_fstat+0x46>
80005058:	40 08       	lddsp	r8,sp[0x0]
8000505a:	ae 08       	st.h	r7[0x0],r8
8000505c:	40 18       	lddsp	r8,sp[0x4]
8000505e:	ae 18       	st.h	r7[0x2],r8
80005060:	40 28       	lddsp	r8,sp[0x8]
80005062:	8f 18       	st.w	r7[0x4],r8
80005064:	40 38       	lddsp	r8,sp[0xc]
80005066:	ae 48       	st.h	r7[0x8],r8
80005068:	40 48       	lddsp	r8,sp[0x10]
8000506a:	ae 58       	st.h	r7[0xa],r8
8000506c:	40 58       	lddsp	r8,sp[0x14]
8000506e:	ae 68       	st.h	r7[0xc],r8
80005070:	40 68       	lddsp	r8,sp[0x18]
80005072:	ae 78       	st.h	r7[0xe],r8
80005074:	40 88       	lddsp	r8,sp[0x20]
80005076:	8f 48       	st.w	r7[0x10],r8
80005078:	40 a8       	lddsp	r8,sp[0x28]
8000507a:	8f b8       	st.w	r7[0x2c],r8
8000507c:	40 c8       	lddsp	r8,sp[0x30]
8000507e:	8f c8       	st.w	r7[0x30],r8
80005080:	40 d8       	lddsp	r8,sp[0x34]
80005082:	8f 58       	st.w	r7[0x14],r8
80005084:	40 e8       	lddsp	r8,sp[0x38]
80005086:	30 0c       	mov	r12,0
80005088:	8f 78       	st.w	r7[0x1c],r8
8000508a:	40 f8       	lddsp	r8,sp[0x3c]
8000508c:	8f 98       	st.w	r7[0x24],r8
8000508e:	2f 0d       	sub	sp,-64
80005090:	d8 22       	popm	r4-r7,pc
80005092:	d7 03       	nop

80005094 <_sbrk>:
80005094:	d4 01       	pushm	lr
80005096:	e0 68 06 c0 	mov	r8,1728
8000509a:	70 09       	ld.w	r9,r8[0x0]
8000509c:	58 09       	cp.w	r9,0
8000509e:	c0 41       	brne	800050a6 <_sbrk+0x12>
800050a0:	e0 69 06 c8 	mov	r9,1736
800050a4:	91 09       	st.w	r8[0x0],r9
800050a6:	e0 69 06 c0 	mov	r9,1728
800050aa:	e0 6a f0 00 	mov	r10,61440
800050ae:	72 08       	ld.w	r8,r9[0x0]
800050b0:	f0 0c 00 0c 	add	r12,r8,r12
800050b4:	14 3c       	cp.w	r12,r10
800050b6:	e0 8b 00 04 	brhi	800050be <_sbrk+0x2a>
800050ba:	93 0c       	st.w	r9[0x0],r12
800050bc:	c0 68       	rjmp	800050c8 <_sbrk+0x34>
800050be:	e0 a0 18 15 	rcall	800080e8 <__errno>
800050c2:	30 c8       	mov	r8,12
800050c4:	99 08       	st.w	r12[0x0],r8
800050c6:	3f f8       	mov	r8,-1
800050c8:	10 9c       	mov	r12,r8
800050ca:	d8 02       	popm	pc

800050cc <get_arg>:
800050cc:	d4 31       	pushm	r0-r7,lr
800050ce:	20 8d       	sub	sp,32
800050d0:	fa c4 ff bc 	sub	r4,sp,-68
800050d4:	50 4b       	stdsp	sp[0x10],r11
800050d6:	68 2e       	ld.w	lr,r4[0x8]
800050d8:	50 58       	stdsp	sp[0x14],r8
800050da:	12 96       	mov	r6,r9
800050dc:	7c 0b       	ld.w	r11,lr[0x0]
800050de:	70 05       	ld.w	r5,r8[0x0]
800050e0:	50 6e       	stdsp	sp[0x18],lr
800050e2:	58 0b       	cp.w	r11,0
800050e4:	f4 0b 17 00 	moveq	r11,r10
800050e8:	68 03       	ld.w	r3,r4[0x0]
800050ea:	68 11       	ld.w	r1,r4[0x4]
800050ec:	40 49       	lddsp	r9,sp[0x10]
800050ee:	30 08       	mov	r8,0
800050f0:	c2 89       	rjmp	80005340 <get_arg+0x274>
800050f2:	2f fb       	sub	r11,-1
800050f4:	32 5c       	mov	r12,37
800050f6:	17 8a       	ld.ub	r10,r11[0x0]
800050f8:	f8 0a 18 00 	cp.b	r10,r12
800050fc:	5f 1e       	srne	lr
800050fe:	f0 0a 18 00 	cp.b	r10,r8
80005102:	5f 1c       	srne	r12
80005104:	fd ec 00 0c 	and	r12,lr,r12
80005108:	f0 0c 18 00 	cp.b	r12,r8
8000510c:	cf 31       	brne	800050f2 <get_arg+0x26>
8000510e:	58 0a       	cp.w	r10,0
80005110:	e0 80 01 25 	breq	8000535a <get_arg+0x28e>
80005114:	30 0c       	mov	r12,0
80005116:	3f fa       	mov	r10,-1
80005118:	18 90       	mov	r0,r12
8000511a:	50 3a       	stdsp	sp[0xc],r10
8000511c:	18 94       	mov	r4,r12
8000511e:	18 92       	mov	r2,r12
80005120:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80005124:	16 97       	mov	r7,r11
80005126:	50 7c       	stdsp	sp[0x1c],r12
80005128:	fe cc a5 04 	sub	r12,pc,-23292
8000512c:	0f 3a       	ld.ub	r10,r7++
8000512e:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80005132:	40 7c       	lddsp	r12,sp[0x1c]
80005134:	1c 0c       	add	r12,lr
80005136:	fe ce a5 da 	sub	lr,pc,-23078
8000513a:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000513e:	20 1e       	sub	lr,1
80005140:	50 0e       	stdsp	sp[0x0],lr
80005142:	fe ce a6 52 	sub	lr,pc,-22958
80005146:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000514a:	50 7c       	stdsp	sp[0x1c],r12
8000514c:	40 0c       	lddsp	r12,sp[0x0]
8000514e:	58 7c       	cp.w	r12,7
80005150:	e0 8b 00 f1 	brhi	80005332 <get_arg+0x266>
80005154:	fe ce a8 04 	sub	lr,pc,-22524
80005158:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
8000515c:	36 8b       	mov	r11,104
8000515e:	f6 0a 18 00 	cp.b	r10,r11
80005162:	e0 80 00 e8 	breq	80005332 <get_arg+0x266>
80005166:	37 1b       	mov	r11,113
80005168:	f6 0a 18 00 	cp.b	r10,r11
8000516c:	c0 70       	breq	8000517a <get_arg+0xae>
8000516e:	34 cb       	mov	r11,76
80005170:	f6 0a 18 00 	cp.b	r10,r11
80005174:	c0 51       	brne	8000517e <get_arg+0xb2>
80005176:	a3 b4       	sbr	r4,0x3
80005178:	cd d8       	rjmp	80005332 <get_arg+0x266>
8000517a:	a5 b4       	sbr	r4,0x5
8000517c:	cd b8       	rjmp	80005332 <get_arg+0x266>
8000517e:	08 9a       	mov	r10,r4
80005180:	0e 9b       	mov	r11,r7
80005182:	a5 aa       	sbr	r10,0x4
80005184:	17 3c       	ld.ub	r12,r11++
80005186:	a5 b4       	sbr	r4,0x5
80005188:	36 ce       	mov	lr,108
8000518a:	fc 0c 18 00 	cp.b	r12,lr
8000518e:	e0 80 00 d3 	breq	80005334 <get_arg+0x268>
80005192:	14 94       	mov	r4,r10
80005194:	cc f8       	rjmp	80005332 <get_arg+0x266>
80005196:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000519a:	36 7c       	mov	r12,103
8000519c:	f8 0a 18 00 	cp.b	r10,r12
800051a0:	e0 8b 00 27 	brhi	800051ee <get_arg+0x122>
800051a4:	36 5b       	mov	r11,101
800051a6:	f6 0a 18 00 	cp.b	r10,r11
800051aa:	c4 82       	brcc	8000523a <get_arg+0x16e>
800051ac:	34 fb       	mov	r11,79
800051ae:	f6 0a 18 00 	cp.b	r10,r11
800051b2:	c4 80       	breq	80005242 <get_arg+0x176>
800051b4:	e0 8b 00 0c 	brhi	800051cc <get_arg+0x100>
800051b8:	34 5b       	mov	r11,69
800051ba:	f6 0a 18 00 	cp.b	r10,r11
800051be:	c3 e0       	breq	8000523a <get_arg+0x16e>
800051c0:	34 7b       	mov	r11,71
800051c2:	f6 0a 18 00 	cp.b	r10,r11
800051c6:	c3 a0       	breq	8000523a <get_arg+0x16e>
800051c8:	34 4b       	mov	r11,68
800051ca:	c0 88       	rjmp	800051da <get_arg+0x10e>
800051cc:	35 8b       	mov	r11,88
800051ce:	f6 0a 18 00 	cp.b	r10,r11
800051d2:	c2 c0       	breq	8000522a <get_arg+0x15e>
800051d4:	e0 8b 00 07 	brhi	800051e2 <get_arg+0x116>
800051d8:	35 5b       	mov	r11,85
800051da:	f6 0a 18 00 	cp.b	r10,r11
800051de:	c3 51       	brne	80005248 <get_arg+0x17c>
800051e0:	c3 18       	rjmp	80005242 <get_arg+0x176>
800051e2:	36 3b       	mov	r11,99
800051e4:	f6 0a 18 00 	cp.b	r10,r11
800051e8:	c2 f0       	breq	80005246 <get_arg+0x17a>
800051ea:	36 4b       	mov	r11,100
800051ec:	c0 e8       	rjmp	80005208 <get_arg+0x13c>
800051ee:	37 0b       	mov	r11,112
800051f0:	f6 0a 18 00 	cp.b	r10,r11
800051f4:	c2 50       	breq	8000523e <get_arg+0x172>
800051f6:	e0 8b 00 0d 	brhi	80005210 <get_arg+0x144>
800051fa:	36 eb       	mov	r11,110
800051fc:	f6 0a 18 00 	cp.b	r10,r11
80005200:	c1 f0       	breq	8000523e <get_arg+0x172>
80005202:	e0 8b 00 14 	brhi	8000522a <get_arg+0x15e>
80005206:	36 9b       	mov	r11,105
80005208:	f6 0a 18 00 	cp.b	r10,r11
8000520c:	c1 e1       	brne	80005248 <get_arg+0x17c>
8000520e:	c0 e8       	rjmp	8000522a <get_arg+0x15e>
80005210:	37 5b       	mov	r11,117
80005212:	f6 0a 18 00 	cp.b	r10,r11
80005216:	c0 a0       	breq	8000522a <get_arg+0x15e>
80005218:	37 8b       	mov	r11,120
8000521a:	f6 0a 18 00 	cp.b	r10,r11
8000521e:	c0 60       	breq	8000522a <get_arg+0x15e>
80005220:	37 3b       	mov	r11,115
80005222:	f6 0a 18 00 	cp.b	r10,r11
80005226:	c1 11       	brne	80005248 <get_arg+0x17c>
80005228:	c0 b8       	rjmp	8000523e <get_arg+0x172>
8000522a:	ed b4 00 04 	bld	r4,0x4
8000522e:	c0 a0       	breq	80005242 <get_arg+0x176>
80005230:	ed b4 00 05 	bld	r4,0x5
80005234:	c0 91       	brne	80005246 <get_arg+0x17a>
80005236:	30 20       	mov	r0,2
80005238:	c0 88       	rjmp	80005248 <get_arg+0x17c>
8000523a:	30 40       	mov	r0,4
8000523c:	c0 68       	rjmp	80005248 <get_arg+0x17c>
8000523e:	30 30       	mov	r0,3
80005240:	c0 48       	rjmp	80005248 <get_arg+0x17c>
80005242:	30 10       	mov	r0,1
80005244:	c0 28       	rjmp	80005248 <get_arg+0x17c>
80005246:	30 00       	mov	r0,0
80005248:	40 3b       	lddsp	r11,sp[0xc]
8000524a:	5b fb       	cp.w	r11,-1
8000524c:	c0 40       	breq	80005254 <get_arg+0x188>
8000524e:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80005252:	c7 08       	rjmp	80005332 <get_arg+0x266>
80005254:	58 60       	cp.w	r0,6
80005256:	e0 8b 00 6e 	brhi	80005332 <get_arg+0x266>
8000525a:	6c 0a       	ld.w	r10,r6[0x0]
8000525c:	ea cc ff ff 	sub	r12,r5,-1
80005260:	fe ce a8 f0 	sub	lr,pc,-22288
80005264:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80005268:	f4 cb ff f8 	sub	r11,r10,-8
8000526c:	8d 0b       	st.w	r6[0x0],r11
8000526e:	f4 ea 00 00 	ld.d	r10,r10[0]
80005272:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80005276:	c0 f8       	rjmp	80005294 <get_arg+0x1c8>
80005278:	f4 cb ff fc 	sub	r11,r10,-4
8000527c:	8d 0b       	st.w	r6[0x0],r11
8000527e:	74 0a       	ld.w	r10,r10[0x0]
80005280:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80005284:	c0 88       	rjmp	80005294 <get_arg+0x1c8>
80005286:	f4 cb ff f8 	sub	r11,r10,-8
8000528a:	8d 0b       	st.w	r6[0x0],r11
8000528c:	f4 ea 00 00 	ld.d	r10,r10[0]
80005290:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80005294:	0e 9b       	mov	r11,r7
80005296:	18 95       	mov	r5,r12
80005298:	c4 e8       	rjmp	80005334 <get_arg+0x268>
8000529a:	62 0a       	ld.w	r10,r1[0x0]
8000529c:	5b fa       	cp.w	r10,-1
8000529e:	c0 b1       	brne	800052b4 <get_arg+0x1e8>
800052a0:	50 19       	stdsp	sp[0x4],r9
800052a2:	50 28       	stdsp	sp[0x8],r8
800052a4:	e0 6a 00 80 	mov	r10,128
800052a8:	30 0b       	mov	r11,0
800052aa:	02 9c       	mov	r12,r1
800052ac:	e0 a0 1b 54 	rcall	80008954 <memset>
800052b0:	40 28       	lddsp	r8,sp[0x8]
800052b2:	40 19       	lddsp	r9,sp[0x4]
800052b4:	e4 cc 00 01 	sub	r12,r2,1
800052b8:	0e 9b       	mov	r11,r7
800052ba:	50 3c       	stdsp	sp[0xc],r12
800052bc:	f2 0c 0c 49 	max	r9,r9,r12
800052c0:	c3 a8       	rjmp	80005334 <get_arg+0x268>
800052c2:	62 0a       	ld.w	r10,r1[0x0]
800052c4:	5b fa       	cp.w	r10,-1
800052c6:	c0 b1       	brne	800052dc <get_arg+0x210>
800052c8:	50 19       	stdsp	sp[0x4],r9
800052ca:	50 28       	stdsp	sp[0x8],r8
800052cc:	e0 6a 00 80 	mov	r10,128
800052d0:	30 0b       	mov	r11,0
800052d2:	02 9c       	mov	r12,r1
800052d4:	e0 a0 1b 40 	rcall	80008954 <memset>
800052d8:	40 28       	lddsp	r8,sp[0x8]
800052da:	40 19       	lddsp	r9,sp[0x4]
800052dc:	20 12       	sub	r2,1
800052de:	30 0a       	mov	r10,0
800052e0:	0e 9b       	mov	r11,r7
800052e2:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800052e6:	f2 02 0c 49 	max	r9,r9,r2
800052ea:	c2 58       	rjmp	80005334 <get_arg+0x268>
800052ec:	16 97       	mov	r7,r11
800052ee:	6c 0a       	ld.w	r10,r6[0x0]
800052f0:	f4 cb ff fc 	sub	r11,r10,-4
800052f4:	8d 0b       	st.w	r6[0x0],r11
800052f6:	74 0a       	ld.w	r10,r10[0x0]
800052f8:	0e 9b       	mov	r11,r7
800052fa:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800052fe:	2f f5       	sub	r5,-1
80005300:	c1 a8       	rjmp	80005334 <get_arg+0x268>
80005302:	f4 c2 00 30 	sub	r2,r10,48
80005306:	c0 68       	rjmp	80005312 <get_arg+0x246>
80005308:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000530c:	2f f7       	sub	r7,-1
8000530e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80005312:	0f 8a       	ld.ub	r10,r7[0x0]
80005314:	58 0a       	cp.w	r10,0
80005316:	c0 e0       	breq	80005332 <get_arg+0x266>
80005318:	23 0a       	sub	r10,48
8000531a:	58 9a       	cp.w	r10,9
8000531c:	fe 98 ff f6 	brls	80005308 <get_arg+0x23c>
80005320:	c0 98       	rjmp	80005332 <get_arg+0x266>
80005322:	2f f7       	sub	r7,-1
80005324:	0f 8a       	ld.ub	r10,r7[0x0]
80005326:	58 0a       	cp.w	r10,0
80005328:	c0 50       	breq	80005332 <get_arg+0x266>
8000532a:	23 0a       	sub	r10,48
8000532c:	58 9a       	cp.w	r10,9
8000532e:	fe 98 ff fa 	brls	80005322 <get_arg+0x256>
80005332:	0e 9b       	mov	r11,r7
80005334:	40 7c       	lddsp	r12,sp[0x1c]
80005336:	30 ba       	mov	r10,11
80005338:	f4 0c 18 00 	cp.b	r12,r10
8000533c:	fe 91 fe f2 	brne	80005120 <get_arg+0x54>
80005340:	40 42       	lddsp	r2,sp[0x10]
80005342:	17 8c       	ld.ub	r12,r11[0x0]
80005344:	0a 32       	cp.w	r2,r5
80005346:	5f 4a       	srge	r10
80005348:	f0 0c 18 00 	cp.b	r12,r8
8000534c:	5f 1c       	srne	r12
8000534e:	f9 ea 00 0a 	and	r10,r12,r10
80005352:	f0 0a 18 00 	cp.b	r10,r8
80005356:	fe 91 fe cf 	brne	800050f4 <get_arg+0x28>
8000535a:	30 08       	mov	r8,0
8000535c:	40 4e       	lddsp	lr,sp[0x10]
8000535e:	17 8a       	ld.ub	r10,r11[0x0]
80005360:	e2 05 00 21 	add	r1,r1,r5<<0x2
80005364:	f0 0a 18 00 	cp.b	r10,r8
80005368:	fc 09 17 10 	movne	r9,lr
8000536c:	e6 05 00 38 	add	r8,r3,r5<<0x3
80005370:	06 9e       	mov	lr,r3
80005372:	c2 a8       	rjmp	800053c6 <get_arg+0x2fa>
80005374:	62 0a       	ld.w	r10,r1[0x0]
80005376:	58 3a       	cp.w	r10,3
80005378:	c1 e0       	breq	800053b4 <get_arg+0x2e8>
8000537a:	e0 89 00 07 	brgt	80005388 <get_arg+0x2bc>
8000537e:	58 1a       	cp.w	r10,1
80005380:	c1 a0       	breq	800053b4 <get_arg+0x2e8>
80005382:	58 2a       	cp.w	r10,2
80005384:	c1 81       	brne	800053b4 <get_arg+0x2e8>
80005386:	c0 58       	rjmp	80005390 <get_arg+0x2c4>
80005388:	58 5a       	cp.w	r10,5
8000538a:	c0 c0       	breq	800053a2 <get_arg+0x2d6>
8000538c:	c0 b5       	brlt	800053a2 <get_arg+0x2d6>
8000538e:	c1 38       	rjmp	800053b4 <get_arg+0x2e8>
80005390:	6c 0a       	ld.w	r10,r6[0x0]
80005392:	f4 cc ff f8 	sub	r12,r10,-8
80005396:	8d 0c       	st.w	r6[0x0],r12
80005398:	f4 e2 00 00 	ld.d	r2,r10[0]
8000539c:	f0 e3 00 00 	st.d	r8[0],r2
800053a0:	c1 08       	rjmp	800053c0 <get_arg+0x2f4>
800053a2:	6c 0a       	ld.w	r10,r6[0x0]
800053a4:	f4 cc ff f8 	sub	r12,r10,-8
800053a8:	8d 0c       	st.w	r6[0x0],r12
800053aa:	f4 e2 00 00 	ld.d	r2,r10[0]
800053ae:	f0 e3 00 00 	st.d	r8[0],r2
800053b2:	c0 78       	rjmp	800053c0 <get_arg+0x2f4>
800053b4:	6c 0a       	ld.w	r10,r6[0x0]
800053b6:	f4 cc ff fc 	sub	r12,r10,-4
800053ba:	8d 0c       	st.w	r6[0x0],r12
800053bc:	74 0a       	ld.w	r10,r10[0x0]
800053be:	91 0a       	st.w	r8[0x0],r10
800053c0:	2f f5       	sub	r5,-1
800053c2:	2f 88       	sub	r8,-8
800053c4:	2f c1       	sub	r1,-4
800053c6:	12 35       	cp.w	r5,r9
800053c8:	fe 9a ff d6 	brle	80005374 <get_arg+0x2a8>
800053cc:	1c 93       	mov	r3,lr
800053ce:	40 52       	lddsp	r2,sp[0x14]
800053d0:	40 6e       	lddsp	lr,sp[0x18]
800053d2:	85 05       	st.w	r2[0x0],r5
800053d4:	9d 0b       	st.w	lr[0x0],r11
800053d6:	40 4b       	lddsp	r11,sp[0x10]
800053d8:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800053dc:	2f 8d       	sub	sp,-32
800053de:	d8 32       	popm	r0-r7,pc

800053e0 <__sprint_r>:
800053e0:	d4 21       	pushm	r4-r7,lr
800053e2:	14 97       	mov	r7,r10
800053e4:	74 28       	ld.w	r8,r10[0x8]
800053e6:	58 08       	cp.w	r8,0
800053e8:	c0 41       	brne	800053f0 <__sprint_r+0x10>
800053ea:	95 18       	st.w	r10[0x4],r8
800053ec:	10 9c       	mov	r12,r8
800053ee:	d8 22       	popm	r4-r7,pc
800053f0:	e0 a0 18 b6 	rcall	8000855c <__sfvwrite_r>
800053f4:	30 08       	mov	r8,0
800053f6:	8f 18       	st.w	r7[0x4],r8
800053f8:	8f 28       	st.w	r7[0x8],r8
800053fa:	d8 22       	popm	r4-r7,pc

800053fc <_vfprintf_r>:
800053fc:	d4 31       	pushm	r0-r7,lr
800053fe:	fa cd 06 bc 	sub	sp,sp,1724
80005402:	51 09       	stdsp	sp[0x40],r9
80005404:	16 91       	mov	r1,r11
80005406:	14 97       	mov	r7,r10
80005408:	18 95       	mov	r5,r12
8000540a:	e0 a0 1a 19 	rcall	8000883c <_localeconv_r>
8000540e:	78 0c       	ld.w	r12,r12[0x0]
80005410:	50 cc       	stdsp	sp[0x30],r12
80005412:	58 05       	cp.w	r5,0
80005414:	c0 70       	breq	80005422 <_vfprintf_r+0x26>
80005416:	6a 68       	ld.w	r8,r5[0x18]
80005418:	58 08       	cp.w	r8,0
8000541a:	c0 41       	brne	80005422 <_vfprintf_r+0x26>
8000541c:	0a 9c       	mov	r12,r5
8000541e:	e0 a0 17 43 	rcall	800082a4 <__sinit>
80005422:	fe c8 a5 ea 	sub	r8,pc,-23062
80005426:	10 31       	cp.w	r1,r8
80005428:	c0 31       	brne	8000542e <_vfprintf_r+0x32>
8000542a:	6a 01       	ld.w	r1,r5[0x0]
8000542c:	c0 c8       	rjmp	80005444 <_vfprintf_r+0x48>
8000542e:	fe c8 a5 d6 	sub	r8,pc,-23082
80005432:	10 31       	cp.w	r1,r8
80005434:	c0 31       	brne	8000543a <_vfprintf_r+0x3e>
80005436:	6a 11       	ld.w	r1,r5[0x4]
80005438:	c0 68       	rjmp	80005444 <_vfprintf_r+0x48>
8000543a:	fe c8 a5 c2 	sub	r8,pc,-23102
8000543e:	10 31       	cp.w	r1,r8
80005440:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80005444:	82 68       	ld.sh	r8,r1[0xc]
80005446:	ed b8 00 03 	bld	r8,0x3
8000544a:	c0 41       	brne	80005452 <_vfprintf_r+0x56>
8000544c:	62 48       	ld.w	r8,r1[0x10]
8000544e:	58 08       	cp.w	r8,0
80005450:	c0 71       	brne	8000545e <_vfprintf_r+0x62>
80005452:	02 9b       	mov	r11,r1
80005454:	0a 9c       	mov	r12,r5
80005456:	e0 a0 0f 5d 	rcall	80007310 <__swsetup_r>
8000545a:	e0 81 0f 54 	brne	80007302 <_vfprintf_r+0x1f06>
8000545e:	82 68       	ld.sh	r8,r1[0xc]
80005460:	10 99       	mov	r9,r8
80005462:	e2 19 00 1a 	andl	r9,0x1a,COH
80005466:	58 a9       	cp.w	r9,10
80005468:	c3 c1       	brne	800054e0 <_vfprintf_r+0xe4>
8000546a:	82 79       	ld.sh	r9,r1[0xe]
8000546c:	30 0a       	mov	r10,0
8000546e:	f4 09 19 00 	cp.h	r9,r10
80005472:	c3 75       	brlt	800054e0 <_vfprintf_r+0xe4>
80005474:	a1 d8       	cbr	r8,0x1
80005476:	fb 58 05 d0 	st.h	sp[1488],r8
8000547a:	62 88       	ld.w	r8,r1[0x20]
8000547c:	fb 48 05 e4 	st.w	sp[1508],r8
80005480:	62 a8       	ld.w	r8,r1[0x28]
80005482:	fb 48 05 ec 	st.w	sp[1516],r8
80005486:	fa c8 ff bc 	sub	r8,sp,-68
8000548a:	fb 48 05 d4 	st.w	sp[1492],r8
8000548e:	fb 48 05 c4 	st.w	sp[1476],r8
80005492:	e0 68 04 00 	mov	r8,1024
80005496:	fb 48 05 d8 	st.w	sp[1496],r8
8000549a:	fb 48 05 cc 	st.w	sp[1484],r8
8000549e:	30 08       	mov	r8,0
800054a0:	fb 59 05 d2 	st.h	sp[1490],r9
800054a4:	0e 9a       	mov	r10,r7
800054a6:	41 09       	lddsp	r9,sp[0x40]
800054a8:	fa c7 fa 3c 	sub	r7,sp,-1476
800054ac:	fb 48 05 dc 	st.w	sp[1500],r8
800054b0:	0a 9c       	mov	r12,r5
800054b2:	0e 9b       	mov	r11,r7
800054b4:	ca 4f       	rcall	800053fc <_vfprintf_r>
800054b6:	50 bc       	stdsp	sp[0x2c],r12
800054b8:	c0 95       	brlt	800054ca <_vfprintf_r+0xce>
800054ba:	0e 9b       	mov	r11,r7
800054bc:	0a 9c       	mov	r12,r5
800054be:	e0 a0 16 1b 	rcall	800080f4 <_fflush_r>
800054c2:	40 be       	lddsp	lr,sp[0x2c]
800054c4:	f9 be 01 ff 	movne	lr,-1
800054c8:	50 be       	stdsp	sp[0x2c],lr
800054ca:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800054ce:	ed b8 00 06 	bld	r8,0x6
800054d2:	e0 81 0f 1a 	brne	80007306 <_vfprintf_r+0x1f0a>
800054d6:	82 68       	ld.sh	r8,r1[0xc]
800054d8:	a7 a8       	sbr	r8,0x6
800054da:	a2 68       	st.h	r1[0xc],r8
800054dc:	e0 8f 0f 15 	bral	80007306 <_vfprintf_r+0x1f0a>
800054e0:	30 08       	mov	r8,0
800054e2:	fb 48 06 b4 	st.w	sp[1716],r8
800054e6:	fb 48 06 90 	st.w	sp[1680],r8
800054ea:	fb 48 06 8c 	st.w	sp[1676],r8
800054ee:	fb 48 06 b0 	st.w	sp[1712],r8
800054f2:	30 08       	mov	r8,0
800054f4:	30 09       	mov	r9,0
800054f6:	50 a7       	stdsp	sp[0x28],r7
800054f8:	50 78       	stdsp	sp[0x1c],r8
800054fa:	fa c3 f9 e0 	sub	r3,sp,-1568
800054fe:	3f f8       	mov	r8,-1
80005500:	50 59       	stdsp	sp[0x14],r9
80005502:	fb 43 06 88 	st.w	sp[1672],r3
80005506:	fb 48 05 44 	st.w	sp[1348],r8
8000550a:	12 9c       	mov	r12,r9
8000550c:	50 69       	stdsp	sp[0x18],r9
8000550e:	50 d9       	stdsp	sp[0x34],r9
80005510:	50 e9       	stdsp	sp[0x38],r9
80005512:	50 b9       	stdsp	sp[0x2c],r9
80005514:	12 97       	mov	r7,r9
80005516:	0a 94       	mov	r4,r5
80005518:	40 a2       	lddsp	r2,sp[0x28]
8000551a:	32 5a       	mov	r10,37
8000551c:	30 08       	mov	r8,0
8000551e:	c0 28       	rjmp	80005522 <_vfprintf_r+0x126>
80005520:	2f f2       	sub	r2,-1
80005522:	05 89       	ld.ub	r9,r2[0x0]
80005524:	f0 09 18 00 	cp.b	r9,r8
80005528:	5f 1b       	srne	r11
8000552a:	f4 09 18 00 	cp.b	r9,r10
8000552e:	5f 19       	srne	r9
80005530:	f3 eb 00 0b 	and	r11,r9,r11
80005534:	f0 0b 18 00 	cp.b	r11,r8
80005538:	cf 41       	brne	80005520 <_vfprintf_r+0x124>
8000553a:	40 ab       	lddsp	r11,sp[0x28]
8000553c:	e4 0b 01 06 	sub	r6,r2,r11
80005540:	c1 e0       	breq	8000557c <_vfprintf_r+0x180>
80005542:	fa f8 06 90 	ld.w	r8,sp[1680]
80005546:	0c 08       	add	r8,r6
80005548:	87 0b       	st.w	r3[0x0],r11
8000554a:	fb 48 06 90 	st.w	sp[1680],r8
8000554e:	87 16       	st.w	r3[0x4],r6
80005550:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005554:	2f f8       	sub	r8,-1
80005556:	fb 48 06 8c 	st.w	sp[1676],r8
8000555a:	58 78       	cp.w	r8,7
8000555c:	e0 89 00 04 	brgt	80005564 <_vfprintf_r+0x168>
80005560:	2f 83       	sub	r3,-8
80005562:	c0 a8       	rjmp	80005576 <_vfprintf_r+0x17a>
80005564:	fa ca f9 78 	sub	r10,sp,-1672
80005568:	02 9b       	mov	r11,r1
8000556a:	08 9c       	mov	r12,r4
8000556c:	c3 af       	rcall	800053e0 <__sprint_r>
8000556e:	e0 81 0e c6 	brne	800072fa <_vfprintf_r+0x1efe>
80005572:	fa c3 f9 e0 	sub	r3,sp,-1568
80005576:	40 ba       	lddsp	r10,sp[0x2c]
80005578:	0c 0a       	add	r10,r6
8000557a:	50 ba       	stdsp	sp[0x2c],r10
8000557c:	05 89       	ld.ub	r9,r2[0x0]
8000557e:	30 08       	mov	r8,0
80005580:	f0 09 18 00 	cp.b	r9,r8
80005584:	e0 80 0e aa 	breq	800072d8 <_vfprintf_r+0x1edc>
80005588:	30 09       	mov	r9,0
8000558a:	fb 68 06 bb 	st.b	sp[1723],r8
8000558e:	0e 96       	mov	r6,r7
80005590:	e4 c8 ff ff 	sub	r8,r2,-1
80005594:	3f fe       	mov	lr,-1
80005596:	50 93       	stdsp	sp[0x24],r3
80005598:	50 41       	stdsp	sp[0x10],r1
8000559a:	0e 93       	mov	r3,r7
8000559c:	04 91       	mov	r1,r2
8000559e:	50 89       	stdsp	sp[0x20],r9
800055a0:	50 a8       	stdsp	sp[0x28],r8
800055a2:	50 2e       	stdsp	sp[0x8],lr
800055a4:	50 39       	stdsp	sp[0xc],r9
800055a6:	12 95       	mov	r5,r9
800055a8:	12 90       	mov	r0,r9
800055aa:	10 97       	mov	r7,r8
800055ac:	08 92       	mov	r2,r4
800055ae:	c0 78       	rjmp	800055bc <_vfprintf_r+0x1c0>
800055b0:	3f fc       	mov	r12,-1
800055b2:	08 97       	mov	r7,r4
800055b4:	50 2c       	stdsp	sp[0x8],r12
800055b6:	c0 38       	rjmp	800055bc <_vfprintf_r+0x1c0>
800055b8:	30 0b       	mov	r11,0
800055ba:	50 3b       	stdsp	sp[0xc],r11
800055bc:	0f 38       	ld.ub	r8,r7++
800055be:	c0 28       	rjmp	800055c2 <_vfprintf_r+0x1c6>
800055c0:	12 90       	mov	r0,r9
800055c2:	f0 c9 00 20 	sub	r9,r8,32
800055c6:	e0 49 00 58 	cp.w	r9,88
800055ca:	e0 8b 0a 30 	brhi	80006a2a <_vfprintf_r+0x162e>
800055ce:	fe ca ac 42 	sub	r10,pc,-21438
800055d2:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800055d6:	50 a7       	stdsp	sp[0x28],r7
800055d8:	50 80       	stdsp	sp[0x20],r0
800055da:	0c 97       	mov	r7,r6
800055dc:	04 94       	mov	r4,r2
800055de:	06 96       	mov	r6,r3
800055e0:	02 92       	mov	r2,r1
800055e2:	fe c9 aa 1a 	sub	r9,pc,-21990
800055e6:	40 93       	lddsp	r3,sp[0x24]
800055e8:	10 90       	mov	r0,r8
800055ea:	40 41       	lddsp	r1,sp[0x10]
800055ec:	50 d9       	stdsp	sp[0x34],r9
800055ee:	e0 8f 08 8e 	bral	8000670a <_vfprintf_r+0x130e>
800055f2:	30 08       	mov	r8,0
800055f4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800055f8:	f0 09 18 00 	cp.b	r9,r8
800055fc:	ce 01       	brne	800055bc <_vfprintf_r+0x1c0>
800055fe:	32 08       	mov	r8,32
80005600:	c6 e8       	rjmp	800056dc <_vfprintf_r+0x2e0>
80005602:	a1 a5       	sbr	r5,0x0
80005604:	cd cb       	rjmp	800055bc <_vfprintf_r+0x1c0>
80005606:	0f 89       	ld.ub	r9,r7[0x0]
80005608:	f2 c8 00 30 	sub	r8,r9,48
8000560c:	58 98       	cp.w	r8,9
8000560e:	e0 8b 00 1d 	brhi	80005648 <_vfprintf_r+0x24c>
80005612:	ee c8 ff ff 	sub	r8,r7,-1
80005616:	30 0b       	mov	r11,0
80005618:	23 09       	sub	r9,48
8000561a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000561e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80005622:	11 39       	ld.ub	r9,r8++
80005624:	f2 ca 00 30 	sub	r10,r9,48
80005628:	58 9a       	cp.w	r10,9
8000562a:	fe 98 ff f7 	brls	80005618 <_vfprintf_r+0x21c>
8000562e:	e0 49 00 24 	cp.w	r9,36
80005632:	cc 31       	brne	800055b8 <_vfprintf_r+0x1bc>
80005634:	e0 4b 00 20 	cp.w	r11,32
80005638:	e0 89 0e 60 	brgt	800072f8 <_vfprintf_r+0x1efc>
8000563c:	20 1b       	sub	r11,1
8000563e:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005642:	12 3b       	cp.w	r11,r9
80005644:	c0 95       	brlt	80005656 <_vfprintf_r+0x25a>
80005646:	c1 08       	rjmp	80005666 <_vfprintf_r+0x26a>
80005648:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000564c:	ec ca ff ff 	sub	r10,r6,-1
80005650:	12 36       	cp.w	r6,r9
80005652:	c1 f5       	brlt	80005690 <_vfprintf_r+0x294>
80005654:	c2 68       	rjmp	800056a0 <_vfprintf_r+0x2a4>
80005656:	fa ce f9 44 	sub	lr,sp,-1724
8000565a:	10 97       	mov	r7,r8
8000565c:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80005660:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80005664:	c3 58       	rjmp	800056ce <_vfprintf_r+0x2d2>
80005666:	10 97       	mov	r7,r8
80005668:	fa c8 f9 50 	sub	r8,sp,-1712
8000566c:	1a d8       	st.w	--sp,r8
8000566e:	fa c8 fa b8 	sub	r8,sp,-1352
80005672:	1a d8       	st.w	--sp,r8
80005674:	fa c8 fb b4 	sub	r8,sp,-1100
80005678:	02 9a       	mov	r10,r1
8000567a:	1a d8       	st.w	--sp,r8
8000567c:	04 9c       	mov	r12,r2
8000567e:	fa c8 f9 40 	sub	r8,sp,-1728
80005682:	fa c9 ff b4 	sub	r9,sp,-76
80005686:	fe b0 fd 23 	rcall	800050cc <get_arg>
8000568a:	2f dd       	sub	sp,-12
8000568c:	78 00       	ld.w	r0,r12[0x0]
8000568e:	c2 08       	rjmp	800056ce <_vfprintf_r+0x2d2>
80005690:	fa cc f9 44 	sub	r12,sp,-1724
80005694:	14 96       	mov	r6,r10
80005696:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000569a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000569e:	c1 88       	rjmp	800056ce <_vfprintf_r+0x2d2>
800056a0:	41 08       	lddsp	r8,sp[0x40]
800056a2:	59 f9       	cp.w	r9,31
800056a4:	e0 89 00 11 	brgt	800056c6 <_vfprintf_r+0x2ca>
800056a8:	f0 cb ff fc 	sub	r11,r8,-4
800056ac:	51 0b       	stdsp	sp[0x40],r11
800056ae:	70 00       	ld.w	r0,r8[0x0]
800056b0:	fa cb f9 44 	sub	r11,sp,-1724
800056b4:	f6 09 00 38 	add	r8,r11,r9<<0x3
800056b8:	f1 40 fd 88 	st.w	r8[-632],r0
800056bc:	2f f9       	sub	r9,-1
800056be:	14 96       	mov	r6,r10
800056c0:	fb 49 06 b4 	st.w	sp[1716],r9
800056c4:	c0 58       	rjmp	800056ce <_vfprintf_r+0x2d2>
800056c6:	70 00       	ld.w	r0,r8[0x0]
800056c8:	14 96       	mov	r6,r10
800056ca:	2f c8       	sub	r8,-4
800056cc:	51 08       	stdsp	sp[0x40],r8
800056ce:	58 00       	cp.w	r0,0
800056d0:	fe 94 ff 76 	brge	800055bc <_vfprintf_r+0x1c0>
800056d4:	5c 30       	neg	r0
800056d6:	a3 a5       	sbr	r5,0x2
800056d8:	c7 2b       	rjmp	800055bc <_vfprintf_r+0x1c0>
800056da:	32 b8       	mov	r8,43
800056dc:	fb 68 06 bb 	st.b	sp[1723],r8
800056e0:	c6 eb       	rjmp	800055bc <_vfprintf_r+0x1c0>
800056e2:	0f 38       	ld.ub	r8,r7++
800056e4:	e0 48 00 2a 	cp.w	r8,42
800056e8:	c0 30       	breq	800056ee <_vfprintf_r+0x2f2>
800056ea:	30 09       	mov	r9,0
800056ec:	c7 98       	rjmp	800057de <_vfprintf_r+0x3e2>
800056ee:	0f 88       	ld.ub	r8,r7[0x0]
800056f0:	f0 c9 00 30 	sub	r9,r8,48
800056f4:	58 99       	cp.w	r9,9
800056f6:	e0 8b 00 1f 	brhi	80005734 <_vfprintf_r+0x338>
800056fa:	ee c4 ff ff 	sub	r4,r7,-1
800056fe:	30 0b       	mov	r11,0
80005700:	23 08       	sub	r8,48
80005702:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005706:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000570a:	09 38       	ld.ub	r8,r4++
8000570c:	f0 c9 00 30 	sub	r9,r8,48
80005710:	58 99       	cp.w	r9,9
80005712:	fe 98 ff f7 	brls	80005700 <_vfprintf_r+0x304>
80005716:	e0 48 00 24 	cp.w	r8,36
8000571a:	fe 91 ff 4f 	brne	800055b8 <_vfprintf_r+0x1bc>
8000571e:	e0 4b 00 20 	cp.w	r11,32
80005722:	e0 89 0d eb 	brgt	800072f8 <_vfprintf_r+0x1efc>
80005726:	20 1b       	sub	r11,1
80005728:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000572c:	10 3b       	cp.w	r11,r8
8000572e:	c0 a5       	brlt	80005742 <_vfprintf_r+0x346>
80005730:	c1 18       	rjmp	80005752 <_vfprintf_r+0x356>
80005732:	d7 03       	nop
80005734:	fa fa 06 b4 	ld.w	r10,sp[1716]
80005738:	ec c9 ff ff 	sub	r9,r6,-1
8000573c:	14 36       	cp.w	r6,r10
8000573e:	c1 f5       	brlt	8000577c <_vfprintf_r+0x380>
80005740:	c2 88       	rjmp	80005790 <_vfprintf_r+0x394>
80005742:	fa ca f9 44 	sub	r10,sp,-1724
80005746:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000574a:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000574e:	50 2b       	stdsp	sp[0x8],r11
80005750:	c3 c8       	rjmp	800057c8 <_vfprintf_r+0x3cc>
80005752:	fa c8 f9 50 	sub	r8,sp,-1712
80005756:	1a d8       	st.w	--sp,r8
80005758:	fa c8 fa b8 	sub	r8,sp,-1352
8000575c:	1a d8       	st.w	--sp,r8
8000575e:	fa c8 fb b4 	sub	r8,sp,-1100
80005762:	02 9a       	mov	r10,r1
80005764:	1a d8       	st.w	--sp,r8
80005766:	04 9c       	mov	r12,r2
80005768:	fa c8 f9 40 	sub	r8,sp,-1728
8000576c:	fa c9 ff b4 	sub	r9,sp,-76
80005770:	fe b0 fc ae 	rcall	800050cc <get_arg>
80005774:	2f dd       	sub	sp,-12
80005776:	78 0c       	ld.w	r12,r12[0x0]
80005778:	50 2c       	stdsp	sp[0x8],r12
8000577a:	c2 78       	rjmp	800057c8 <_vfprintf_r+0x3cc>
8000577c:	12 96       	mov	r6,r9
8000577e:	0e 94       	mov	r4,r7
80005780:	fa c9 f9 44 	sub	r9,sp,-1724
80005784:	f2 03 00 38 	add	r8,r9,r3<<0x3
80005788:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000578c:	50 28       	stdsp	sp[0x8],r8
8000578e:	c1 d8       	rjmp	800057c8 <_vfprintf_r+0x3cc>
80005790:	41 08       	lddsp	r8,sp[0x40]
80005792:	59 fa       	cp.w	r10,31
80005794:	e0 89 00 14 	brgt	800057bc <_vfprintf_r+0x3c0>
80005798:	f0 cb ff fc 	sub	r11,r8,-4
8000579c:	70 08       	ld.w	r8,r8[0x0]
8000579e:	51 0b       	stdsp	sp[0x40],r11
800057a0:	50 28       	stdsp	sp[0x8],r8
800057a2:	fa c6 f9 44 	sub	r6,sp,-1724
800057a6:	40 2e       	lddsp	lr,sp[0x8]
800057a8:	ec 0a 00 38 	add	r8,r6,r10<<0x3
800057ac:	f1 4e fd 88 	st.w	r8[-632],lr
800057b0:	2f fa       	sub	r10,-1
800057b2:	0e 94       	mov	r4,r7
800057b4:	fb 4a 06 b4 	st.w	sp[1716],r10
800057b8:	12 96       	mov	r6,r9
800057ba:	c0 78       	rjmp	800057c8 <_vfprintf_r+0x3cc>
800057bc:	70 0c       	ld.w	r12,r8[0x0]
800057be:	0e 94       	mov	r4,r7
800057c0:	2f c8       	sub	r8,-4
800057c2:	50 2c       	stdsp	sp[0x8],r12
800057c4:	12 96       	mov	r6,r9
800057c6:	51 08       	stdsp	sp[0x40],r8
800057c8:	40 2b       	lddsp	r11,sp[0x8]
800057ca:	58 0b       	cp.w	r11,0
800057cc:	fe 95 fe f2 	brlt	800055b0 <_vfprintf_r+0x1b4>
800057d0:	08 97       	mov	r7,r4
800057d2:	cf 5a       	rjmp	800055bc <_vfprintf_r+0x1c0>
800057d4:	f2 09 00 29 	add	r9,r9,r9<<0x2
800057d8:	0f 38       	ld.ub	r8,r7++
800057da:	f4 09 00 19 	add	r9,r10,r9<<0x1
800057de:	f0 ca 00 30 	sub	r10,r8,48
800057e2:	58 9a       	cp.w	r10,9
800057e4:	fe 98 ff f8 	brls	800057d4 <_vfprintf_r+0x3d8>
800057e8:	3f fa       	mov	r10,-1
800057ea:	f2 0a 0c 49 	max	r9,r9,r10
800057ee:	50 29       	stdsp	sp[0x8],r9
800057f0:	ce 9a       	rjmp	800055c2 <_vfprintf_r+0x1c6>
800057f2:	a7 b5       	sbr	r5,0x7
800057f4:	ce 4a       	rjmp	800055bc <_vfprintf_r+0x1c0>
800057f6:	30 09       	mov	r9,0
800057f8:	23 08       	sub	r8,48
800057fa:	f2 09 00 29 	add	r9,r9,r9<<0x2
800057fe:	f0 09 00 19 	add	r9,r8,r9<<0x1
80005802:	0f 38       	ld.ub	r8,r7++
80005804:	f0 ca 00 30 	sub	r10,r8,48
80005808:	58 9a       	cp.w	r10,9
8000580a:	fe 98 ff f7 	brls	800057f8 <_vfprintf_r+0x3fc>
8000580e:	e0 48 00 24 	cp.w	r8,36
80005812:	fe 91 fe d7 	brne	800055c0 <_vfprintf_r+0x1c4>
80005816:	e0 49 00 20 	cp.w	r9,32
8000581a:	e0 89 0d 6f 	brgt	800072f8 <_vfprintf_r+0x1efc>
8000581e:	f2 c3 00 01 	sub	r3,r9,1
80005822:	30 19       	mov	r9,1
80005824:	50 39       	stdsp	sp[0xc],r9
80005826:	cc ba       	rjmp	800055bc <_vfprintf_r+0x1c0>
80005828:	a3 b5       	sbr	r5,0x3
8000582a:	cc 9a       	rjmp	800055bc <_vfprintf_r+0x1c0>
8000582c:	a7 a5       	sbr	r5,0x6
8000582e:	cc 7a       	rjmp	800055bc <_vfprintf_r+0x1c0>
80005830:	0a 98       	mov	r8,r5
80005832:	a5 b5       	sbr	r5,0x5
80005834:	a5 a8       	sbr	r8,0x4
80005836:	0f 89       	ld.ub	r9,r7[0x0]
80005838:	36 ce       	mov	lr,108
8000583a:	fc 09 18 00 	cp.b	r9,lr
8000583e:	f7 b7 00 ff 	subeq	r7,-1
80005842:	f0 05 17 10 	movne	r5,r8
80005846:	cb ba       	rjmp	800055bc <_vfprintf_r+0x1c0>
80005848:	a5 b5       	sbr	r5,0x5
8000584a:	cb 9a       	rjmp	800055bc <_vfprintf_r+0x1c0>
8000584c:	50 a7       	stdsp	sp[0x28],r7
8000584e:	50 80       	stdsp	sp[0x20],r0
80005850:	0c 97       	mov	r7,r6
80005852:	10 90       	mov	r0,r8
80005854:	06 96       	mov	r6,r3
80005856:	04 94       	mov	r4,r2
80005858:	40 93       	lddsp	r3,sp[0x24]
8000585a:	02 92       	mov	r2,r1
8000585c:	0e 99       	mov	r9,r7
8000585e:	40 41       	lddsp	r1,sp[0x10]
80005860:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005864:	40 3c       	lddsp	r12,sp[0xc]
80005866:	58 0c       	cp.w	r12,0
80005868:	c1 d0       	breq	800058a2 <_vfprintf_r+0x4a6>
8000586a:	10 36       	cp.w	r6,r8
8000586c:	c0 64       	brge	80005878 <_vfprintf_r+0x47c>
8000586e:	fa cb f9 44 	sub	r11,sp,-1724
80005872:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005876:	c1 d8       	rjmp	800058b0 <_vfprintf_r+0x4b4>
80005878:	fa c8 f9 50 	sub	r8,sp,-1712
8000587c:	1a d8       	st.w	--sp,r8
8000587e:	fa c8 fa b8 	sub	r8,sp,-1352
80005882:	1a d8       	st.w	--sp,r8
80005884:	fa c8 fb b4 	sub	r8,sp,-1100
80005888:	1a d8       	st.w	--sp,r8
8000588a:	fa c8 f9 40 	sub	r8,sp,-1728
8000588e:	fa c9 ff b4 	sub	r9,sp,-76
80005892:	04 9a       	mov	r10,r2
80005894:	0c 9b       	mov	r11,r6
80005896:	08 9c       	mov	r12,r4
80005898:	fe b0 fc 1a 	rcall	800050cc <get_arg>
8000589c:	2f dd       	sub	sp,-12
8000589e:	19 b8       	ld.ub	r8,r12[0x3]
800058a0:	c2 28       	rjmp	800058e4 <_vfprintf_r+0x4e8>
800058a2:	2f f7       	sub	r7,-1
800058a4:	10 39       	cp.w	r9,r8
800058a6:	c0 84       	brge	800058b6 <_vfprintf_r+0x4ba>
800058a8:	fa ca f9 44 	sub	r10,sp,-1724
800058ac:	f4 06 00 36 	add	r6,r10,r6<<0x3
800058b0:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
800058b4:	c1 88       	rjmp	800058e4 <_vfprintf_r+0x4e8>
800058b6:	41 09       	lddsp	r9,sp[0x40]
800058b8:	59 f8       	cp.w	r8,31
800058ba:	e0 89 00 12 	brgt	800058de <_vfprintf_r+0x4e2>
800058be:	f2 ca ff fc 	sub	r10,r9,-4
800058c2:	51 0a       	stdsp	sp[0x40],r10
800058c4:	72 09       	ld.w	r9,r9[0x0]
800058c6:	fa c6 f9 44 	sub	r6,sp,-1724
800058ca:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800058ce:	2f f8       	sub	r8,-1
800058d0:	f5 49 fd 88 	st.w	r10[-632],r9
800058d4:	fb 48 06 b4 	st.w	sp[1716],r8
800058d8:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800058dc:	c0 48       	rjmp	800058e4 <_vfprintf_r+0x4e8>
800058de:	13 b8       	ld.ub	r8,r9[0x3]
800058e0:	2f c9       	sub	r9,-4
800058e2:	51 09       	stdsp	sp[0x40],r9
800058e4:	fb 68 06 60 	st.b	sp[1632],r8
800058e8:	30 0e       	mov	lr,0
800058ea:	30 08       	mov	r8,0
800058ec:	30 12       	mov	r2,1
800058ee:	fb 68 06 bb 	st.b	sp[1723],r8
800058f2:	50 2e       	stdsp	sp[0x8],lr
800058f4:	e0 8f 08 ad 	bral	80006a4e <_vfprintf_r+0x1652>
800058f8:	50 a7       	stdsp	sp[0x28],r7
800058fa:	50 80       	stdsp	sp[0x20],r0
800058fc:	0c 97       	mov	r7,r6
800058fe:	04 94       	mov	r4,r2
80005900:	06 96       	mov	r6,r3
80005902:	02 92       	mov	r2,r1
80005904:	40 93       	lddsp	r3,sp[0x24]
80005906:	10 90       	mov	r0,r8
80005908:	40 41       	lddsp	r1,sp[0x10]
8000590a:	a5 a5       	sbr	r5,0x4
8000590c:	c0 a8       	rjmp	80005920 <_vfprintf_r+0x524>
8000590e:	50 a7       	stdsp	sp[0x28],r7
80005910:	50 80       	stdsp	sp[0x20],r0
80005912:	0c 97       	mov	r7,r6
80005914:	04 94       	mov	r4,r2
80005916:	06 96       	mov	r6,r3
80005918:	02 92       	mov	r2,r1
8000591a:	40 93       	lddsp	r3,sp[0x24]
8000591c:	10 90       	mov	r0,r8
8000591e:	40 41       	lddsp	r1,sp[0x10]
80005920:	ed b5 00 05 	bld	r5,0x5
80005924:	c5 11       	brne	800059c6 <_vfprintf_r+0x5ca>
80005926:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000592a:	40 3c       	lddsp	r12,sp[0xc]
8000592c:	58 0c       	cp.w	r12,0
8000592e:	c1 e0       	breq	8000596a <_vfprintf_r+0x56e>
80005930:	10 36       	cp.w	r6,r8
80005932:	c0 64       	brge	8000593e <_vfprintf_r+0x542>
80005934:	fa cb f9 44 	sub	r11,sp,-1724
80005938:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000593c:	c2 08       	rjmp	8000597c <_vfprintf_r+0x580>
8000593e:	fa c8 f9 50 	sub	r8,sp,-1712
80005942:	1a d8       	st.w	--sp,r8
80005944:	fa c8 fa b8 	sub	r8,sp,-1352
80005948:	0c 9b       	mov	r11,r6
8000594a:	1a d8       	st.w	--sp,r8
8000594c:	fa c8 fb b4 	sub	r8,sp,-1100
80005950:	1a d8       	st.w	--sp,r8
80005952:	fa c9 ff b4 	sub	r9,sp,-76
80005956:	fa c8 f9 40 	sub	r8,sp,-1728
8000595a:	04 9a       	mov	r10,r2
8000595c:	08 9c       	mov	r12,r4
8000595e:	fe b0 fb b7 	rcall	800050cc <get_arg>
80005962:	2f dd       	sub	sp,-12
80005964:	78 1b       	ld.w	r11,r12[0x4]
80005966:	78 09       	ld.w	r9,r12[0x0]
80005968:	c2 b8       	rjmp	800059be <_vfprintf_r+0x5c2>
8000596a:	ee ca ff ff 	sub	r10,r7,-1
8000596e:	10 37       	cp.w	r7,r8
80005970:	c0 b4       	brge	80005986 <_vfprintf_r+0x58a>
80005972:	fa c9 f9 44 	sub	r9,sp,-1724
80005976:	14 97       	mov	r7,r10
80005978:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000597c:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005980:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005984:	c1 d8       	rjmp	800059be <_vfprintf_r+0x5c2>
80005986:	41 09       	lddsp	r9,sp[0x40]
80005988:	59 f8       	cp.w	r8,31
8000598a:	e0 89 00 14 	brgt	800059b2 <_vfprintf_r+0x5b6>
8000598e:	f2 cb ff f8 	sub	r11,r9,-8
80005992:	51 0b       	stdsp	sp[0x40],r11
80005994:	fa c6 f9 44 	sub	r6,sp,-1724
80005998:	72 1b       	ld.w	r11,r9[0x4]
8000599a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000599e:	72 09       	ld.w	r9,r9[0x0]
800059a0:	f9 4b fd 8c 	st.w	r12[-628],r11
800059a4:	f9 49 fd 88 	st.w	r12[-632],r9
800059a8:	2f f8       	sub	r8,-1
800059aa:	14 97       	mov	r7,r10
800059ac:	fb 48 06 b4 	st.w	sp[1716],r8
800059b0:	c0 78       	rjmp	800059be <_vfprintf_r+0x5c2>
800059b2:	f2 c8 ff f8 	sub	r8,r9,-8
800059b6:	72 1b       	ld.w	r11,r9[0x4]
800059b8:	14 97       	mov	r7,r10
800059ba:	51 08       	stdsp	sp[0x40],r8
800059bc:	72 09       	ld.w	r9,r9[0x0]
800059be:	16 98       	mov	r8,r11
800059c0:	fa e9 00 00 	st.d	sp[0],r8
800059c4:	ca e8       	rjmp	80005b20 <_vfprintf_r+0x724>
800059c6:	ed b5 00 04 	bld	r5,0x4
800059ca:	c1 71       	brne	800059f8 <_vfprintf_r+0x5fc>
800059cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800059d0:	40 3e       	lddsp	lr,sp[0xc]
800059d2:	58 0e       	cp.w	lr,0
800059d4:	c0 80       	breq	800059e4 <_vfprintf_r+0x5e8>
800059d6:	10 36       	cp.w	r6,r8
800059d8:	c6 94       	brge	80005aaa <_vfprintf_r+0x6ae>
800059da:	fa cc f9 44 	sub	r12,sp,-1724
800059de:	f8 06 00 36 	add	r6,r12,r6<<0x3
800059e2:	c8 28       	rjmp	80005ae6 <_vfprintf_r+0x6ea>
800059e4:	ee ca ff ff 	sub	r10,r7,-1
800059e8:	10 37       	cp.w	r7,r8
800059ea:	e0 84 00 81 	brge	80005aec <_vfprintf_r+0x6f0>
800059ee:	fa cb f9 44 	sub	r11,sp,-1724
800059f2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800059f6:	c7 78       	rjmp	80005ae4 <_vfprintf_r+0x6e8>
800059f8:	ed b5 00 06 	bld	r5,0x6
800059fc:	c4 b1       	brne	80005a92 <_vfprintf_r+0x696>
800059fe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a02:	40 3c       	lddsp	r12,sp[0xc]
80005a04:	58 0c       	cp.w	r12,0
80005a06:	c1 d0       	breq	80005a40 <_vfprintf_r+0x644>
80005a08:	10 36       	cp.w	r6,r8
80005a0a:	c0 64       	brge	80005a16 <_vfprintf_r+0x61a>
80005a0c:	fa cb f9 44 	sub	r11,sp,-1724
80005a10:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a14:	c1 f8       	rjmp	80005a52 <_vfprintf_r+0x656>
80005a16:	fa c8 f9 50 	sub	r8,sp,-1712
80005a1a:	1a d8       	st.w	--sp,r8
80005a1c:	fa c8 fa b8 	sub	r8,sp,-1352
80005a20:	1a d8       	st.w	--sp,r8
80005a22:	fa c8 fb b4 	sub	r8,sp,-1100
80005a26:	1a d8       	st.w	--sp,r8
80005a28:	fa c8 f9 40 	sub	r8,sp,-1728
80005a2c:	fa c9 ff b4 	sub	r9,sp,-76
80005a30:	04 9a       	mov	r10,r2
80005a32:	0c 9b       	mov	r11,r6
80005a34:	08 9c       	mov	r12,r4
80005a36:	fe b0 fb 4b 	rcall	800050cc <get_arg>
80005a3a:	2f dd       	sub	sp,-12
80005a3c:	98 18       	ld.sh	r8,r12[0x2]
80005a3e:	c2 68       	rjmp	80005a8a <_vfprintf_r+0x68e>
80005a40:	ee ca ff ff 	sub	r10,r7,-1
80005a44:	10 37       	cp.w	r7,r8
80005a46:	c0 94       	brge	80005a58 <_vfprintf_r+0x65c>
80005a48:	fa c9 f9 44 	sub	r9,sp,-1724
80005a4c:	14 97       	mov	r7,r10
80005a4e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005a52:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005a56:	c1 a8       	rjmp	80005a8a <_vfprintf_r+0x68e>
80005a58:	41 09       	lddsp	r9,sp[0x40]
80005a5a:	59 f8       	cp.w	r8,31
80005a5c:	e0 89 00 13 	brgt	80005a82 <_vfprintf_r+0x686>
80005a60:	f2 cb ff fc 	sub	r11,r9,-4
80005a64:	51 0b       	stdsp	sp[0x40],r11
80005a66:	72 09       	ld.w	r9,r9[0x0]
80005a68:	fa c6 f9 44 	sub	r6,sp,-1724
80005a6c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005a70:	2f f8       	sub	r8,-1
80005a72:	f7 49 fd 88 	st.w	r11[-632],r9
80005a76:	fb 48 06 b4 	st.w	sp[1716],r8
80005a7a:	14 97       	mov	r7,r10
80005a7c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005a80:	c0 58       	rjmp	80005a8a <_vfprintf_r+0x68e>
80005a82:	92 18       	ld.sh	r8,r9[0x2]
80005a84:	14 97       	mov	r7,r10
80005a86:	2f c9       	sub	r9,-4
80005a88:	51 09       	stdsp	sp[0x40],r9
80005a8a:	50 18       	stdsp	sp[0x4],r8
80005a8c:	bf 58       	asr	r8,0x1f
80005a8e:	50 08       	stdsp	sp[0x0],r8
80005a90:	c4 88       	rjmp	80005b20 <_vfprintf_r+0x724>
80005a92:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a96:	40 3c       	lddsp	r12,sp[0xc]
80005a98:	58 0c       	cp.w	r12,0
80005a9a:	c1 d0       	breq	80005ad4 <_vfprintf_r+0x6d8>
80005a9c:	10 36       	cp.w	r6,r8
80005a9e:	c0 64       	brge	80005aaa <_vfprintf_r+0x6ae>
80005aa0:	fa cb f9 44 	sub	r11,sp,-1724
80005aa4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005aa8:	c1 f8       	rjmp	80005ae6 <_vfprintf_r+0x6ea>
80005aaa:	fa c8 f9 50 	sub	r8,sp,-1712
80005aae:	1a d8       	st.w	--sp,r8
80005ab0:	fa c8 fa b8 	sub	r8,sp,-1352
80005ab4:	0c 9b       	mov	r11,r6
80005ab6:	1a d8       	st.w	--sp,r8
80005ab8:	fa c8 fb b4 	sub	r8,sp,-1100
80005abc:	04 9a       	mov	r10,r2
80005abe:	1a d8       	st.w	--sp,r8
80005ac0:	08 9c       	mov	r12,r4
80005ac2:	fa c8 f9 40 	sub	r8,sp,-1728
80005ac6:	fa c9 ff b4 	sub	r9,sp,-76
80005aca:	fe b0 fb 01 	rcall	800050cc <get_arg>
80005ace:	2f dd       	sub	sp,-12
80005ad0:	78 0b       	ld.w	r11,r12[0x0]
80005ad2:	c2 48       	rjmp	80005b1a <_vfprintf_r+0x71e>
80005ad4:	ee ca ff ff 	sub	r10,r7,-1
80005ad8:	10 37       	cp.w	r7,r8
80005ada:	c0 94       	brge	80005aec <_vfprintf_r+0x6f0>
80005adc:	fa c9 f9 44 	sub	r9,sp,-1724
80005ae0:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005ae4:	14 97       	mov	r7,r10
80005ae6:	ec fb fd 88 	ld.w	r11,r6[-632]
80005aea:	c1 88       	rjmp	80005b1a <_vfprintf_r+0x71e>
80005aec:	41 09       	lddsp	r9,sp[0x40]
80005aee:	59 f8       	cp.w	r8,31
80005af0:	e0 89 00 11 	brgt	80005b12 <_vfprintf_r+0x716>
80005af4:	f2 cb ff fc 	sub	r11,r9,-4
80005af8:	51 0b       	stdsp	sp[0x40],r11
80005afa:	fa c6 f9 44 	sub	r6,sp,-1724
80005afe:	72 0b       	ld.w	r11,r9[0x0]
80005b00:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005b04:	f3 4b fd 88 	st.w	r9[-632],r11
80005b08:	2f f8       	sub	r8,-1
80005b0a:	14 97       	mov	r7,r10
80005b0c:	fb 48 06 b4 	st.w	sp[1716],r8
80005b10:	c0 58       	rjmp	80005b1a <_vfprintf_r+0x71e>
80005b12:	72 0b       	ld.w	r11,r9[0x0]
80005b14:	14 97       	mov	r7,r10
80005b16:	2f c9       	sub	r9,-4
80005b18:	51 09       	stdsp	sp[0x40],r9
80005b1a:	50 1b       	stdsp	sp[0x4],r11
80005b1c:	bf 5b       	asr	r11,0x1f
80005b1e:	50 0b       	stdsp	sp[0x0],r11
80005b20:	fa ea 00 00 	ld.d	r10,sp[0]
80005b24:	58 0a       	cp.w	r10,0
80005b26:	5c 2b       	cpc	r11
80005b28:	c0 e4       	brge	80005b44 <_vfprintf_r+0x748>
80005b2a:	30 08       	mov	r8,0
80005b2c:	fa ea 00 00 	ld.d	r10,sp[0]
80005b30:	30 09       	mov	r9,0
80005b32:	f0 0a 01 0a 	sub	r10,r8,r10
80005b36:	f2 0b 01 4b 	sbc	r11,r9,r11
80005b3a:	32 d8       	mov	r8,45
80005b3c:	fa eb 00 00 	st.d	sp[0],r10
80005b40:	fb 68 06 bb 	st.b	sp[1723],r8
80005b44:	30 18       	mov	r8,1
80005b46:	e0 8f 06 fa 	bral	8000693a <_vfprintf_r+0x153e>
80005b4a:	50 a7       	stdsp	sp[0x28],r7
80005b4c:	50 80       	stdsp	sp[0x20],r0
80005b4e:	0c 97       	mov	r7,r6
80005b50:	04 94       	mov	r4,r2
80005b52:	06 96       	mov	r6,r3
80005b54:	02 92       	mov	r2,r1
80005b56:	40 93       	lddsp	r3,sp[0x24]
80005b58:	10 90       	mov	r0,r8
80005b5a:	40 41       	lddsp	r1,sp[0x10]
80005b5c:	0e 99       	mov	r9,r7
80005b5e:	ed b5 00 03 	bld	r5,0x3
80005b62:	c4 11       	brne	80005be4 <_vfprintf_r+0x7e8>
80005b64:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b68:	40 3a       	lddsp	r10,sp[0xc]
80005b6a:	58 0a       	cp.w	r10,0
80005b6c:	c1 90       	breq	80005b9e <_vfprintf_r+0x7a2>
80005b6e:	10 36       	cp.w	r6,r8
80005b70:	c6 45       	brlt	80005c38 <_vfprintf_r+0x83c>
80005b72:	fa c8 f9 50 	sub	r8,sp,-1712
80005b76:	1a d8       	st.w	--sp,r8
80005b78:	fa c8 fa b8 	sub	r8,sp,-1352
80005b7c:	1a d8       	st.w	--sp,r8
80005b7e:	fa c8 fb b4 	sub	r8,sp,-1100
80005b82:	0c 9b       	mov	r11,r6
80005b84:	1a d8       	st.w	--sp,r8
80005b86:	04 9a       	mov	r10,r2
80005b88:	fa c8 f9 40 	sub	r8,sp,-1728
80005b8c:	fa c9 ff b4 	sub	r9,sp,-76
80005b90:	08 9c       	mov	r12,r4
80005b92:	fe b0 fa 9d 	rcall	800050cc <get_arg>
80005b96:	2f dd       	sub	sp,-12
80005b98:	78 16       	ld.w	r6,r12[0x4]
80005b9a:	50 76       	stdsp	sp[0x1c],r6
80005b9c:	c4 88       	rjmp	80005c2c <_vfprintf_r+0x830>
80005b9e:	2f f7       	sub	r7,-1
80005ba0:	10 39       	cp.w	r9,r8
80005ba2:	c0 c4       	brge	80005bba <_vfprintf_r+0x7be>
80005ba4:	fa ce f9 44 	sub	lr,sp,-1724
80005ba8:	fc 06 00 36 	add	r6,lr,r6<<0x3
80005bac:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005bb0:	50 7c       	stdsp	sp[0x1c],r12
80005bb2:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005bb6:	50 56       	stdsp	sp[0x14],r6
80005bb8:	c6 68       	rjmp	80005c84 <_vfprintf_r+0x888>
80005bba:	41 09       	lddsp	r9,sp[0x40]
80005bbc:	59 f8       	cp.w	r8,31
80005bbe:	e0 89 00 10 	brgt	80005bde <_vfprintf_r+0x7e2>
80005bc2:	f2 ca ff f8 	sub	r10,r9,-8
80005bc6:	72 1b       	ld.w	r11,r9[0x4]
80005bc8:	51 0a       	stdsp	sp[0x40],r10
80005bca:	72 09       	ld.w	r9,r9[0x0]
80005bcc:	fa ca f9 44 	sub	r10,sp,-1724
80005bd0:	50 7b       	stdsp	sp[0x1c],r11
80005bd2:	50 59       	stdsp	sp[0x14],r9
80005bd4:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005bd8:	40 5b       	lddsp	r11,sp[0x14]
80005bda:	40 7a       	lddsp	r10,sp[0x1c]
80005bdc:	c4 78       	rjmp	80005c6a <_vfprintf_r+0x86e>
80005bde:	72 18       	ld.w	r8,r9[0x4]
80005be0:	50 78       	stdsp	sp[0x1c],r8
80005be2:	c4 c8       	rjmp	80005c7a <_vfprintf_r+0x87e>
80005be4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005be8:	40 3e       	lddsp	lr,sp[0xc]
80005bea:	58 0e       	cp.w	lr,0
80005bec:	c2 30       	breq	80005c32 <_vfprintf_r+0x836>
80005bee:	10 36       	cp.w	r6,r8
80005bf0:	c0 94       	brge	80005c02 <_vfprintf_r+0x806>
80005bf2:	fa cc f9 44 	sub	r12,sp,-1724
80005bf6:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005bfa:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005bfe:	50 7b       	stdsp	sp[0x1c],r11
80005c00:	cd 9b       	rjmp	80005bb2 <_vfprintf_r+0x7b6>
80005c02:	fa c8 f9 50 	sub	r8,sp,-1712
80005c06:	1a d8       	st.w	--sp,r8
80005c08:	fa c8 fa b8 	sub	r8,sp,-1352
80005c0c:	04 9a       	mov	r10,r2
80005c0e:	1a d8       	st.w	--sp,r8
80005c10:	fa c8 fb b4 	sub	r8,sp,-1100
80005c14:	0c 9b       	mov	r11,r6
80005c16:	1a d8       	st.w	--sp,r8
80005c18:	08 9c       	mov	r12,r4
80005c1a:	fa c8 f9 40 	sub	r8,sp,-1728
80005c1e:	fa c9 ff b4 	sub	r9,sp,-76
80005c22:	fe b0 fa 55 	rcall	800050cc <get_arg>
80005c26:	2f dd       	sub	sp,-12
80005c28:	78 1a       	ld.w	r10,r12[0x4]
80005c2a:	50 7a       	stdsp	sp[0x1c],r10
80005c2c:	78 0c       	ld.w	r12,r12[0x0]
80005c2e:	50 5c       	stdsp	sp[0x14],r12
80005c30:	c2 a8       	rjmp	80005c84 <_vfprintf_r+0x888>
80005c32:	2f f7       	sub	r7,-1
80005c34:	10 39       	cp.w	r9,r8
80005c36:	c0 94       	brge	80005c48 <_vfprintf_r+0x84c>
80005c38:	fa c9 f9 44 	sub	r9,sp,-1724
80005c3c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005c40:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005c44:	50 78       	stdsp	sp[0x1c],r8
80005c46:	cb 6b       	rjmp	80005bb2 <_vfprintf_r+0x7b6>
80005c48:	41 09       	lddsp	r9,sp[0x40]
80005c4a:	59 f8       	cp.w	r8,31
80005c4c:	e0 89 00 15 	brgt	80005c76 <_vfprintf_r+0x87a>
80005c50:	f2 ca ff f8 	sub	r10,r9,-8
80005c54:	72 16       	ld.w	r6,r9[0x4]
80005c56:	72 09       	ld.w	r9,r9[0x0]
80005c58:	51 0a       	stdsp	sp[0x40],r10
80005c5a:	50 59       	stdsp	sp[0x14],r9
80005c5c:	fa ce f9 44 	sub	lr,sp,-1724
80005c60:	50 76       	stdsp	sp[0x1c],r6
80005c62:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005c66:	40 5b       	lddsp	r11,sp[0x14]
80005c68:	0c 9a       	mov	r10,r6
80005c6a:	f2 eb fd 88 	st.d	r9[-632],r10
80005c6e:	2f f8       	sub	r8,-1
80005c70:	fb 48 06 b4 	st.w	sp[1716],r8
80005c74:	c0 88       	rjmp	80005c84 <_vfprintf_r+0x888>
80005c76:	72 1c       	ld.w	r12,r9[0x4]
80005c78:	50 7c       	stdsp	sp[0x1c],r12
80005c7a:	f2 c8 ff f8 	sub	r8,r9,-8
80005c7e:	51 08       	stdsp	sp[0x40],r8
80005c80:	72 09       	ld.w	r9,r9[0x0]
80005c82:	50 59       	stdsp	sp[0x14],r9
80005c84:	40 5b       	lddsp	r11,sp[0x14]
80005c86:	40 7a       	lddsp	r10,sp[0x1c]
80005c88:	e0 a0 1a b8 	rcall	800091f8 <__isinfd>
80005c8c:	18 96       	mov	r6,r12
80005c8e:	c1 70       	breq	80005cbc <_vfprintf_r+0x8c0>
80005c90:	30 08       	mov	r8,0
80005c92:	30 09       	mov	r9,0
80005c94:	40 5b       	lddsp	r11,sp[0x14]
80005c96:	40 7a       	lddsp	r10,sp[0x1c]
80005c98:	e0 a0 1c 4d 	rcall	80009532 <__avr32_f64_cmp_lt>
80005c9c:	c0 40       	breq	80005ca4 <_vfprintf_r+0x8a8>
80005c9e:	32 d8       	mov	r8,45
80005ca0:	fb 68 06 bb 	st.b	sp[1723],r8
80005ca4:	fe c8 b0 c8 	sub	r8,pc,-20280
80005ca8:	fe c6 b0 c8 	sub	r6,pc,-20280
80005cac:	a7 d5       	cbr	r5,0x7
80005cae:	e0 40 00 47 	cp.w	r0,71
80005cb2:	f0 06 17 a0 	movle	r6,r8
80005cb6:	30 32       	mov	r2,3
80005cb8:	e0 8f 06 ce 	bral	80006a54 <_vfprintf_r+0x1658>
80005cbc:	40 5b       	lddsp	r11,sp[0x14]
80005cbe:	40 7a       	lddsp	r10,sp[0x1c]
80005cc0:	e0 a0 1a b1 	rcall	80009222 <__isnand>
80005cc4:	c0 e0       	breq	80005ce0 <_vfprintf_r+0x8e4>
80005cc6:	50 26       	stdsp	sp[0x8],r6
80005cc8:	fe c8 b0 e4 	sub	r8,pc,-20252
80005ccc:	fe c6 b0 e4 	sub	r6,pc,-20252
80005cd0:	a7 d5       	cbr	r5,0x7
80005cd2:	e0 40 00 47 	cp.w	r0,71
80005cd6:	f0 06 17 a0 	movle	r6,r8
80005cda:	30 32       	mov	r2,3
80005cdc:	e0 8f 06 c2 	bral	80006a60 <_vfprintf_r+0x1664>
80005ce0:	40 2a       	lddsp	r10,sp[0x8]
80005ce2:	5b fa       	cp.w	r10,-1
80005ce4:	c0 41       	brne	80005cec <_vfprintf_r+0x8f0>
80005ce6:	30 69       	mov	r9,6
80005ce8:	50 29       	stdsp	sp[0x8],r9
80005cea:	c1 18       	rjmp	80005d0c <_vfprintf_r+0x910>
80005cec:	e0 40 00 47 	cp.w	r0,71
80005cf0:	5f 09       	sreq	r9
80005cf2:	e0 40 00 67 	cp.w	r0,103
80005cf6:	5f 08       	sreq	r8
80005cf8:	f3 e8 10 08 	or	r8,r9,r8
80005cfc:	f8 08 18 00 	cp.b	r8,r12
80005d00:	c0 60       	breq	80005d0c <_vfprintf_r+0x910>
80005d02:	40 28       	lddsp	r8,sp[0x8]
80005d04:	58 08       	cp.w	r8,0
80005d06:	f9 b8 00 01 	moveq	r8,1
80005d0a:	50 28       	stdsp	sp[0x8],r8
80005d0c:	40 78       	lddsp	r8,sp[0x1c]
80005d0e:	40 59       	lddsp	r9,sp[0x14]
80005d10:	fa e9 06 94 	st.d	sp[1684],r8
80005d14:	a9 a5       	sbr	r5,0x8
80005d16:	fa f8 06 94 	ld.w	r8,sp[1684]
80005d1a:	58 08       	cp.w	r8,0
80005d1c:	c0 65       	brlt	80005d28 <_vfprintf_r+0x92c>
80005d1e:	40 5e       	lddsp	lr,sp[0x14]
80005d20:	30 0c       	mov	r12,0
80005d22:	50 6e       	stdsp	sp[0x18],lr
80005d24:	50 9c       	stdsp	sp[0x24],r12
80005d26:	c0 78       	rjmp	80005d34 <_vfprintf_r+0x938>
80005d28:	40 5b       	lddsp	r11,sp[0x14]
80005d2a:	32 da       	mov	r10,45
80005d2c:	ee 1b 80 00 	eorh	r11,0x8000
80005d30:	50 9a       	stdsp	sp[0x24],r10
80005d32:	50 6b       	stdsp	sp[0x18],r11
80005d34:	e0 40 00 46 	cp.w	r0,70
80005d38:	5f 09       	sreq	r9
80005d3a:	e0 40 00 66 	cp.w	r0,102
80005d3e:	5f 08       	sreq	r8
80005d40:	f3 e8 10 08 	or	r8,r9,r8
80005d44:	50 48       	stdsp	sp[0x10],r8
80005d46:	c0 40       	breq	80005d4e <_vfprintf_r+0x952>
80005d48:	40 22       	lddsp	r2,sp[0x8]
80005d4a:	30 39       	mov	r9,3
80005d4c:	c1 08       	rjmp	80005d6c <_vfprintf_r+0x970>
80005d4e:	e0 40 00 45 	cp.w	r0,69
80005d52:	5f 09       	sreq	r9
80005d54:	e0 40 00 65 	cp.w	r0,101
80005d58:	5f 08       	sreq	r8
80005d5a:	40 22       	lddsp	r2,sp[0x8]
80005d5c:	10 49       	or	r9,r8
80005d5e:	2f f2       	sub	r2,-1
80005d60:	40 46       	lddsp	r6,sp[0x10]
80005d62:	ec 09 18 00 	cp.b	r9,r6
80005d66:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80005d6a:	30 29       	mov	r9,2
80005d6c:	fa c8 f9 5c 	sub	r8,sp,-1700
80005d70:	1a d8       	st.w	--sp,r8
80005d72:	fa c8 f9 54 	sub	r8,sp,-1708
80005d76:	1a d8       	st.w	--sp,r8
80005d78:	fa c8 f9 4c 	sub	r8,sp,-1716
80005d7c:	08 9c       	mov	r12,r4
80005d7e:	1a d8       	st.w	--sp,r8
80005d80:	04 98       	mov	r8,r2
80005d82:	40 9b       	lddsp	r11,sp[0x24]
80005d84:	40 aa       	lddsp	r10,sp[0x28]
80005d86:	e0 a0 0b c3 	rcall	8000750c <_dtoa_r>
80005d8a:	e0 40 00 47 	cp.w	r0,71
80005d8e:	5f 19       	srne	r9
80005d90:	e0 40 00 67 	cp.w	r0,103
80005d94:	5f 18       	srne	r8
80005d96:	18 96       	mov	r6,r12
80005d98:	2f dd       	sub	sp,-12
80005d9a:	f3 e8 00 08 	and	r8,r9,r8
80005d9e:	c0 41       	brne	80005da6 <_vfprintf_r+0x9aa>
80005da0:	ed b5 00 00 	bld	r5,0x0
80005da4:	c3 01       	brne	80005e04 <_vfprintf_r+0xa08>
80005da6:	ec 02 00 0e 	add	lr,r6,r2
80005daa:	50 3e       	stdsp	sp[0xc],lr
80005dac:	40 4c       	lddsp	r12,sp[0x10]
80005dae:	58 0c       	cp.w	r12,0
80005db0:	c1 50       	breq	80005dda <_vfprintf_r+0x9de>
80005db2:	0d 89       	ld.ub	r9,r6[0x0]
80005db4:	33 08       	mov	r8,48
80005db6:	f0 09 18 00 	cp.b	r9,r8
80005dba:	c0 b1       	brne	80005dd0 <_vfprintf_r+0x9d4>
80005dbc:	30 08       	mov	r8,0
80005dbe:	30 09       	mov	r9,0
80005dc0:	40 6b       	lddsp	r11,sp[0x18]
80005dc2:	40 7a       	lddsp	r10,sp[0x1c]
80005dc4:	e0 a0 1b 70 	rcall	800094a4 <__avr32_f64_cmp_eq>
80005dc8:	fb b2 00 01 	rsubeq	r2,1
80005dcc:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005dd0:	40 3b       	lddsp	r11,sp[0xc]
80005dd2:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005dd6:	10 0b       	add	r11,r8
80005dd8:	50 3b       	stdsp	sp[0xc],r11
80005dda:	40 6b       	lddsp	r11,sp[0x18]
80005ddc:	30 08       	mov	r8,0
80005dde:	30 09       	mov	r9,0
80005de0:	40 7a       	lddsp	r10,sp[0x1c]
80005de2:	e0 a0 1b 61 	rcall	800094a4 <__avr32_f64_cmp_eq>
80005de6:	c0 90       	breq	80005df8 <_vfprintf_r+0x9fc>
80005de8:	40 3a       	lddsp	r10,sp[0xc]
80005dea:	fb 4a 06 a4 	st.w	sp[1700],r10
80005dee:	c0 58       	rjmp	80005df8 <_vfprintf_r+0x9fc>
80005df0:	10 c9       	st.b	r8++,r9
80005df2:	fb 48 06 a4 	st.w	sp[1700],r8
80005df6:	c0 28       	rjmp	80005dfa <_vfprintf_r+0x9fe>
80005df8:	33 09       	mov	r9,48
80005dfa:	fa f8 06 a4 	ld.w	r8,sp[1700]
80005dfe:	40 3e       	lddsp	lr,sp[0xc]
80005e00:	1c 38       	cp.w	r8,lr
80005e02:	cf 73       	brcs	80005df0 <_vfprintf_r+0x9f4>
80005e04:	e0 40 00 47 	cp.w	r0,71
80005e08:	5f 09       	sreq	r9
80005e0a:	e0 40 00 67 	cp.w	r0,103
80005e0e:	5f 08       	sreq	r8
80005e10:	f3 e8 10 08 	or	r8,r9,r8
80005e14:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005e18:	0c 19       	sub	r9,r6
80005e1a:	50 69       	stdsp	sp[0x18],r9
80005e1c:	58 08       	cp.w	r8,0
80005e1e:	c0 b0       	breq	80005e34 <_vfprintf_r+0xa38>
80005e20:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005e24:	5b d8       	cp.w	r8,-3
80005e26:	c0 55       	brlt	80005e30 <_vfprintf_r+0xa34>
80005e28:	40 2c       	lddsp	r12,sp[0x8]
80005e2a:	18 38       	cp.w	r8,r12
80005e2c:	e0 8a 00 6a 	brle	80005f00 <_vfprintf_r+0xb04>
80005e30:	20 20       	sub	r0,2
80005e32:	c0 58       	rjmp	80005e3c <_vfprintf_r+0xa40>
80005e34:	e0 40 00 65 	cp.w	r0,101
80005e38:	e0 89 00 46 	brgt	80005ec4 <_vfprintf_r+0xac8>
80005e3c:	fa fb 06 ac 	ld.w	r11,sp[1708]
80005e40:	fb 60 06 9c 	st.b	sp[1692],r0
80005e44:	20 1b       	sub	r11,1
80005e46:	fb 4b 06 ac 	st.w	sp[1708],r11
80005e4a:	c0 47       	brpl	80005e52 <_vfprintf_r+0xa56>
80005e4c:	5c 3b       	neg	r11
80005e4e:	32 d8       	mov	r8,45
80005e50:	c0 28       	rjmp	80005e54 <_vfprintf_r+0xa58>
80005e52:	32 b8       	mov	r8,43
80005e54:	fb 68 06 9d 	st.b	sp[1693],r8
80005e58:	58 9b       	cp.w	r11,9
80005e5a:	e0 8a 00 1d 	brle	80005e94 <_vfprintf_r+0xa98>
80005e5e:	fa c9 fa 35 	sub	r9,sp,-1483
80005e62:	30 aa       	mov	r10,10
80005e64:	12 98       	mov	r8,r9
80005e66:	0e 9c       	mov	r12,r7
80005e68:	0c 92       	mov	r2,r6
80005e6a:	f6 0a 0c 06 	divs	r6,r11,r10
80005e6e:	0e 9b       	mov	r11,r7
80005e70:	2d 0b       	sub	r11,-48
80005e72:	10 fb       	st.b	--r8,r11
80005e74:	0c 9b       	mov	r11,r6
80005e76:	58 96       	cp.w	r6,9
80005e78:	fe 99 ff f9 	brgt	80005e6a <_vfprintf_r+0xa6e>
80005e7c:	2d 0b       	sub	r11,-48
80005e7e:	18 97       	mov	r7,r12
80005e80:	04 96       	mov	r6,r2
80005e82:	10 fb       	st.b	--r8,r11
80005e84:	fa ca f9 62 	sub	r10,sp,-1694
80005e88:	c0 38       	rjmp	80005e8e <_vfprintf_r+0xa92>
80005e8a:	11 3b       	ld.ub	r11,r8++
80005e8c:	14 cb       	st.b	r10++,r11
80005e8e:	12 38       	cp.w	r8,r9
80005e90:	cf d3       	brcs	80005e8a <_vfprintf_r+0xa8e>
80005e92:	c0 98       	rjmp	80005ea4 <_vfprintf_r+0xaa8>
80005e94:	2d 0b       	sub	r11,-48
80005e96:	33 08       	mov	r8,48
80005e98:	fb 6b 06 9f 	st.b	sp[1695],r11
80005e9c:	fb 68 06 9e 	st.b	sp[1694],r8
80005ea0:	fa ca f9 60 	sub	r10,sp,-1696
80005ea4:	fa c8 f9 64 	sub	r8,sp,-1692
80005ea8:	f4 08 01 08 	sub	r8,r10,r8
80005eac:	50 e8       	stdsp	sp[0x38],r8
80005eae:	10 92       	mov	r2,r8
80005eb0:	40 6b       	lddsp	r11,sp[0x18]
80005eb2:	16 02       	add	r2,r11
80005eb4:	58 1b       	cp.w	r11,1
80005eb6:	e0 89 00 05 	brgt	80005ec0 <_vfprintf_r+0xac4>
80005eba:	ed b5 00 00 	bld	r5,0x0
80005ebe:	c3 51       	brne	80005f28 <_vfprintf_r+0xb2c>
80005ec0:	2f f2       	sub	r2,-1
80005ec2:	c3 38       	rjmp	80005f28 <_vfprintf_r+0xb2c>
80005ec4:	e0 40 00 66 	cp.w	r0,102
80005ec8:	c1 c1       	brne	80005f00 <_vfprintf_r+0xb04>
80005eca:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005ece:	58 02       	cp.w	r2,0
80005ed0:	e0 8a 00 0c 	brle	80005ee8 <_vfprintf_r+0xaec>
80005ed4:	40 2a       	lddsp	r10,sp[0x8]
80005ed6:	58 0a       	cp.w	r10,0
80005ed8:	c0 41       	brne	80005ee0 <_vfprintf_r+0xae4>
80005eda:	ed b5 00 00 	bld	r5,0x0
80005ede:	c2 51       	brne	80005f28 <_vfprintf_r+0xb2c>
80005ee0:	2f f2       	sub	r2,-1
80005ee2:	40 29       	lddsp	r9,sp[0x8]
80005ee4:	12 02       	add	r2,r9
80005ee6:	c0 b8       	rjmp	80005efc <_vfprintf_r+0xb00>
80005ee8:	40 28       	lddsp	r8,sp[0x8]
80005eea:	58 08       	cp.w	r8,0
80005eec:	c0 61       	brne	80005ef8 <_vfprintf_r+0xafc>
80005eee:	ed b5 00 00 	bld	r5,0x0
80005ef2:	c0 30       	breq	80005ef8 <_vfprintf_r+0xafc>
80005ef4:	30 12       	mov	r2,1
80005ef6:	c1 98       	rjmp	80005f28 <_vfprintf_r+0xb2c>
80005ef8:	40 22       	lddsp	r2,sp[0x8]
80005efa:	2f e2       	sub	r2,-2
80005efc:	36 60       	mov	r0,102
80005efe:	c1 58       	rjmp	80005f28 <_vfprintf_r+0xb2c>
80005f00:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005f04:	40 6e       	lddsp	lr,sp[0x18]
80005f06:	1c 32       	cp.w	r2,lr
80005f08:	c0 65       	brlt	80005f14 <_vfprintf_r+0xb18>
80005f0a:	ed b5 00 00 	bld	r5,0x0
80005f0e:	f7 b2 00 ff 	subeq	r2,-1
80005f12:	c0 a8       	rjmp	80005f26 <_vfprintf_r+0xb2a>
80005f14:	e4 08 11 02 	rsub	r8,r2,2
80005f18:	40 6c       	lddsp	r12,sp[0x18]
80005f1a:	58 02       	cp.w	r2,0
80005f1c:	f0 02 17 a0 	movle	r2,r8
80005f20:	f9 b2 09 01 	movgt	r2,1
80005f24:	18 02       	add	r2,r12
80005f26:	36 70       	mov	r0,103
80005f28:	40 9b       	lddsp	r11,sp[0x24]
80005f2a:	58 0b       	cp.w	r11,0
80005f2c:	e0 80 05 94 	breq	80006a54 <_vfprintf_r+0x1658>
80005f30:	32 d8       	mov	r8,45
80005f32:	fb 68 06 bb 	st.b	sp[1723],r8
80005f36:	e0 8f 05 93 	bral	80006a5c <_vfprintf_r+0x1660>
80005f3a:	50 a7       	stdsp	sp[0x28],r7
80005f3c:	04 94       	mov	r4,r2
80005f3e:	0c 97       	mov	r7,r6
80005f40:	02 92       	mov	r2,r1
80005f42:	06 96       	mov	r6,r3
80005f44:	40 41       	lddsp	r1,sp[0x10]
80005f46:	40 93       	lddsp	r3,sp[0x24]
80005f48:	0e 99       	mov	r9,r7
80005f4a:	ed b5 00 05 	bld	r5,0x5
80005f4e:	c4 81       	brne	80005fde <_vfprintf_r+0xbe2>
80005f50:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f54:	40 3e       	lddsp	lr,sp[0xc]
80005f56:	58 0e       	cp.w	lr,0
80005f58:	c1 d0       	breq	80005f92 <_vfprintf_r+0xb96>
80005f5a:	10 36       	cp.w	r6,r8
80005f5c:	c0 64       	brge	80005f68 <_vfprintf_r+0xb6c>
80005f5e:	fa cc f9 44 	sub	r12,sp,-1724
80005f62:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005f66:	c1 d8       	rjmp	80005fa0 <_vfprintf_r+0xba4>
80005f68:	fa c8 f9 50 	sub	r8,sp,-1712
80005f6c:	1a d8       	st.w	--sp,r8
80005f6e:	fa c8 fa b8 	sub	r8,sp,-1352
80005f72:	04 9a       	mov	r10,r2
80005f74:	1a d8       	st.w	--sp,r8
80005f76:	fa c8 fb b4 	sub	r8,sp,-1100
80005f7a:	0c 9b       	mov	r11,r6
80005f7c:	1a d8       	st.w	--sp,r8
80005f7e:	08 9c       	mov	r12,r4
80005f80:	fa c8 f9 40 	sub	r8,sp,-1728
80005f84:	fa c9 ff b4 	sub	r9,sp,-76
80005f88:	fe b0 f8 a2 	rcall	800050cc <get_arg>
80005f8c:	2f dd       	sub	sp,-12
80005f8e:	78 0a       	ld.w	r10,r12[0x0]
80005f90:	c2 08       	rjmp	80005fd0 <_vfprintf_r+0xbd4>
80005f92:	2f f7       	sub	r7,-1
80005f94:	10 39       	cp.w	r9,r8
80005f96:	c0 84       	brge	80005fa6 <_vfprintf_r+0xbaa>
80005f98:	fa cb f9 44 	sub	r11,sp,-1724
80005f9c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005fa0:	ec fa fd 88 	ld.w	r10,r6[-632]
80005fa4:	c1 68       	rjmp	80005fd0 <_vfprintf_r+0xbd4>
80005fa6:	41 09       	lddsp	r9,sp[0x40]
80005fa8:	59 f8       	cp.w	r8,31
80005faa:	e0 89 00 10 	brgt	80005fca <_vfprintf_r+0xbce>
80005fae:	f2 ca ff fc 	sub	r10,r9,-4
80005fb2:	51 0a       	stdsp	sp[0x40],r10
80005fb4:	fa c6 f9 44 	sub	r6,sp,-1724
80005fb8:	72 0a       	ld.w	r10,r9[0x0]
80005fba:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005fbe:	f3 4a fd 88 	st.w	r9[-632],r10
80005fc2:	2f f8       	sub	r8,-1
80005fc4:	fb 48 06 b4 	st.w	sp[1716],r8
80005fc8:	c0 48       	rjmp	80005fd0 <_vfprintf_r+0xbd4>
80005fca:	72 0a       	ld.w	r10,r9[0x0]
80005fcc:	2f c9       	sub	r9,-4
80005fce:	51 09       	stdsp	sp[0x40],r9
80005fd0:	40 be       	lddsp	lr,sp[0x2c]
80005fd2:	1c 98       	mov	r8,lr
80005fd4:	95 1e       	st.w	r10[0x4],lr
80005fd6:	bf 58       	asr	r8,0x1f
80005fd8:	95 08       	st.w	r10[0x0],r8
80005fda:	fe 9f fa 9f 	bral	80005518 <_vfprintf_r+0x11c>
80005fde:	ed b5 00 04 	bld	r5,0x4
80005fe2:	c4 80       	breq	80006072 <_vfprintf_r+0xc76>
80005fe4:	e2 15 00 40 	andl	r5,0x40,COH
80005fe8:	c4 50       	breq	80006072 <_vfprintf_r+0xc76>
80005fea:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005fee:	40 3c       	lddsp	r12,sp[0xc]
80005ff0:	58 0c       	cp.w	r12,0
80005ff2:	c1 d0       	breq	8000602c <_vfprintf_r+0xc30>
80005ff4:	10 36       	cp.w	r6,r8
80005ff6:	c0 64       	brge	80006002 <_vfprintf_r+0xc06>
80005ff8:	fa cb f9 44 	sub	r11,sp,-1724
80005ffc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006000:	c1 d8       	rjmp	8000603a <_vfprintf_r+0xc3e>
80006002:	fa c8 f9 50 	sub	r8,sp,-1712
80006006:	1a d8       	st.w	--sp,r8
80006008:	fa c8 fa b8 	sub	r8,sp,-1352
8000600c:	04 9a       	mov	r10,r2
8000600e:	1a d8       	st.w	--sp,r8
80006010:	fa c8 fb b4 	sub	r8,sp,-1100
80006014:	0c 9b       	mov	r11,r6
80006016:	1a d8       	st.w	--sp,r8
80006018:	08 9c       	mov	r12,r4
8000601a:	fa c8 f9 40 	sub	r8,sp,-1728
8000601e:	fa c9 ff b4 	sub	r9,sp,-76
80006022:	fe b0 f8 55 	rcall	800050cc <get_arg>
80006026:	2f dd       	sub	sp,-12
80006028:	78 0a       	ld.w	r10,r12[0x0]
8000602a:	c2 08       	rjmp	8000606a <_vfprintf_r+0xc6e>
8000602c:	2f f7       	sub	r7,-1
8000602e:	10 39       	cp.w	r9,r8
80006030:	c0 84       	brge	80006040 <_vfprintf_r+0xc44>
80006032:	fa ca f9 44 	sub	r10,sp,-1724
80006036:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000603a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000603e:	c1 68       	rjmp	8000606a <_vfprintf_r+0xc6e>
80006040:	41 09       	lddsp	r9,sp[0x40]
80006042:	59 f8       	cp.w	r8,31
80006044:	e0 89 00 10 	brgt	80006064 <_vfprintf_r+0xc68>
80006048:	f2 ca ff fc 	sub	r10,r9,-4
8000604c:	51 0a       	stdsp	sp[0x40],r10
8000604e:	fa c6 f9 44 	sub	r6,sp,-1724
80006052:	72 0a       	ld.w	r10,r9[0x0]
80006054:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006058:	f3 4a fd 88 	st.w	r9[-632],r10
8000605c:	2f f8       	sub	r8,-1
8000605e:	fb 48 06 b4 	st.w	sp[1716],r8
80006062:	c0 48       	rjmp	8000606a <_vfprintf_r+0xc6e>
80006064:	72 0a       	ld.w	r10,r9[0x0]
80006066:	2f c9       	sub	r9,-4
80006068:	51 09       	stdsp	sp[0x40],r9
8000606a:	40 be       	lddsp	lr,sp[0x2c]
8000606c:	b4 0e       	st.h	r10[0x0],lr
8000606e:	fe 9f fa 55 	bral	80005518 <_vfprintf_r+0x11c>
80006072:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006076:	40 3c       	lddsp	r12,sp[0xc]
80006078:	58 0c       	cp.w	r12,0
8000607a:	c1 d0       	breq	800060b4 <_vfprintf_r+0xcb8>
8000607c:	10 36       	cp.w	r6,r8
8000607e:	c0 64       	brge	8000608a <_vfprintf_r+0xc8e>
80006080:	fa cb f9 44 	sub	r11,sp,-1724
80006084:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006088:	c1 d8       	rjmp	800060c2 <_vfprintf_r+0xcc6>
8000608a:	fa c8 f9 50 	sub	r8,sp,-1712
8000608e:	1a d8       	st.w	--sp,r8
80006090:	fa c8 fa b8 	sub	r8,sp,-1352
80006094:	04 9a       	mov	r10,r2
80006096:	1a d8       	st.w	--sp,r8
80006098:	fa c8 fb b4 	sub	r8,sp,-1100
8000609c:	0c 9b       	mov	r11,r6
8000609e:	1a d8       	st.w	--sp,r8
800060a0:	08 9c       	mov	r12,r4
800060a2:	fa c8 f9 40 	sub	r8,sp,-1728
800060a6:	fa c9 ff b4 	sub	r9,sp,-76
800060aa:	fe b0 f8 11 	rcall	800050cc <get_arg>
800060ae:	2f dd       	sub	sp,-12
800060b0:	78 0a       	ld.w	r10,r12[0x0]
800060b2:	c2 08       	rjmp	800060f2 <_vfprintf_r+0xcf6>
800060b4:	2f f7       	sub	r7,-1
800060b6:	10 39       	cp.w	r9,r8
800060b8:	c0 84       	brge	800060c8 <_vfprintf_r+0xccc>
800060ba:	fa ca f9 44 	sub	r10,sp,-1724
800060be:	f4 06 00 36 	add	r6,r10,r6<<0x3
800060c2:	ec fa fd 88 	ld.w	r10,r6[-632]
800060c6:	c1 68       	rjmp	800060f2 <_vfprintf_r+0xcf6>
800060c8:	41 09       	lddsp	r9,sp[0x40]
800060ca:	59 f8       	cp.w	r8,31
800060cc:	e0 89 00 10 	brgt	800060ec <_vfprintf_r+0xcf0>
800060d0:	f2 ca ff fc 	sub	r10,r9,-4
800060d4:	51 0a       	stdsp	sp[0x40],r10
800060d6:	fa c6 f9 44 	sub	r6,sp,-1724
800060da:	72 0a       	ld.w	r10,r9[0x0]
800060dc:	ec 08 00 39 	add	r9,r6,r8<<0x3
800060e0:	f3 4a fd 88 	st.w	r9[-632],r10
800060e4:	2f f8       	sub	r8,-1
800060e6:	fb 48 06 b4 	st.w	sp[1716],r8
800060ea:	c0 48       	rjmp	800060f2 <_vfprintf_r+0xcf6>
800060ec:	72 0a       	ld.w	r10,r9[0x0]
800060ee:	2f c9       	sub	r9,-4
800060f0:	51 09       	stdsp	sp[0x40],r9
800060f2:	40 be       	lddsp	lr,sp[0x2c]
800060f4:	95 0e       	st.w	r10[0x0],lr
800060f6:	fe 9f fa 11 	bral	80005518 <_vfprintf_r+0x11c>
800060fa:	50 a7       	stdsp	sp[0x28],r7
800060fc:	50 80       	stdsp	sp[0x20],r0
800060fe:	0c 97       	mov	r7,r6
80006100:	04 94       	mov	r4,r2
80006102:	06 96       	mov	r6,r3
80006104:	02 92       	mov	r2,r1
80006106:	40 93       	lddsp	r3,sp[0x24]
80006108:	10 90       	mov	r0,r8
8000610a:	40 41       	lddsp	r1,sp[0x10]
8000610c:	a5 a5       	sbr	r5,0x4
8000610e:	c0 a8       	rjmp	80006122 <_vfprintf_r+0xd26>
80006110:	50 a7       	stdsp	sp[0x28],r7
80006112:	50 80       	stdsp	sp[0x20],r0
80006114:	0c 97       	mov	r7,r6
80006116:	04 94       	mov	r4,r2
80006118:	06 96       	mov	r6,r3
8000611a:	02 92       	mov	r2,r1
8000611c:	40 93       	lddsp	r3,sp[0x24]
8000611e:	10 90       	mov	r0,r8
80006120:	40 41       	lddsp	r1,sp[0x10]
80006122:	ed b5 00 05 	bld	r5,0x5
80006126:	c5 d1       	brne	800061e0 <_vfprintf_r+0xde4>
80006128:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000612c:	40 3c       	lddsp	r12,sp[0xc]
8000612e:	58 0c       	cp.w	r12,0
80006130:	c2 60       	breq	8000617c <_vfprintf_r+0xd80>
80006132:	10 36       	cp.w	r6,r8
80006134:	c0 a4       	brge	80006148 <_vfprintf_r+0xd4c>
80006136:	fa cb f9 44 	sub	r11,sp,-1724
8000613a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000613e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006142:	fa e9 00 00 	st.d	sp[0],r8
80006146:	c1 88       	rjmp	80006176 <_vfprintf_r+0xd7a>
80006148:	fa c8 f9 50 	sub	r8,sp,-1712
8000614c:	1a d8       	st.w	--sp,r8
8000614e:	fa c8 fa b8 	sub	r8,sp,-1352
80006152:	04 9a       	mov	r10,r2
80006154:	1a d8       	st.w	--sp,r8
80006156:	0c 9b       	mov	r11,r6
80006158:	fa c8 fb b4 	sub	r8,sp,-1100
8000615c:	08 9c       	mov	r12,r4
8000615e:	1a d8       	st.w	--sp,r8
80006160:	fa c8 f9 40 	sub	r8,sp,-1728
80006164:	fa c9 ff b4 	sub	r9,sp,-76
80006168:	fe b0 f7 b2 	rcall	800050cc <get_arg>
8000616c:	2f dd       	sub	sp,-12
8000616e:	f8 ea 00 00 	ld.d	r10,r12[0]
80006172:	fa eb 00 00 	st.d	sp[0],r10
80006176:	30 08       	mov	r8,0
80006178:	e0 8f 03 de 	bral	80006934 <_vfprintf_r+0x1538>
8000617c:	ee ca ff ff 	sub	r10,r7,-1
80006180:	10 37       	cp.w	r7,r8
80006182:	c0 b4       	brge	80006198 <_vfprintf_r+0xd9c>
80006184:	fa c9 f9 44 	sub	r9,sp,-1724
80006188:	14 97       	mov	r7,r10
8000618a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000618e:	ec ea fd 88 	ld.d	r10,r6[-632]
80006192:	fa eb 00 00 	st.d	sp[0],r10
80006196:	c1 88       	rjmp	800061c6 <_vfprintf_r+0xdca>
80006198:	41 09       	lddsp	r9,sp[0x40]
8000619a:	59 f8       	cp.w	r8,31
8000619c:	e0 89 00 18 	brgt	800061cc <_vfprintf_r+0xdd0>
800061a0:	f2 e6 00 00 	ld.d	r6,r9[0]
800061a4:	f2 cb ff f8 	sub	r11,r9,-8
800061a8:	fa e7 00 00 	st.d	sp[0],r6
800061ac:	51 0b       	stdsp	sp[0x40],r11
800061ae:	fa c6 f9 44 	sub	r6,sp,-1724
800061b2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800061b6:	fa e6 00 00 	ld.d	r6,sp[0]
800061ba:	f2 e7 fd 88 	st.d	r9[-632],r6
800061be:	2f f8       	sub	r8,-1
800061c0:	14 97       	mov	r7,r10
800061c2:	fb 48 06 b4 	st.w	sp[1716],r8
800061c6:	40 38       	lddsp	r8,sp[0xc]
800061c8:	e0 8f 03 b6 	bral	80006934 <_vfprintf_r+0x1538>
800061cc:	f2 e6 00 00 	ld.d	r6,r9[0]
800061d0:	40 38       	lddsp	r8,sp[0xc]
800061d2:	fa e7 00 00 	st.d	sp[0],r6
800061d6:	2f 89       	sub	r9,-8
800061d8:	14 97       	mov	r7,r10
800061da:	51 09       	stdsp	sp[0x40],r9
800061dc:	e0 8f 03 ac 	bral	80006934 <_vfprintf_r+0x1538>
800061e0:	ed b5 00 04 	bld	r5,0x4
800061e4:	c1 61       	brne	80006210 <_vfprintf_r+0xe14>
800061e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800061ea:	40 3e       	lddsp	lr,sp[0xc]
800061ec:	58 0e       	cp.w	lr,0
800061ee:	c0 80       	breq	800061fe <_vfprintf_r+0xe02>
800061f0:	10 36       	cp.w	r6,r8
800061f2:	c6 74       	brge	800062c0 <_vfprintf_r+0xec4>
800061f4:	fa cc f9 44 	sub	r12,sp,-1724
800061f8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800061fc:	c8 08       	rjmp	800062fc <_vfprintf_r+0xf00>
800061fe:	ee ca ff ff 	sub	r10,r7,-1
80006202:	10 37       	cp.w	r7,r8
80006204:	c7 f4       	brge	80006302 <_vfprintf_r+0xf06>
80006206:	fa cb f9 44 	sub	r11,sp,-1724
8000620a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000620e:	c7 68       	rjmp	800062fa <_vfprintf_r+0xefe>
80006210:	ed b5 00 06 	bld	r5,0x6
80006214:	c4 a1       	brne	800062a8 <_vfprintf_r+0xeac>
80006216:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000621a:	40 3c       	lddsp	r12,sp[0xc]
8000621c:	58 0c       	cp.w	r12,0
8000621e:	c1 d0       	breq	80006258 <_vfprintf_r+0xe5c>
80006220:	10 36       	cp.w	r6,r8
80006222:	c0 64       	brge	8000622e <_vfprintf_r+0xe32>
80006224:	fa cb f9 44 	sub	r11,sp,-1724
80006228:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000622c:	c1 f8       	rjmp	8000626a <_vfprintf_r+0xe6e>
8000622e:	fa c8 f9 50 	sub	r8,sp,-1712
80006232:	1a d8       	st.w	--sp,r8
80006234:	fa c8 fa b8 	sub	r8,sp,-1352
80006238:	1a d8       	st.w	--sp,r8
8000623a:	fa c8 fb b4 	sub	r8,sp,-1100
8000623e:	1a d8       	st.w	--sp,r8
80006240:	fa c8 f9 40 	sub	r8,sp,-1728
80006244:	fa c9 ff b4 	sub	r9,sp,-76
80006248:	04 9a       	mov	r10,r2
8000624a:	0c 9b       	mov	r11,r6
8000624c:	08 9c       	mov	r12,r4
8000624e:	fe b0 f7 3f 	rcall	800050cc <get_arg>
80006252:	2f dd       	sub	sp,-12
80006254:	98 18       	ld.sh	r8,r12[0x2]
80006256:	c2 68       	rjmp	800062a2 <_vfprintf_r+0xea6>
80006258:	ee ca ff ff 	sub	r10,r7,-1
8000625c:	10 37       	cp.w	r7,r8
8000625e:	c0 94       	brge	80006270 <_vfprintf_r+0xe74>
80006260:	fa c9 f9 44 	sub	r9,sp,-1724
80006264:	14 97       	mov	r7,r10
80006266:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000626a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000626e:	c1 a8       	rjmp	800062a2 <_vfprintf_r+0xea6>
80006270:	41 09       	lddsp	r9,sp[0x40]
80006272:	59 f8       	cp.w	r8,31
80006274:	e0 89 00 13 	brgt	8000629a <_vfprintf_r+0xe9e>
80006278:	f2 cb ff fc 	sub	r11,r9,-4
8000627c:	51 0b       	stdsp	sp[0x40],r11
8000627e:	72 09       	ld.w	r9,r9[0x0]
80006280:	fa c6 f9 44 	sub	r6,sp,-1724
80006284:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006288:	2f f8       	sub	r8,-1
8000628a:	f7 49 fd 88 	st.w	r11[-632],r9
8000628e:	fb 48 06 b4 	st.w	sp[1716],r8
80006292:	14 97       	mov	r7,r10
80006294:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006298:	c0 58       	rjmp	800062a2 <_vfprintf_r+0xea6>
8000629a:	92 18       	ld.sh	r8,r9[0x2]
8000629c:	14 97       	mov	r7,r10
8000629e:	2f c9       	sub	r9,-4
800062a0:	51 09       	stdsp	sp[0x40],r9
800062a2:	5c 78       	castu.h	r8
800062a4:	50 18       	stdsp	sp[0x4],r8
800062a6:	c4 68       	rjmp	80006332 <_vfprintf_r+0xf36>
800062a8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062ac:	40 3c       	lddsp	r12,sp[0xc]
800062ae:	58 0c       	cp.w	r12,0
800062b0:	c1 d0       	breq	800062ea <_vfprintf_r+0xeee>
800062b2:	10 36       	cp.w	r6,r8
800062b4:	c0 64       	brge	800062c0 <_vfprintf_r+0xec4>
800062b6:	fa cb f9 44 	sub	r11,sp,-1724
800062ba:	f6 06 00 36 	add	r6,r11,r6<<0x3
800062be:	c1 f8       	rjmp	800062fc <_vfprintf_r+0xf00>
800062c0:	fa c8 f9 50 	sub	r8,sp,-1712
800062c4:	1a d8       	st.w	--sp,r8
800062c6:	fa c8 fa b8 	sub	r8,sp,-1352
800062ca:	0c 9b       	mov	r11,r6
800062cc:	1a d8       	st.w	--sp,r8
800062ce:	fa c8 fb b4 	sub	r8,sp,-1100
800062d2:	04 9a       	mov	r10,r2
800062d4:	1a d8       	st.w	--sp,r8
800062d6:	08 9c       	mov	r12,r4
800062d8:	fa c8 f9 40 	sub	r8,sp,-1728
800062dc:	fa c9 ff b4 	sub	r9,sp,-76
800062e0:	fe b0 f6 f6 	rcall	800050cc <get_arg>
800062e4:	2f dd       	sub	sp,-12
800062e6:	78 0b       	ld.w	r11,r12[0x0]
800062e8:	c2 48       	rjmp	80006330 <_vfprintf_r+0xf34>
800062ea:	ee ca ff ff 	sub	r10,r7,-1
800062ee:	10 37       	cp.w	r7,r8
800062f0:	c0 94       	brge	80006302 <_vfprintf_r+0xf06>
800062f2:	fa c9 f9 44 	sub	r9,sp,-1724
800062f6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800062fa:	14 97       	mov	r7,r10
800062fc:	ec fb fd 88 	ld.w	r11,r6[-632]
80006300:	c1 88       	rjmp	80006330 <_vfprintf_r+0xf34>
80006302:	41 09       	lddsp	r9,sp[0x40]
80006304:	59 f8       	cp.w	r8,31
80006306:	e0 89 00 11 	brgt	80006328 <_vfprintf_r+0xf2c>
8000630a:	f2 cb ff fc 	sub	r11,r9,-4
8000630e:	51 0b       	stdsp	sp[0x40],r11
80006310:	fa c6 f9 44 	sub	r6,sp,-1724
80006314:	72 0b       	ld.w	r11,r9[0x0]
80006316:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000631a:	f3 4b fd 88 	st.w	r9[-632],r11
8000631e:	2f f8       	sub	r8,-1
80006320:	14 97       	mov	r7,r10
80006322:	fb 48 06 b4 	st.w	sp[1716],r8
80006326:	c0 58       	rjmp	80006330 <_vfprintf_r+0xf34>
80006328:	72 0b       	ld.w	r11,r9[0x0]
8000632a:	14 97       	mov	r7,r10
8000632c:	2f c9       	sub	r9,-4
8000632e:	51 09       	stdsp	sp[0x40],r9
80006330:	50 1b       	stdsp	sp[0x4],r11
80006332:	30 0e       	mov	lr,0
80006334:	50 0e       	stdsp	sp[0x0],lr
80006336:	1c 98       	mov	r8,lr
80006338:	e0 8f 02 fe 	bral	80006934 <_vfprintf_r+0x1538>
8000633c:	50 a7       	stdsp	sp[0x28],r7
8000633e:	50 80       	stdsp	sp[0x20],r0
80006340:	0c 97       	mov	r7,r6
80006342:	04 94       	mov	r4,r2
80006344:	06 96       	mov	r6,r3
80006346:	02 92       	mov	r2,r1
80006348:	40 93       	lddsp	r3,sp[0x24]
8000634a:	40 41       	lddsp	r1,sp[0x10]
8000634c:	0e 99       	mov	r9,r7
8000634e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006352:	40 3c       	lddsp	r12,sp[0xc]
80006354:	58 0c       	cp.w	r12,0
80006356:	c1 d0       	breq	80006390 <_vfprintf_r+0xf94>
80006358:	10 36       	cp.w	r6,r8
8000635a:	c0 64       	brge	80006366 <_vfprintf_r+0xf6a>
8000635c:	fa cb f9 44 	sub	r11,sp,-1724
80006360:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006364:	c1 d8       	rjmp	8000639e <_vfprintf_r+0xfa2>
80006366:	fa c8 f9 50 	sub	r8,sp,-1712
8000636a:	1a d8       	st.w	--sp,r8
8000636c:	fa c8 fa b8 	sub	r8,sp,-1352
80006370:	1a d8       	st.w	--sp,r8
80006372:	fa c8 fb b4 	sub	r8,sp,-1100
80006376:	1a d8       	st.w	--sp,r8
80006378:	fa c9 ff b4 	sub	r9,sp,-76
8000637c:	fa c8 f9 40 	sub	r8,sp,-1728
80006380:	04 9a       	mov	r10,r2
80006382:	0c 9b       	mov	r11,r6
80006384:	08 9c       	mov	r12,r4
80006386:	fe b0 f6 a3 	rcall	800050cc <get_arg>
8000638a:	2f dd       	sub	sp,-12
8000638c:	78 09       	ld.w	r9,r12[0x0]
8000638e:	c2 18       	rjmp	800063d0 <_vfprintf_r+0xfd4>
80006390:	2f f7       	sub	r7,-1
80006392:	10 39       	cp.w	r9,r8
80006394:	c0 84       	brge	800063a4 <_vfprintf_r+0xfa8>
80006396:	fa ca f9 44 	sub	r10,sp,-1724
8000639a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000639e:	ec f9 fd 88 	ld.w	r9,r6[-632]
800063a2:	c1 78       	rjmp	800063d0 <_vfprintf_r+0xfd4>
800063a4:	41 09       	lddsp	r9,sp[0x40]
800063a6:	59 f8       	cp.w	r8,31
800063a8:	e0 89 00 10 	brgt	800063c8 <_vfprintf_r+0xfcc>
800063ac:	f2 ca ff fc 	sub	r10,r9,-4
800063b0:	51 0a       	stdsp	sp[0x40],r10
800063b2:	fa c6 f9 44 	sub	r6,sp,-1724
800063b6:	72 09       	ld.w	r9,r9[0x0]
800063b8:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800063bc:	f5 49 fd 88 	st.w	r10[-632],r9
800063c0:	2f f8       	sub	r8,-1
800063c2:	fb 48 06 b4 	st.w	sp[1716],r8
800063c6:	c0 58       	rjmp	800063d0 <_vfprintf_r+0xfd4>
800063c8:	f2 c8 ff fc 	sub	r8,r9,-4
800063cc:	51 08       	stdsp	sp[0x40],r8
800063ce:	72 09       	ld.w	r9,r9[0x0]
800063d0:	33 08       	mov	r8,48
800063d2:	fb 68 06 b8 	st.b	sp[1720],r8
800063d6:	37 88       	mov	r8,120
800063d8:	30 0e       	mov	lr,0
800063da:	fb 68 06 b9 	st.b	sp[1721],r8
800063de:	fe cc b7 f2 	sub	r12,pc,-18446
800063e2:	50 19       	stdsp	sp[0x4],r9
800063e4:	a1 b5       	sbr	r5,0x1
800063e6:	50 0e       	stdsp	sp[0x0],lr
800063e8:	50 dc       	stdsp	sp[0x34],r12
800063ea:	30 28       	mov	r8,2
800063ec:	37 80       	mov	r0,120
800063ee:	e0 8f 02 a3 	bral	80006934 <_vfprintf_r+0x1538>
800063f2:	50 a7       	stdsp	sp[0x28],r7
800063f4:	50 80       	stdsp	sp[0x20],r0
800063f6:	10 90       	mov	r0,r8
800063f8:	30 08       	mov	r8,0
800063fa:	fb 68 06 bb 	st.b	sp[1723],r8
800063fe:	0c 97       	mov	r7,r6
80006400:	04 94       	mov	r4,r2
80006402:	06 96       	mov	r6,r3
80006404:	02 92       	mov	r2,r1
80006406:	40 93       	lddsp	r3,sp[0x24]
80006408:	40 41       	lddsp	r1,sp[0x10]
8000640a:	0e 99       	mov	r9,r7
8000640c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006410:	40 3b       	lddsp	r11,sp[0xc]
80006412:	58 0b       	cp.w	r11,0
80006414:	c1 d0       	breq	8000644e <_vfprintf_r+0x1052>
80006416:	10 36       	cp.w	r6,r8
80006418:	c0 64       	brge	80006424 <_vfprintf_r+0x1028>
8000641a:	fa ca f9 44 	sub	r10,sp,-1724
8000641e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006422:	c1 d8       	rjmp	8000645c <_vfprintf_r+0x1060>
80006424:	fa c8 f9 50 	sub	r8,sp,-1712
80006428:	1a d8       	st.w	--sp,r8
8000642a:	fa c8 fa b8 	sub	r8,sp,-1352
8000642e:	1a d8       	st.w	--sp,r8
80006430:	fa c8 fb b4 	sub	r8,sp,-1100
80006434:	0c 9b       	mov	r11,r6
80006436:	1a d8       	st.w	--sp,r8
80006438:	04 9a       	mov	r10,r2
8000643a:	fa c8 f9 40 	sub	r8,sp,-1728
8000643e:	fa c9 ff b4 	sub	r9,sp,-76
80006442:	08 9c       	mov	r12,r4
80006444:	fe b0 f6 44 	rcall	800050cc <get_arg>
80006448:	2f dd       	sub	sp,-12
8000644a:	78 06       	ld.w	r6,r12[0x0]
8000644c:	c2 08       	rjmp	8000648c <_vfprintf_r+0x1090>
8000644e:	2f f7       	sub	r7,-1
80006450:	10 39       	cp.w	r9,r8
80006452:	c0 84       	brge	80006462 <_vfprintf_r+0x1066>
80006454:	fa c9 f9 44 	sub	r9,sp,-1724
80006458:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000645c:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006460:	c1 68       	rjmp	8000648c <_vfprintf_r+0x1090>
80006462:	41 09       	lddsp	r9,sp[0x40]
80006464:	59 f8       	cp.w	r8,31
80006466:	e0 89 00 10 	brgt	80006486 <_vfprintf_r+0x108a>
8000646a:	f2 ca ff fc 	sub	r10,r9,-4
8000646e:	51 0a       	stdsp	sp[0x40],r10
80006470:	72 06       	ld.w	r6,r9[0x0]
80006472:	fa ce f9 44 	sub	lr,sp,-1724
80006476:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000647a:	f3 46 fd 88 	st.w	r9[-632],r6
8000647e:	2f f8       	sub	r8,-1
80006480:	fb 48 06 b4 	st.w	sp[1716],r8
80006484:	c0 48       	rjmp	8000648c <_vfprintf_r+0x1090>
80006486:	72 06       	ld.w	r6,r9[0x0]
80006488:	2f c9       	sub	r9,-4
8000648a:	51 09       	stdsp	sp[0x40],r9
8000648c:	40 2c       	lddsp	r12,sp[0x8]
8000648e:	58 0c       	cp.w	r12,0
80006490:	c1 05       	brlt	800064b0 <_vfprintf_r+0x10b4>
80006492:	18 9a       	mov	r10,r12
80006494:	30 0b       	mov	r11,0
80006496:	0c 9c       	mov	r12,r6
80006498:	e0 a0 12 34 	rcall	80008900 <memchr>
8000649c:	e0 80 02 df 	breq	80006a5a <_vfprintf_r+0x165e>
800064a0:	f8 06 01 02 	sub	r2,r12,r6
800064a4:	40 2b       	lddsp	r11,sp[0x8]
800064a6:	16 32       	cp.w	r2,r11
800064a8:	e0 89 02 d9 	brgt	80006a5a <_vfprintf_r+0x165e>
800064ac:	e0 8f 02 d4 	bral	80006a54 <_vfprintf_r+0x1658>
800064b0:	30 0a       	mov	r10,0
800064b2:	0c 9c       	mov	r12,r6
800064b4:	50 2a       	stdsp	sp[0x8],r10
800064b6:	e0 a0 16 fd 	rcall	800092b0 <strlen>
800064ba:	18 92       	mov	r2,r12
800064bc:	e0 8f 02 d2 	bral	80006a60 <_vfprintf_r+0x1664>
800064c0:	50 a7       	stdsp	sp[0x28],r7
800064c2:	50 80       	stdsp	sp[0x20],r0
800064c4:	0c 97       	mov	r7,r6
800064c6:	04 94       	mov	r4,r2
800064c8:	06 96       	mov	r6,r3
800064ca:	02 92       	mov	r2,r1
800064cc:	40 93       	lddsp	r3,sp[0x24]
800064ce:	10 90       	mov	r0,r8
800064d0:	40 41       	lddsp	r1,sp[0x10]
800064d2:	a5 a5       	sbr	r5,0x4
800064d4:	c0 a8       	rjmp	800064e8 <_vfprintf_r+0x10ec>
800064d6:	50 a7       	stdsp	sp[0x28],r7
800064d8:	50 80       	stdsp	sp[0x20],r0
800064da:	0c 97       	mov	r7,r6
800064dc:	04 94       	mov	r4,r2
800064de:	06 96       	mov	r6,r3
800064e0:	02 92       	mov	r2,r1
800064e2:	40 93       	lddsp	r3,sp[0x24]
800064e4:	10 90       	mov	r0,r8
800064e6:	40 41       	lddsp	r1,sp[0x10]
800064e8:	ed b5 00 05 	bld	r5,0x5
800064ec:	c5 61       	brne	80006598 <_vfprintf_r+0x119c>
800064ee:	fa f8 06 b4 	ld.w	r8,sp[1716]
800064f2:	40 39       	lddsp	r9,sp[0xc]
800064f4:	58 09       	cp.w	r9,0
800064f6:	c2 10       	breq	80006538 <_vfprintf_r+0x113c>
800064f8:	10 36       	cp.w	r6,r8
800064fa:	c0 74       	brge	80006508 <_vfprintf_r+0x110c>
800064fc:	fa c8 f9 44 	sub	r8,sp,-1724
80006500:	f0 06 00 36 	add	r6,r8,r6<<0x3
80006504:	c2 38       	rjmp	8000654a <_vfprintf_r+0x114e>
80006506:	d7 03       	nop
80006508:	fa c8 f9 50 	sub	r8,sp,-1712
8000650c:	1a d8       	st.w	--sp,r8
8000650e:	fa c8 fa b8 	sub	r8,sp,-1352
80006512:	1a d8       	st.w	--sp,r8
80006514:	fa c8 fb b4 	sub	r8,sp,-1100
80006518:	1a d8       	st.w	--sp,r8
8000651a:	fa c8 f9 40 	sub	r8,sp,-1728
8000651e:	fa c9 ff b4 	sub	r9,sp,-76
80006522:	04 9a       	mov	r10,r2
80006524:	0c 9b       	mov	r11,r6
80006526:	08 9c       	mov	r12,r4
80006528:	fe b0 f5 d2 	rcall	800050cc <get_arg>
8000652c:	2f dd       	sub	sp,-12
8000652e:	f8 e8 00 00 	ld.d	r8,r12[0]
80006532:	fa e9 00 00 	st.d	sp[0],r8
80006536:	c2 e8       	rjmp	80006592 <_vfprintf_r+0x1196>
80006538:	ee ca ff ff 	sub	r10,r7,-1
8000653c:	10 37       	cp.w	r7,r8
8000653e:	c0 b4       	brge	80006554 <_vfprintf_r+0x1158>
80006540:	fa c8 f9 44 	sub	r8,sp,-1724
80006544:	14 97       	mov	r7,r10
80006546:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000654a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000654e:	fa eb 00 00 	st.d	sp[0],r10
80006552:	c2 08       	rjmp	80006592 <_vfprintf_r+0x1196>
80006554:	41 09       	lddsp	r9,sp[0x40]
80006556:	59 f8       	cp.w	r8,31
80006558:	e0 89 00 16 	brgt	80006584 <_vfprintf_r+0x1188>
8000655c:	f2 e6 00 00 	ld.d	r6,r9[0]
80006560:	f2 cb ff f8 	sub	r11,r9,-8
80006564:	fa e7 00 00 	st.d	sp[0],r6
80006568:	51 0b       	stdsp	sp[0x40],r11
8000656a:	fa c6 f9 44 	sub	r6,sp,-1724
8000656e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006572:	fa e6 00 00 	ld.d	r6,sp[0]
80006576:	f2 e7 fd 88 	st.d	r9[-632],r6
8000657a:	2f f8       	sub	r8,-1
8000657c:	14 97       	mov	r7,r10
8000657e:	fb 48 06 b4 	st.w	sp[1716],r8
80006582:	c0 88       	rjmp	80006592 <_vfprintf_r+0x1196>
80006584:	f2 e6 00 00 	ld.d	r6,r9[0]
80006588:	2f 89       	sub	r9,-8
8000658a:	fa e7 00 00 	st.d	sp[0],r6
8000658e:	51 09       	stdsp	sp[0x40],r9
80006590:	14 97       	mov	r7,r10
80006592:	30 18       	mov	r8,1
80006594:	e0 8f 01 d0 	bral	80006934 <_vfprintf_r+0x1538>
80006598:	ed b5 00 04 	bld	r5,0x4
8000659c:	c1 61       	brne	800065c8 <_vfprintf_r+0x11cc>
8000659e:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065a2:	40 3e       	lddsp	lr,sp[0xc]
800065a4:	58 0e       	cp.w	lr,0
800065a6:	c0 80       	breq	800065b6 <_vfprintf_r+0x11ba>
800065a8:	10 36       	cp.w	r6,r8
800065aa:	c6 74       	brge	80006678 <_vfprintf_r+0x127c>
800065ac:	fa cc f9 44 	sub	r12,sp,-1724
800065b0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800065b4:	c8 08       	rjmp	800066b4 <_vfprintf_r+0x12b8>
800065b6:	ee ca ff ff 	sub	r10,r7,-1
800065ba:	10 37       	cp.w	r7,r8
800065bc:	c7 f4       	brge	800066ba <_vfprintf_r+0x12be>
800065be:	fa cb f9 44 	sub	r11,sp,-1724
800065c2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065c6:	c7 68       	rjmp	800066b2 <_vfprintf_r+0x12b6>
800065c8:	ed b5 00 06 	bld	r5,0x6
800065cc:	c4 a1       	brne	80006660 <_vfprintf_r+0x1264>
800065ce:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065d2:	40 3c       	lddsp	r12,sp[0xc]
800065d4:	58 0c       	cp.w	r12,0
800065d6:	c1 d0       	breq	80006610 <_vfprintf_r+0x1214>
800065d8:	10 36       	cp.w	r6,r8
800065da:	c0 64       	brge	800065e6 <_vfprintf_r+0x11ea>
800065dc:	fa cb f9 44 	sub	r11,sp,-1724
800065e0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065e4:	c1 f8       	rjmp	80006622 <_vfprintf_r+0x1226>
800065e6:	fa c8 f9 50 	sub	r8,sp,-1712
800065ea:	1a d8       	st.w	--sp,r8
800065ec:	fa c8 fa b8 	sub	r8,sp,-1352
800065f0:	1a d8       	st.w	--sp,r8
800065f2:	fa c8 fb b4 	sub	r8,sp,-1100
800065f6:	1a d8       	st.w	--sp,r8
800065f8:	fa c8 f9 40 	sub	r8,sp,-1728
800065fc:	fa c9 ff b4 	sub	r9,sp,-76
80006600:	04 9a       	mov	r10,r2
80006602:	0c 9b       	mov	r11,r6
80006604:	08 9c       	mov	r12,r4
80006606:	fe b0 f5 63 	rcall	800050cc <get_arg>
8000660a:	2f dd       	sub	sp,-12
8000660c:	98 18       	ld.sh	r8,r12[0x2]
8000660e:	c2 68       	rjmp	8000665a <_vfprintf_r+0x125e>
80006610:	ee ca ff ff 	sub	r10,r7,-1
80006614:	10 37       	cp.w	r7,r8
80006616:	c0 94       	brge	80006628 <_vfprintf_r+0x122c>
80006618:	fa c9 f9 44 	sub	r9,sp,-1724
8000661c:	14 97       	mov	r7,r10
8000661e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006622:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006626:	c1 a8       	rjmp	8000665a <_vfprintf_r+0x125e>
80006628:	41 09       	lddsp	r9,sp[0x40]
8000662a:	59 f8       	cp.w	r8,31
8000662c:	e0 89 00 13 	brgt	80006652 <_vfprintf_r+0x1256>
80006630:	f2 cb ff fc 	sub	r11,r9,-4
80006634:	51 0b       	stdsp	sp[0x40],r11
80006636:	72 09       	ld.w	r9,r9[0x0]
80006638:	fa c6 f9 44 	sub	r6,sp,-1724
8000663c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006640:	2f f8       	sub	r8,-1
80006642:	f7 49 fd 88 	st.w	r11[-632],r9
80006646:	fb 48 06 b4 	st.w	sp[1716],r8
8000664a:	14 97       	mov	r7,r10
8000664c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006650:	c0 58       	rjmp	8000665a <_vfprintf_r+0x125e>
80006652:	92 18       	ld.sh	r8,r9[0x2]
80006654:	14 97       	mov	r7,r10
80006656:	2f c9       	sub	r9,-4
80006658:	51 09       	stdsp	sp[0x40],r9
8000665a:	5c 78       	castu.h	r8
8000665c:	50 18       	stdsp	sp[0x4],r8
8000665e:	c4 68       	rjmp	800066ea <_vfprintf_r+0x12ee>
80006660:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006664:	40 3c       	lddsp	r12,sp[0xc]
80006666:	58 0c       	cp.w	r12,0
80006668:	c1 d0       	breq	800066a2 <_vfprintf_r+0x12a6>
8000666a:	10 36       	cp.w	r6,r8
8000666c:	c0 64       	brge	80006678 <_vfprintf_r+0x127c>
8000666e:	fa cb f9 44 	sub	r11,sp,-1724
80006672:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006676:	c1 f8       	rjmp	800066b4 <_vfprintf_r+0x12b8>
80006678:	fa c8 f9 50 	sub	r8,sp,-1712
8000667c:	1a d8       	st.w	--sp,r8
8000667e:	fa c8 fa b8 	sub	r8,sp,-1352
80006682:	0c 9b       	mov	r11,r6
80006684:	1a d8       	st.w	--sp,r8
80006686:	fa c8 fb b4 	sub	r8,sp,-1100
8000668a:	04 9a       	mov	r10,r2
8000668c:	1a d8       	st.w	--sp,r8
8000668e:	08 9c       	mov	r12,r4
80006690:	fa c8 f9 40 	sub	r8,sp,-1728
80006694:	fa c9 ff b4 	sub	r9,sp,-76
80006698:	fe b0 f5 1a 	rcall	800050cc <get_arg>
8000669c:	2f dd       	sub	sp,-12
8000669e:	78 0b       	ld.w	r11,r12[0x0]
800066a0:	c2 48       	rjmp	800066e8 <_vfprintf_r+0x12ec>
800066a2:	ee ca ff ff 	sub	r10,r7,-1
800066a6:	10 37       	cp.w	r7,r8
800066a8:	c0 94       	brge	800066ba <_vfprintf_r+0x12be>
800066aa:	fa c9 f9 44 	sub	r9,sp,-1724
800066ae:	f2 06 00 36 	add	r6,r9,r6<<0x3
800066b2:	14 97       	mov	r7,r10
800066b4:	ec fb fd 88 	ld.w	r11,r6[-632]
800066b8:	c1 88       	rjmp	800066e8 <_vfprintf_r+0x12ec>
800066ba:	41 09       	lddsp	r9,sp[0x40]
800066bc:	59 f8       	cp.w	r8,31
800066be:	e0 89 00 11 	brgt	800066e0 <_vfprintf_r+0x12e4>
800066c2:	f2 cb ff fc 	sub	r11,r9,-4
800066c6:	51 0b       	stdsp	sp[0x40],r11
800066c8:	fa c6 f9 44 	sub	r6,sp,-1724
800066cc:	72 0b       	ld.w	r11,r9[0x0]
800066ce:	ec 08 00 39 	add	r9,r6,r8<<0x3
800066d2:	f3 4b fd 88 	st.w	r9[-632],r11
800066d6:	2f f8       	sub	r8,-1
800066d8:	14 97       	mov	r7,r10
800066da:	fb 48 06 b4 	st.w	sp[1716],r8
800066de:	c0 58       	rjmp	800066e8 <_vfprintf_r+0x12ec>
800066e0:	72 0b       	ld.w	r11,r9[0x0]
800066e2:	14 97       	mov	r7,r10
800066e4:	2f c9       	sub	r9,-4
800066e6:	51 09       	stdsp	sp[0x40],r9
800066e8:	50 1b       	stdsp	sp[0x4],r11
800066ea:	30 0e       	mov	lr,0
800066ec:	30 18       	mov	r8,1
800066ee:	50 0e       	stdsp	sp[0x0],lr
800066f0:	c2 29       	rjmp	80006934 <_vfprintf_r+0x1538>
800066f2:	50 a7       	stdsp	sp[0x28],r7
800066f4:	50 80       	stdsp	sp[0x20],r0
800066f6:	0c 97       	mov	r7,r6
800066f8:	04 94       	mov	r4,r2
800066fa:	06 96       	mov	r6,r3
800066fc:	02 92       	mov	r2,r1
800066fe:	fe cc bb 12 	sub	r12,pc,-17646
80006702:	40 93       	lddsp	r3,sp[0x24]
80006704:	10 90       	mov	r0,r8
80006706:	40 41       	lddsp	r1,sp[0x10]
80006708:	50 dc       	stdsp	sp[0x34],r12
8000670a:	ed b5 00 05 	bld	r5,0x5
8000670e:	c5 51       	brne	800067b8 <_vfprintf_r+0x13bc>
80006710:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006714:	40 3b       	lddsp	r11,sp[0xc]
80006716:	58 0b       	cp.w	r11,0
80006718:	c2 20       	breq	8000675c <_vfprintf_r+0x1360>
8000671a:	10 36       	cp.w	r6,r8
8000671c:	c0 a4       	brge	80006730 <_vfprintf_r+0x1334>
8000671e:	fa ca f9 44 	sub	r10,sp,-1724
80006722:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006726:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000672a:	fa e9 00 00 	st.d	sp[0],r8
8000672e:	cf 28       	rjmp	80006912 <_vfprintf_r+0x1516>
80006730:	fa c8 f9 50 	sub	r8,sp,-1712
80006734:	1a d8       	st.w	--sp,r8
80006736:	fa c8 fa b8 	sub	r8,sp,-1352
8000673a:	04 9a       	mov	r10,r2
8000673c:	1a d8       	st.w	--sp,r8
8000673e:	0c 9b       	mov	r11,r6
80006740:	fa c8 fb b4 	sub	r8,sp,-1100
80006744:	08 9c       	mov	r12,r4
80006746:	1a d8       	st.w	--sp,r8
80006748:	fa c8 f9 40 	sub	r8,sp,-1728
8000674c:	fa c9 ff b4 	sub	r9,sp,-76
80006750:	fe b0 f4 be 	rcall	800050cc <get_arg>
80006754:	2f dd       	sub	sp,-12
80006756:	f8 ea 00 00 	ld.d	r10,r12[0]
8000675a:	c0 c8       	rjmp	80006772 <_vfprintf_r+0x1376>
8000675c:	ee ca ff ff 	sub	r10,r7,-1
80006760:	10 37       	cp.w	r7,r8
80006762:	c0 b4       	brge	80006778 <_vfprintf_r+0x137c>
80006764:	fa c9 f9 44 	sub	r9,sp,-1724
80006768:	14 97       	mov	r7,r10
8000676a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000676e:	ec ea fd 88 	ld.d	r10,r6[-632]
80006772:	fa eb 00 00 	st.d	sp[0],r10
80006776:	cc e8       	rjmp	80006912 <_vfprintf_r+0x1516>
80006778:	41 09       	lddsp	r9,sp[0x40]
8000677a:	59 f8       	cp.w	r8,31
8000677c:	e0 89 00 16 	brgt	800067a8 <_vfprintf_r+0x13ac>
80006780:	f2 e6 00 00 	ld.d	r6,r9[0]
80006784:	f2 cb ff f8 	sub	r11,r9,-8
80006788:	fa e7 00 00 	st.d	sp[0],r6
8000678c:	51 0b       	stdsp	sp[0x40],r11
8000678e:	fa c6 f9 44 	sub	r6,sp,-1724
80006792:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006796:	fa e6 00 00 	ld.d	r6,sp[0]
8000679a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000679e:	2f f8       	sub	r8,-1
800067a0:	14 97       	mov	r7,r10
800067a2:	fb 48 06 b4 	st.w	sp[1716],r8
800067a6:	cb 68       	rjmp	80006912 <_vfprintf_r+0x1516>
800067a8:	f2 e6 00 00 	ld.d	r6,r9[0]
800067ac:	2f 89       	sub	r9,-8
800067ae:	fa e7 00 00 	st.d	sp[0],r6
800067b2:	51 09       	stdsp	sp[0x40],r9
800067b4:	14 97       	mov	r7,r10
800067b6:	ca e8       	rjmp	80006912 <_vfprintf_r+0x1516>
800067b8:	ed b5 00 04 	bld	r5,0x4
800067bc:	c1 71       	brne	800067ea <_vfprintf_r+0x13ee>
800067be:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067c2:	40 3e       	lddsp	lr,sp[0xc]
800067c4:	58 0e       	cp.w	lr,0
800067c6:	c0 80       	breq	800067d6 <_vfprintf_r+0x13da>
800067c8:	10 36       	cp.w	r6,r8
800067ca:	c6 94       	brge	8000689c <_vfprintf_r+0x14a0>
800067cc:	fa cc f9 44 	sub	r12,sp,-1724
800067d0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800067d4:	c8 28       	rjmp	800068d8 <_vfprintf_r+0x14dc>
800067d6:	ee ca ff ff 	sub	r10,r7,-1
800067da:	10 37       	cp.w	r7,r8
800067dc:	e0 84 00 81 	brge	800068de <_vfprintf_r+0x14e2>
800067e0:	fa cb f9 44 	sub	r11,sp,-1724
800067e4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800067e8:	c7 78       	rjmp	800068d6 <_vfprintf_r+0x14da>
800067ea:	ed b5 00 06 	bld	r5,0x6
800067ee:	c4 b1       	brne	80006884 <_vfprintf_r+0x1488>
800067f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067f4:	40 3c       	lddsp	r12,sp[0xc]
800067f6:	58 0c       	cp.w	r12,0
800067f8:	c1 d0       	breq	80006832 <_vfprintf_r+0x1436>
800067fa:	10 36       	cp.w	r6,r8
800067fc:	c0 64       	brge	80006808 <_vfprintf_r+0x140c>
800067fe:	fa cb f9 44 	sub	r11,sp,-1724
80006802:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006806:	c1 f8       	rjmp	80006844 <_vfprintf_r+0x1448>
80006808:	fa c8 f9 50 	sub	r8,sp,-1712
8000680c:	1a d8       	st.w	--sp,r8
8000680e:	fa c8 fa b8 	sub	r8,sp,-1352
80006812:	1a d8       	st.w	--sp,r8
80006814:	fa c8 fb b4 	sub	r8,sp,-1100
80006818:	1a d8       	st.w	--sp,r8
8000681a:	fa c8 f9 40 	sub	r8,sp,-1728
8000681e:	fa c9 ff b4 	sub	r9,sp,-76
80006822:	04 9a       	mov	r10,r2
80006824:	0c 9b       	mov	r11,r6
80006826:	08 9c       	mov	r12,r4
80006828:	fe b0 f4 52 	rcall	800050cc <get_arg>
8000682c:	2f dd       	sub	sp,-12
8000682e:	98 18       	ld.sh	r8,r12[0x2]
80006830:	c2 78       	rjmp	8000687e <_vfprintf_r+0x1482>
80006832:	ee ca ff ff 	sub	r10,r7,-1
80006836:	10 37       	cp.w	r7,r8
80006838:	c0 a4       	brge	8000684c <_vfprintf_r+0x1450>
8000683a:	fa c9 f9 44 	sub	r9,sp,-1724
8000683e:	14 97       	mov	r7,r10
80006840:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006844:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006848:	c1 b8       	rjmp	8000687e <_vfprintf_r+0x1482>
8000684a:	d7 03       	nop
8000684c:	41 09       	lddsp	r9,sp[0x40]
8000684e:	59 f8       	cp.w	r8,31
80006850:	e0 89 00 13 	brgt	80006876 <_vfprintf_r+0x147a>
80006854:	f2 cb ff fc 	sub	r11,r9,-4
80006858:	51 0b       	stdsp	sp[0x40],r11
8000685a:	72 09       	ld.w	r9,r9[0x0]
8000685c:	fa c6 f9 44 	sub	r6,sp,-1724
80006860:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006864:	2f f8       	sub	r8,-1
80006866:	f7 49 fd 88 	st.w	r11[-632],r9
8000686a:	fb 48 06 b4 	st.w	sp[1716],r8
8000686e:	14 97       	mov	r7,r10
80006870:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006874:	c0 58       	rjmp	8000687e <_vfprintf_r+0x1482>
80006876:	92 18       	ld.sh	r8,r9[0x2]
80006878:	14 97       	mov	r7,r10
8000687a:	2f c9       	sub	r9,-4
8000687c:	51 09       	stdsp	sp[0x40],r9
8000687e:	5c 78       	castu.h	r8
80006880:	50 18       	stdsp	sp[0x4],r8
80006882:	c4 68       	rjmp	8000690e <_vfprintf_r+0x1512>
80006884:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006888:	40 3c       	lddsp	r12,sp[0xc]
8000688a:	58 0c       	cp.w	r12,0
8000688c:	c1 d0       	breq	800068c6 <_vfprintf_r+0x14ca>
8000688e:	10 36       	cp.w	r6,r8
80006890:	c0 64       	brge	8000689c <_vfprintf_r+0x14a0>
80006892:	fa cb f9 44 	sub	r11,sp,-1724
80006896:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000689a:	c1 f8       	rjmp	800068d8 <_vfprintf_r+0x14dc>
8000689c:	fa c8 f9 50 	sub	r8,sp,-1712
800068a0:	1a d8       	st.w	--sp,r8
800068a2:	fa c8 fa b8 	sub	r8,sp,-1352
800068a6:	0c 9b       	mov	r11,r6
800068a8:	1a d8       	st.w	--sp,r8
800068aa:	fa c8 fb b4 	sub	r8,sp,-1100
800068ae:	04 9a       	mov	r10,r2
800068b0:	1a d8       	st.w	--sp,r8
800068b2:	08 9c       	mov	r12,r4
800068b4:	fa c8 f9 40 	sub	r8,sp,-1728
800068b8:	fa c9 ff b4 	sub	r9,sp,-76
800068bc:	fe b0 f4 08 	rcall	800050cc <get_arg>
800068c0:	2f dd       	sub	sp,-12
800068c2:	78 0b       	ld.w	r11,r12[0x0]
800068c4:	c2 48       	rjmp	8000690c <_vfprintf_r+0x1510>
800068c6:	ee ca ff ff 	sub	r10,r7,-1
800068ca:	10 37       	cp.w	r7,r8
800068cc:	c0 94       	brge	800068de <_vfprintf_r+0x14e2>
800068ce:	fa c9 f9 44 	sub	r9,sp,-1724
800068d2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800068d6:	14 97       	mov	r7,r10
800068d8:	ec fb fd 88 	ld.w	r11,r6[-632]
800068dc:	c1 88       	rjmp	8000690c <_vfprintf_r+0x1510>
800068de:	41 09       	lddsp	r9,sp[0x40]
800068e0:	59 f8       	cp.w	r8,31
800068e2:	e0 89 00 11 	brgt	80006904 <_vfprintf_r+0x1508>
800068e6:	f2 cb ff fc 	sub	r11,r9,-4
800068ea:	51 0b       	stdsp	sp[0x40],r11
800068ec:	fa c6 f9 44 	sub	r6,sp,-1724
800068f0:	72 0b       	ld.w	r11,r9[0x0]
800068f2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800068f6:	f3 4b fd 88 	st.w	r9[-632],r11
800068fa:	2f f8       	sub	r8,-1
800068fc:	14 97       	mov	r7,r10
800068fe:	fb 48 06 b4 	st.w	sp[1716],r8
80006902:	c0 58       	rjmp	8000690c <_vfprintf_r+0x1510>
80006904:	72 0b       	ld.w	r11,r9[0x0]
80006906:	14 97       	mov	r7,r10
80006908:	2f c9       	sub	r9,-4
8000690a:	51 09       	stdsp	sp[0x40],r9
8000690c:	50 1b       	stdsp	sp[0x4],r11
8000690e:	30 0e       	mov	lr,0
80006910:	50 0e       	stdsp	sp[0x0],lr
80006912:	40 08       	lddsp	r8,sp[0x0]
80006914:	40 1c       	lddsp	r12,sp[0x4]
80006916:	18 48       	or	r8,r12
80006918:	5f 19       	srne	r9
8000691a:	0a 98       	mov	r8,r5
8000691c:	eb e9 00 09 	and	r9,r5,r9
80006920:	a1 b8       	sbr	r8,0x1
80006922:	58 09       	cp.w	r9,0
80006924:	c0 70       	breq	80006932 <_vfprintf_r+0x1536>
80006926:	10 95       	mov	r5,r8
80006928:	fb 60 06 b9 	st.b	sp[1721],r0
8000692c:	33 08       	mov	r8,48
8000692e:	fb 68 06 b8 	st.b	sp[1720],r8
80006932:	30 28       	mov	r8,2
80006934:	30 09       	mov	r9,0
80006936:	fb 69 06 bb 	st.b	sp[1723],r9
8000693a:	0a 99       	mov	r9,r5
8000693c:	a7 d9       	cbr	r9,0x7
8000693e:	40 2b       	lddsp	r11,sp[0x8]
80006940:	40 16       	lddsp	r6,sp[0x4]
80006942:	58 0b       	cp.w	r11,0
80006944:	5f 1a       	srne	r10
80006946:	f2 05 17 40 	movge	r5,r9
8000694a:	fa c2 f9 78 	sub	r2,sp,-1672
8000694e:	40 09       	lddsp	r9,sp[0x0]
80006950:	0c 49       	or	r9,r6
80006952:	5f 19       	srne	r9
80006954:	f5 e9 10 09 	or	r9,r10,r9
80006958:	c5 c0       	breq	80006a10 <_vfprintf_r+0x1614>
8000695a:	30 19       	mov	r9,1
8000695c:	f2 08 18 00 	cp.b	r8,r9
80006960:	c0 60       	breq	8000696c <_vfprintf_r+0x1570>
80006962:	30 29       	mov	r9,2
80006964:	f2 08 18 00 	cp.b	r8,r9
80006968:	c0 41       	brne	80006970 <_vfprintf_r+0x1574>
8000696a:	c3 c8       	rjmp	800069e2 <_vfprintf_r+0x15e6>
8000696c:	04 96       	mov	r6,r2
8000696e:	c3 08       	rjmp	800069ce <_vfprintf_r+0x15d2>
80006970:	04 96       	mov	r6,r2
80006972:	fa e8 00 00 	ld.d	r8,sp[0]
80006976:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000697a:	2d 0a       	sub	r10,-48
8000697c:	0c fa       	st.b	--r6,r10
8000697e:	f0 0b 16 03 	lsr	r11,r8,0x3
80006982:	f2 0c 16 03 	lsr	r12,r9,0x3
80006986:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000698a:	18 99       	mov	r9,r12
8000698c:	16 98       	mov	r8,r11
8000698e:	58 08       	cp.w	r8,0
80006990:	5c 29       	cpc	r9
80006992:	cf 21       	brne	80006976 <_vfprintf_r+0x157a>
80006994:	fa e9 00 00 	st.d	sp[0],r8
80006998:	ed b5 00 00 	bld	r5,0x0
8000699c:	c4 51       	brne	80006a26 <_vfprintf_r+0x162a>
8000699e:	33 09       	mov	r9,48
800069a0:	f2 0a 18 00 	cp.b	r10,r9
800069a4:	c4 10       	breq	80006a26 <_vfprintf_r+0x162a>
800069a6:	0c f9       	st.b	--r6,r9
800069a8:	c3 f8       	rjmp	80006a26 <_vfprintf_r+0x162a>
800069aa:	fa ea 00 00 	ld.d	r10,sp[0]
800069ae:	30 a8       	mov	r8,10
800069b0:	30 09       	mov	r9,0
800069b2:	e0 a0 17 81 	rcall	800098b4 <__avr32_umod64>
800069b6:	30 a8       	mov	r8,10
800069b8:	2d 0a       	sub	r10,-48
800069ba:	30 09       	mov	r9,0
800069bc:	ac 8a       	st.b	r6[0x0],r10
800069be:	fa ea 00 00 	ld.d	r10,sp[0]
800069c2:	fe b0 ee 3e 	rcall	8000463e <__avr32_udiv64>
800069c6:	16 99       	mov	r9,r11
800069c8:	14 98       	mov	r8,r10
800069ca:	fa e9 00 00 	st.d	sp[0],r8
800069ce:	20 16       	sub	r6,1
800069d0:	fa ea 00 00 	ld.d	r10,sp[0]
800069d4:	58 9a       	cp.w	r10,9
800069d6:	5c 2b       	cpc	r11
800069d8:	fe 9b ff e9 	brhi	800069aa <_vfprintf_r+0x15ae>
800069dc:	1b f8       	ld.ub	r8,sp[0x7]
800069de:	2d 08       	sub	r8,-48
800069e0:	c2 08       	rjmp	80006a20 <_vfprintf_r+0x1624>
800069e2:	04 96       	mov	r6,r2
800069e4:	fa e8 00 00 	ld.d	r8,sp[0]
800069e8:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800069ec:	40 de       	lddsp	lr,sp[0x34]
800069ee:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800069f2:	0c fa       	st.b	--r6,r10
800069f4:	f2 0b 16 04 	lsr	r11,r9,0x4
800069f8:	f0 0a 16 04 	lsr	r10,r8,0x4
800069fc:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006a00:	16 99       	mov	r9,r11
80006a02:	14 98       	mov	r8,r10
80006a04:	58 08       	cp.w	r8,0
80006a06:	5c 29       	cpc	r9
80006a08:	cf 01       	brne	800069e8 <_vfprintf_r+0x15ec>
80006a0a:	fa e9 00 00 	st.d	sp[0],r8
80006a0e:	c0 c8       	rjmp	80006a26 <_vfprintf_r+0x162a>
80006a10:	58 08       	cp.w	r8,0
80006a12:	c0 91       	brne	80006a24 <_vfprintf_r+0x1628>
80006a14:	ed b5 00 00 	bld	r5,0x0
80006a18:	c0 61       	brne	80006a24 <_vfprintf_r+0x1628>
80006a1a:	fa c6 f9 79 	sub	r6,sp,-1671
80006a1e:	33 08       	mov	r8,48
80006a20:	ac 88       	st.b	r6[0x0],r8
80006a22:	c0 28       	rjmp	80006a26 <_vfprintf_r+0x162a>
80006a24:	04 96       	mov	r6,r2
80006a26:	0c 12       	sub	r2,r6
80006a28:	c1 c8       	rjmp	80006a60 <_vfprintf_r+0x1664>
80006a2a:	50 a7       	stdsp	sp[0x28],r7
80006a2c:	50 80       	stdsp	sp[0x20],r0
80006a2e:	40 93       	lddsp	r3,sp[0x24]
80006a30:	0c 97       	mov	r7,r6
80006a32:	10 90       	mov	r0,r8
80006a34:	04 94       	mov	r4,r2
80006a36:	40 41       	lddsp	r1,sp[0x10]
80006a38:	58 08       	cp.w	r8,0
80006a3a:	e0 80 04 4f 	breq	800072d8 <_vfprintf_r+0x1edc>
80006a3e:	fb 68 06 60 	st.b	sp[1632],r8
80006a42:	30 0c       	mov	r12,0
80006a44:	30 08       	mov	r8,0
80006a46:	30 12       	mov	r2,1
80006a48:	fb 68 06 bb 	st.b	sp[1723],r8
80006a4c:	50 2c       	stdsp	sp[0x8],r12
80006a4e:	fa c6 f9 a0 	sub	r6,sp,-1632
80006a52:	c0 78       	rjmp	80006a60 <_vfprintf_r+0x1664>
80006a54:	30 0b       	mov	r11,0
80006a56:	50 2b       	stdsp	sp[0x8],r11
80006a58:	c0 48       	rjmp	80006a60 <_vfprintf_r+0x1664>
80006a5a:	40 22       	lddsp	r2,sp[0x8]
80006a5c:	30 0a       	mov	r10,0
80006a5e:	50 2a       	stdsp	sp[0x8],r10
80006a60:	40 29       	lddsp	r9,sp[0x8]
80006a62:	e4 09 0c 49 	max	r9,r2,r9
80006a66:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006a6a:	50 39       	stdsp	sp[0xc],r9
80006a6c:	0a 9e       	mov	lr,r5
80006a6e:	30 09       	mov	r9,0
80006a70:	e2 1e 00 02 	andl	lr,0x2,COH
80006a74:	f2 08 18 00 	cp.b	r8,r9
80006a78:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80006a7c:	f7 b8 01 ff 	subne	r8,-1
80006a80:	fb f8 1a 03 	st.wne	sp[0xc],r8
80006a84:	0a 9b       	mov	r11,r5
80006a86:	58 0e       	cp.w	lr,0
80006a88:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80006a8c:	f7 bc 01 fe 	subne	r12,-2
80006a90:	fb fc 1a 03 	st.wne	sp[0xc],r12
80006a94:	e2 1b 00 84 	andl	r11,0x84,COH
80006a98:	50 fe       	stdsp	sp[0x3c],lr
80006a9a:	50 9b       	stdsp	sp[0x24],r11
80006a9c:	c4 71       	brne	80006b2a <_vfprintf_r+0x172e>
80006a9e:	40 8a       	lddsp	r10,sp[0x20]
80006aa0:	40 39       	lddsp	r9,sp[0xc]
80006aa2:	12 1a       	sub	r10,r9
80006aa4:	50 4a       	stdsp	sp[0x10],r10
80006aa6:	58 0a       	cp.w	r10,0
80006aa8:	e0 89 00 20 	brgt	80006ae8 <_vfprintf_r+0x16ec>
80006aac:	c3 f8       	rjmp	80006b2a <_vfprintf_r+0x172e>
80006aae:	2f 09       	sub	r9,-16
80006ab0:	2f f8       	sub	r8,-1
80006ab2:	fe ce be ae 	sub	lr,pc,-16722
80006ab6:	31 0c       	mov	r12,16
80006ab8:	fb 49 06 90 	st.w	sp[1680],r9
80006abc:	87 0e       	st.w	r3[0x0],lr
80006abe:	87 1c       	st.w	r3[0x4],r12
80006ac0:	fb 48 06 8c 	st.w	sp[1676],r8
80006ac4:	58 78       	cp.w	r8,7
80006ac6:	e0 89 00 04 	brgt	80006ace <_vfprintf_r+0x16d2>
80006aca:	2f 83       	sub	r3,-8
80006acc:	c0 b8       	rjmp	80006ae2 <_vfprintf_r+0x16e6>
80006ace:	fa ca f9 78 	sub	r10,sp,-1672
80006ad2:	02 9b       	mov	r11,r1
80006ad4:	08 9c       	mov	r12,r4
80006ad6:	fe b0 f4 85 	rcall	800053e0 <__sprint_r>
80006ada:	e0 81 04 10 	brne	800072fa <_vfprintf_r+0x1efe>
80006ade:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ae2:	40 4b       	lddsp	r11,sp[0x10]
80006ae4:	21 0b       	sub	r11,16
80006ae6:	50 4b       	stdsp	sp[0x10],r11
80006ae8:	fa f9 06 90 	ld.w	r9,sp[1680]
80006aec:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006af0:	fe ca be ec 	sub	r10,pc,-16660
80006af4:	40 4e       	lddsp	lr,sp[0x10]
80006af6:	59 0e       	cp.w	lr,16
80006af8:	fe 99 ff db 	brgt	80006aae <_vfprintf_r+0x16b2>
80006afc:	1c 09       	add	r9,lr
80006afe:	2f f8       	sub	r8,-1
80006b00:	87 0a       	st.w	r3[0x0],r10
80006b02:	fb 49 06 90 	st.w	sp[1680],r9
80006b06:	87 1e       	st.w	r3[0x4],lr
80006b08:	fb 48 06 8c 	st.w	sp[1676],r8
80006b0c:	58 78       	cp.w	r8,7
80006b0e:	e0 89 00 04 	brgt	80006b16 <_vfprintf_r+0x171a>
80006b12:	2f 83       	sub	r3,-8
80006b14:	c0 b8       	rjmp	80006b2a <_vfprintf_r+0x172e>
80006b16:	fa ca f9 78 	sub	r10,sp,-1672
80006b1a:	02 9b       	mov	r11,r1
80006b1c:	08 9c       	mov	r12,r4
80006b1e:	fe b0 f4 61 	rcall	800053e0 <__sprint_r>
80006b22:	e0 81 03 ec 	brne	800072fa <_vfprintf_r+0x1efe>
80006b26:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b2a:	30 09       	mov	r9,0
80006b2c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006b30:	f2 08 18 00 	cp.b	r8,r9
80006b34:	c1 f0       	breq	80006b72 <_vfprintf_r+0x1776>
80006b36:	fa f8 06 90 	ld.w	r8,sp[1680]
80006b3a:	fa c9 f9 45 	sub	r9,sp,-1723
80006b3e:	2f f8       	sub	r8,-1
80006b40:	87 09       	st.w	r3[0x0],r9
80006b42:	fb 48 06 90 	st.w	sp[1680],r8
80006b46:	30 19       	mov	r9,1
80006b48:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b4c:	87 19       	st.w	r3[0x4],r9
80006b4e:	2f f8       	sub	r8,-1
80006b50:	fb 48 06 8c 	st.w	sp[1676],r8
80006b54:	58 78       	cp.w	r8,7
80006b56:	e0 89 00 04 	brgt	80006b5e <_vfprintf_r+0x1762>
80006b5a:	2f 83       	sub	r3,-8
80006b5c:	c0 b8       	rjmp	80006b72 <_vfprintf_r+0x1776>
80006b5e:	fa ca f9 78 	sub	r10,sp,-1672
80006b62:	02 9b       	mov	r11,r1
80006b64:	08 9c       	mov	r12,r4
80006b66:	fe b0 f4 3d 	rcall	800053e0 <__sprint_r>
80006b6a:	e0 81 03 c8 	brne	800072fa <_vfprintf_r+0x1efe>
80006b6e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b72:	40 fc       	lddsp	r12,sp[0x3c]
80006b74:	58 0c       	cp.w	r12,0
80006b76:	c1 f0       	breq	80006bb4 <_vfprintf_r+0x17b8>
80006b78:	fa f8 06 90 	ld.w	r8,sp[1680]
80006b7c:	fa c9 f9 48 	sub	r9,sp,-1720
80006b80:	2f e8       	sub	r8,-2
80006b82:	87 09       	st.w	r3[0x0],r9
80006b84:	fb 48 06 90 	st.w	sp[1680],r8
80006b88:	30 29       	mov	r9,2
80006b8a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b8e:	87 19       	st.w	r3[0x4],r9
80006b90:	2f f8       	sub	r8,-1
80006b92:	fb 48 06 8c 	st.w	sp[1676],r8
80006b96:	58 78       	cp.w	r8,7
80006b98:	e0 89 00 04 	brgt	80006ba0 <_vfprintf_r+0x17a4>
80006b9c:	2f 83       	sub	r3,-8
80006b9e:	c0 b8       	rjmp	80006bb4 <_vfprintf_r+0x17b8>
80006ba0:	fa ca f9 78 	sub	r10,sp,-1672
80006ba4:	02 9b       	mov	r11,r1
80006ba6:	08 9c       	mov	r12,r4
80006ba8:	fe b0 f4 1c 	rcall	800053e0 <__sprint_r>
80006bac:	e0 81 03 a7 	brne	800072fa <_vfprintf_r+0x1efe>
80006bb0:	fa c3 f9 e0 	sub	r3,sp,-1568
80006bb4:	40 9b       	lddsp	r11,sp[0x24]
80006bb6:	e0 4b 00 80 	cp.w	r11,128
80006bba:	c4 71       	brne	80006c48 <_vfprintf_r+0x184c>
80006bbc:	40 8a       	lddsp	r10,sp[0x20]
80006bbe:	40 39       	lddsp	r9,sp[0xc]
80006bc0:	12 1a       	sub	r10,r9
80006bc2:	50 4a       	stdsp	sp[0x10],r10
80006bc4:	58 0a       	cp.w	r10,0
80006bc6:	e0 89 00 20 	brgt	80006c06 <_vfprintf_r+0x180a>
80006bca:	c3 f8       	rjmp	80006c48 <_vfprintf_r+0x184c>
80006bcc:	2f 09       	sub	r9,-16
80006bce:	2f f8       	sub	r8,-1
80006bd0:	fe ce bf bc 	sub	lr,pc,-16452
80006bd4:	31 0c       	mov	r12,16
80006bd6:	fb 49 06 90 	st.w	sp[1680],r9
80006bda:	87 0e       	st.w	r3[0x0],lr
80006bdc:	87 1c       	st.w	r3[0x4],r12
80006bde:	fb 48 06 8c 	st.w	sp[1676],r8
80006be2:	58 78       	cp.w	r8,7
80006be4:	e0 89 00 04 	brgt	80006bec <_vfprintf_r+0x17f0>
80006be8:	2f 83       	sub	r3,-8
80006bea:	c0 b8       	rjmp	80006c00 <_vfprintf_r+0x1804>
80006bec:	fa ca f9 78 	sub	r10,sp,-1672
80006bf0:	02 9b       	mov	r11,r1
80006bf2:	08 9c       	mov	r12,r4
80006bf4:	fe b0 f3 f6 	rcall	800053e0 <__sprint_r>
80006bf8:	e0 81 03 81 	brne	800072fa <_vfprintf_r+0x1efe>
80006bfc:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c00:	40 4b       	lddsp	r11,sp[0x10]
80006c02:	21 0b       	sub	r11,16
80006c04:	50 4b       	stdsp	sp[0x10],r11
80006c06:	fa f9 06 90 	ld.w	r9,sp[1680]
80006c0a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006c0e:	fe ca bf fa 	sub	r10,pc,-16390
80006c12:	40 4e       	lddsp	lr,sp[0x10]
80006c14:	59 0e       	cp.w	lr,16
80006c16:	fe 99 ff db 	brgt	80006bcc <_vfprintf_r+0x17d0>
80006c1a:	1c 09       	add	r9,lr
80006c1c:	2f f8       	sub	r8,-1
80006c1e:	87 0a       	st.w	r3[0x0],r10
80006c20:	fb 49 06 90 	st.w	sp[1680],r9
80006c24:	87 1e       	st.w	r3[0x4],lr
80006c26:	fb 48 06 8c 	st.w	sp[1676],r8
80006c2a:	58 78       	cp.w	r8,7
80006c2c:	e0 89 00 04 	brgt	80006c34 <_vfprintf_r+0x1838>
80006c30:	2f 83       	sub	r3,-8
80006c32:	c0 b8       	rjmp	80006c48 <_vfprintf_r+0x184c>
80006c34:	fa ca f9 78 	sub	r10,sp,-1672
80006c38:	02 9b       	mov	r11,r1
80006c3a:	08 9c       	mov	r12,r4
80006c3c:	fe b0 f3 d2 	rcall	800053e0 <__sprint_r>
80006c40:	e0 81 03 5d 	brne	800072fa <_vfprintf_r+0x1efe>
80006c44:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c48:	40 2c       	lddsp	r12,sp[0x8]
80006c4a:	04 1c       	sub	r12,r2
80006c4c:	50 2c       	stdsp	sp[0x8],r12
80006c4e:	58 0c       	cp.w	r12,0
80006c50:	e0 89 00 20 	brgt	80006c90 <_vfprintf_r+0x1894>
80006c54:	c3 f8       	rjmp	80006cd2 <_vfprintf_r+0x18d6>
80006c56:	2f 09       	sub	r9,-16
80006c58:	2f f8       	sub	r8,-1
80006c5a:	fe cb c0 46 	sub	r11,pc,-16314
80006c5e:	31 0a       	mov	r10,16
80006c60:	fb 49 06 90 	st.w	sp[1680],r9
80006c64:	87 0b       	st.w	r3[0x0],r11
80006c66:	87 1a       	st.w	r3[0x4],r10
80006c68:	fb 48 06 8c 	st.w	sp[1676],r8
80006c6c:	58 78       	cp.w	r8,7
80006c6e:	e0 89 00 04 	brgt	80006c76 <_vfprintf_r+0x187a>
80006c72:	2f 83       	sub	r3,-8
80006c74:	c0 b8       	rjmp	80006c8a <_vfprintf_r+0x188e>
80006c76:	fa ca f9 78 	sub	r10,sp,-1672
80006c7a:	02 9b       	mov	r11,r1
80006c7c:	08 9c       	mov	r12,r4
80006c7e:	fe b0 f3 b1 	rcall	800053e0 <__sprint_r>
80006c82:	e0 81 03 3c 	brne	800072fa <_vfprintf_r+0x1efe>
80006c86:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c8a:	40 29       	lddsp	r9,sp[0x8]
80006c8c:	21 09       	sub	r9,16
80006c8e:	50 29       	stdsp	sp[0x8],r9
80006c90:	fa f9 06 90 	ld.w	r9,sp[1680]
80006c94:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006c98:	fe ca c0 84 	sub	r10,pc,-16252
80006c9c:	40 2e       	lddsp	lr,sp[0x8]
80006c9e:	59 0e       	cp.w	lr,16
80006ca0:	fe 99 ff db 	brgt	80006c56 <_vfprintf_r+0x185a>
80006ca4:	1c 09       	add	r9,lr
80006ca6:	2f f8       	sub	r8,-1
80006ca8:	87 0a       	st.w	r3[0x0],r10
80006caa:	fb 49 06 90 	st.w	sp[1680],r9
80006cae:	87 1e       	st.w	r3[0x4],lr
80006cb0:	fb 48 06 8c 	st.w	sp[1676],r8
80006cb4:	58 78       	cp.w	r8,7
80006cb6:	e0 89 00 04 	brgt	80006cbe <_vfprintf_r+0x18c2>
80006cba:	2f 83       	sub	r3,-8
80006cbc:	c0 b8       	rjmp	80006cd2 <_vfprintf_r+0x18d6>
80006cbe:	fa ca f9 78 	sub	r10,sp,-1672
80006cc2:	02 9b       	mov	r11,r1
80006cc4:	08 9c       	mov	r12,r4
80006cc6:	fe b0 f3 8d 	rcall	800053e0 <__sprint_r>
80006cca:	e0 81 03 18 	brne	800072fa <_vfprintf_r+0x1efe>
80006cce:	fa c3 f9 e0 	sub	r3,sp,-1568
80006cd2:	ed b5 00 08 	bld	r5,0x8
80006cd6:	c0 b0       	breq	80006cec <_vfprintf_r+0x18f0>
80006cd8:	fa f8 06 90 	ld.w	r8,sp[1680]
80006cdc:	87 12       	st.w	r3[0x4],r2
80006cde:	87 06       	st.w	r3[0x0],r6
80006ce0:	f0 02 00 02 	add	r2,r8,r2
80006ce4:	fb 42 06 90 	st.w	sp[1680],r2
80006ce8:	e0 8f 01 d4 	bral	80007090 <_vfprintf_r+0x1c94>
80006cec:	e0 40 00 65 	cp.w	r0,101
80006cf0:	e0 8a 01 d6 	brle	8000709c <_vfprintf_r+0x1ca0>
80006cf4:	30 08       	mov	r8,0
80006cf6:	30 09       	mov	r9,0
80006cf8:	40 5b       	lddsp	r11,sp[0x14]
80006cfa:	40 7a       	lddsp	r10,sp[0x1c]
80006cfc:	e0 a0 13 d4 	rcall	800094a4 <__avr32_f64_cmp_eq>
80006d00:	c7 90       	breq	80006df2 <_vfprintf_r+0x19f6>
80006d02:	fa f8 06 90 	ld.w	r8,sp[1680]
80006d06:	fe c9 c1 06 	sub	r9,pc,-16122
80006d0a:	2f f8       	sub	r8,-1
80006d0c:	87 09       	st.w	r3[0x0],r9
80006d0e:	fb 48 06 90 	st.w	sp[1680],r8
80006d12:	30 19       	mov	r9,1
80006d14:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006d18:	87 19       	st.w	r3[0x4],r9
80006d1a:	2f f8       	sub	r8,-1
80006d1c:	fb 48 06 8c 	st.w	sp[1676],r8
80006d20:	58 78       	cp.w	r8,7
80006d22:	e0 89 00 05 	brgt	80006d2c <_vfprintf_r+0x1930>
80006d26:	2f 83       	sub	r3,-8
80006d28:	c0 c8       	rjmp	80006d40 <_vfprintf_r+0x1944>
80006d2a:	d7 03       	nop
80006d2c:	fa ca f9 78 	sub	r10,sp,-1672
80006d30:	02 9b       	mov	r11,r1
80006d32:	08 9c       	mov	r12,r4
80006d34:	fe b0 f3 56 	rcall	800053e0 <__sprint_r>
80006d38:	e0 81 02 e1 	brne	800072fa <_vfprintf_r+0x1efe>
80006d3c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d40:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006d44:	40 6c       	lddsp	r12,sp[0x18]
80006d46:	18 38       	cp.w	r8,r12
80006d48:	c0 55       	brlt	80006d52 <_vfprintf_r+0x1956>
80006d4a:	ed b5 00 00 	bld	r5,0x0
80006d4e:	e0 81 02 6b 	brne	80007224 <_vfprintf_r+0x1e28>
80006d52:	fa f8 06 90 	ld.w	r8,sp[1680]
80006d56:	2f f8       	sub	r8,-1
80006d58:	40 cb       	lddsp	r11,sp[0x30]
80006d5a:	fb 48 06 90 	st.w	sp[1680],r8
80006d5e:	30 19       	mov	r9,1
80006d60:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006d64:	87 0b       	st.w	r3[0x0],r11
80006d66:	2f f8       	sub	r8,-1
80006d68:	87 19       	st.w	r3[0x4],r9
80006d6a:	fb 48 06 8c 	st.w	sp[1676],r8
80006d6e:	58 78       	cp.w	r8,7
80006d70:	e0 89 00 04 	brgt	80006d78 <_vfprintf_r+0x197c>
80006d74:	2f 83       	sub	r3,-8
80006d76:	c0 b8       	rjmp	80006d8c <_vfprintf_r+0x1990>
80006d78:	fa ca f9 78 	sub	r10,sp,-1672
80006d7c:	02 9b       	mov	r11,r1
80006d7e:	08 9c       	mov	r12,r4
80006d80:	fe b0 f3 30 	rcall	800053e0 <__sprint_r>
80006d84:	e0 81 02 bb 	brne	800072fa <_vfprintf_r+0x1efe>
80006d88:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d8c:	40 66       	lddsp	r6,sp[0x18]
80006d8e:	20 16       	sub	r6,1
80006d90:	58 06       	cp.w	r6,0
80006d92:	e0 89 00 1d 	brgt	80006dcc <_vfprintf_r+0x19d0>
80006d96:	e0 8f 02 47 	bral	80007224 <_vfprintf_r+0x1e28>
80006d9a:	2f 09       	sub	r9,-16
80006d9c:	2f f8       	sub	r8,-1
80006d9e:	fb 49 06 90 	st.w	sp[1680],r9
80006da2:	87 02       	st.w	r3[0x0],r2
80006da4:	87 10       	st.w	r3[0x4],r0
80006da6:	fb 48 06 8c 	st.w	sp[1676],r8
80006daa:	58 78       	cp.w	r8,7
80006dac:	e0 89 00 04 	brgt	80006db4 <_vfprintf_r+0x19b8>
80006db0:	2f 83       	sub	r3,-8
80006db2:	c0 b8       	rjmp	80006dc8 <_vfprintf_r+0x19cc>
80006db4:	fa ca f9 78 	sub	r10,sp,-1672
80006db8:	02 9b       	mov	r11,r1
80006dba:	08 9c       	mov	r12,r4
80006dbc:	fe b0 f3 12 	rcall	800053e0 <__sprint_r>
80006dc0:	e0 81 02 9d 	brne	800072fa <_vfprintf_r+0x1efe>
80006dc4:	fa c3 f9 e0 	sub	r3,sp,-1568
80006dc8:	21 06       	sub	r6,16
80006dca:	c0 48       	rjmp	80006dd2 <_vfprintf_r+0x19d6>
80006dcc:	fe c2 c1 b8 	sub	r2,pc,-15944
80006dd0:	31 00       	mov	r0,16
80006dd2:	fa f9 06 90 	ld.w	r9,sp[1680]
80006dd6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006dda:	fe ca c1 c6 	sub	r10,pc,-15930
80006dde:	59 06       	cp.w	r6,16
80006de0:	fe 99 ff dd 	brgt	80006d9a <_vfprintf_r+0x199e>
80006de4:	0c 09       	add	r9,r6
80006de6:	87 0a       	st.w	r3[0x0],r10
80006de8:	fb 49 06 90 	st.w	sp[1680],r9
80006dec:	2f f8       	sub	r8,-1
80006dee:	87 16       	st.w	r3[0x4],r6
80006df0:	c5 39       	rjmp	80007096 <_vfprintf_r+0x1c9a>
80006df2:	fa fa 06 ac 	ld.w	r10,sp[1708]
80006df6:	58 0a       	cp.w	r10,0
80006df8:	e0 89 00 92 	brgt	80006f1c <_vfprintf_r+0x1b20>
80006dfc:	fa f8 06 90 	ld.w	r8,sp[1680]
80006e00:	fe c9 c2 00 	sub	r9,pc,-15872
80006e04:	2f f8       	sub	r8,-1
80006e06:	87 09       	st.w	r3[0x0],r9
80006e08:	fb 48 06 90 	st.w	sp[1680],r8
80006e0c:	30 19       	mov	r9,1
80006e0e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006e12:	87 19       	st.w	r3[0x4],r9
80006e14:	2f f8       	sub	r8,-1
80006e16:	fb 48 06 8c 	st.w	sp[1676],r8
80006e1a:	58 78       	cp.w	r8,7
80006e1c:	e0 89 00 04 	brgt	80006e24 <_vfprintf_r+0x1a28>
80006e20:	2f 83       	sub	r3,-8
80006e22:	c0 b8       	rjmp	80006e38 <_vfprintf_r+0x1a3c>
80006e24:	fa ca f9 78 	sub	r10,sp,-1672
80006e28:	02 9b       	mov	r11,r1
80006e2a:	08 9c       	mov	r12,r4
80006e2c:	fe b0 f2 da 	rcall	800053e0 <__sprint_r>
80006e30:	e0 81 02 65 	brne	800072fa <_vfprintf_r+0x1efe>
80006e34:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e38:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006e3c:	58 08       	cp.w	r8,0
80006e3e:	c0 81       	brne	80006e4e <_vfprintf_r+0x1a52>
80006e40:	40 6a       	lddsp	r10,sp[0x18]
80006e42:	58 0a       	cp.w	r10,0
80006e44:	c0 51       	brne	80006e4e <_vfprintf_r+0x1a52>
80006e46:	ed b5 00 00 	bld	r5,0x0
80006e4a:	e0 81 01 ed 	brne	80007224 <_vfprintf_r+0x1e28>
80006e4e:	40 c9       	lddsp	r9,sp[0x30]
80006e50:	fa f8 06 90 	ld.w	r8,sp[1680]
80006e54:	2f f8       	sub	r8,-1
80006e56:	87 09       	st.w	r3[0x0],r9
80006e58:	fb 48 06 90 	st.w	sp[1680],r8
80006e5c:	30 19       	mov	r9,1
80006e5e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006e62:	87 19       	st.w	r3[0x4],r9
80006e64:	2f f8       	sub	r8,-1
80006e66:	fb 48 06 8c 	st.w	sp[1676],r8
80006e6a:	58 78       	cp.w	r8,7
80006e6c:	e0 89 00 04 	brgt	80006e74 <_vfprintf_r+0x1a78>
80006e70:	2f 83       	sub	r3,-8
80006e72:	c0 b8       	rjmp	80006e88 <_vfprintf_r+0x1a8c>
80006e74:	fa ca f9 78 	sub	r10,sp,-1672
80006e78:	02 9b       	mov	r11,r1
80006e7a:	08 9c       	mov	r12,r4
80006e7c:	fe b0 f2 b2 	rcall	800053e0 <__sprint_r>
80006e80:	e0 81 02 3d 	brne	800072fa <_vfprintf_r+0x1efe>
80006e84:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e88:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006e8c:	5c 32       	neg	r2
80006e8e:	58 02       	cp.w	r2,0
80006e90:	e0 89 00 1d 	brgt	80006eca <_vfprintf_r+0x1ace>
80006e94:	c3 d8       	rjmp	80006f0e <_vfprintf_r+0x1b12>
80006e96:	2f 09       	sub	r9,-16
80006e98:	2f f8       	sub	r8,-1
80006e9a:	31 0e       	mov	lr,16
80006e9c:	fb 49 06 90 	st.w	sp[1680],r9
80006ea0:	87 00       	st.w	r3[0x0],r0
80006ea2:	87 1e       	st.w	r3[0x4],lr
80006ea4:	fb 48 06 8c 	st.w	sp[1676],r8
80006ea8:	58 78       	cp.w	r8,7
80006eaa:	e0 89 00 04 	brgt	80006eb2 <_vfprintf_r+0x1ab6>
80006eae:	2f 83       	sub	r3,-8
80006eb0:	c0 b8       	rjmp	80006ec6 <_vfprintf_r+0x1aca>
80006eb2:	fa ca f9 78 	sub	r10,sp,-1672
80006eb6:	02 9b       	mov	r11,r1
80006eb8:	08 9c       	mov	r12,r4
80006eba:	fe b0 f2 93 	rcall	800053e0 <__sprint_r>
80006ebe:	e0 81 02 1e 	brne	800072fa <_vfprintf_r+0x1efe>
80006ec2:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ec6:	21 02       	sub	r2,16
80006ec8:	c0 38       	rjmp	80006ece <_vfprintf_r+0x1ad2>
80006eca:	fe c0 c2 b6 	sub	r0,pc,-15690
80006ece:	fa f9 06 90 	ld.w	r9,sp[1680]
80006ed2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006ed6:	fe ca c2 c2 	sub	r10,pc,-15678
80006eda:	59 02       	cp.w	r2,16
80006edc:	fe 99 ff dd 	brgt	80006e96 <_vfprintf_r+0x1a9a>
80006ee0:	04 09       	add	r9,r2
80006ee2:	2f f8       	sub	r8,-1
80006ee4:	87 0a       	st.w	r3[0x0],r10
80006ee6:	fb 49 06 90 	st.w	sp[1680],r9
80006eea:	87 12       	st.w	r3[0x4],r2
80006eec:	fb 48 06 8c 	st.w	sp[1676],r8
80006ef0:	58 78       	cp.w	r8,7
80006ef2:	e0 89 00 04 	brgt	80006efa <_vfprintf_r+0x1afe>
80006ef6:	2f 83       	sub	r3,-8
80006ef8:	c0 b8       	rjmp	80006f0e <_vfprintf_r+0x1b12>
80006efa:	fa ca f9 78 	sub	r10,sp,-1672
80006efe:	02 9b       	mov	r11,r1
80006f00:	08 9c       	mov	r12,r4
80006f02:	fe b0 f2 6f 	rcall	800053e0 <__sprint_r>
80006f06:	e0 81 01 fa 	brne	800072fa <_vfprintf_r+0x1efe>
80006f0a:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f0e:	40 6c       	lddsp	r12,sp[0x18]
80006f10:	fa f8 06 90 	ld.w	r8,sp[1680]
80006f14:	87 06       	st.w	r3[0x0],r6
80006f16:	87 1c       	st.w	r3[0x4],r12
80006f18:	18 08       	add	r8,r12
80006f1a:	cb 98       	rjmp	8000708c <_vfprintf_r+0x1c90>
80006f1c:	fa f9 06 90 	ld.w	r9,sp[1680]
80006f20:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006f24:	40 6b       	lddsp	r11,sp[0x18]
80006f26:	16 3a       	cp.w	r10,r11
80006f28:	c6 f5       	brlt	80007006 <_vfprintf_r+0x1c0a>
80006f2a:	16 09       	add	r9,r11
80006f2c:	2f f8       	sub	r8,-1
80006f2e:	87 06       	st.w	r3[0x0],r6
80006f30:	fb 49 06 90 	st.w	sp[1680],r9
80006f34:	87 1b       	st.w	r3[0x4],r11
80006f36:	fb 48 06 8c 	st.w	sp[1676],r8
80006f3a:	58 78       	cp.w	r8,7
80006f3c:	e0 89 00 04 	brgt	80006f44 <_vfprintf_r+0x1b48>
80006f40:	2f 83       	sub	r3,-8
80006f42:	c0 b8       	rjmp	80006f58 <_vfprintf_r+0x1b5c>
80006f44:	fa ca f9 78 	sub	r10,sp,-1672
80006f48:	02 9b       	mov	r11,r1
80006f4a:	08 9c       	mov	r12,r4
80006f4c:	fe b0 f2 4a 	rcall	800053e0 <__sprint_r>
80006f50:	e0 81 01 d5 	brne	800072fa <_vfprintf_r+0x1efe>
80006f54:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f58:	fa f6 06 ac 	ld.w	r6,sp[1708]
80006f5c:	40 6a       	lddsp	r10,sp[0x18]
80006f5e:	14 16       	sub	r6,r10
80006f60:	58 06       	cp.w	r6,0
80006f62:	e0 89 00 1c 	brgt	80006f9a <_vfprintf_r+0x1b9e>
80006f66:	c3 d8       	rjmp	80006fe0 <_vfprintf_r+0x1be4>
80006f68:	2f 09       	sub	r9,-16
80006f6a:	2f f8       	sub	r8,-1
80006f6c:	fb 49 06 90 	st.w	sp[1680],r9
80006f70:	87 02       	st.w	r3[0x0],r2
80006f72:	87 10       	st.w	r3[0x4],r0
80006f74:	fb 48 06 8c 	st.w	sp[1676],r8
80006f78:	58 78       	cp.w	r8,7
80006f7a:	e0 89 00 04 	brgt	80006f82 <_vfprintf_r+0x1b86>
80006f7e:	2f 83       	sub	r3,-8
80006f80:	c0 b8       	rjmp	80006f96 <_vfprintf_r+0x1b9a>
80006f82:	fa ca f9 78 	sub	r10,sp,-1672
80006f86:	02 9b       	mov	r11,r1
80006f88:	08 9c       	mov	r12,r4
80006f8a:	fe b0 f2 2b 	rcall	800053e0 <__sprint_r>
80006f8e:	e0 81 01 b6 	brne	800072fa <_vfprintf_r+0x1efe>
80006f92:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f96:	21 06       	sub	r6,16
80006f98:	c0 48       	rjmp	80006fa0 <_vfprintf_r+0x1ba4>
80006f9a:	fe c2 c3 86 	sub	r2,pc,-15482
80006f9e:	31 00       	mov	r0,16
80006fa0:	fa f9 06 90 	ld.w	r9,sp[1680]
80006fa4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006fa8:	fe ca c3 94 	sub	r10,pc,-15468
80006fac:	59 06       	cp.w	r6,16
80006fae:	fe 99 ff dd 	brgt	80006f68 <_vfprintf_r+0x1b6c>
80006fb2:	0c 09       	add	r9,r6
80006fb4:	2f f8       	sub	r8,-1
80006fb6:	87 0a       	st.w	r3[0x0],r10
80006fb8:	fb 49 06 90 	st.w	sp[1680],r9
80006fbc:	87 16       	st.w	r3[0x4],r6
80006fbe:	fb 48 06 8c 	st.w	sp[1676],r8
80006fc2:	58 78       	cp.w	r8,7
80006fc4:	e0 89 00 04 	brgt	80006fcc <_vfprintf_r+0x1bd0>
80006fc8:	2f 83       	sub	r3,-8
80006fca:	c0 b8       	rjmp	80006fe0 <_vfprintf_r+0x1be4>
80006fcc:	fa ca f9 78 	sub	r10,sp,-1672
80006fd0:	02 9b       	mov	r11,r1
80006fd2:	08 9c       	mov	r12,r4
80006fd4:	fe b0 f2 06 	rcall	800053e0 <__sprint_r>
80006fd8:	e0 81 01 91 	brne	800072fa <_vfprintf_r+0x1efe>
80006fdc:	fa c3 f9 e0 	sub	r3,sp,-1568
80006fe0:	ed b5 00 00 	bld	r5,0x0
80006fe4:	e0 81 01 20 	brne	80007224 <_vfprintf_r+0x1e28>
80006fe8:	40 c9       	lddsp	r9,sp[0x30]
80006fea:	fa f8 06 90 	ld.w	r8,sp[1680]
80006fee:	2f f8       	sub	r8,-1
80006ff0:	87 09       	st.w	r3[0x0],r9
80006ff2:	fb 48 06 90 	st.w	sp[1680],r8
80006ff6:	30 19       	mov	r9,1
80006ff8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006ffc:	87 19       	st.w	r3[0x4],r9
80006ffe:	2f f8       	sub	r8,-1
80007000:	fb 48 06 8c 	st.w	sp[1676],r8
80007004:	c0 29       	rjmp	80007208 <_vfprintf_r+0x1e0c>
80007006:	14 09       	add	r9,r10
80007008:	2f f8       	sub	r8,-1
8000700a:	fb 49 06 90 	st.w	sp[1680],r9
8000700e:	87 06       	st.w	r3[0x0],r6
80007010:	87 1a       	st.w	r3[0x4],r10
80007012:	fb 48 06 8c 	st.w	sp[1676],r8
80007016:	58 78       	cp.w	r8,7
80007018:	e0 89 00 04 	brgt	80007020 <_vfprintf_r+0x1c24>
8000701c:	2f 83       	sub	r3,-8
8000701e:	c0 b8       	rjmp	80007034 <_vfprintf_r+0x1c38>
80007020:	fa ca f9 78 	sub	r10,sp,-1672
80007024:	02 9b       	mov	r11,r1
80007026:	08 9c       	mov	r12,r4
80007028:	fe b0 f1 dc 	rcall	800053e0 <__sprint_r>
8000702c:	e0 81 01 67 	brne	800072fa <_vfprintf_r+0x1efe>
80007030:	fa c3 f9 e0 	sub	r3,sp,-1568
80007034:	40 c8       	lddsp	r8,sp[0x30]
80007036:	87 08       	st.w	r3[0x0],r8
80007038:	fa f8 06 90 	ld.w	r8,sp[1680]
8000703c:	2f f8       	sub	r8,-1
8000703e:	30 19       	mov	r9,1
80007040:	fb 48 06 90 	st.w	sp[1680],r8
80007044:	87 19       	st.w	r3[0x4],r9
80007046:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000704a:	2f f8       	sub	r8,-1
8000704c:	fb 48 06 8c 	st.w	sp[1676],r8
80007050:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007054:	58 78       	cp.w	r8,7
80007056:	e0 89 00 04 	brgt	8000705e <_vfprintf_r+0x1c62>
8000705a:	2f 83       	sub	r3,-8
8000705c:	c0 b8       	rjmp	80007072 <_vfprintf_r+0x1c76>
8000705e:	fa ca f9 78 	sub	r10,sp,-1672
80007062:	02 9b       	mov	r11,r1
80007064:	08 9c       	mov	r12,r4
80007066:	fe b0 f1 bd 	rcall	800053e0 <__sprint_r>
8000706a:	e0 81 01 48 	brne	800072fa <_vfprintf_r+0x1efe>
8000706e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007072:	04 06       	add	r6,r2
80007074:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007078:	87 06       	st.w	r3[0x0],r6
8000707a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000707e:	40 66       	lddsp	r6,sp[0x18]
80007080:	40 6e       	lddsp	lr,sp[0x18]
80007082:	10 16       	sub	r6,r8
80007084:	f2 08 01 08 	sub	r8,r9,r8
80007088:	87 16       	st.w	r3[0x4],r6
8000708a:	1c 08       	add	r8,lr
8000708c:	fb 48 06 90 	st.w	sp[1680],r8
80007090:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007094:	2f f8       	sub	r8,-1
80007096:	fb 48 06 8c 	st.w	sp[1676],r8
8000709a:	cb 78       	rjmp	80007208 <_vfprintf_r+0x1e0c>
8000709c:	40 6c       	lddsp	r12,sp[0x18]
8000709e:	58 1c       	cp.w	r12,1
800070a0:	e0 89 00 06 	brgt	800070ac <_vfprintf_r+0x1cb0>
800070a4:	ed b5 00 00 	bld	r5,0x0
800070a8:	e0 81 00 85 	brne	800071b2 <_vfprintf_r+0x1db6>
800070ac:	fa f8 06 90 	ld.w	r8,sp[1680]
800070b0:	2f f8       	sub	r8,-1
800070b2:	30 19       	mov	r9,1
800070b4:	fb 48 06 90 	st.w	sp[1680],r8
800070b8:	87 06       	st.w	r3[0x0],r6
800070ba:	fa f8 06 8c 	ld.w	r8,sp[1676]
800070be:	87 19       	st.w	r3[0x4],r9
800070c0:	2f f8       	sub	r8,-1
800070c2:	fb 48 06 8c 	st.w	sp[1676],r8
800070c6:	58 78       	cp.w	r8,7
800070c8:	e0 89 00 04 	brgt	800070d0 <_vfprintf_r+0x1cd4>
800070cc:	2f 83       	sub	r3,-8
800070ce:	c0 b8       	rjmp	800070e4 <_vfprintf_r+0x1ce8>
800070d0:	fa ca f9 78 	sub	r10,sp,-1672
800070d4:	02 9b       	mov	r11,r1
800070d6:	08 9c       	mov	r12,r4
800070d8:	fe b0 f1 84 	rcall	800053e0 <__sprint_r>
800070dc:	e0 81 01 0f 	brne	800072fa <_vfprintf_r+0x1efe>
800070e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800070e4:	fa f8 06 90 	ld.w	r8,sp[1680]
800070e8:	2f f8       	sub	r8,-1
800070ea:	40 cb       	lddsp	r11,sp[0x30]
800070ec:	fb 48 06 90 	st.w	sp[1680],r8
800070f0:	30 19       	mov	r9,1
800070f2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800070f6:	87 0b       	st.w	r3[0x0],r11
800070f8:	2f f8       	sub	r8,-1
800070fa:	87 19       	st.w	r3[0x4],r9
800070fc:	fb 48 06 8c 	st.w	sp[1676],r8
80007100:	58 78       	cp.w	r8,7
80007102:	e0 89 00 05 	brgt	8000710c <_vfprintf_r+0x1d10>
80007106:	2f 83       	sub	r3,-8
80007108:	c0 c8       	rjmp	80007120 <_vfprintf_r+0x1d24>
8000710a:	d7 03       	nop
8000710c:	fa ca f9 78 	sub	r10,sp,-1672
80007110:	02 9b       	mov	r11,r1
80007112:	08 9c       	mov	r12,r4
80007114:	fe b0 f1 66 	rcall	800053e0 <__sprint_r>
80007118:	e0 81 00 f1 	brne	800072fa <_vfprintf_r+0x1efe>
8000711c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007120:	30 08       	mov	r8,0
80007122:	30 09       	mov	r9,0
80007124:	40 5b       	lddsp	r11,sp[0x14]
80007126:	40 7a       	lddsp	r10,sp[0x1c]
80007128:	e0 a0 11 be 	rcall	800094a4 <__avr32_f64_cmp_eq>
8000712c:	40 68       	lddsp	r8,sp[0x18]
8000712e:	20 18       	sub	r8,1
80007130:	58 0c       	cp.w	r12,0
80007132:	c0 d1       	brne	8000714c <_vfprintf_r+0x1d50>
80007134:	2f f6       	sub	r6,-1
80007136:	87 18       	st.w	r3[0x4],r8
80007138:	87 06       	st.w	r3[0x0],r6
8000713a:	fa f6 06 90 	ld.w	r6,sp[1680]
8000713e:	10 06       	add	r6,r8
80007140:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007144:	fb 46 06 90 	st.w	sp[1680],r6
80007148:	2f f8       	sub	r8,-1
8000714a:	c3 18       	rjmp	800071ac <_vfprintf_r+0x1db0>
8000714c:	10 96       	mov	r6,r8
8000714e:	58 08       	cp.w	r8,0
80007150:	e0 89 00 1c 	brgt	80007188 <_vfprintf_r+0x1d8c>
80007154:	c4 b8       	rjmp	800071ea <_vfprintf_r+0x1dee>
80007156:	2f 09       	sub	r9,-16
80007158:	2f f8       	sub	r8,-1
8000715a:	fb 49 06 90 	st.w	sp[1680],r9
8000715e:	87 02       	st.w	r3[0x0],r2
80007160:	87 10       	st.w	r3[0x4],r0
80007162:	fb 48 06 8c 	st.w	sp[1676],r8
80007166:	58 78       	cp.w	r8,7
80007168:	e0 89 00 04 	brgt	80007170 <_vfprintf_r+0x1d74>
8000716c:	2f 83       	sub	r3,-8
8000716e:	c0 b8       	rjmp	80007184 <_vfprintf_r+0x1d88>
80007170:	fa ca f9 78 	sub	r10,sp,-1672
80007174:	02 9b       	mov	r11,r1
80007176:	08 9c       	mov	r12,r4
80007178:	fe b0 f1 34 	rcall	800053e0 <__sprint_r>
8000717c:	e0 81 00 bf 	brne	800072fa <_vfprintf_r+0x1efe>
80007180:	fa c3 f9 e0 	sub	r3,sp,-1568
80007184:	21 06       	sub	r6,16
80007186:	c0 48       	rjmp	8000718e <_vfprintf_r+0x1d92>
80007188:	fe c2 c5 74 	sub	r2,pc,-14988
8000718c:	31 00       	mov	r0,16
8000718e:	fa f9 06 90 	ld.w	r9,sp[1680]
80007192:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007196:	fe ca c5 82 	sub	r10,pc,-14974
8000719a:	59 06       	cp.w	r6,16
8000719c:	fe 99 ff dd 	brgt	80007156 <_vfprintf_r+0x1d5a>
800071a0:	0c 09       	add	r9,r6
800071a2:	87 0a       	st.w	r3[0x0],r10
800071a4:	fb 49 06 90 	st.w	sp[1680],r9
800071a8:	2f f8       	sub	r8,-1
800071aa:	87 16       	st.w	r3[0x4],r6
800071ac:	fb 48 06 8c 	st.w	sp[1676],r8
800071b0:	c0 e8       	rjmp	800071cc <_vfprintf_r+0x1dd0>
800071b2:	fa f8 06 90 	ld.w	r8,sp[1680]
800071b6:	2f f8       	sub	r8,-1
800071b8:	30 19       	mov	r9,1
800071ba:	fb 48 06 90 	st.w	sp[1680],r8
800071be:	87 06       	st.w	r3[0x0],r6
800071c0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800071c4:	87 19       	st.w	r3[0x4],r9
800071c6:	2f f8       	sub	r8,-1
800071c8:	fb 48 06 8c 	st.w	sp[1676],r8
800071cc:	58 78       	cp.w	r8,7
800071ce:	e0 89 00 04 	brgt	800071d6 <_vfprintf_r+0x1dda>
800071d2:	2f 83       	sub	r3,-8
800071d4:	c0 b8       	rjmp	800071ea <_vfprintf_r+0x1dee>
800071d6:	fa ca f9 78 	sub	r10,sp,-1672
800071da:	02 9b       	mov	r11,r1
800071dc:	08 9c       	mov	r12,r4
800071de:	fe b0 f1 01 	rcall	800053e0 <__sprint_r>
800071e2:	e0 81 00 8c 	brne	800072fa <_vfprintf_r+0x1efe>
800071e6:	fa c3 f9 e0 	sub	r3,sp,-1568
800071ea:	40 ea       	lddsp	r10,sp[0x38]
800071ec:	fa f8 06 90 	ld.w	r8,sp[1680]
800071f0:	14 08       	add	r8,r10
800071f2:	fa c9 f9 64 	sub	r9,sp,-1692
800071f6:	fb 48 06 90 	st.w	sp[1680],r8
800071fa:	87 1a       	st.w	r3[0x4],r10
800071fc:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007200:	87 09       	st.w	r3[0x0],r9
80007202:	2f f8       	sub	r8,-1
80007204:	fb 48 06 8c 	st.w	sp[1676],r8
80007208:	58 78       	cp.w	r8,7
8000720a:	e0 89 00 04 	brgt	80007212 <_vfprintf_r+0x1e16>
8000720e:	2f 83       	sub	r3,-8
80007210:	c0 a8       	rjmp	80007224 <_vfprintf_r+0x1e28>
80007212:	fa ca f9 78 	sub	r10,sp,-1672
80007216:	02 9b       	mov	r11,r1
80007218:	08 9c       	mov	r12,r4
8000721a:	fe b0 f0 e3 	rcall	800053e0 <__sprint_r>
8000721e:	c6 e1       	brne	800072fa <_vfprintf_r+0x1efe>
80007220:	fa c3 f9 e0 	sub	r3,sp,-1568
80007224:	e2 15 00 04 	andl	r5,0x4,COH
80007228:	c3 f0       	breq	800072a6 <_vfprintf_r+0x1eaa>
8000722a:	40 86       	lddsp	r6,sp[0x20]
8000722c:	40 39       	lddsp	r9,sp[0xc]
8000722e:	12 16       	sub	r6,r9
80007230:	58 06       	cp.w	r6,0
80007232:	e0 89 00 1a 	brgt	80007266 <_vfprintf_r+0x1e6a>
80007236:	c3 88       	rjmp	800072a6 <_vfprintf_r+0x1eaa>
80007238:	2f 09       	sub	r9,-16
8000723a:	2f f8       	sub	r8,-1
8000723c:	fb 49 06 90 	st.w	sp[1680],r9
80007240:	87 05       	st.w	r3[0x0],r5
80007242:	87 12       	st.w	r3[0x4],r2
80007244:	fb 48 06 8c 	st.w	sp[1676],r8
80007248:	58 78       	cp.w	r8,7
8000724a:	e0 89 00 04 	brgt	80007252 <_vfprintf_r+0x1e56>
8000724e:	2f 83       	sub	r3,-8
80007250:	c0 98       	rjmp	80007262 <_vfprintf_r+0x1e66>
80007252:	00 9a       	mov	r10,r0
80007254:	02 9b       	mov	r11,r1
80007256:	08 9c       	mov	r12,r4
80007258:	fe b0 f0 c4 	rcall	800053e0 <__sprint_r>
8000725c:	c4 f1       	brne	800072fa <_vfprintf_r+0x1efe>
8000725e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007262:	21 06       	sub	r6,16
80007264:	c0 68       	rjmp	80007270 <_vfprintf_r+0x1e74>
80007266:	fe c5 c6 62 	sub	r5,pc,-14750
8000726a:	31 02       	mov	r2,16
8000726c:	fa c0 f9 78 	sub	r0,sp,-1672
80007270:	fa f9 06 90 	ld.w	r9,sp[1680]
80007274:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007278:	fe ca c6 74 	sub	r10,pc,-14732
8000727c:	59 06       	cp.w	r6,16
8000727e:	fe 99 ff dd 	brgt	80007238 <_vfprintf_r+0x1e3c>
80007282:	0c 09       	add	r9,r6
80007284:	2f f8       	sub	r8,-1
80007286:	87 0a       	st.w	r3[0x0],r10
80007288:	87 16       	st.w	r3[0x4],r6
8000728a:	fb 49 06 90 	st.w	sp[1680],r9
8000728e:	fb 48 06 8c 	st.w	sp[1676],r8
80007292:	58 78       	cp.w	r8,7
80007294:	e0 8a 00 09 	brle	800072a6 <_vfprintf_r+0x1eaa>
80007298:	fa ca f9 78 	sub	r10,sp,-1672
8000729c:	02 9b       	mov	r11,r1
8000729e:	08 9c       	mov	r12,r4
800072a0:	fe b0 f0 a0 	rcall	800053e0 <__sprint_r>
800072a4:	c2 b1       	brne	800072fa <_vfprintf_r+0x1efe>
800072a6:	40 bc       	lddsp	r12,sp[0x2c]
800072a8:	40 36       	lddsp	r6,sp[0xc]
800072aa:	40 8e       	lddsp	lr,sp[0x20]
800072ac:	ec 0e 0c 48 	max	r8,r6,lr
800072b0:	10 0c       	add	r12,r8
800072b2:	50 bc       	stdsp	sp[0x2c],r12
800072b4:	fa f8 06 90 	ld.w	r8,sp[1680]
800072b8:	58 08       	cp.w	r8,0
800072ba:	c0 80       	breq	800072ca <_vfprintf_r+0x1ece>
800072bc:	fa ca f9 78 	sub	r10,sp,-1672
800072c0:	02 9b       	mov	r11,r1
800072c2:	08 9c       	mov	r12,r4
800072c4:	fe b0 f0 8e 	rcall	800053e0 <__sprint_r>
800072c8:	c1 91       	brne	800072fa <_vfprintf_r+0x1efe>
800072ca:	30 0b       	mov	r11,0
800072cc:	fa c3 f9 e0 	sub	r3,sp,-1568
800072d0:	fb 4b 06 8c 	st.w	sp[1676],r11
800072d4:	fe 9f f1 22 	bral	80005518 <_vfprintf_r+0x11c>
800072d8:	08 95       	mov	r5,r4
800072da:	fa f8 06 90 	ld.w	r8,sp[1680]
800072de:	58 08       	cp.w	r8,0
800072e0:	c0 80       	breq	800072f0 <_vfprintf_r+0x1ef4>
800072e2:	08 9c       	mov	r12,r4
800072e4:	fa ca f9 78 	sub	r10,sp,-1672
800072e8:	02 9b       	mov	r11,r1
800072ea:	fe b0 f0 7b 	rcall	800053e0 <__sprint_r>
800072ee:	c0 61       	brne	800072fa <_vfprintf_r+0x1efe>
800072f0:	30 08       	mov	r8,0
800072f2:	fb 48 06 8c 	st.w	sp[1676],r8
800072f6:	c0 28       	rjmp	800072fa <_vfprintf_r+0x1efe>
800072f8:	40 41       	lddsp	r1,sp[0x10]
800072fa:	82 68       	ld.sh	r8,r1[0xc]
800072fc:	ed b8 00 06 	bld	r8,0x6
80007300:	c0 31       	brne	80007306 <_vfprintf_r+0x1f0a>
80007302:	3f fa       	mov	r10,-1
80007304:	50 ba       	stdsp	sp[0x2c],r10
80007306:	40 bc       	lddsp	r12,sp[0x2c]
80007308:	fe 3d f9 44 	sub	sp,-1724
8000730c:	d8 32       	popm	r0-r7,pc
8000730e:	d7 03       	nop

80007310 <__swsetup_r>:
80007310:	d4 21       	pushm	r4-r7,lr
80007312:	e0 68 05 50 	mov	r8,1360
80007316:	18 96       	mov	r6,r12
80007318:	16 97       	mov	r7,r11
8000731a:	70 0c       	ld.w	r12,r8[0x0]
8000731c:	58 0c       	cp.w	r12,0
8000731e:	c0 60       	breq	8000732a <__swsetup_r+0x1a>
80007320:	78 68       	ld.w	r8,r12[0x18]
80007322:	58 08       	cp.w	r8,0
80007324:	c0 31       	brne	8000732a <__swsetup_r+0x1a>
80007326:	e0 a0 07 bf 	rcall	800082a4 <__sinit>
8000732a:	fe c8 c4 f2 	sub	r8,pc,-15118
8000732e:	10 37       	cp.w	r7,r8
80007330:	c0 61       	brne	8000733c <__swsetup_r+0x2c>
80007332:	e0 68 05 50 	mov	r8,1360
80007336:	70 08       	ld.w	r8,r8[0x0]
80007338:	70 07       	ld.w	r7,r8[0x0]
8000733a:	c1 28       	rjmp	8000735e <__swsetup_r+0x4e>
8000733c:	fe c8 c4 e4 	sub	r8,pc,-15132
80007340:	10 37       	cp.w	r7,r8
80007342:	c0 61       	brne	8000734e <__swsetup_r+0x3e>
80007344:	e0 68 05 50 	mov	r8,1360
80007348:	70 08       	ld.w	r8,r8[0x0]
8000734a:	70 17       	ld.w	r7,r8[0x4]
8000734c:	c0 98       	rjmp	8000735e <__swsetup_r+0x4e>
8000734e:	fe c8 c4 d6 	sub	r8,pc,-15146
80007352:	10 37       	cp.w	r7,r8
80007354:	c0 51       	brne	8000735e <__swsetup_r+0x4e>
80007356:	e0 68 05 50 	mov	r8,1360
8000735a:	70 08       	ld.w	r8,r8[0x0]
8000735c:	70 27       	ld.w	r7,r8[0x8]
8000735e:	8e 68       	ld.sh	r8,r7[0xc]
80007360:	ed b8 00 03 	bld	r8,0x3
80007364:	c1 e0       	breq	800073a0 <__swsetup_r+0x90>
80007366:	ed b8 00 04 	bld	r8,0x4
8000736a:	c3 e1       	brne	800073e6 <__swsetup_r+0xd6>
8000736c:	ed b8 00 02 	bld	r8,0x2
80007370:	c1 51       	brne	8000739a <__swsetup_r+0x8a>
80007372:	6e db       	ld.w	r11,r7[0x34]
80007374:	58 0b       	cp.w	r11,0
80007376:	c0 a0       	breq	8000738a <__swsetup_r+0x7a>
80007378:	ee c8 ff bc 	sub	r8,r7,-68
8000737c:	10 3b       	cp.w	r11,r8
8000737e:	c0 40       	breq	80007386 <__swsetup_r+0x76>
80007380:	0c 9c       	mov	r12,r6
80007382:	e0 a0 08 29 	rcall	800083d4 <_free_r>
80007386:	30 08       	mov	r8,0
80007388:	8f d8       	st.w	r7[0x34],r8
8000738a:	8e 68       	ld.sh	r8,r7[0xc]
8000738c:	e0 18 ff db 	andl	r8,0xffdb
80007390:	ae 68       	st.h	r7[0xc],r8
80007392:	30 08       	mov	r8,0
80007394:	8f 18       	st.w	r7[0x4],r8
80007396:	6e 48       	ld.w	r8,r7[0x10]
80007398:	8f 08       	st.w	r7[0x0],r8
8000739a:	8e 68       	ld.sh	r8,r7[0xc]
8000739c:	a3 b8       	sbr	r8,0x3
8000739e:	ae 68       	st.h	r7[0xc],r8
800073a0:	6e 48       	ld.w	r8,r7[0x10]
800073a2:	58 08       	cp.w	r8,0
800073a4:	c0 b1       	brne	800073ba <__swsetup_r+0xaa>
800073a6:	8e 68       	ld.sh	r8,r7[0xc]
800073a8:	e2 18 02 80 	andl	r8,0x280,COH
800073ac:	e0 48 02 00 	cp.w	r8,512
800073b0:	c0 50       	breq	800073ba <__swsetup_r+0xaa>
800073b2:	0c 9c       	mov	r12,r6
800073b4:	0e 9b       	mov	r11,r7
800073b6:	e0 a0 0a 47 	rcall	80008844 <__smakebuf_r>
800073ba:	8e 69       	ld.sh	r9,r7[0xc]
800073bc:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800073c0:	c0 70       	breq	800073ce <__swsetup_r+0xbe>
800073c2:	30 08       	mov	r8,0
800073c4:	8f 28       	st.w	r7[0x8],r8
800073c6:	6e 58       	ld.w	r8,r7[0x14]
800073c8:	5c 38       	neg	r8
800073ca:	8f 68       	st.w	r7[0x18],r8
800073cc:	c0 68       	rjmp	800073d8 <__swsetup_r+0xc8>
800073ce:	ed b9 00 01 	bld	r9,0x1
800073d2:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800073d6:	8f 28       	st.w	r7[0x8],r8
800073d8:	6e 48       	ld.w	r8,r7[0x10]
800073da:	58 08       	cp.w	r8,0
800073dc:	c0 61       	brne	800073e8 <__swsetup_r+0xd8>
800073de:	8e 68       	ld.sh	r8,r7[0xc]
800073e0:	ed b8 00 07 	bld	r8,0x7
800073e4:	c0 21       	brne	800073e8 <__swsetup_r+0xd8>
800073e6:	dc 2a       	popm	r4-r7,pc,r12=-1
800073e8:	d8 2a       	popm	r4-r7,pc,r12=0
800073ea:	d7 03       	nop

800073ec <quorem>:
800073ec:	d4 31       	pushm	r0-r7,lr
800073ee:	20 2d       	sub	sp,8
800073f0:	18 97       	mov	r7,r12
800073f2:	78 48       	ld.w	r8,r12[0x10]
800073f4:	76 46       	ld.w	r6,r11[0x10]
800073f6:	0c 38       	cp.w	r8,r6
800073f8:	c0 34       	brge	800073fe <quorem+0x12>
800073fa:	30 0c       	mov	r12,0
800073fc:	c8 58       	rjmp	80007506 <quorem+0x11a>
800073fe:	ec c2 ff fc 	sub	r2,r6,-4
80007402:	f6 c3 ff ec 	sub	r3,r11,-20
80007406:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000740a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000740e:	2f f9       	sub	r9,-1
80007410:	20 16       	sub	r6,1
80007412:	f8 09 0d 08 	divu	r8,r12,r9
80007416:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000741a:	ee c4 ff ec 	sub	r4,r7,-20
8000741e:	10 95       	mov	r5,r8
80007420:	58 08       	cp.w	r8,0
80007422:	c4 10       	breq	800074a4 <quorem+0xb8>
80007424:	30 09       	mov	r9,0
80007426:	06 9a       	mov	r10,r3
80007428:	08 98       	mov	r8,r4
8000742a:	12 91       	mov	r1,r9
8000742c:	50 0b       	stdsp	sp[0x0],r11
8000742e:	70 0e       	ld.w	lr,r8[0x0]
80007430:	b1 8e       	lsr	lr,0x10
80007432:	50 1e       	stdsp	sp[0x4],lr
80007434:	15 0e       	ld.w	lr,r10++
80007436:	fc 00 16 10 	lsr	r0,lr,0x10
8000743a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000743e:	ea 0e 03 41 	mac	r1,r5,lr
80007442:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80007446:	b1 81       	lsr	r1,0x10
80007448:	40 1b       	lddsp	r11,sp[0x4]
8000744a:	ea 00 02 40 	mul	r0,r5,r0
8000744e:	e2 00 00 00 	add	r0,r1,r0
80007452:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80007456:	02 1b       	sub	r11,r1
80007458:	50 1b       	stdsp	sp[0x4],r11
8000745a:	70 0b       	ld.w	r11,r8[0x0]
8000745c:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80007460:	02 09       	add	r9,r1
80007462:	f2 0e 01 0e 	sub	lr,r9,lr
80007466:	b0 1e       	st.h	r8[0x2],lr
80007468:	fc 09 14 10 	asr	r9,lr,0x10
8000746c:	40 1e       	lddsp	lr,sp[0x4]
8000746e:	fc 09 00 09 	add	r9,lr,r9
80007472:	b0 09       	st.h	r8[0x0],r9
80007474:	e0 01 16 10 	lsr	r1,r0,0x10
80007478:	2f c8       	sub	r8,-4
8000747a:	b1 49       	asr	r9,0x10
8000747c:	04 3a       	cp.w	r10,r2
8000747e:	fe 98 ff d8 	brls	8000742e <quorem+0x42>
80007482:	40 0b       	lddsp	r11,sp[0x0]
80007484:	58 0c       	cp.w	r12,0
80007486:	c0 f1       	brne	800074a4 <quorem+0xb8>
80007488:	ec c8 ff fb 	sub	r8,r6,-5
8000748c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80007490:	c0 28       	rjmp	80007494 <quorem+0xa8>
80007492:	20 16       	sub	r6,1
80007494:	20 48       	sub	r8,4
80007496:	08 38       	cp.w	r8,r4
80007498:	e0 88 00 05 	brls	800074a2 <quorem+0xb6>
8000749c:	70 09       	ld.w	r9,r8[0x0]
8000749e:	58 09       	cp.w	r9,0
800074a0:	cf 90       	breq	80007492 <quorem+0xa6>
800074a2:	8f 46       	st.w	r7[0x10],r6
800074a4:	0e 9c       	mov	r12,r7
800074a6:	e0 a0 0a d5 	rcall	80008a50 <__mcmp>
800074aa:	c2 d5       	brlt	80007504 <quorem+0x118>
800074ac:	2f f5       	sub	r5,-1
800074ae:	08 98       	mov	r8,r4
800074b0:	30 09       	mov	r9,0
800074b2:	07 0b       	ld.w	r11,r3++
800074b4:	f6 0a 16 10 	lsr	r10,r11,0x10
800074b8:	70 0c       	ld.w	r12,r8[0x0]
800074ba:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800074be:	f8 0e 16 10 	lsr	lr,r12,0x10
800074c2:	14 1e       	sub	lr,r10
800074c4:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800074c8:	16 1a       	sub	r10,r11
800074ca:	12 0a       	add	r10,r9
800074cc:	b0 1a       	st.h	r8[0x2],r10
800074ce:	b1 4a       	asr	r10,0x10
800074d0:	fc 0a 00 09 	add	r9,lr,r10
800074d4:	b0 09       	st.h	r8[0x0],r9
800074d6:	2f c8       	sub	r8,-4
800074d8:	b1 49       	asr	r9,0x10
800074da:	04 33       	cp.w	r3,r2
800074dc:	fe 98 ff eb 	brls	800074b2 <quorem+0xc6>
800074e0:	ec c8 ff fb 	sub	r8,r6,-5
800074e4:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800074e8:	58 09       	cp.w	r9,0
800074ea:	c0 d1       	brne	80007504 <quorem+0x118>
800074ec:	ee 08 00 28 	add	r8,r7,r8<<0x2
800074f0:	c0 28       	rjmp	800074f4 <quorem+0x108>
800074f2:	20 16       	sub	r6,1
800074f4:	20 48       	sub	r8,4
800074f6:	08 38       	cp.w	r8,r4
800074f8:	e0 88 00 05 	brls	80007502 <quorem+0x116>
800074fc:	70 09       	ld.w	r9,r8[0x0]
800074fe:	58 09       	cp.w	r9,0
80007500:	cf 90       	breq	800074f2 <quorem+0x106>
80007502:	8f 46       	st.w	r7[0x10],r6
80007504:	0a 9c       	mov	r12,r5
80007506:	2f ed       	sub	sp,-8
80007508:	d8 32       	popm	r0-r7,pc
8000750a:	d7 03       	nop

8000750c <_dtoa_r>:
8000750c:	d4 31       	pushm	r0-r7,lr
8000750e:	21 ad       	sub	sp,104
80007510:	fa c4 ff 74 	sub	r4,sp,-140
80007514:	18 97       	mov	r7,r12
80007516:	16 95       	mov	r5,r11
80007518:	68 2c       	ld.w	r12,r4[0x8]
8000751a:	50 c9       	stdsp	sp[0x30],r9
8000751c:	68 16       	ld.w	r6,r4[0x4]
8000751e:	68 09       	ld.w	r9,r4[0x0]
80007520:	50 e8       	stdsp	sp[0x38],r8
80007522:	14 94       	mov	r4,r10
80007524:	51 2c       	stdsp	sp[0x48],r12
80007526:	fa e5 00 08 	st.d	sp[8],r4
8000752a:	51 59       	stdsp	sp[0x54],r9
8000752c:	6e 95       	ld.w	r5,r7[0x24]
8000752e:	58 05       	cp.w	r5,0
80007530:	c0 91       	brne	80007542 <_dtoa_r+0x36>
80007532:	31 0c       	mov	r12,16
80007534:	fe b0 e9 be 	rcall	800048b0 <malloc>
80007538:	99 35       	st.w	r12[0xc],r5
8000753a:	8f 9c       	st.w	r7[0x24],r12
8000753c:	99 15       	st.w	r12[0x4],r5
8000753e:	99 25       	st.w	r12[0x8],r5
80007540:	99 05       	st.w	r12[0x0],r5
80007542:	6e 99       	ld.w	r9,r7[0x24]
80007544:	72 08       	ld.w	r8,r9[0x0]
80007546:	58 08       	cp.w	r8,0
80007548:	c0 f0       	breq	80007566 <_dtoa_r+0x5a>
8000754a:	72 1a       	ld.w	r10,r9[0x4]
8000754c:	91 1a       	st.w	r8[0x4],r10
8000754e:	30 1a       	mov	r10,1
80007550:	72 19       	ld.w	r9,r9[0x4]
80007552:	f4 09 09 49 	lsl	r9,r10,r9
80007556:	10 9b       	mov	r11,r8
80007558:	91 29       	st.w	r8[0x8],r9
8000755a:	0e 9c       	mov	r12,r7
8000755c:	e0 a0 0a 94 	rcall	80008a84 <_Bfree>
80007560:	6e 98       	ld.w	r8,r7[0x24]
80007562:	30 09       	mov	r9,0
80007564:	91 09       	st.w	r8[0x0],r9
80007566:	40 28       	lddsp	r8,sp[0x8]
80007568:	10 94       	mov	r4,r8
8000756a:	58 08       	cp.w	r8,0
8000756c:	c0 64       	brge	80007578 <_dtoa_r+0x6c>
8000756e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80007572:	50 28       	stdsp	sp[0x8],r8
80007574:	30 18       	mov	r8,1
80007576:	c0 28       	rjmp	8000757a <_dtoa_r+0x6e>
80007578:	30 08       	mov	r8,0
8000757a:	8d 08       	st.w	r6[0x0],r8
8000757c:	fc 1c 7f f0 	movh	r12,0x7ff0
80007580:	40 26       	lddsp	r6,sp[0x8]
80007582:	0c 98       	mov	r8,r6
80007584:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80007588:	18 38       	cp.w	r8,r12
8000758a:	c2 01       	brne	800075ca <_dtoa_r+0xbe>
8000758c:	e0 68 27 0f 	mov	r8,9999
80007590:	41 5b       	lddsp	r11,sp[0x54]
80007592:	97 08       	st.w	r11[0x0],r8
80007594:	40 3a       	lddsp	r10,sp[0xc]
80007596:	58 0a       	cp.w	r10,0
80007598:	c0 71       	brne	800075a6 <_dtoa_r+0x9a>
8000759a:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000759e:	c0 41       	brne	800075a6 <_dtoa_r+0x9a>
800075a0:	fe cc c7 78 	sub	r12,pc,-14472
800075a4:	c0 38       	rjmp	800075aa <_dtoa_r+0x9e>
800075a6:	fe cc c7 72 	sub	r12,pc,-14478
800075aa:	41 29       	lddsp	r9,sp[0x48]
800075ac:	58 09       	cp.w	r9,0
800075ae:	e0 80 05 9a 	breq	800080e2 <_dtoa_r+0xbd6>
800075b2:	f8 c8 ff fd 	sub	r8,r12,-3
800075b6:	f8 c9 ff f8 	sub	r9,r12,-8
800075ba:	11 8b       	ld.ub	r11,r8[0x0]
800075bc:	30 0a       	mov	r10,0
800075be:	41 25       	lddsp	r5,sp[0x48]
800075c0:	f4 0b 18 00 	cp.b	r11,r10
800075c4:	f2 08 17 10 	movne	r8,r9
800075c8:	c1 68       	rjmp	800075f4 <_dtoa_r+0xe8>
800075ca:	fa ea 00 08 	ld.d	r10,sp[8]
800075ce:	30 08       	mov	r8,0
800075d0:	fa eb 00 3c 	st.d	sp[60],r10
800075d4:	30 09       	mov	r9,0
800075d6:	e0 a0 0f 67 	rcall	800094a4 <__avr32_f64_cmp_eq>
800075da:	c1 00       	breq	800075fa <_dtoa_r+0xee>
800075dc:	30 18       	mov	r8,1
800075de:	41 5a       	lddsp	r10,sp[0x54]
800075e0:	95 08       	st.w	r10[0x0],r8
800075e2:	fe cc c9 e2 	sub	r12,pc,-13854
800075e6:	41 29       	lddsp	r9,sp[0x48]
800075e8:	f8 08 00 08 	add	r8,r12,r8
800075ec:	58 09       	cp.w	r9,0
800075ee:	e0 80 05 7a 	breq	800080e2 <_dtoa_r+0xbd6>
800075f2:	12 95       	mov	r5,r9
800075f4:	8b 08       	st.w	r5[0x0],r8
800075f6:	e0 8f 05 76 	bral	800080e2 <_dtoa_r+0xbd6>
800075fa:	fa c8 ff 9c 	sub	r8,sp,-100
800075fe:	fa c9 ff a0 	sub	r9,sp,-96
80007602:	fa ea 00 3c 	ld.d	r10,sp[60]
80007606:	0e 9c       	mov	r12,r7
80007608:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000760c:	e0 a0 0a 8e 	rcall	80008b28 <__d2b>
80007610:	18 93       	mov	r3,r12
80007612:	58 05       	cp.w	r5,0
80007614:	c0 d0       	breq	8000762e <_dtoa_r+0x122>
80007616:	fa ea 00 3c 	ld.d	r10,sp[60]
8000761a:	30 04       	mov	r4,0
8000761c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80007620:	ea c5 03 ff 	sub	r5,r5,1023
80007624:	10 9b       	mov	r11,r8
80007626:	51 74       	stdsp	sp[0x5c],r4
80007628:	ea 1b 3f f0 	orh	r11,0x3ff0
8000762c:	c2 58       	rjmp	80007676 <_dtoa_r+0x16a>
8000762e:	41 88       	lddsp	r8,sp[0x60]
80007630:	41 9c       	lddsp	r12,sp[0x64]
80007632:	10 0c       	add	r12,r8
80007634:	f8 c5 fb ce 	sub	r5,r12,-1074
80007638:	e0 45 00 20 	cp.w	r5,32
8000763c:	e0 8a 00 0e 	brle	80007658 <_dtoa_r+0x14c>
80007640:	f8 cc fb ee 	sub	r12,r12,-1042
80007644:	40 3b       	lddsp	r11,sp[0xc]
80007646:	ea 08 11 40 	rsub	r8,r5,64
8000764a:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000764e:	ec 08 09 46 	lsl	r6,r6,r8
80007652:	0c 4c       	or	r12,r6
80007654:	c0 78       	rjmp	80007662 <_dtoa_r+0x156>
80007656:	d7 03       	nop
80007658:	ea 0c 11 20 	rsub	r12,r5,32
8000765c:	40 3a       	lddsp	r10,sp[0xc]
8000765e:	f4 0c 09 4c 	lsl	r12,r10,r12
80007662:	fe b0 e7 7a 	rcall	80004556 <__avr32_u32_to_f64>
80007666:	fc 18 fe 10 	movh	r8,0xfe10
8000766a:	30 19       	mov	r9,1
8000766c:	ea c5 04 33 	sub	r5,r5,1075
80007670:	f0 0b 00 0b 	add	r11,r8,r11
80007674:	51 79       	stdsp	sp[0x5c],r9
80007676:	30 08       	mov	r8,0
80007678:	fc 19 3f f8 	movh	r9,0x3ff8
8000767c:	fe b0 e6 02 	rcall	80004280 <__avr32_f64_sub>
80007680:	e0 68 43 61 	mov	r8,17249
80007684:	ea 18 63 6f 	orh	r8,0x636f
80007688:	e0 69 87 a7 	mov	r9,34727
8000768c:	ea 19 3f d2 	orh	r9,0x3fd2
80007690:	fe b0 e5 0c 	rcall	800040a8 <__avr32_f64_mul>
80007694:	e0 68 c8 b3 	mov	r8,51379
80007698:	ea 18 8b 60 	orh	r8,0x8b60
8000769c:	e0 69 8a 28 	mov	r9,35368
800076a0:	ea 19 3f c6 	orh	r9,0x3fc6
800076a4:	fe b0 e6 bc 	rcall	8000441c <__avr32_f64_add>
800076a8:	0a 9c       	mov	r12,r5
800076aa:	14 90       	mov	r0,r10
800076ac:	16 91       	mov	r1,r11
800076ae:	fe b0 e7 58 	rcall	8000455e <__avr32_s32_to_f64>
800076b2:	e0 68 79 fb 	mov	r8,31227
800076b6:	ea 18 50 9f 	orh	r8,0x509f
800076ba:	e0 69 44 13 	mov	r9,17427
800076be:	ea 19 3f d3 	orh	r9,0x3fd3
800076c2:	fe b0 e4 f3 	rcall	800040a8 <__avr32_f64_mul>
800076c6:	14 98       	mov	r8,r10
800076c8:	16 99       	mov	r9,r11
800076ca:	00 9a       	mov	r10,r0
800076cc:	02 9b       	mov	r11,r1
800076ce:	fe b0 e6 a7 	rcall	8000441c <__avr32_f64_add>
800076d2:	14 90       	mov	r0,r10
800076d4:	16 91       	mov	r1,r11
800076d6:	fe b0 e7 2d 	rcall	80004530 <__avr32_f64_to_s32>
800076da:	30 08       	mov	r8,0
800076dc:	18 96       	mov	r6,r12
800076de:	30 09       	mov	r9,0
800076e0:	00 9a       	mov	r10,r0
800076e2:	02 9b       	mov	r11,r1
800076e4:	e0 a0 0f 27 	rcall	80009532 <__avr32_f64_cmp_lt>
800076e8:	c0 c0       	breq	80007700 <_dtoa_r+0x1f4>
800076ea:	0c 9c       	mov	r12,r6
800076ec:	fe b0 e7 39 	rcall	8000455e <__avr32_s32_to_f64>
800076f0:	14 98       	mov	r8,r10
800076f2:	16 99       	mov	r9,r11
800076f4:	00 9a       	mov	r10,r0
800076f6:	02 9b       	mov	r11,r1
800076f8:	e0 a0 0e d6 	rcall	800094a4 <__avr32_f64_cmp_eq>
800076fc:	f7 b6 00 01 	subeq	r6,1
80007700:	59 66       	cp.w	r6,22
80007702:	e0 88 00 05 	brls	8000770c <_dtoa_r+0x200>
80007706:	30 18       	mov	r8,1
80007708:	51 48       	stdsp	sp[0x50],r8
8000770a:	c1 38       	rjmp	80007730 <_dtoa_r+0x224>
8000770c:	fe c8 c8 20 	sub	r8,pc,-14304
80007710:	fa ea 00 3c 	ld.d	r10,sp[60]
80007714:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80007718:	e0 a0 0f 0d 	rcall	80009532 <__avr32_f64_cmp_lt>
8000771c:	f9 b4 00 00 	moveq	r4,0
80007720:	fb f4 0a 14 	st.weq	sp[0x50],r4
80007724:	f7 b6 01 01 	subne	r6,1
80007728:	f9 bc 01 00 	movne	r12,0
8000772c:	fb fc 1a 14 	st.wne	sp[0x50],r12
80007730:	41 90       	lddsp	r0,sp[0x64]
80007732:	20 10       	sub	r0,1
80007734:	0a 10       	sub	r0,r5
80007736:	c0 46       	brmi	8000773e <_dtoa_r+0x232>
80007738:	50 40       	stdsp	sp[0x10],r0
8000773a:	30 00       	mov	r0,0
8000773c:	c0 48       	rjmp	80007744 <_dtoa_r+0x238>
8000773e:	30 0b       	mov	r11,0
80007740:	5c 30       	neg	r0
80007742:	50 4b       	stdsp	sp[0x10],r11
80007744:	ec 02 11 00 	rsub	r2,r6,0
80007748:	58 06       	cp.w	r6,0
8000774a:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000774e:	f5 d6 e4 0a 	addge	r10,r10,r6
80007752:	fb fa 4a 04 	st.wge	sp[0x10],r10
80007756:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000775a:	f9 b2 04 00 	movge	r2,0
8000775e:	e1 d6 e5 10 	sublt	r0,r0,r6
80007762:	f9 b9 05 00 	movlt	r9,0
80007766:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000776a:	40 c8       	lddsp	r8,sp[0x30]
8000776c:	58 98       	cp.w	r8,9
8000776e:	e0 8b 00 20 	brhi	800077ae <_dtoa_r+0x2a2>
80007772:	58 58       	cp.w	r8,5
80007774:	f9 b4 0a 01 	movle	r4,1
80007778:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000777c:	f7 b5 09 04 	subgt	r5,4
80007780:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80007784:	f9 b4 09 00 	movgt	r4,0
80007788:	40 cc       	lddsp	r12,sp[0x30]
8000778a:	58 3c       	cp.w	r12,3
8000778c:	c2 d0       	breq	800077e6 <_dtoa_r+0x2da>
8000778e:	e0 89 00 05 	brgt	80007798 <_dtoa_r+0x28c>
80007792:	58 2c       	cp.w	r12,2
80007794:	c1 01       	brne	800077b4 <_dtoa_r+0x2a8>
80007796:	c1 88       	rjmp	800077c6 <_dtoa_r+0x2ba>
80007798:	40 cb       	lddsp	r11,sp[0x30]
8000779a:	58 4b       	cp.w	r11,4
8000779c:	c0 60       	breq	800077a8 <_dtoa_r+0x29c>
8000779e:	58 5b       	cp.w	r11,5
800077a0:	c0 a1       	brne	800077b4 <_dtoa_r+0x2a8>
800077a2:	30 1a       	mov	r10,1
800077a4:	50 da       	stdsp	sp[0x34],r10
800077a6:	c2 28       	rjmp	800077ea <_dtoa_r+0x2de>
800077a8:	30 19       	mov	r9,1
800077aa:	50 d9       	stdsp	sp[0x34],r9
800077ac:	c0 f8       	rjmp	800077ca <_dtoa_r+0x2be>
800077ae:	30 08       	mov	r8,0
800077b0:	30 14       	mov	r4,1
800077b2:	50 c8       	stdsp	sp[0x30],r8
800077b4:	3f f5       	mov	r5,-1
800077b6:	30 1c       	mov	r12,1
800077b8:	30 0b       	mov	r11,0
800077ba:	50 95       	stdsp	sp[0x24],r5
800077bc:	50 dc       	stdsp	sp[0x34],r12
800077be:	0a 91       	mov	r1,r5
800077c0:	31 28       	mov	r8,18
800077c2:	50 eb       	stdsp	sp[0x38],r11
800077c4:	c2 08       	rjmp	80007804 <_dtoa_r+0x2f8>
800077c6:	30 0a       	mov	r10,0
800077c8:	50 da       	stdsp	sp[0x34],r10
800077ca:	40 e9       	lddsp	r9,sp[0x38]
800077cc:	58 09       	cp.w	r9,0
800077ce:	e0 89 00 07 	brgt	800077dc <_dtoa_r+0x2d0>
800077d2:	30 18       	mov	r8,1
800077d4:	50 98       	stdsp	sp[0x24],r8
800077d6:	10 91       	mov	r1,r8
800077d8:	50 e8       	stdsp	sp[0x38],r8
800077da:	c1 58       	rjmp	80007804 <_dtoa_r+0x2f8>
800077dc:	40 e5       	lddsp	r5,sp[0x38]
800077de:	50 95       	stdsp	sp[0x24],r5
800077e0:	0a 91       	mov	r1,r5
800077e2:	0a 98       	mov	r8,r5
800077e4:	c1 08       	rjmp	80007804 <_dtoa_r+0x2f8>
800077e6:	30 0c       	mov	r12,0
800077e8:	50 dc       	stdsp	sp[0x34],r12
800077ea:	40 eb       	lddsp	r11,sp[0x38]
800077ec:	ec 0b 00 0b 	add	r11,r6,r11
800077f0:	50 9b       	stdsp	sp[0x24],r11
800077f2:	16 98       	mov	r8,r11
800077f4:	2f f8       	sub	r8,-1
800077f6:	58 08       	cp.w	r8,0
800077f8:	e0 89 00 05 	brgt	80007802 <_dtoa_r+0x2f6>
800077fc:	10 91       	mov	r1,r8
800077fe:	30 18       	mov	r8,1
80007800:	c0 28       	rjmp	80007804 <_dtoa_r+0x2f8>
80007802:	10 91       	mov	r1,r8
80007804:	30 09       	mov	r9,0
80007806:	6e 9a       	ld.w	r10,r7[0x24]
80007808:	95 19       	st.w	r10[0x4],r9
8000780a:	30 49       	mov	r9,4
8000780c:	c0 68       	rjmp	80007818 <_dtoa_r+0x30c>
8000780e:	d7 03       	nop
80007810:	6a 1a       	ld.w	r10,r5[0x4]
80007812:	a1 79       	lsl	r9,0x1
80007814:	2f fa       	sub	r10,-1
80007816:	8b 1a       	st.w	r5[0x4],r10
80007818:	6e 95       	ld.w	r5,r7[0x24]
8000781a:	f2 ca ff ec 	sub	r10,r9,-20
8000781e:	10 3a       	cp.w	r10,r8
80007820:	fe 98 ff f8 	brls	80007810 <_dtoa_r+0x304>
80007824:	6a 1b       	ld.w	r11,r5[0x4]
80007826:	0e 9c       	mov	r12,r7
80007828:	e0 a0 09 48 	rcall	80008ab8 <_Balloc>
8000782c:	58 e1       	cp.w	r1,14
8000782e:	5f 88       	srls	r8
80007830:	8b 0c       	st.w	r5[0x0],r12
80007832:	f1 e4 00 04 	and	r4,r8,r4
80007836:	6e 98       	ld.w	r8,r7[0x24]
80007838:	70 08       	ld.w	r8,r8[0x0]
8000783a:	50 88       	stdsp	sp[0x20],r8
8000783c:	e0 80 01 82 	breq	80007b40 <_dtoa_r+0x634>
80007840:	58 06       	cp.w	r6,0
80007842:	e0 8a 00 43 	brle	800078c8 <_dtoa_r+0x3bc>
80007846:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000784a:	fe c8 c9 5e 	sub	r8,pc,-13986
8000784e:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80007852:	fa e5 00 18 	st.d	sp[24],r4
80007856:	ec 04 14 04 	asr	r4,r6,0x4
8000785a:	ed b4 00 04 	bld	r4,0x4
8000785e:	c0 30       	breq	80007864 <_dtoa_r+0x358>
80007860:	30 25       	mov	r5,2
80007862:	c1 08       	rjmp	80007882 <_dtoa_r+0x376>
80007864:	fe c8 c8 b0 	sub	r8,pc,-14160
80007868:	f0 e8 00 20 	ld.d	r8,r8[32]
8000786c:	fa ea 00 3c 	ld.d	r10,sp[60]
80007870:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80007874:	e0 a0 0e 94 	rcall	8000959c <__avr32_f64_div>
80007878:	30 35       	mov	r5,3
8000787a:	14 98       	mov	r8,r10
8000787c:	16 99       	mov	r9,r11
8000787e:	fa e9 00 08 	st.d	sp[8],r8
80007882:	fe cc c8 ce 	sub	r12,pc,-14130
80007886:	50 a3       	stdsp	sp[0x28],r3
80007888:	0c 93       	mov	r3,r6
8000788a:	18 96       	mov	r6,r12
8000788c:	c0 f8       	rjmp	800078aa <_dtoa_r+0x39e>
8000788e:	fa ea 00 18 	ld.d	r10,sp[24]
80007892:	ed b4 00 00 	bld	r4,0x0
80007896:	c0 81       	brne	800078a6 <_dtoa_r+0x39a>
80007898:	ec e8 00 00 	ld.d	r8,r6[0]
8000789c:	2f f5       	sub	r5,-1
8000789e:	fe b0 e4 05 	rcall	800040a8 <__avr32_f64_mul>
800078a2:	fa eb 00 18 	st.d	sp[24],r10
800078a6:	a1 54       	asr	r4,0x1
800078a8:	2f 86       	sub	r6,-8
800078aa:	58 04       	cp.w	r4,0
800078ac:	cf 11       	brne	8000788e <_dtoa_r+0x382>
800078ae:	fa e8 00 18 	ld.d	r8,sp[24]
800078b2:	fa ea 00 08 	ld.d	r10,sp[8]
800078b6:	06 96       	mov	r6,r3
800078b8:	e0 a0 0e 72 	rcall	8000959c <__avr32_f64_div>
800078bc:	40 a3       	lddsp	r3,sp[0x28]
800078be:	14 98       	mov	r8,r10
800078c0:	16 99       	mov	r9,r11
800078c2:	fa e9 00 08 	st.d	sp[8],r8
800078c6:	c2 f8       	rjmp	80007924 <_dtoa_r+0x418>
800078c8:	ec 08 11 00 	rsub	r8,r6,0
800078cc:	c0 31       	brne	800078d2 <_dtoa_r+0x3c6>
800078ce:	30 25       	mov	r5,2
800078d0:	c2 a8       	rjmp	80007924 <_dtoa_r+0x418>
800078d2:	fe cc c9 1e 	sub	r12,pc,-14050
800078d6:	f0 04 14 04 	asr	r4,r8,0x4
800078da:	50 1c       	stdsp	sp[0x4],r12
800078dc:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800078e0:	fe c9 c9 f4 	sub	r9,pc,-13836
800078e4:	fa ea 00 3c 	ld.d	r10,sp[60]
800078e8:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800078ec:	fe b0 e3 de 	rcall	800040a8 <__avr32_f64_mul>
800078f0:	40 1c       	lddsp	r12,sp[0x4]
800078f2:	50 63       	stdsp	sp[0x18],r3
800078f4:	30 25       	mov	r5,2
800078f6:	0c 93       	mov	r3,r6
800078f8:	fa eb 00 08 	st.d	sp[8],r10
800078fc:	18 96       	mov	r6,r12
800078fe:	c0 f8       	rjmp	8000791c <_dtoa_r+0x410>
80007900:	fa ea 00 08 	ld.d	r10,sp[8]
80007904:	ed b4 00 00 	bld	r4,0x0
80007908:	c0 81       	brne	80007918 <_dtoa_r+0x40c>
8000790a:	ec e8 00 00 	ld.d	r8,r6[0]
8000790e:	2f f5       	sub	r5,-1
80007910:	fe b0 e3 cc 	rcall	800040a8 <__avr32_f64_mul>
80007914:	fa eb 00 08 	st.d	sp[8],r10
80007918:	a1 54       	asr	r4,0x1
8000791a:	2f 86       	sub	r6,-8
8000791c:	58 04       	cp.w	r4,0
8000791e:	cf 11       	brne	80007900 <_dtoa_r+0x3f4>
80007920:	06 96       	mov	r6,r3
80007922:	40 63       	lddsp	r3,sp[0x18]
80007924:	41 4a       	lddsp	r10,sp[0x50]
80007926:	58 0a       	cp.w	r10,0
80007928:	c2 a0       	breq	8000797c <_dtoa_r+0x470>
8000792a:	fa e8 00 08 	ld.d	r8,sp[8]
8000792e:	58 01       	cp.w	r1,0
80007930:	5f 94       	srgt	r4
80007932:	fa e9 00 18 	st.d	sp[24],r8
80007936:	30 08       	mov	r8,0
80007938:	fc 19 3f f0 	movh	r9,0x3ff0
8000793c:	fa ea 00 18 	ld.d	r10,sp[24]
80007940:	e0 a0 0d f9 	rcall	80009532 <__avr32_f64_cmp_lt>
80007944:	f9 bc 00 00 	moveq	r12,0
80007948:	f9 bc 01 01 	movne	r12,1
8000794c:	e9 ec 00 0c 	and	r12,r4,r12
80007950:	c1 60       	breq	8000797c <_dtoa_r+0x470>
80007952:	40 98       	lddsp	r8,sp[0x24]
80007954:	58 08       	cp.w	r8,0
80007956:	e0 8a 00 f1 	brle	80007b38 <_dtoa_r+0x62c>
8000795a:	30 08       	mov	r8,0
8000795c:	fc 19 40 24 	movh	r9,0x4024
80007960:	ec c4 00 01 	sub	r4,r6,1
80007964:	fa ea 00 18 	ld.d	r10,sp[24]
80007968:	2f f5       	sub	r5,-1
8000796a:	50 64       	stdsp	sp[0x18],r4
8000796c:	fe b0 e3 9e 	rcall	800040a8 <__avr32_f64_mul>
80007970:	40 94       	lddsp	r4,sp[0x24]
80007972:	14 98       	mov	r8,r10
80007974:	16 99       	mov	r9,r11
80007976:	fa e9 00 08 	st.d	sp[8],r8
8000797a:	c0 38       	rjmp	80007980 <_dtoa_r+0x474>
8000797c:	50 66       	stdsp	sp[0x18],r6
8000797e:	02 94       	mov	r4,r1
80007980:	0a 9c       	mov	r12,r5
80007982:	fe b0 e5 ee 	rcall	8000455e <__avr32_s32_to_f64>
80007986:	fa e8 00 08 	ld.d	r8,sp[8]
8000798a:	fe b0 e3 8f 	rcall	800040a8 <__avr32_f64_mul>
8000798e:	30 08       	mov	r8,0
80007990:	fc 19 40 1c 	movh	r9,0x401c
80007994:	fe b0 e5 44 	rcall	8000441c <__avr32_f64_add>
80007998:	14 98       	mov	r8,r10
8000799a:	16 99       	mov	r9,r11
8000799c:	fa e9 00 28 	st.d	sp[40],r8
800079a0:	fc 18 fc c0 	movh	r8,0xfcc0
800079a4:	40 a5       	lddsp	r5,sp[0x28]
800079a6:	10 05       	add	r5,r8
800079a8:	50 a5       	stdsp	sp[0x28],r5
800079aa:	58 04       	cp.w	r4,0
800079ac:	c2 11       	brne	800079ee <_dtoa_r+0x4e2>
800079ae:	fa ea 00 08 	ld.d	r10,sp[8]
800079b2:	30 08       	mov	r8,0
800079b4:	fc 19 40 14 	movh	r9,0x4014
800079b8:	fe b0 e4 64 	rcall	80004280 <__avr32_f64_sub>
800079bc:	40 bc       	lddsp	r12,sp[0x2c]
800079be:	fa eb 00 08 	st.d	sp[8],r10
800079c2:	14 98       	mov	r8,r10
800079c4:	16 99       	mov	r9,r11
800079c6:	18 9a       	mov	r10,r12
800079c8:	0a 9b       	mov	r11,r5
800079ca:	e0 a0 0d b4 	rcall	80009532 <__avr32_f64_cmp_lt>
800079ce:	e0 81 02 54 	brne	80007e76 <_dtoa_r+0x96a>
800079d2:	0a 98       	mov	r8,r5
800079d4:	40 b9       	lddsp	r9,sp[0x2c]
800079d6:	ee 18 80 00 	eorh	r8,0x8000
800079da:	fa ea 00 08 	ld.d	r10,sp[8]
800079de:	10 95       	mov	r5,r8
800079e0:	12 98       	mov	r8,r9
800079e2:	0a 99       	mov	r9,r5
800079e4:	e0 a0 0d a7 	rcall	80009532 <__avr32_f64_cmp_lt>
800079e8:	e0 81 02 3e 	brne	80007e64 <_dtoa_r+0x958>
800079ec:	ca 68       	rjmp	80007b38 <_dtoa_r+0x62c>
800079ee:	fe c9 cb 02 	sub	r9,pc,-13566
800079f2:	e8 c8 00 01 	sub	r8,r4,1
800079f6:	40 d5       	lddsp	r5,sp[0x34]
800079f8:	58 05       	cp.w	r5,0
800079fa:	c4 f0       	breq	80007a98 <_dtoa_r+0x58c>
800079fc:	30 0c       	mov	r12,0
800079fe:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007a02:	51 3c       	stdsp	sp[0x4c],r12
80007a04:	30 0a       	mov	r10,0
80007a06:	fc 1b 3f e0 	movh	r11,0x3fe0
80007a0a:	e0 a0 0d c9 	rcall	8000959c <__avr32_f64_div>
80007a0e:	fa e8 00 28 	ld.d	r8,sp[40]
80007a12:	40 85       	lddsp	r5,sp[0x20]
80007a14:	fe b0 e4 36 	rcall	80004280 <__avr32_f64_sub>
80007a18:	fa eb 00 28 	st.d	sp[40],r10
80007a1c:	fa ea 00 08 	ld.d	r10,sp[8]
80007a20:	fe b0 e5 88 	rcall	80004530 <__avr32_f64_to_s32>
80007a24:	51 6c       	stdsp	sp[0x58],r12
80007a26:	fe b0 e5 9c 	rcall	8000455e <__avr32_s32_to_f64>
80007a2a:	14 98       	mov	r8,r10
80007a2c:	16 99       	mov	r9,r11
80007a2e:	fa ea 00 08 	ld.d	r10,sp[8]
80007a32:	fe b0 e4 27 	rcall	80004280 <__avr32_f64_sub>
80007a36:	fa eb 00 08 	st.d	sp[8],r10
80007a3a:	41 68       	lddsp	r8,sp[0x58]
80007a3c:	2d 08       	sub	r8,-48
80007a3e:	0a c8       	st.b	r5++,r8
80007a40:	41 39       	lddsp	r9,sp[0x4c]
80007a42:	2f f9       	sub	r9,-1
80007a44:	51 39       	stdsp	sp[0x4c],r9
80007a46:	fa e8 00 28 	ld.d	r8,sp[40]
80007a4a:	e0 a0 0d 74 	rcall	80009532 <__avr32_f64_cmp_lt>
80007a4e:	e0 81 03 39 	brne	800080c0 <_dtoa_r+0xbb4>
80007a52:	fa e8 00 08 	ld.d	r8,sp[8]
80007a56:	30 0a       	mov	r10,0
80007a58:	fc 1b 3f f0 	movh	r11,0x3ff0
80007a5c:	fe b0 e4 12 	rcall	80004280 <__avr32_f64_sub>
80007a60:	fa e8 00 28 	ld.d	r8,sp[40]
80007a64:	e0 a0 0d 67 	rcall	80009532 <__avr32_f64_cmp_lt>
80007a68:	fa ea 00 28 	ld.d	r10,sp[40]
80007a6c:	30 08       	mov	r8,0
80007a6e:	fc 19 40 24 	movh	r9,0x4024
80007a72:	e0 81 00 da 	brne	80007c26 <_dtoa_r+0x71a>
80007a76:	41 3c       	lddsp	r12,sp[0x4c]
80007a78:	08 3c       	cp.w	r12,r4
80007a7a:	c5 f4       	brge	80007b38 <_dtoa_r+0x62c>
80007a7c:	fe b0 e3 16 	rcall	800040a8 <__avr32_f64_mul>
80007a80:	30 08       	mov	r8,0
80007a82:	fa eb 00 28 	st.d	sp[40],r10
80007a86:	fc 19 40 24 	movh	r9,0x4024
80007a8a:	fa ea 00 08 	ld.d	r10,sp[8]
80007a8e:	fe b0 e3 0d 	rcall	800040a8 <__avr32_f64_mul>
80007a92:	fa eb 00 08 	st.d	sp[8],r10
80007a96:	cc 3b       	rjmp	80007a1c <_dtoa_r+0x510>
80007a98:	40 85       	lddsp	r5,sp[0x20]
80007a9a:	08 05       	add	r5,r4
80007a9c:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80007aa0:	51 35       	stdsp	sp[0x4c],r5
80007aa2:	fa e8 00 28 	ld.d	r8,sp[40]
80007aa6:	40 85       	lddsp	r5,sp[0x20]
80007aa8:	fe b0 e3 00 	rcall	800040a8 <__avr32_f64_mul>
80007aac:	fa eb 00 28 	st.d	sp[40],r10
80007ab0:	fa ea 00 08 	ld.d	r10,sp[8]
80007ab4:	fe b0 e5 3e 	rcall	80004530 <__avr32_f64_to_s32>
80007ab8:	51 6c       	stdsp	sp[0x58],r12
80007aba:	fe b0 e5 52 	rcall	8000455e <__avr32_s32_to_f64>
80007abe:	14 98       	mov	r8,r10
80007ac0:	16 99       	mov	r9,r11
80007ac2:	fa ea 00 08 	ld.d	r10,sp[8]
80007ac6:	fe b0 e3 dd 	rcall	80004280 <__avr32_f64_sub>
80007aca:	fa eb 00 08 	st.d	sp[8],r10
80007ace:	41 68       	lddsp	r8,sp[0x58]
80007ad0:	2d 08       	sub	r8,-48
80007ad2:	0a c8       	st.b	r5++,r8
80007ad4:	41 3c       	lddsp	r12,sp[0x4c]
80007ad6:	18 35       	cp.w	r5,r12
80007ad8:	c2 81       	brne	80007b28 <_dtoa_r+0x61c>
80007ada:	30 08       	mov	r8,0
80007adc:	fc 19 3f e0 	movh	r9,0x3fe0
80007ae0:	fa ea 00 28 	ld.d	r10,sp[40]
80007ae4:	fe b0 e4 9c 	rcall	8000441c <__avr32_f64_add>
80007ae8:	40 85       	lddsp	r5,sp[0x20]
80007aea:	fa e8 00 08 	ld.d	r8,sp[8]
80007aee:	08 05       	add	r5,r4
80007af0:	e0 a0 0d 21 	rcall	80009532 <__avr32_f64_cmp_lt>
80007af4:	e0 81 00 99 	brne	80007c26 <_dtoa_r+0x71a>
80007af8:	fa e8 00 28 	ld.d	r8,sp[40]
80007afc:	30 0a       	mov	r10,0
80007afe:	fc 1b 3f e0 	movh	r11,0x3fe0
80007b02:	fe b0 e3 bf 	rcall	80004280 <__avr32_f64_sub>
80007b06:	14 98       	mov	r8,r10
80007b08:	16 99       	mov	r9,r11
80007b0a:	fa ea 00 08 	ld.d	r10,sp[8]
80007b0e:	e0 a0 0d 12 	rcall	80009532 <__avr32_f64_cmp_lt>
80007b12:	c1 30       	breq	80007b38 <_dtoa_r+0x62c>
80007b14:	33 09       	mov	r9,48
80007b16:	0a 98       	mov	r8,r5
80007b18:	11 7a       	ld.ub	r10,--r8
80007b1a:	f2 0a 18 00 	cp.b	r10,r9
80007b1e:	e0 81 02 d1 	brne	800080c0 <_dtoa_r+0xbb4>
80007b22:	10 95       	mov	r5,r8
80007b24:	cf 9b       	rjmp	80007b16 <_dtoa_r+0x60a>
80007b26:	d7 03       	nop
80007b28:	30 08       	mov	r8,0
80007b2a:	fc 19 40 24 	movh	r9,0x4024
80007b2e:	fe b0 e2 bd 	rcall	800040a8 <__avr32_f64_mul>
80007b32:	fa eb 00 08 	st.d	sp[8],r10
80007b36:	cb db       	rjmp	80007ab0 <_dtoa_r+0x5a4>
80007b38:	fa ea 00 3c 	ld.d	r10,sp[60]
80007b3c:	fa eb 00 08 	st.d	sp[8],r10
80007b40:	58 e6       	cp.w	r6,14
80007b42:	5f ab       	srle	r11
80007b44:	41 8a       	lddsp	r10,sp[0x60]
80007b46:	30 08       	mov	r8,0
80007b48:	f4 09 11 ff 	rsub	r9,r10,-1
80007b4c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007b50:	f0 09 18 00 	cp.b	r9,r8
80007b54:	e0 80 00 82 	breq	80007c58 <_dtoa_r+0x74c>
80007b58:	40 ea       	lddsp	r10,sp[0x38]
80007b5a:	58 01       	cp.w	r1,0
80007b5c:	5f a9       	srle	r9
80007b5e:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80007b62:	fe ca cc 76 	sub	r10,pc,-13194
80007b66:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80007b6a:	fa e5 00 10 	st.d	sp[16],r4
80007b6e:	f0 09 18 00 	cp.b	r9,r8
80007b72:	c1 40       	breq	80007b9a <_dtoa_r+0x68e>
80007b74:	58 01       	cp.w	r1,0
80007b76:	e0 81 01 77 	brne	80007e64 <_dtoa_r+0x958>
80007b7a:	30 08       	mov	r8,0
80007b7c:	fc 19 40 14 	movh	r9,0x4014
80007b80:	08 9a       	mov	r10,r4
80007b82:	0a 9b       	mov	r11,r5
80007b84:	fe b0 e2 92 	rcall	800040a8 <__avr32_f64_mul>
80007b88:	fa e8 00 08 	ld.d	r8,sp[8]
80007b8c:	e0 a0 0c 9f 	rcall	800094ca <__avr32_f64_cmp_ge>
80007b90:	e0 81 01 6a 	brne	80007e64 <_dtoa_r+0x958>
80007b94:	02 92       	mov	r2,r1
80007b96:	e0 8f 01 72 	bral	80007e7a <_dtoa_r+0x96e>
80007b9a:	40 85       	lddsp	r5,sp[0x20]
80007b9c:	30 14       	mov	r4,1
80007b9e:	fa e8 00 10 	ld.d	r8,sp[16]
80007ba2:	fa ea 00 08 	ld.d	r10,sp[8]
80007ba6:	e0 a0 0c fb 	rcall	8000959c <__avr32_f64_div>
80007baa:	fe b0 e4 c3 	rcall	80004530 <__avr32_f64_to_s32>
80007bae:	18 92       	mov	r2,r12
80007bb0:	fe b0 e4 d7 	rcall	8000455e <__avr32_s32_to_f64>
80007bb4:	fa e8 00 10 	ld.d	r8,sp[16]
80007bb8:	fe b0 e2 78 	rcall	800040a8 <__avr32_f64_mul>
80007bbc:	14 98       	mov	r8,r10
80007bbe:	16 99       	mov	r9,r11
80007bc0:	fa ea 00 08 	ld.d	r10,sp[8]
80007bc4:	fe b0 e3 5e 	rcall	80004280 <__avr32_f64_sub>
80007bc8:	fa eb 00 08 	st.d	sp[8],r10
80007bcc:	e4 c8 ff d0 	sub	r8,r2,-48
80007bd0:	0a c8       	st.b	r5++,r8
80007bd2:	fc 19 40 24 	movh	r9,0x4024
80007bd6:	30 08       	mov	r8,0
80007bd8:	02 34       	cp.w	r4,r1
80007bda:	c3 31       	brne	80007c40 <_dtoa_r+0x734>
80007bdc:	fa e8 00 08 	ld.d	r8,sp[8]
80007be0:	fe b0 e4 1e 	rcall	8000441c <__avr32_f64_add>
80007be4:	16 91       	mov	r1,r11
80007be6:	14 90       	mov	r0,r10
80007be8:	14 98       	mov	r8,r10
80007bea:	02 99       	mov	r9,r1
80007bec:	fa ea 00 10 	ld.d	r10,sp[16]
80007bf0:	e0 a0 0c a1 	rcall	80009532 <__avr32_f64_cmp_lt>
80007bf4:	c1 a1       	brne	80007c28 <_dtoa_r+0x71c>
80007bf6:	fa e8 00 10 	ld.d	r8,sp[16]
80007bfa:	00 9a       	mov	r10,r0
80007bfc:	02 9b       	mov	r11,r1
80007bfe:	e0 a0 0c 53 	rcall	800094a4 <__avr32_f64_cmp_eq>
80007c02:	e0 80 02 5e 	breq	800080be <_dtoa_r+0xbb2>
80007c06:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007c0a:	c0 f1       	brne	80007c28 <_dtoa_r+0x71c>
80007c0c:	e0 8f 02 59 	bral	800080be <_dtoa_r+0xbb2>
80007c10:	40 8a       	lddsp	r10,sp[0x20]
80007c12:	14 38       	cp.w	r8,r10
80007c14:	c0 30       	breq	80007c1a <_dtoa_r+0x70e>
80007c16:	10 95       	mov	r5,r8
80007c18:	c0 98       	rjmp	80007c2a <_dtoa_r+0x71e>
80007c1a:	33 08       	mov	r8,48
80007c1c:	40 89       	lddsp	r9,sp[0x20]
80007c1e:	2f f6       	sub	r6,-1
80007c20:	b2 88       	st.b	r9[0x0],r8
80007c22:	40 88       	lddsp	r8,sp[0x20]
80007c24:	c0 88       	rjmp	80007c34 <_dtoa_r+0x728>
80007c26:	40 66       	lddsp	r6,sp[0x18]
80007c28:	33 99       	mov	r9,57
80007c2a:	0a 98       	mov	r8,r5
80007c2c:	11 7a       	ld.ub	r10,--r8
80007c2e:	f2 0a 18 00 	cp.b	r10,r9
80007c32:	ce f0       	breq	80007c10 <_dtoa_r+0x704>
80007c34:	50 66       	stdsp	sp[0x18],r6
80007c36:	11 89       	ld.ub	r9,r8[0x0]
80007c38:	2f f9       	sub	r9,-1
80007c3a:	b0 89       	st.b	r8[0x0],r9
80007c3c:	e0 8f 02 42 	bral	800080c0 <_dtoa_r+0xbb4>
80007c40:	fe b0 e2 34 	rcall	800040a8 <__avr32_f64_mul>
80007c44:	2f f4       	sub	r4,-1
80007c46:	fa eb 00 08 	st.d	sp[8],r10
80007c4a:	30 08       	mov	r8,0
80007c4c:	30 09       	mov	r9,0
80007c4e:	e0 a0 0c 2b 	rcall	800094a4 <__avr32_f64_cmp_eq>
80007c52:	ca 60       	breq	80007b9e <_dtoa_r+0x692>
80007c54:	e0 8f 02 35 	bral	800080be <_dtoa_r+0xbb2>
80007c58:	40 d8       	lddsp	r8,sp[0x34]
80007c5a:	58 08       	cp.w	r8,0
80007c5c:	c0 51       	brne	80007c66 <_dtoa_r+0x75a>
80007c5e:	04 98       	mov	r8,r2
80007c60:	00 95       	mov	r5,r0
80007c62:	40 d4       	lddsp	r4,sp[0x34]
80007c64:	c3 78       	rjmp	80007cd2 <_dtoa_r+0x7c6>
80007c66:	40 c5       	lddsp	r5,sp[0x30]
80007c68:	58 15       	cp.w	r5,1
80007c6a:	e0 89 00 0f 	brgt	80007c88 <_dtoa_r+0x77c>
80007c6e:	41 74       	lddsp	r4,sp[0x5c]
80007c70:	58 04       	cp.w	r4,0
80007c72:	c0 40       	breq	80007c7a <_dtoa_r+0x76e>
80007c74:	f4 c9 fb cd 	sub	r9,r10,-1075
80007c78:	c0 48       	rjmp	80007c80 <_dtoa_r+0x774>
80007c7a:	41 99       	lddsp	r9,sp[0x64]
80007c7c:	f2 09 11 36 	rsub	r9,r9,54
80007c80:	04 98       	mov	r8,r2
80007c82:	00 95       	mov	r5,r0
80007c84:	c1 c8       	rjmp	80007cbc <_dtoa_r+0x7b0>
80007c86:	d7 03       	nop
80007c88:	e2 c8 00 01 	sub	r8,r1,1
80007c8c:	58 01       	cp.w	r1,0
80007c8e:	e0 05 17 40 	movge	r5,r0
80007c92:	e2 09 17 40 	movge	r9,r1
80007c96:	e1 d1 e5 15 	sublt	r5,r0,r1
80007c9a:	f9 b9 05 00 	movlt	r9,0
80007c9e:	10 32       	cp.w	r2,r8
80007ca0:	e5 d8 e4 18 	subge	r8,r2,r8
80007ca4:	f1 d2 e5 18 	sublt	r8,r8,r2
80007ca8:	e5 d8 e5 02 	addlt	r2,r2,r8
80007cac:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80007cb0:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007cb4:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007cb8:	f9 b8 05 00 	movlt	r8,0
80007cbc:	40 4b       	lddsp	r11,sp[0x10]
80007cbe:	12 0b       	add	r11,r9
80007cc0:	50 08       	stdsp	sp[0x0],r8
80007cc2:	50 4b       	stdsp	sp[0x10],r11
80007cc4:	12 00       	add	r0,r9
80007cc6:	30 1b       	mov	r11,1
80007cc8:	0e 9c       	mov	r12,r7
80007cca:	e0 a0 08 ab 	rcall	80008e20 <__i2b>
80007cce:	40 08       	lddsp	r8,sp[0x0]
80007cd0:	18 94       	mov	r4,r12
80007cd2:	40 4a       	lddsp	r10,sp[0x10]
80007cd4:	58 05       	cp.w	r5,0
80007cd6:	5f 99       	srgt	r9
80007cd8:	58 0a       	cp.w	r10,0
80007cda:	5f 9a       	srgt	r10
80007cdc:	f5 e9 00 09 	and	r9,r10,r9
80007ce0:	c0 80       	breq	80007cf0 <_dtoa_r+0x7e4>
80007ce2:	40 4c       	lddsp	r12,sp[0x10]
80007ce4:	f8 05 0d 49 	min	r9,r12,r5
80007ce8:	12 1c       	sub	r12,r9
80007cea:	12 10       	sub	r0,r9
80007cec:	50 4c       	stdsp	sp[0x10],r12
80007cee:	12 15       	sub	r5,r9
80007cf0:	58 02       	cp.w	r2,0
80007cf2:	e0 8a 00 27 	brle	80007d40 <_dtoa_r+0x834>
80007cf6:	40 db       	lddsp	r11,sp[0x34]
80007cf8:	58 0b       	cp.w	r11,0
80007cfa:	c1 d0       	breq	80007d34 <_dtoa_r+0x828>
80007cfc:	58 08       	cp.w	r8,0
80007cfe:	e0 8a 00 17 	brle	80007d2c <_dtoa_r+0x820>
80007d02:	10 9a       	mov	r10,r8
80007d04:	50 08       	stdsp	sp[0x0],r8
80007d06:	08 9b       	mov	r11,r4
80007d08:	0e 9c       	mov	r12,r7
80007d0a:	e0 a0 08 d1 	rcall	80008eac <__pow5mult>
80007d0e:	06 9a       	mov	r10,r3
80007d10:	18 9b       	mov	r11,r12
80007d12:	18 94       	mov	r4,r12
80007d14:	0e 9c       	mov	r12,r7
80007d16:	e0 a0 08 05 	rcall	80008d20 <__multiply>
80007d1a:	18 99       	mov	r9,r12
80007d1c:	06 9b       	mov	r11,r3
80007d1e:	50 19       	stdsp	sp[0x4],r9
80007d20:	0e 9c       	mov	r12,r7
80007d22:	e0 a0 06 b1 	rcall	80008a84 <_Bfree>
80007d26:	40 19       	lddsp	r9,sp[0x4]
80007d28:	40 08       	lddsp	r8,sp[0x0]
80007d2a:	12 93       	mov	r3,r9
80007d2c:	e4 08 01 0a 	sub	r10,r2,r8
80007d30:	c0 80       	breq	80007d40 <_dtoa_r+0x834>
80007d32:	c0 28       	rjmp	80007d36 <_dtoa_r+0x82a>
80007d34:	04 9a       	mov	r10,r2
80007d36:	06 9b       	mov	r11,r3
80007d38:	0e 9c       	mov	r12,r7
80007d3a:	e0 a0 08 b9 	rcall	80008eac <__pow5mult>
80007d3e:	18 93       	mov	r3,r12
80007d40:	30 1b       	mov	r11,1
80007d42:	0e 9c       	mov	r12,r7
80007d44:	e0 a0 08 6e 	rcall	80008e20 <__i2b>
80007d48:	41 1a       	lddsp	r10,sp[0x44]
80007d4a:	18 92       	mov	r2,r12
80007d4c:	58 0a       	cp.w	r10,0
80007d4e:	e0 8a 00 07 	brle	80007d5c <_dtoa_r+0x850>
80007d52:	18 9b       	mov	r11,r12
80007d54:	0e 9c       	mov	r12,r7
80007d56:	e0 a0 08 ab 	rcall	80008eac <__pow5mult>
80007d5a:	18 92       	mov	r2,r12
80007d5c:	40 c9       	lddsp	r9,sp[0x30]
80007d5e:	58 19       	cp.w	r9,1
80007d60:	e0 89 00 14 	brgt	80007d88 <_dtoa_r+0x87c>
80007d64:	40 38       	lddsp	r8,sp[0xc]
80007d66:	58 08       	cp.w	r8,0
80007d68:	c1 01       	brne	80007d88 <_dtoa_r+0x87c>
80007d6a:	40 29       	lddsp	r9,sp[0x8]
80007d6c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80007d70:	c0 c1       	brne	80007d88 <_dtoa_r+0x87c>
80007d72:	12 98       	mov	r8,r9
80007d74:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80007d78:	c0 80       	breq	80007d88 <_dtoa_r+0x87c>
80007d7a:	40 4c       	lddsp	r12,sp[0x10]
80007d7c:	30 1b       	mov	r11,1
80007d7e:	2f fc       	sub	r12,-1
80007d80:	2f f0       	sub	r0,-1
80007d82:	50 4c       	stdsp	sp[0x10],r12
80007d84:	50 6b       	stdsp	sp[0x18],r11
80007d86:	c0 38       	rjmp	80007d8c <_dtoa_r+0x880>
80007d88:	30 0a       	mov	r10,0
80007d8a:	50 6a       	stdsp	sp[0x18],r10
80007d8c:	41 19       	lddsp	r9,sp[0x44]
80007d8e:	58 09       	cp.w	r9,0
80007d90:	c0 31       	brne	80007d96 <_dtoa_r+0x88a>
80007d92:	30 1c       	mov	r12,1
80007d94:	c0 98       	rjmp	80007da6 <_dtoa_r+0x89a>
80007d96:	64 48       	ld.w	r8,r2[0x10]
80007d98:	2f c8       	sub	r8,-4
80007d9a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80007d9e:	e0 a0 05 e2 	rcall	80008962 <__hi0bits>
80007da2:	f8 0c 11 20 	rsub	r12,r12,32
80007da6:	40 4b       	lddsp	r11,sp[0x10]
80007da8:	f8 0b 00 08 	add	r8,r12,r11
80007dac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007db0:	c0 c0       	breq	80007dc8 <_dtoa_r+0x8bc>
80007db2:	f0 08 11 20 	rsub	r8,r8,32
80007db6:	58 48       	cp.w	r8,4
80007db8:	e0 8a 00 06 	brle	80007dc4 <_dtoa_r+0x8b8>
80007dbc:	20 48       	sub	r8,4
80007dbe:	10 0b       	add	r11,r8
80007dc0:	50 4b       	stdsp	sp[0x10],r11
80007dc2:	c0 78       	rjmp	80007dd0 <_dtoa_r+0x8c4>
80007dc4:	58 48       	cp.w	r8,4
80007dc6:	c0 70       	breq	80007dd4 <_dtoa_r+0x8c8>
80007dc8:	40 4a       	lddsp	r10,sp[0x10]
80007dca:	2e 48       	sub	r8,-28
80007dcc:	10 0a       	add	r10,r8
80007dce:	50 4a       	stdsp	sp[0x10],r10
80007dd0:	10 00       	add	r0,r8
80007dd2:	10 05       	add	r5,r8
80007dd4:	58 00       	cp.w	r0,0
80007dd6:	e0 8a 00 08 	brle	80007de6 <_dtoa_r+0x8da>
80007dda:	06 9b       	mov	r11,r3
80007ddc:	00 9a       	mov	r10,r0
80007dde:	0e 9c       	mov	r12,r7
80007de0:	e0 a0 07 5c 	rcall	80008c98 <__lshift>
80007de4:	18 93       	mov	r3,r12
80007de6:	40 49       	lddsp	r9,sp[0x10]
80007de8:	58 09       	cp.w	r9,0
80007dea:	e0 8a 00 08 	brle	80007dfa <_dtoa_r+0x8ee>
80007dee:	04 9b       	mov	r11,r2
80007df0:	12 9a       	mov	r10,r9
80007df2:	0e 9c       	mov	r12,r7
80007df4:	e0 a0 07 52 	rcall	80008c98 <__lshift>
80007df8:	18 92       	mov	r2,r12
80007dfa:	41 48       	lddsp	r8,sp[0x50]
80007dfc:	58 08       	cp.w	r8,0
80007dfe:	c1 b0       	breq	80007e34 <_dtoa_r+0x928>
80007e00:	04 9b       	mov	r11,r2
80007e02:	06 9c       	mov	r12,r3
80007e04:	e0 a0 06 26 	rcall	80008a50 <__mcmp>
80007e08:	c1 64       	brge	80007e34 <_dtoa_r+0x928>
80007e0a:	06 9b       	mov	r11,r3
80007e0c:	30 09       	mov	r9,0
80007e0e:	30 aa       	mov	r10,10
80007e10:	0e 9c       	mov	r12,r7
80007e12:	e0 a0 08 0f 	rcall	80008e30 <__multadd>
80007e16:	20 16       	sub	r6,1
80007e18:	18 93       	mov	r3,r12
80007e1a:	40 dc       	lddsp	r12,sp[0x34]
80007e1c:	58 0c       	cp.w	r12,0
80007e1e:	c0 31       	brne	80007e24 <_dtoa_r+0x918>
80007e20:	40 91       	lddsp	r1,sp[0x24]
80007e22:	c0 98       	rjmp	80007e34 <_dtoa_r+0x928>
80007e24:	08 9b       	mov	r11,r4
80007e26:	40 91       	lddsp	r1,sp[0x24]
80007e28:	30 09       	mov	r9,0
80007e2a:	30 aa       	mov	r10,10
80007e2c:	0e 9c       	mov	r12,r7
80007e2e:	e0 a0 08 01 	rcall	80008e30 <__multadd>
80007e32:	18 94       	mov	r4,r12
80007e34:	58 01       	cp.w	r1,0
80007e36:	5f a9       	srle	r9
80007e38:	40 cb       	lddsp	r11,sp[0x30]
80007e3a:	58 2b       	cp.w	r11,2
80007e3c:	5f 98       	srgt	r8
80007e3e:	f3 e8 00 08 	and	r8,r9,r8
80007e42:	c2 50       	breq	80007e8c <_dtoa_r+0x980>
80007e44:	58 01       	cp.w	r1,0
80007e46:	c1 11       	brne	80007e68 <_dtoa_r+0x95c>
80007e48:	04 9b       	mov	r11,r2
80007e4a:	02 99       	mov	r9,r1
80007e4c:	30 5a       	mov	r10,5
80007e4e:	0e 9c       	mov	r12,r7
80007e50:	e0 a0 07 f0 	rcall	80008e30 <__multadd>
80007e54:	18 92       	mov	r2,r12
80007e56:	18 9b       	mov	r11,r12
80007e58:	06 9c       	mov	r12,r3
80007e5a:	e0 a0 05 fb 	rcall	80008a50 <__mcmp>
80007e5e:	e0 89 00 0f 	brgt	80007e7c <_dtoa_r+0x970>
80007e62:	c0 38       	rjmp	80007e68 <_dtoa_r+0x95c>
80007e64:	30 02       	mov	r2,0
80007e66:	04 94       	mov	r4,r2
80007e68:	40 ea       	lddsp	r10,sp[0x38]
80007e6a:	30 09       	mov	r9,0
80007e6c:	5c da       	com	r10
80007e6e:	40 85       	lddsp	r5,sp[0x20]
80007e70:	50 6a       	stdsp	sp[0x18],r10
80007e72:	50 49       	stdsp	sp[0x10],r9
80007e74:	c0 f9       	rjmp	80008092 <_dtoa_r+0xb86>
80007e76:	08 92       	mov	r2,r4
80007e78:	40 66       	lddsp	r6,sp[0x18]
80007e7a:	04 94       	mov	r4,r2
80007e7c:	2f f6       	sub	r6,-1
80007e7e:	50 66       	stdsp	sp[0x18],r6
80007e80:	33 18       	mov	r8,49
80007e82:	40 85       	lddsp	r5,sp[0x20]
80007e84:	0a c8       	st.b	r5++,r8
80007e86:	30 08       	mov	r8,0
80007e88:	50 48       	stdsp	sp[0x10],r8
80007e8a:	c0 49       	rjmp	80008092 <_dtoa_r+0xb86>
80007e8c:	40 dc       	lddsp	r12,sp[0x34]
80007e8e:	58 0c       	cp.w	r12,0
80007e90:	e0 80 00 b5 	breq	80007ffa <_dtoa_r+0xaee>
80007e94:	58 05       	cp.w	r5,0
80007e96:	e0 8a 00 08 	brle	80007ea6 <_dtoa_r+0x99a>
80007e9a:	08 9b       	mov	r11,r4
80007e9c:	0a 9a       	mov	r10,r5
80007e9e:	0e 9c       	mov	r12,r7
80007ea0:	e0 a0 06 fc 	rcall	80008c98 <__lshift>
80007ea4:	18 94       	mov	r4,r12
80007ea6:	40 6b       	lddsp	r11,sp[0x18]
80007ea8:	58 0b       	cp.w	r11,0
80007eaa:	c0 31       	brne	80007eb0 <_dtoa_r+0x9a4>
80007eac:	08 9c       	mov	r12,r4
80007eae:	c1 38       	rjmp	80007ed4 <_dtoa_r+0x9c8>
80007eb0:	68 1b       	ld.w	r11,r4[0x4]
80007eb2:	0e 9c       	mov	r12,r7
80007eb4:	e0 a0 06 02 	rcall	80008ab8 <_Balloc>
80007eb8:	68 4a       	ld.w	r10,r4[0x10]
80007eba:	18 95       	mov	r5,r12
80007ebc:	e8 cb ff f4 	sub	r11,r4,-12
80007ec0:	2f ea       	sub	r10,-2
80007ec2:	2f 4c       	sub	r12,-12
80007ec4:	a3 6a       	lsl	r10,0x2
80007ec6:	fe b0 e7 0d 	rcall	80004ce0 <memcpy>
80007eca:	0a 9b       	mov	r11,r5
80007ecc:	30 1a       	mov	r10,1
80007ece:	0e 9c       	mov	r12,r7
80007ed0:	e0 a0 06 e4 	rcall	80008c98 <__lshift>
80007ed4:	50 44       	stdsp	sp[0x10],r4
80007ed6:	40 3a       	lddsp	r10,sp[0xc]
80007ed8:	30 19       	mov	r9,1
80007eda:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80007ede:	18 94       	mov	r4,r12
80007ee0:	50 da       	stdsp	sp[0x34],r10
80007ee2:	40 85       	lddsp	r5,sp[0x20]
80007ee4:	50 99       	stdsp	sp[0x24],r9
80007ee6:	50 26       	stdsp	sp[0x8],r6
80007ee8:	50 e1       	stdsp	sp[0x38],r1
80007eea:	04 9b       	mov	r11,r2
80007eec:	06 9c       	mov	r12,r3
80007eee:	fe b0 fa 7f 	rcall	800073ec <quorem>
80007ef2:	40 4b       	lddsp	r11,sp[0x10]
80007ef4:	f8 c0 ff d0 	sub	r0,r12,-48
80007ef8:	06 9c       	mov	r12,r3
80007efa:	e0 a0 05 ab 	rcall	80008a50 <__mcmp>
80007efe:	08 9a       	mov	r10,r4
80007f00:	50 6c       	stdsp	sp[0x18],r12
80007f02:	04 9b       	mov	r11,r2
80007f04:	0e 9c       	mov	r12,r7
80007f06:	e0 a0 06 61 	rcall	80008bc8 <__mdiff>
80007f0a:	18 91       	mov	r1,r12
80007f0c:	78 38       	ld.w	r8,r12[0xc]
80007f0e:	58 08       	cp.w	r8,0
80007f10:	c0 30       	breq	80007f16 <_dtoa_r+0xa0a>
80007f12:	30 16       	mov	r6,1
80007f14:	c0 68       	rjmp	80007f20 <_dtoa_r+0xa14>
80007f16:	18 9b       	mov	r11,r12
80007f18:	06 9c       	mov	r12,r3
80007f1a:	e0 a0 05 9b 	rcall	80008a50 <__mcmp>
80007f1e:	18 96       	mov	r6,r12
80007f20:	0e 9c       	mov	r12,r7
80007f22:	02 9b       	mov	r11,r1
80007f24:	e0 a0 05 b0 	rcall	80008a84 <_Bfree>
80007f28:	40 cc       	lddsp	r12,sp[0x30]
80007f2a:	ed ec 10 08 	or	r8,r6,r12
80007f2e:	c0 d1       	brne	80007f48 <_dtoa_r+0xa3c>
80007f30:	40 db       	lddsp	r11,sp[0x34]
80007f32:	58 0b       	cp.w	r11,0
80007f34:	c0 a1       	brne	80007f48 <_dtoa_r+0xa3c>
80007f36:	40 26       	lddsp	r6,sp[0x8]
80007f38:	e0 40 00 39 	cp.w	r0,57
80007f3c:	c3 00       	breq	80007f9c <_dtoa_r+0xa90>
80007f3e:	40 6a       	lddsp	r10,sp[0x18]
80007f40:	58 0a       	cp.w	r10,0
80007f42:	e0 89 00 24 	brgt	80007f8a <_dtoa_r+0xa7e>
80007f46:	c2 f8       	rjmp	80007fa4 <_dtoa_r+0xa98>
80007f48:	40 69       	lddsp	r9,sp[0x18]
80007f4a:	58 09       	cp.w	r9,0
80007f4c:	c0 85       	brlt	80007f5c <_dtoa_r+0xa50>
80007f4e:	12 98       	mov	r8,r9
80007f50:	40 cc       	lddsp	r12,sp[0x30]
80007f52:	18 48       	or	r8,r12
80007f54:	c1 d1       	brne	80007f8e <_dtoa_r+0xa82>
80007f56:	40 db       	lddsp	r11,sp[0x34]
80007f58:	58 0b       	cp.w	r11,0
80007f5a:	c1 a1       	brne	80007f8e <_dtoa_r+0xa82>
80007f5c:	0c 99       	mov	r9,r6
80007f5e:	40 26       	lddsp	r6,sp[0x8]
80007f60:	58 09       	cp.w	r9,0
80007f62:	e0 8a 00 21 	brle	80007fa4 <_dtoa_r+0xa98>
80007f66:	06 9b       	mov	r11,r3
80007f68:	30 1a       	mov	r10,1
80007f6a:	0e 9c       	mov	r12,r7
80007f6c:	e0 a0 06 96 	rcall	80008c98 <__lshift>
80007f70:	04 9b       	mov	r11,r2
80007f72:	18 93       	mov	r3,r12
80007f74:	e0 a0 05 6e 	rcall	80008a50 <__mcmp>
80007f78:	e0 89 00 06 	brgt	80007f84 <_dtoa_r+0xa78>
80007f7c:	c1 41       	brne	80007fa4 <_dtoa_r+0xa98>
80007f7e:	ed b0 00 00 	bld	r0,0x0
80007f82:	c1 11       	brne	80007fa4 <_dtoa_r+0xa98>
80007f84:	e0 40 00 39 	cp.w	r0,57
80007f88:	c0 a0       	breq	80007f9c <_dtoa_r+0xa90>
80007f8a:	2f f0       	sub	r0,-1
80007f8c:	c0 c8       	rjmp	80007fa4 <_dtoa_r+0xa98>
80007f8e:	58 06       	cp.w	r6,0
80007f90:	e0 8a 00 0c 	brle	80007fa8 <_dtoa_r+0xa9c>
80007f94:	40 26       	lddsp	r6,sp[0x8]
80007f96:	e0 40 00 39 	cp.w	r0,57
80007f9a:	c0 41       	brne	80007fa2 <_dtoa_r+0xa96>
80007f9c:	33 98       	mov	r8,57
80007f9e:	0a c8       	st.b	r5++,r8
80007fa0:	c6 78       	rjmp	8000806e <_dtoa_r+0xb62>
80007fa2:	2f f0       	sub	r0,-1
80007fa4:	0a c0       	st.b	r5++,r0
80007fa6:	c7 58       	rjmp	80008090 <_dtoa_r+0xb84>
80007fa8:	0a c0       	st.b	r5++,r0
80007faa:	40 9a       	lddsp	r10,sp[0x24]
80007fac:	40 e9       	lddsp	r9,sp[0x38]
80007fae:	12 3a       	cp.w	r10,r9
80007fb0:	c4 30       	breq	80008036 <_dtoa_r+0xb2a>
80007fb2:	06 9b       	mov	r11,r3
80007fb4:	30 09       	mov	r9,0
80007fb6:	30 aa       	mov	r10,10
80007fb8:	0e 9c       	mov	r12,r7
80007fba:	e0 a0 07 3b 	rcall	80008e30 <__multadd>
80007fbe:	40 48       	lddsp	r8,sp[0x10]
80007fc0:	18 93       	mov	r3,r12
80007fc2:	08 38       	cp.w	r8,r4
80007fc4:	c0 91       	brne	80007fd6 <_dtoa_r+0xaca>
80007fc6:	10 9b       	mov	r11,r8
80007fc8:	30 09       	mov	r9,0
80007fca:	30 aa       	mov	r10,10
80007fcc:	0e 9c       	mov	r12,r7
80007fce:	e0 a0 07 31 	rcall	80008e30 <__multadd>
80007fd2:	50 4c       	stdsp	sp[0x10],r12
80007fd4:	c0 e8       	rjmp	80007ff0 <_dtoa_r+0xae4>
80007fd6:	40 4b       	lddsp	r11,sp[0x10]
80007fd8:	30 09       	mov	r9,0
80007fda:	30 aa       	mov	r10,10
80007fdc:	0e 9c       	mov	r12,r7
80007fde:	e0 a0 07 29 	rcall	80008e30 <__multadd>
80007fe2:	08 9b       	mov	r11,r4
80007fe4:	50 4c       	stdsp	sp[0x10],r12
80007fe6:	30 09       	mov	r9,0
80007fe8:	30 aa       	mov	r10,10
80007fea:	0e 9c       	mov	r12,r7
80007fec:	e0 a0 07 22 	rcall	80008e30 <__multadd>
80007ff0:	18 94       	mov	r4,r12
80007ff2:	40 9c       	lddsp	r12,sp[0x24]
80007ff4:	2f fc       	sub	r12,-1
80007ff6:	50 9c       	stdsp	sp[0x24],r12
80007ff8:	c7 9b       	rjmp	80007eea <_dtoa_r+0x9de>
80007ffa:	30 18       	mov	r8,1
80007ffc:	06 90       	mov	r0,r3
80007ffe:	40 85       	lddsp	r5,sp[0x20]
80008000:	08 93       	mov	r3,r4
80008002:	0c 94       	mov	r4,r6
80008004:	10 96       	mov	r6,r8
80008006:	04 9b       	mov	r11,r2
80008008:	00 9c       	mov	r12,r0
8000800a:	fe b0 f9 f1 	rcall	800073ec <quorem>
8000800e:	2d 0c       	sub	r12,-48
80008010:	0a cc       	st.b	r5++,r12
80008012:	02 36       	cp.w	r6,r1
80008014:	c0 a4       	brge	80008028 <_dtoa_r+0xb1c>
80008016:	00 9b       	mov	r11,r0
80008018:	30 09       	mov	r9,0
8000801a:	30 aa       	mov	r10,10
8000801c:	0e 9c       	mov	r12,r7
8000801e:	2f f6       	sub	r6,-1
80008020:	e0 a0 07 08 	rcall	80008e30 <__multadd>
80008024:	18 90       	mov	r0,r12
80008026:	cf 0b       	rjmp	80008006 <_dtoa_r+0xafa>
80008028:	08 96       	mov	r6,r4
8000802a:	30 0b       	mov	r11,0
8000802c:	06 94       	mov	r4,r3
8000802e:	50 4b       	stdsp	sp[0x10],r11
80008030:	00 93       	mov	r3,r0
80008032:	18 90       	mov	r0,r12
80008034:	c0 28       	rjmp	80008038 <_dtoa_r+0xb2c>
80008036:	40 26       	lddsp	r6,sp[0x8]
80008038:	06 9b       	mov	r11,r3
8000803a:	30 1a       	mov	r10,1
8000803c:	0e 9c       	mov	r12,r7
8000803e:	e0 a0 06 2d 	rcall	80008c98 <__lshift>
80008042:	04 9b       	mov	r11,r2
80008044:	18 93       	mov	r3,r12
80008046:	e0 a0 05 05 	rcall	80008a50 <__mcmp>
8000804a:	e0 89 00 12 	brgt	8000806e <_dtoa_r+0xb62>
8000804e:	c1 b1       	brne	80008084 <_dtoa_r+0xb78>
80008050:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008054:	c0 d1       	brne	8000806e <_dtoa_r+0xb62>
80008056:	c1 78       	rjmp	80008084 <_dtoa_r+0xb78>
80008058:	40 89       	lddsp	r9,sp[0x20]
8000805a:	12 38       	cp.w	r8,r9
8000805c:	c0 30       	breq	80008062 <_dtoa_r+0xb56>
8000805e:	10 95       	mov	r5,r8
80008060:	c0 88       	rjmp	80008070 <_dtoa_r+0xb64>
80008062:	2f f6       	sub	r6,-1
80008064:	50 66       	stdsp	sp[0x18],r6
80008066:	33 18       	mov	r8,49
80008068:	40 8c       	lddsp	r12,sp[0x20]
8000806a:	b8 88       	st.b	r12[0x0],r8
8000806c:	c1 38       	rjmp	80008092 <_dtoa_r+0xb86>
8000806e:	33 9a       	mov	r10,57
80008070:	0a 98       	mov	r8,r5
80008072:	11 79       	ld.ub	r9,--r8
80008074:	f4 09 18 00 	cp.b	r9,r10
80008078:	cf 00       	breq	80008058 <_dtoa_r+0xb4c>
8000807a:	2f f9       	sub	r9,-1
8000807c:	b0 89       	st.b	r8[0x0],r9
8000807e:	c0 98       	rjmp	80008090 <_dtoa_r+0xb84>
80008080:	10 95       	mov	r5,r8
80008082:	c0 28       	rjmp	80008086 <_dtoa_r+0xb7a>
80008084:	33 09       	mov	r9,48
80008086:	0a 98       	mov	r8,r5
80008088:	11 7a       	ld.ub	r10,--r8
8000808a:	f2 0a 18 00 	cp.b	r10,r9
8000808e:	cf 90       	breq	80008080 <_dtoa_r+0xb74>
80008090:	50 66       	stdsp	sp[0x18],r6
80008092:	04 9b       	mov	r11,r2
80008094:	0e 9c       	mov	r12,r7
80008096:	e0 a0 04 f7 	rcall	80008a84 <_Bfree>
8000809a:	58 04       	cp.w	r4,0
8000809c:	c1 20       	breq	800080c0 <_dtoa_r+0xbb4>
8000809e:	40 4b       	lddsp	r11,sp[0x10]
800080a0:	08 3b       	cp.w	r11,r4
800080a2:	5f 19       	srne	r9
800080a4:	58 0b       	cp.w	r11,0
800080a6:	5f 18       	srne	r8
800080a8:	f3 e8 00 08 	and	r8,r9,r8
800080ac:	c0 40       	breq	800080b4 <_dtoa_r+0xba8>
800080ae:	0e 9c       	mov	r12,r7
800080b0:	e0 a0 04 ea 	rcall	80008a84 <_Bfree>
800080b4:	08 9b       	mov	r11,r4
800080b6:	0e 9c       	mov	r12,r7
800080b8:	e0 a0 04 e6 	rcall	80008a84 <_Bfree>
800080bc:	c0 28       	rjmp	800080c0 <_dtoa_r+0xbb4>
800080be:	50 66       	stdsp	sp[0x18],r6
800080c0:	0e 9c       	mov	r12,r7
800080c2:	06 9b       	mov	r11,r3
800080c4:	e0 a0 04 e0 	rcall	80008a84 <_Bfree>
800080c8:	30 08       	mov	r8,0
800080ca:	aa 88       	st.b	r5[0x0],r8
800080cc:	40 68       	lddsp	r8,sp[0x18]
800080ce:	41 5a       	lddsp	r10,sp[0x54]
800080d0:	2f f8       	sub	r8,-1
800080d2:	41 29       	lddsp	r9,sp[0x48]
800080d4:	95 08       	st.w	r10[0x0],r8
800080d6:	40 8c       	lddsp	r12,sp[0x20]
800080d8:	58 09       	cp.w	r9,0
800080da:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800080de:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800080e2:	2e 6d       	sub	sp,-104
800080e4:	d8 32       	popm	r0-r7,pc
800080e6:	d7 03       	nop

800080e8 <__errno>:
800080e8:	e0 68 05 50 	mov	r8,1360
800080ec:	70 0c       	ld.w	r12,r8[0x0]
800080ee:	2f 4c       	sub	r12,-12
800080f0:	5e fc       	retal	r12
800080f2:	d7 03       	nop

800080f4 <_fflush_r>:
800080f4:	d4 21       	pushm	r4-r7,lr
800080f6:	16 97       	mov	r7,r11
800080f8:	18 96       	mov	r6,r12
800080fa:	76 48       	ld.w	r8,r11[0x10]
800080fc:	58 08       	cp.w	r8,0
800080fe:	c7 f0       	breq	800081fc <_fflush_r+0x108>
80008100:	58 0c       	cp.w	r12,0
80008102:	c0 50       	breq	8000810c <_fflush_r+0x18>
80008104:	78 68       	ld.w	r8,r12[0x18]
80008106:	58 08       	cp.w	r8,0
80008108:	c0 21       	brne	8000810c <_fflush_r+0x18>
8000810a:	cc dc       	rcall	800082a4 <__sinit>
8000810c:	fe c8 d2 d4 	sub	r8,pc,-11564
80008110:	10 37       	cp.w	r7,r8
80008112:	c0 31       	brne	80008118 <_fflush_r+0x24>
80008114:	6c 07       	ld.w	r7,r6[0x0]
80008116:	c0 c8       	rjmp	8000812e <_fflush_r+0x3a>
80008118:	fe c8 d2 c0 	sub	r8,pc,-11584
8000811c:	10 37       	cp.w	r7,r8
8000811e:	c0 31       	brne	80008124 <_fflush_r+0x30>
80008120:	6c 17       	ld.w	r7,r6[0x4]
80008122:	c0 68       	rjmp	8000812e <_fflush_r+0x3a>
80008124:	fe c8 d2 ac 	sub	r8,pc,-11604
80008128:	10 37       	cp.w	r7,r8
8000812a:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000812e:	8e 6a       	ld.sh	r10,r7[0xc]
80008130:	14 98       	mov	r8,r10
80008132:	ed ba 00 03 	bld	r10,0x3
80008136:	c4 20       	breq	800081ba <_fflush_r+0xc6>
80008138:	ab ba       	sbr	r10,0xb
8000813a:	ae 6a       	st.h	r7[0xc],r10
8000813c:	6e 18       	ld.w	r8,r7[0x4]
8000813e:	58 08       	cp.w	r8,0
80008140:	e0 89 00 06 	brgt	8000814c <_fflush_r+0x58>
80008144:	6f 08       	ld.w	r8,r7[0x40]
80008146:	58 08       	cp.w	r8,0
80008148:	e0 8a 00 5a 	brle	800081fc <_fflush_r+0x108>
8000814c:	6e b8       	ld.w	r8,r7[0x2c]
8000814e:	58 08       	cp.w	r8,0
80008150:	c5 60       	breq	800081fc <_fflush_r+0x108>
80008152:	e2 1a 10 00 	andl	r10,0x1000,COH
80008156:	c0 30       	breq	8000815c <_fflush_r+0x68>
80008158:	6f 55       	ld.w	r5,r7[0x54]
8000815a:	c0 f8       	rjmp	80008178 <_fflush_r+0x84>
8000815c:	30 19       	mov	r9,1
8000815e:	6e 8b       	ld.w	r11,r7[0x20]
80008160:	0c 9c       	mov	r12,r6
80008162:	5d 18       	icall	r8
80008164:	18 95       	mov	r5,r12
80008166:	5b fc       	cp.w	r12,-1
80008168:	c0 81       	brne	80008178 <_fflush_r+0x84>
8000816a:	6c 38       	ld.w	r8,r6[0xc]
8000816c:	59 d8       	cp.w	r8,29
8000816e:	c4 70       	breq	800081fc <_fflush_r+0x108>
80008170:	8e 68       	ld.sh	r8,r7[0xc]
80008172:	a7 a8       	sbr	r8,0x6
80008174:	ae 68       	st.h	r7[0xc],r8
80008176:	d8 22       	popm	r4-r7,pc
80008178:	8e 68       	ld.sh	r8,r7[0xc]
8000817a:	ed b8 00 02 	bld	r8,0x2
8000817e:	c0 91       	brne	80008190 <_fflush_r+0x9c>
80008180:	6e 18       	ld.w	r8,r7[0x4]
80008182:	10 15       	sub	r5,r8
80008184:	6e d8       	ld.w	r8,r7[0x34]
80008186:	58 08       	cp.w	r8,0
80008188:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000818c:	eb d8 e1 15 	subne	r5,r5,r8
80008190:	6e b8       	ld.w	r8,r7[0x2c]
80008192:	0c 9c       	mov	r12,r6
80008194:	30 09       	mov	r9,0
80008196:	0a 9a       	mov	r10,r5
80008198:	6e 8b       	ld.w	r11,r7[0x20]
8000819a:	5d 18       	icall	r8
8000819c:	8e 68       	ld.sh	r8,r7[0xc]
8000819e:	0a 3c       	cp.w	r12,r5
800081a0:	c2 61       	brne	800081ec <_fflush_r+0xf8>
800081a2:	ab d8       	cbr	r8,0xb
800081a4:	30 0c       	mov	r12,0
800081a6:	6e 49       	ld.w	r9,r7[0x10]
800081a8:	ae 68       	st.h	r7[0xc],r8
800081aa:	8f 1c       	st.w	r7[0x4],r12
800081ac:	8f 09       	st.w	r7[0x0],r9
800081ae:	ed b8 00 0c 	bld	r8,0xc
800081b2:	c2 51       	brne	800081fc <_fflush_r+0x108>
800081b4:	ef 45 00 54 	st.w	r7[84],r5
800081b8:	d8 22       	popm	r4-r7,pc
800081ba:	6e 45       	ld.w	r5,r7[0x10]
800081bc:	58 05       	cp.w	r5,0
800081be:	c1 f0       	breq	800081fc <_fflush_r+0x108>
800081c0:	6e 04       	ld.w	r4,r7[0x0]
800081c2:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800081c6:	8f 05       	st.w	r7[0x0],r5
800081c8:	f9 b8 01 00 	movne	r8,0
800081cc:	ef f8 00 05 	ld.weq	r8,r7[0x14]
800081d0:	0a 14       	sub	r4,r5
800081d2:	8f 28       	st.w	r7[0x8],r8
800081d4:	c1 18       	rjmp	800081f6 <_fflush_r+0x102>
800081d6:	08 99       	mov	r9,r4
800081d8:	0a 9a       	mov	r10,r5
800081da:	6e a8       	ld.w	r8,r7[0x28]
800081dc:	6e 8b       	ld.w	r11,r7[0x20]
800081de:	0c 9c       	mov	r12,r6
800081e0:	5d 18       	icall	r8
800081e2:	18 14       	sub	r4,r12
800081e4:	58 0c       	cp.w	r12,0
800081e6:	e0 89 00 07 	brgt	800081f4 <_fflush_r+0x100>
800081ea:	8e 68       	ld.sh	r8,r7[0xc]
800081ec:	a7 a8       	sbr	r8,0x6
800081ee:	3f fc       	mov	r12,-1
800081f0:	ae 68       	st.h	r7[0xc],r8
800081f2:	d8 22       	popm	r4-r7,pc
800081f4:	18 05       	add	r5,r12
800081f6:	58 04       	cp.w	r4,0
800081f8:	fe 99 ff ef 	brgt	800081d6 <_fflush_r+0xe2>
800081fc:	d8 2a       	popm	r4-r7,pc,r12=0
800081fe:	d7 03       	nop

80008200 <__sfp_lock_acquire>:
80008200:	5e fc       	retal	r12

80008202 <__sfp_lock_release>:
80008202:	5e fc       	retal	r12

80008204 <_cleanup_r>:
80008204:	d4 01       	pushm	lr
80008206:	fe cb ed e6 	sub	r11,pc,-4634
8000820a:	e0 a0 02 f3 	rcall	800087f0 <_fwalk>
8000820e:	d8 02       	popm	pc

80008210 <__sfmoreglue>:
80008210:	d4 21       	pushm	r4-r7,lr
80008212:	16 95       	mov	r5,r11
80008214:	f6 06 10 5c 	mul	r6,r11,92
80008218:	ec cb ff f4 	sub	r11,r6,-12
8000821c:	fe b0 e3 52 	rcall	800048c0 <_malloc_r>
80008220:	18 97       	mov	r7,r12
80008222:	c0 90       	breq	80008234 <__sfmoreglue+0x24>
80008224:	99 15       	st.w	r12[0x4],r5
80008226:	30 0b       	mov	r11,0
80008228:	2f 4c       	sub	r12,-12
8000822a:	0c 9a       	mov	r10,r6
8000822c:	8f 2c       	st.w	r7[0x8],r12
8000822e:	8f 0b       	st.w	r7[0x0],r11
80008230:	e0 a0 03 92 	rcall	80008954 <memset>
80008234:	0e 9c       	mov	r12,r7
80008236:	d8 22       	popm	r4-r7,pc

80008238 <__sfp>:
80008238:	d4 21       	pushm	r4-r7,lr
8000823a:	fe c8 d3 9e 	sub	r8,pc,-11362
8000823e:	18 96       	mov	r6,r12
80008240:	70 07       	ld.w	r7,r8[0x0]
80008242:	6e 68       	ld.w	r8,r7[0x18]
80008244:	58 08       	cp.w	r8,0
80008246:	c0 31       	brne	8000824c <__sfp+0x14>
80008248:	0e 9c       	mov	r12,r7
8000824a:	c2 dc       	rcall	800082a4 <__sinit>
8000824c:	ee c7 ff 28 	sub	r7,r7,-216
80008250:	30 05       	mov	r5,0
80008252:	6e 2c       	ld.w	r12,r7[0x8]
80008254:	6e 18       	ld.w	r8,r7[0x4]
80008256:	c0 68       	rjmp	80008262 <__sfp+0x2a>
80008258:	98 69       	ld.sh	r9,r12[0xc]
8000825a:	ea 09 19 00 	cp.h	r9,r5
8000825e:	c1 10       	breq	80008280 <__sfp+0x48>
80008260:	2a 4c       	sub	r12,-92
80008262:	20 18       	sub	r8,1
80008264:	cf a7       	brpl	80008258 <__sfp+0x20>
80008266:	6e 08       	ld.w	r8,r7[0x0]
80008268:	58 08       	cp.w	r8,0
8000826a:	c0 61       	brne	80008276 <__sfp+0x3e>
8000826c:	30 4b       	mov	r11,4
8000826e:	0c 9c       	mov	r12,r6
80008270:	cd 0f       	rcall	80008210 <__sfmoreglue>
80008272:	8f 0c       	st.w	r7[0x0],r12
80008274:	c0 30       	breq	8000827a <__sfp+0x42>
80008276:	6e 07       	ld.w	r7,r7[0x0]
80008278:	ce db       	rjmp	80008252 <__sfp+0x1a>
8000827a:	30 c8       	mov	r8,12
8000827c:	8d 38       	st.w	r6[0xc],r8
8000827e:	d8 22       	popm	r4-r7,pc
80008280:	30 08       	mov	r8,0
80008282:	f9 48 00 4c 	st.w	r12[76],r8
80008286:	99 08       	st.w	r12[0x0],r8
80008288:	99 28       	st.w	r12[0x8],r8
8000828a:	99 18       	st.w	r12[0x4],r8
8000828c:	99 48       	st.w	r12[0x10],r8
8000828e:	99 58       	st.w	r12[0x14],r8
80008290:	99 68       	st.w	r12[0x18],r8
80008292:	99 d8       	st.w	r12[0x34],r8
80008294:	99 e8       	st.w	r12[0x38],r8
80008296:	f9 48 00 48 	st.w	r12[72],r8
8000829a:	3f f8       	mov	r8,-1
8000829c:	b8 78       	st.h	r12[0xe],r8
8000829e:	30 18       	mov	r8,1
800082a0:	b8 68       	st.h	r12[0xc],r8
800082a2:	d8 22       	popm	r4-r7,pc

800082a4 <__sinit>:
800082a4:	d4 21       	pushm	r4-r7,lr
800082a6:	18 96       	mov	r6,r12
800082a8:	78 67       	ld.w	r7,r12[0x18]
800082aa:	58 07       	cp.w	r7,0
800082ac:	c4 91       	brne	8000833e <__sinit+0x9a>
800082ae:	fe c8 00 aa 	sub	r8,pc,170
800082b2:	30 15       	mov	r5,1
800082b4:	99 a8       	st.w	r12[0x28],r8
800082b6:	f9 47 00 d8 	st.w	r12[216],r7
800082ba:	f9 47 00 dc 	st.w	r12[220],r7
800082be:	f9 47 00 e0 	st.w	r12[224],r7
800082c2:	99 65       	st.w	r12[0x18],r5
800082c4:	cb af       	rcall	80008238 <__sfp>
800082c6:	8d 0c       	st.w	r6[0x0],r12
800082c8:	0c 9c       	mov	r12,r6
800082ca:	cb 7f       	rcall	80008238 <__sfp>
800082cc:	8d 1c       	st.w	r6[0x4],r12
800082ce:	0c 9c       	mov	r12,r6
800082d0:	cb 4f       	rcall	80008238 <__sfp>
800082d2:	6c 09       	ld.w	r9,r6[0x0]
800082d4:	30 48       	mov	r8,4
800082d6:	93 07       	st.w	r9[0x0],r7
800082d8:	b2 68       	st.h	r9[0xc],r8
800082da:	93 17       	st.w	r9[0x4],r7
800082dc:	93 27       	st.w	r9[0x8],r7
800082de:	6c 18       	ld.w	r8,r6[0x4]
800082e0:	b2 77       	st.h	r9[0xe],r7
800082e2:	93 47       	st.w	r9[0x10],r7
800082e4:	93 57       	st.w	r9[0x14],r7
800082e6:	93 67       	st.w	r9[0x18],r7
800082e8:	93 89       	st.w	r9[0x20],r9
800082ea:	91 07       	st.w	r8[0x0],r7
800082ec:	91 17       	st.w	r8[0x4],r7
800082ee:	91 27       	st.w	r8[0x8],r7
800082f0:	fe ce f0 5c 	sub	lr,pc,-4004
800082f4:	fe cb f0 8c 	sub	r11,pc,-3956
800082f8:	93 9e       	st.w	r9[0x24],lr
800082fa:	93 ab       	st.w	r9[0x28],r11
800082fc:	fe ca f0 b4 	sub	r10,pc,-3916
80008300:	fe c4 f0 c0 	sub	r4,pc,-3904
80008304:	93 ba       	st.w	r9[0x2c],r10
80008306:	93 c4       	st.w	r9[0x30],r4
80008308:	30 99       	mov	r9,9
8000830a:	b0 69       	st.h	r8[0xc],r9
8000830c:	b0 75       	st.h	r8[0xe],r5
8000830e:	91 c4       	st.w	r8[0x30],r4
80008310:	91 47       	st.w	r8[0x10],r7
80008312:	91 57       	st.w	r8[0x14],r7
80008314:	91 67       	st.w	r8[0x18],r7
80008316:	91 88       	st.w	r8[0x20],r8
80008318:	91 9e       	st.w	r8[0x24],lr
8000831a:	91 ab       	st.w	r8[0x28],r11
8000831c:	91 ba       	st.w	r8[0x2c],r10
8000831e:	8d 2c       	st.w	r6[0x8],r12
80008320:	31 28       	mov	r8,18
80008322:	99 07       	st.w	r12[0x0],r7
80008324:	b8 68       	st.h	r12[0xc],r8
80008326:	99 17       	st.w	r12[0x4],r7
80008328:	99 27       	st.w	r12[0x8],r7
8000832a:	30 28       	mov	r8,2
8000832c:	b8 78       	st.h	r12[0xe],r8
8000832e:	99 c4       	st.w	r12[0x30],r4
80008330:	99 67       	st.w	r12[0x18],r7
80008332:	99 9e       	st.w	r12[0x24],lr
80008334:	99 ab       	st.w	r12[0x28],r11
80008336:	99 ba       	st.w	r12[0x2c],r10
80008338:	99 47       	st.w	r12[0x10],r7
8000833a:	99 57       	st.w	r12[0x14],r7
8000833c:	99 8c       	st.w	r12[0x20],r12
8000833e:	d8 22       	popm	r4-r7,pc

80008340 <_malloc_trim_r>:
80008340:	d4 21       	pushm	r4-r7,lr
80008342:	16 95       	mov	r5,r11
80008344:	18 97       	mov	r7,r12
80008346:	fe b0 e5 71 	rcall	80004e28 <__malloc_lock>
8000834a:	34 c4       	mov	r4,76
8000834c:	68 28       	ld.w	r8,r4[0x8]
8000834e:	70 16       	ld.w	r6,r8[0x4]
80008350:	e0 16 ff fc 	andl	r6,0xfffc
80008354:	ec c8 ff 91 	sub	r8,r6,-111
80008358:	f0 05 01 05 	sub	r5,r8,r5
8000835c:	e0 15 ff 80 	andl	r5,0xff80
80008360:	ea c5 00 80 	sub	r5,r5,128
80008364:	e0 45 00 7f 	cp.w	r5,127
80008368:	e0 8a 00 25 	brle	800083b2 <_malloc_trim_r+0x72>
8000836c:	30 0b       	mov	r11,0
8000836e:	0e 9c       	mov	r12,r7
80008370:	fe b0 e5 5e 	rcall	80004e2c <_sbrk_r>
80008374:	68 28       	ld.w	r8,r4[0x8]
80008376:	0c 08       	add	r8,r6
80008378:	10 3c       	cp.w	r12,r8
8000837a:	c1 c1       	brne	800083b2 <_malloc_trim_r+0x72>
8000837c:	ea 0b 11 00 	rsub	r11,r5,0
80008380:	0e 9c       	mov	r12,r7
80008382:	fe b0 e5 55 	rcall	80004e2c <_sbrk_r>
80008386:	5b fc       	cp.w	r12,-1
80008388:	c1 91       	brne	800083ba <_malloc_trim_r+0x7a>
8000838a:	30 0b       	mov	r11,0
8000838c:	0e 9c       	mov	r12,r7
8000838e:	fe b0 e5 4f 	rcall	80004e2c <_sbrk_r>
80008392:	68 28       	ld.w	r8,r4[0x8]
80008394:	f8 08 01 09 	sub	r9,r12,r8
80008398:	58 f9       	cp.w	r9,15
8000839a:	e0 8a 00 0c 	brle	800083b2 <_malloc_trim_r+0x72>
8000839e:	a1 a9       	sbr	r9,0x0
800083a0:	91 19       	st.w	r8[0x4],r9
800083a2:	e0 68 04 58 	mov	r8,1112
800083a6:	70 09       	ld.w	r9,r8[0x0]
800083a8:	e0 68 06 98 	mov	r8,1688
800083ac:	f8 09 01 09 	sub	r9,r12,r9
800083b0:	91 09       	st.w	r8[0x0],r9
800083b2:	0e 9c       	mov	r12,r7
800083b4:	fe b0 e5 3b 	rcall	80004e2a <__malloc_unlock>
800083b8:	d8 2a       	popm	r4-r7,pc,r12=0
800083ba:	68 28       	ld.w	r8,r4[0x8]
800083bc:	0a 16       	sub	r6,r5
800083be:	a1 a6       	sbr	r6,0x0
800083c0:	91 16       	st.w	r8[0x4],r6
800083c2:	e0 68 06 98 	mov	r8,1688
800083c6:	70 09       	ld.w	r9,r8[0x0]
800083c8:	0a 19       	sub	r9,r5
800083ca:	0e 9c       	mov	r12,r7
800083cc:	91 09       	st.w	r8[0x0],r9
800083ce:	fe b0 e5 2e 	rcall	80004e2a <__malloc_unlock>
800083d2:	da 2a       	popm	r4-r7,pc,r12=1

800083d4 <_free_r>:
800083d4:	d4 21       	pushm	r4-r7,lr
800083d6:	16 96       	mov	r6,r11
800083d8:	18 97       	mov	r7,r12
800083da:	58 0b       	cp.w	r11,0
800083dc:	e0 80 00 be 	breq	80008558 <_free_r+0x184>
800083e0:	fe b0 e5 24 	rcall	80004e28 <__malloc_lock>
800083e4:	20 86       	sub	r6,8
800083e6:	34 ca       	mov	r10,76
800083e8:	6c 18       	ld.w	r8,r6[0x4]
800083ea:	74 2e       	ld.w	lr,r10[0x8]
800083ec:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800083f0:	a1 c8       	cbr	r8,0x0
800083f2:	ec 08 00 09 	add	r9,r6,r8
800083f6:	72 1b       	ld.w	r11,r9[0x4]
800083f8:	e0 1b ff fc 	andl	r11,0xfffc
800083fc:	1c 39       	cp.w	r9,lr
800083fe:	c1 e1       	brne	8000843a <_free_r+0x66>
80008400:	f6 08 00 08 	add	r8,r11,r8
80008404:	58 0c       	cp.w	r12,0
80008406:	c0 81       	brne	80008416 <_free_r+0x42>
80008408:	6c 09       	ld.w	r9,r6[0x0]
8000840a:	12 16       	sub	r6,r9
8000840c:	12 08       	add	r8,r9
8000840e:	6c 3b       	ld.w	r11,r6[0xc]
80008410:	6c 29       	ld.w	r9,r6[0x8]
80008412:	97 29       	st.w	r11[0x8],r9
80008414:	93 3b       	st.w	r9[0xc],r11
80008416:	10 99       	mov	r9,r8
80008418:	95 26       	st.w	r10[0x8],r6
8000841a:	a1 a9       	sbr	r9,0x0
8000841c:	8d 19       	st.w	r6[0x4],r9
8000841e:	e0 69 04 54 	mov	r9,1108
80008422:	72 09       	ld.w	r9,r9[0x0]
80008424:	12 38       	cp.w	r8,r9
80008426:	c0 63       	brcs	80008432 <_free_r+0x5e>
80008428:	e0 68 06 94 	mov	r8,1684
8000842c:	0e 9c       	mov	r12,r7
8000842e:	70 0b       	ld.w	r11,r8[0x0]
80008430:	c8 8f       	rcall	80008340 <_malloc_trim_r>
80008432:	0e 9c       	mov	r12,r7
80008434:	fe b0 e4 fb 	rcall	80004e2a <__malloc_unlock>
80008438:	d8 22       	popm	r4-r7,pc
8000843a:	93 1b       	st.w	r9[0x4],r11
8000843c:	58 0c       	cp.w	r12,0
8000843e:	c0 30       	breq	80008444 <_free_r+0x70>
80008440:	30 0c       	mov	r12,0
80008442:	c1 08       	rjmp	80008462 <_free_r+0x8e>
80008444:	6c 0e       	ld.w	lr,r6[0x0]
80008446:	f4 c5 ff f8 	sub	r5,r10,-8
8000844a:	1c 16       	sub	r6,lr
8000844c:	1c 08       	add	r8,lr
8000844e:	6c 2e       	ld.w	lr,r6[0x8]
80008450:	0a 3e       	cp.w	lr,r5
80008452:	f9 bc 00 01 	moveq	r12,1
80008456:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000845a:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000845e:	fd f5 1a 03 	st.wne	lr[0xc],r5
80008462:	f2 0b 00 0e 	add	lr,r9,r11
80008466:	7c 1e       	ld.w	lr,lr[0x4]
80008468:	ed be 00 00 	bld	lr,0x0
8000846c:	c1 30       	breq	80008492 <_free_r+0xbe>
8000846e:	16 08       	add	r8,r11
80008470:	58 0c       	cp.w	r12,0
80008472:	c0 c1       	brne	8000848a <_free_r+0xb6>
80008474:	34 ce       	mov	lr,76
80008476:	72 2b       	ld.w	r11,r9[0x8]
80008478:	2f 8e       	sub	lr,-8
8000847a:	1c 3b       	cp.w	r11,lr
8000847c:	c0 71       	brne	8000848a <_free_r+0xb6>
8000847e:	97 36       	st.w	r11[0xc],r6
80008480:	97 26       	st.w	r11[0x8],r6
80008482:	8d 2b       	st.w	r6[0x8],r11
80008484:	8d 3b       	st.w	r6[0xc],r11
80008486:	30 1c       	mov	r12,1
80008488:	c0 58       	rjmp	80008492 <_free_r+0xbe>
8000848a:	72 2b       	ld.w	r11,r9[0x8]
8000848c:	72 39       	ld.w	r9,r9[0xc]
8000848e:	93 2b       	st.w	r9[0x8],r11
80008490:	97 39       	st.w	r11[0xc],r9
80008492:	10 99       	mov	r9,r8
80008494:	ec 08 09 08 	st.w	r6[r8],r8
80008498:	a1 a9       	sbr	r9,0x0
8000849a:	8d 19       	st.w	r6[0x4],r9
8000849c:	58 0c       	cp.w	r12,0
8000849e:	c5 a1       	brne	80008552 <_free_r+0x17e>
800084a0:	e0 48 01 ff 	cp.w	r8,511
800084a4:	e0 8b 00 13 	brhi	800084ca <_free_r+0xf6>
800084a8:	a3 98       	lsr	r8,0x3
800084aa:	f4 08 00 39 	add	r9,r10,r8<<0x3
800084ae:	72 2b       	ld.w	r11,r9[0x8]
800084b0:	8d 39       	st.w	r6[0xc],r9
800084b2:	8d 2b       	st.w	r6[0x8],r11
800084b4:	97 36       	st.w	r11[0xc],r6
800084b6:	93 26       	st.w	r9[0x8],r6
800084b8:	a3 48       	asr	r8,0x2
800084ba:	74 19       	ld.w	r9,r10[0x4]
800084bc:	30 1b       	mov	r11,1
800084be:	f6 08 09 48 	lsl	r8,r11,r8
800084c2:	f3 e8 10 08 	or	r8,r9,r8
800084c6:	95 18       	st.w	r10[0x4],r8
800084c8:	c4 58       	rjmp	80008552 <_free_r+0x17e>
800084ca:	f0 0b 16 09 	lsr	r11,r8,0x9
800084ce:	58 4b       	cp.w	r11,4
800084d0:	e0 8b 00 06 	brhi	800084dc <_free_r+0x108>
800084d4:	f0 0b 16 06 	lsr	r11,r8,0x6
800084d8:	2c 8b       	sub	r11,-56
800084da:	c2 08       	rjmp	8000851a <_free_r+0x146>
800084dc:	59 4b       	cp.w	r11,20
800084de:	e0 8b 00 04 	brhi	800084e6 <_free_r+0x112>
800084e2:	2a 5b       	sub	r11,-91
800084e4:	c1 b8       	rjmp	8000851a <_free_r+0x146>
800084e6:	e0 4b 00 54 	cp.w	r11,84
800084ea:	e0 8b 00 06 	brhi	800084f6 <_free_r+0x122>
800084ee:	f0 0b 16 0c 	lsr	r11,r8,0xc
800084f2:	29 2b       	sub	r11,-110
800084f4:	c1 38       	rjmp	8000851a <_free_r+0x146>
800084f6:	e0 4b 01 54 	cp.w	r11,340
800084fa:	e0 8b 00 06 	brhi	80008506 <_free_r+0x132>
800084fe:	f0 0b 16 0f 	lsr	r11,r8,0xf
80008502:	28 9b       	sub	r11,-119
80008504:	c0 b8       	rjmp	8000851a <_free_r+0x146>
80008506:	e0 4b 05 54 	cp.w	r11,1364
8000850a:	e0 88 00 05 	brls	80008514 <_free_r+0x140>
8000850e:	37 eb       	mov	r11,126
80008510:	c0 58       	rjmp	8000851a <_free_r+0x146>
80008512:	d7 03       	nop
80008514:	f0 0b 16 12 	lsr	r11,r8,0x12
80008518:	28 4b       	sub	r11,-124
8000851a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000851e:	78 29       	ld.w	r9,r12[0x8]
80008520:	18 39       	cp.w	r9,r12
80008522:	c0 e1       	brne	8000853e <_free_r+0x16a>
80008524:	74 18       	ld.w	r8,r10[0x4]
80008526:	a3 4b       	asr	r11,0x2
80008528:	30 1c       	mov	r12,1
8000852a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000852e:	f1 eb 10 0b 	or	r11,r8,r11
80008532:	12 98       	mov	r8,r9
80008534:	95 1b       	st.w	r10[0x4],r11
80008536:	c0 a8       	rjmp	8000854a <_free_r+0x176>
80008538:	72 29       	ld.w	r9,r9[0x8]
8000853a:	18 39       	cp.w	r9,r12
8000853c:	c0 60       	breq	80008548 <_free_r+0x174>
8000853e:	72 1a       	ld.w	r10,r9[0x4]
80008540:	e0 1a ff fc 	andl	r10,0xfffc
80008544:	14 38       	cp.w	r8,r10
80008546:	cf 93       	brcs	80008538 <_free_r+0x164>
80008548:	72 38       	ld.w	r8,r9[0xc]
8000854a:	8d 38       	st.w	r6[0xc],r8
8000854c:	8d 29       	st.w	r6[0x8],r9
8000854e:	93 36       	st.w	r9[0xc],r6
80008550:	91 26       	st.w	r8[0x8],r6
80008552:	0e 9c       	mov	r12,r7
80008554:	fe b0 e4 6b 	rcall	80004e2a <__malloc_unlock>
80008558:	d8 22       	popm	r4-r7,pc
8000855a:	d7 03       	nop

8000855c <__sfvwrite_r>:
8000855c:	d4 31       	pushm	r0-r7,lr
8000855e:	20 3d       	sub	sp,12
80008560:	14 94       	mov	r4,r10
80008562:	18 95       	mov	r5,r12
80008564:	16 97       	mov	r7,r11
80008566:	74 28       	ld.w	r8,r10[0x8]
80008568:	58 08       	cp.w	r8,0
8000856a:	e0 80 01 40 	breq	800087ea <__sfvwrite_r+0x28e>
8000856e:	96 68       	ld.sh	r8,r11[0xc]
80008570:	ed b8 00 03 	bld	r8,0x3
80008574:	c0 41       	brne	8000857c <__sfvwrite_r+0x20>
80008576:	76 48       	ld.w	r8,r11[0x10]
80008578:	58 08       	cp.w	r8,0
8000857a:	c0 c1       	brne	80008592 <__sfvwrite_r+0x36>
8000857c:	0e 9b       	mov	r11,r7
8000857e:	0a 9c       	mov	r12,r5
80008580:	fe b0 f6 c8 	rcall	80007310 <__swsetup_r>
80008584:	c0 70       	breq	80008592 <__sfvwrite_r+0x36>
80008586:	8e 68       	ld.sh	r8,r7[0xc]
80008588:	a7 a8       	sbr	r8,0x6
8000858a:	ae 68       	st.h	r7[0xc],r8
8000858c:	30 98       	mov	r8,9
8000858e:	8b 38       	st.w	r5[0xc],r8
80008590:	c2 b9       	rjmp	800087e6 <__sfvwrite_r+0x28a>
80008592:	8e 63       	ld.sh	r3,r7[0xc]
80008594:	68 00       	ld.w	r0,r4[0x0]
80008596:	06 96       	mov	r6,r3
80008598:	e2 16 00 02 	andl	r6,0x2,COH
8000859c:	c2 10       	breq	800085de <__sfvwrite_r+0x82>
8000859e:	30 03       	mov	r3,0
800085a0:	e0 62 04 00 	mov	r2,1024
800085a4:	06 96       	mov	r6,r3
800085a6:	c0 48       	rjmp	800085ae <__sfvwrite_r+0x52>
800085a8:	60 03       	ld.w	r3,r0[0x0]
800085aa:	60 16       	ld.w	r6,r0[0x4]
800085ac:	2f 80       	sub	r0,-8
800085ae:	58 06       	cp.w	r6,0
800085b0:	cf c0       	breq	800085a8 <__sfvwrite_r+0x4c>
800085b2:	e0 46 04 00 	cp.w	r6,1024
800085b6:	ec 09 17 80 	movls	r9,r6
800085ba:	e4 09 17 b0 	movhi	r9,r2
800085be:	06 9a       	mov	r10,r3
800085c0:	6e a8       	ld.w	r8,r7[0x28]
800085c2:	6e 8b       	ld.w	r11,r7[0x20]
800085c4:	0a 9c       	mov	r12,r5
800085c6:	5d 18       	icall	r8
800085c8:	18 16       	sub	r6,r12
800085ca:	58 0c       	cp.w	r12,0
800085cc:	e0 8a 01 0a 	brle	800087e0 <__sfvwrite_r+0x284>
800085d0:	68 28       	ld.w	r8,r4[0x8]
800085d2:	18 18       	sub	r8,r12
800085d4:	89 28       	st.w	r4[0x8],r8
800085d6:	e0 80 01 0a 	breq	800087ea <__sfvwrite_r+0x28e>
800085da:	18 03       	add	r3,r12
800085dc:	ce 9b       	rjmp	800085ae <__sfvwrite_r+0x52>
800085de:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800085e2:	c0 70       	breq	800085f0 <__sfvwrite_r+0x94>
800085e4:	50 06       	stdsp	sp[0x0],r6
800085e6:	0c 93       	mov	r3,r6
800085e8:	0c 91       	mov	r1,r6
800085ea:	50 15       	stdsp	sp[0x4],r5
800085ec:	08 92       	mov	r2,r4
800085ee:	c9 c8       	rjmp	80008726 <__sfvwrite_r+0x1ca>
800085f0:	06 96       	mov	r6,r3
800085f2:	08 91       	mov	r1,r4
800085f4:	c0 48       	rjmp	800085fc <__sfvwrite_r+0xa0>
800085f6:	60 03       	ld.w	r3,r0[0x0]
800085f8:	60 16       	ld.w	r6,r0[0x4]
800085fa:	2f 80       	sub	r0,-8
800085fc:	58 06       	cp.w	r6,0
800085fe:	cf c0       	breq	800085f6 <__sfvwrite_r+0x9a>
80008600:	8e 68       	ld.sh	r8,r7[0xc]
80008602:	6e 24       	ld.w	r4,r7[0x8]
80008604:	10 99       	mov	r9,r8
80008606:	e2 19 02 00 	andl	r9,0x200,COH
8000860a:	c5 50       	breq	800086b4 <__sfvwrite_r+0x158>
8000860c:	08 36       	cp.w	r6,r4
8000860e:	c4 43       	brcs	80008696 <__sfvwrite_r+0x13a>
80008610:	10 99       	mov	r9,r8
80008612:	e2 19 04 80 	andl	r9,0x480,COH
80008616:	c4 00       	breq	80008696 <__sfvwrite_r+0x13a>
80008618:	6e 4b       	ld.w	r11,r7[0x10]
8000861a:	6e 09       	ld.w	r9,r7[0x0]
8000861c:	16 19       	sub	r9,r11
8000861e:	50 09       	stdsp	sp[0x0],r9
80008620:	6e 59       	ld.w	r9,r7[0x14]
80008622:	10 9c       	mov	r12,r8
80008624:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80008628:	30 28       	mov	r8,2
8000862a:	f4 08 0c 08 	divs	r8,r10,r8
8000862e:	fa e9 00 04 	st.d	sp[4],r8
80008632:	10 94       	mov	r4,r8
80008634:	40 09       	lddsp	r9,sp[0x0]
80008636:	e2 1c 04 00 	andl	r12,0x400,COH
8000863a:	2f f9       	sub	r9,-1
8000863c:	0c 09       	add	r9,r6
8000863e:	12 38       	cp.w	r8,r9
80008640:	f2 04 17 30 	movlo	r4,r9
80008644:	58 0c       	cp.w	r12,0
80008646:	c1 10       	breq	80008668 <__sfvwrite_r+0x10c>
80008648:	08 9b       	mov	r11,r4
8000864a:	0a 9c       	mov	r12,r5
8000864c:	fe b0 e1 3a 	rcall	800048c0 <_malloc_r>
80008650:	18 92       	mov	r2,r12
80008652:	c1 40       	breq	8000867a <__sfvwrite_r+0x11e>
80008654:	40 0a       	lddsp	r10,sp[0x0]
80008656:	6e 4b       	ld.w	r11,r7[0x10]
80008658:	fe b0 e3 44 	rcall	80004ce0 <memcpy>
8000865c:	8e 68       	ld.sh	r8,r7[0xc]
8000865e:	e0 18 fb 7f 	andl	r8,0xfb7f
80008662:	a7 b8       	sbr	r8,0x7
80008664:	ae 68       	st.h	r7[0xc],r8
80008666:	c0 d8       	rjmp	80008680 <__sfvwrite_r+0x124>
80008668:	08 9a       	mov	r10,r4
8000866a:	0a 9c       	mov	r12,r5
8000866c:	e0 a0 04 66 	rcall	80008f38 <_realloc_r>
80008670:	18 92       	mov	r2,r12
80008672:	c0 71       	brne	80008680 <__sfvwrite_r+0x124>
80008674:	6e 4b       	ld.w	r11,r7[0x10]
80008676:	0a 9c       	mov	r12,r5
80008678:	ca ee       	rcall	800083d4 <_free_r>
8000867a:	30 c8       	mov	r8,12
8000867c:	8b 38       	st.w	r5[0xc],r8
8000867e:	cb 18       	rjmp	800087e0 <__sfvwrite_r+0x284>
80008680:	40 0a       	lddsp	r10,sp[0x0]
80008682:	40 09       	lddsp	r9,sp[0x0]
80008684:	e8 0a 01 0a 	sub	r10,r4,r10
80008688:	e4 09 00 08 	add	r8,r2,r9
8000868c:	8f 54       	st.w	r7[0x14],r4
8000868e:	8f 2a       	st.w	r7[0x8],r10
80008690:	8f 08       	st.w	r7[0x0],r8
80008692:	8f 42       	st.w	r7[0x10],r2
80008694:	0c 94       	mov	r4,r6
80008696:	08 36       	cp.w	r6,r4
80008698:	ec 04 17 30 	movlo	r4,r6
8000869c:	06 9b       	mov	r11,r3
8000869e:	08 9a       	mov	r10,r4
800086a0:	6e 0c       	ld.w	r12,r7[0x0]
800086a2:	c3 ad       	rcall	80008916 <memmove>
800086a4:	6e 08       	ld.w	r8,r7[0x0]
800086a6:	08 08       	add	r8,r4
800086a8:	8f 08       	st.w	r7[0x0],r8
800086aa:	6e 28       	ld.w	r8,r7[0x8]
800086ac:	08 18       	sub	r8,r4
800086ae:	0c 94       	mov	r4,r6
800086b0:	8f 28       	st.w	r7[0x8],r8
800086b2:	c2 e8       	rjmp	8000870e <__sfvwrite_r+0x1b2>
800086b4:	08 36       	cp.w	r6,r4
800086b6:	5f ba       	srhi	r10
800086b8:	6e 0c       	ld.w	r12,r7[0x0]
800086ba:	6e 48       	ld.w	r8,r7[0x10]
800086bc:	10 3c       	cp.w	r12,r8
800086be:	5f b8       	srhi	r8
800086c0:	f5 e8 00 08 	and	r8,r10,r8
800086c4:	f2 08 18 00 	cp.b	r8,r9
800086c8:	c0 d0       	breq	800086e2 <__sfvwrite_r+0x186>
800086ca:	06 9b       	mov	r11,r3
800086cc:	08 9a       	mov	r10,r4
800086ce:	c2 4d       	rcall	80008916 <memmove>
800086d0:	6e 08       	ld.w	r8,r7[0x0]
800086d2:	08 08       	add	r8,r4
800086d4:	0e 9b       	mov	r11,r7
800086d6:	8f 08       	st.w	r7[0x0],r8
800086d8:	0a 9c       	mov	r12,r5
800086da:	fe b0 fd 0d 	rcall	800080f4 <_fflush_r>
800086de:	c1 80       	breq	8000870e <__sfvwrite_r+0x1b2>
800086e0:	c8 08       	rjmp	800087e0 <__sfvwrite_r+0x284>
800086e2:	6e 59       	ld.w	r9,r7[0x14]
800086e4:	12 36       	cp.w	r6,r9
800086e6:	c0 a3       	brcs	800086fa <__sfvwrite_r+0x19e>
800086e8:	6e a8       	ld.w	r8,r7[0x28]
800086ea:	06 9a       	mov	r10,r3
800086ec:	6e 8b       	ld.w	r11,r7[0x20]
800086ee:	0a 9c       	mov	r12,r5
800086f0:	5d 18       	icall	r8
800086f2:	18 94       	mov	r4,r12
800086f4:	e0 89 00 0d 	brgt	8000870e <__sfvwrite_r+0x1b2>
800086f8:	c7 48       	rjmp	800087e0 <__sfvwrite_r+0x284>
800086fa:	0c 9a       	mov	r10,r6
800086fc:	06 9b       	mov	r11,r3
800086fe:	c0 cd       	rcall	80008916 <memmove>
80008700:	6e 08       	ld.w	r8,r7[0x0]
80008702:	0c 08       	add	r8,r6
80008704:	0c 94       	mov	r4,r6
80008706:	8f 08       	st.w	r7[0x0],r8
80008708:	6e 28       	ld.w	r8,r7[0x8]
8000870a:	0c 18       	sub	r8,r6
8000870c:	8f 28       	st.w	r7[0x8],r8
8000870e:	62 28       	ld.w	r8,r1[0x8]
80008710:	08 18       	sub	r8,r4
80008712:	83 28       	st.w	r1[0x8],r8
80008714:	c6 b0       	breq	800087ea <__sfvwrite_r+0x28e>
80008716:	08 16       	sub	r6,r4
80008718:	08 03       	add	r3,r4
8000871a:	c7 1b       	rjmp	800085fc <__sfvwrite_r+0xa0>
8000871c:	60 03       	ld.w	r3,r0[0x0]
8000871e:	60 11       	ld.w	r1,r0[0x4]
80008720:	30 08       	mov	r8,0
80008722:	2f 80       	sub	r0,-8
80008724:	50 08       	stdsp	sp[0x0],r8
80008726:	58 01       	cp.w	r1,0
80008728:	cf a0       	breq	8000871c <__sfvwrite_r+0x1c0>
8000872a:	40 0a       	lddsp	r10,sp[0x0]
8000872c:	58 0a       	cp.w	r10,0
8000872e:	c1 41       	brne	80008756 <__sfvwrite_r+0x1fa>
80008730:	e2 c6 ff ff 	sub	r6,r1,-1
80008734:	02 9a       	mov	r10,r1
80008736:	30 ab       	mov	r11,10
80008738:	06 9c       	mov	r12,r3
8000873a:	ce 3c       	rcall	80008900 <memchr>
8000873c:	f8 c8 ff ff 	sub	r8,r12,-1
80008740:	58 0c       	cp.w	r12,0
80008742:	f1 d3 e1 16 	subne	r6,r8,r3
80008746:	f9 b9 01 01 	movne	r9,1
8000874a:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000874e:	f9 b8 00 01 	moveq	r8,1
80008752:	fb f8 0a 00 	st.weq	sp[0x0],r8
80008756:	02 36       	cp.w	r6,r1
80008758:	ec 04 17 80 	movls	r4,r6
8000875c:	e2 04 17 b0 	movhi	r4,r1
80008760:	6e 59       	ld.w	r9,r7[0x14]
80008762:	6e 25       	ld.w	r5,r7[0x8]
80008764:	f2 05 00 05 	add	r5,r9,r5
80008768:	0a 34       	cp.w	r4,r5
8000876a:	5f 9a       	srgt	r10
8000876c:	6e 0c       	ld.w	r12,r7[0x0]
8000876e:	6e 48       	ld.w	r8,r7[0x10]
80008770:	10 3c       	cp.w	r12,r8
80008772:	5f b8       	srhi	r8
80008774:	f5 e8 00 08 	and	r8,r10,r8
80008778:	30 0a       	mov	r10,0
8000877a:	f4 08 18 00 	cp.b	r8,r10
8000877e:	c0 d0       	breq	80008798 <__sfvwrite_r+0x23c>
80008780:	06 9b       	mov	r11,r3
80008782:	0a 9a       	mov	r10,r5
80008784:	cc 9c       	rcall	80008916 <memmove>
80008786:	6e 08       	ld.w	r8,r7[0x0]
80008788:	0a 08       	add	r8,r5
8000878a:	0e 9b       	mov	r11,r7
8000878c:	8f 08       	st.w	r7[0x0],r8
8000878e:	40 1c       	lddsp	r12,sp[0x4]
80008790:	fe b0 fc b2 	rcall	800080f4 <_fflush_r>
80008794:	c1 70       	breq	800087c2 <__sfvwrite_r+0x266>
80008796:	c2 58       	rjmp	800087e0 <__sfvwrite_r+0x284>
80008798:	12 34       	cp.w	r4,r9
8000879a:	c0 a5       	brlt	800087ae <__sfvwrite_r+0x252>
8000879c:	6e a8       	ld.w	r8,r7[0x28]
8000879e:	06 9a       	mov	r10,r3
800087a0:	6e 8b       	ld.w	r11,r7[0x20]
800087a2:	40 1c       	lddsp	r12,sp[0x4]
800087a4:	5d 18       	icall	r8
800087a6:	18 95       	mov	r5,r12
800087a8:	e0 89 00 0d 	brgt	800087c2 <__sfvwrite_r+0x266>
800087ac:	c1 a8       	rjmp	800087e0 <__sfvwrite_r+0x284>
800087ae:	08 9a       	mov	r10,r4
800087b0:	06 9b       	mov	r11,r3
800087b2:	cb 2c       	rcall	80008916 <memmove>
800087b4:	6e 08       	ld.w	r8,r7[0x0]
800087b6:	08 08       	add	r8,r4
800087b8:	08 95       	mov	r5,r4
800087ba:	8f 08       	st.w	r7[0x0],r8
800087bc:	6e 28       	ld.w	r8,r7[0x8]
800087be:	08 18       	sub	r8,r4
800087c0:	8f 28       	st.w	r7[0x8],r8
800087c2:	0a 16       	sub	r6,r5
800087c4:	c0 71       	brne	800087d2 <__sfvwrite_r+0x276>
800087c6:	0e 9b       	mov	r11,r7
800087c8:	40 1c       	lddsp	r12,sp[0x4]
800087ca:	fe b0 fc 95 	rcall	800080f4 <_fflush_r>
800087ce:	c0 91       	brne	800087e0 <__sfvwrite_r+0x284>
800087d0:	50 06       	stdsp	sp[0x0],r6
800087d2:	64 28       	ld.w	r8,r2[0x8]
800087d4:	0a 18       	sub	r8,r5
800087d6:	85 28       	st.w	r2[0x8],r8
800087d8:	c0 90       	breq	800087ea <__sfvwrite_r+0x28e>
800087da:	0a 11       	sub	r1,r5
800087dc:	0a 03       	add	r3,r5
800087de:	ca 4b       	rjmp	80008726 <__sfvwrite_r+0x1ca>
800087e0:	8e 68       	ld.sh	r8,r7[0xc]
800087e2:	a7 a8       	sbr	r8,0x6
800087e4:	ae 68       	st.h	r7[0xc],r8
800087e6:	3f fc       	mov	r12,-1
800087e8:	c0 28       	rjmp	800087ec <__sfvwrite_r+0x290>
800087ea:	30 0c       	mov	r12,0
800087ec:	2f dd       	sub	sp,-12
800087ee:	d8 32       	popm	r0-r7,pc

800087f0 <_fwalk>:
800087f0:	d4 31       	pushm	r0-r7,lr
800087f2:	30 05       	mov	r5,0
800087f4:	16 91       	mov	r1,r11
800087f6:	f8 c7 ff 28 	sub	r7,r12,-216
800087fa:	0a 92       	mov	r2,r5
800087fc:	fe b0 fd 02 	rcall	80008200 <__sfp_lock_acquire>
80008800:	3f f3       	mov	r3,-1
80008802:	c1 68       	rjmp	8000882e <_fwalk+0x3e>
80008804:	6e 26       	ld.w	r6,r7[0x8]
80008806:	6e 14       	ld.w	r4,r7[0x4]
80008808:	2f 46       	sub	r6,-12
8000880a:	c0 c8       	rjmp	80008822 <_fwalk+0x32>
8000880c:	8c 08       	ld.sh	r8,r6[0x0]
8000880e:	e4 08 19 00 	cp.h	r8,r2
80008812:	c0 70       	breq	80008820 <_fwalk+0x30>
80008814:	8c 18       	ld.sh	r8,r6[0x2]
80008816:	e6 08 19 00 	cp.h	r8,r3
8000881a:	c0 30       	breq	80008820 <_fwalk+0x30>
8000881c:	5d 11       	icall	r1
8000881e:	18 45       	or	r5,r12
80008820:	2a 46       	sub	r6,-92
80008822:	20 14       	sub	r4,1
80008824:	ec cc 00 0c 	sub	r12,r6,12
80008828:	58 04       	cp.w	r4,0
8000882a:	cf 14       	brge	8000880c <_fwalk+0x1c>
8000882c:	6e 07       	ld.w	r7,r7[0x0]
8000882e:	58 07       	cp.w	r7,0
80008830:	ce a1       	brne	80008804 <_fwalk+0x14>
80008832:	fe b0 fc e8 	rcall	80008202 <__sfp_lock_release>
80008836:	0a 9c       	mov	r12,r5
80008838:	d8 32       	popm	r0-r7,pc
8000883a:	d7 03       	nop

8000883c <_localeconv_r>:
8000883c:	fe cc d9 9c 	sub	r12,pc,-9828
80008840:	5e fc       	retal	r12
80008842:	d7 03       	nop

80008844 <__smakebuf_r>:
80008844:	d4 21       	pushm	r4-r7,lr
80008846:	20 fd       	sub	sp,60
80008848:	96 68       	ld.sh	r8,r11[0xc]
8000884a:	16 97       	mov	r7,r11
8000884c:	18 96       	mov	r6,r12
8000884e:	e2 18 00 02 	andl	r8,0x2,COH
80008852:	c3 d1       	brne	800088cc <__smakebuf_r+0x88>
80008854:	96 7b       	ld.sh	r11,r11[0xe]
80008856:	f0 0b 19 00 	cp.h	r11,r8
8000885a:	c0 55       	brlt	80008864 <__smakebuf_r+0x20>
8000885c:	1a 9a       	mov	r10,sp
8000885e:	e0 a0 05 e9 	rcall	80009430 <_fstat_r>
80008862:	c0 f4       	brge	80008880 <__smakebuf_r+0x3c>
80008864:	8e 65       	ld.sh	r5,r7[0xc]
80008866:	0a 98       	mov	r8,r5
80008868:	ab b8       	sbr	r8,0xb
8000886a:	e2 15 00 80 	andl	r5,0x80,COH
8000886e:	ae 68       	st.h	r7[0xc],r8
80008870:	30 04       	mov	r4,0
80008872:	e0 68 04 00 	mov	r8,1024
80008876:	f9 b5 01 40 	movne	r5,64
8000887a:	f0 05 17 00 	moveq	r5,r8
8000887e:	c1 c8       	rjmp	800088b6 <__smakebuf_r+0x72>
80008880:	40 18       	lddsp	r8,sp[0x4]
80008882:	e2 18 f0 00 	andl	r8,0xf000,COH
80008886:	e0 48 20 00 	cp.w	r8,8192
8000888a:	5f 04       	sreq	r4
8000888c:	e0 48 80 00 	cp.w	r8,32768
80008890:	c0 e1       	brne	800088ac <__smakebuf_r+0x68>
80008892:	6e b9       	ld.w	r9,r7[0x2c]
80008894:	fe c8 f6 4c 	sub	r8,pc,-2484
80008898:	10 39       	cp.w	r9,r8
8000889a:	c0 91       	brne	800088ac <__smakebuf_r+0x68>
8000889c:	8e 68       	ld.sh	r8,r7[0xc]
8000889e:	e0 65 04 00 	mov	r5,1024
800088a2:	ab a8       	sbr	r8,0xa
800088a4:	ef 45 00 50 	st.w	r7[80],r5
800088a8:	ae 68       	st.h	r7[0xc],r8
800088aa:	c0 68       	rjmp	800088b6 <__smakebuf_r+0x72>
800088ac:	8e 68       	ld.sh	r8,r7[0xc]
800088ae:	e0 65 04 00 	mov	r5,1024
800088b2:	ab b8       	sbr	r8,0xb
800088b4:	ae 68       	st.h	r7[0xc],r8
800088b6:	0a 9b       	mov	r11,r5
800088b8:	0c 9c       	mov	r12,r6
800088ba:	fe b0 e0 03 	rcall	800048c0 <_malloc_r>
800088be:	8e 68       	ld.sh	r8,r7[0xc]
800088c0:	c0 d1       	brne	800088da <__smakebuf_r+0x96>
800088c2:	ed b8 00 09 	bld	r8,0x9
800088c6:	c1 b0       	breq	800088fc <__smakebuf_r+0xb8>
800088c8:	a1 b8       	sbr	r8,0x1
800088ca:	ae 68       	st.h	r7[0xc],r8
800088cc:	ee c8 ff b9 	sub	r8,r7,-71
800088d0:	8f 48       	st.w	r7[0x10],r8
800088d2:	8f 08       	st.w	r7[0x0],r8
800088d4:	30 18       	mov	r8,1
800088d6:	8f 58       	st.w	r7[0x14],r8
800088d8:	c1 28       	rjmp	800088fc <__smakebuf_r+0xb8>
800088da:	a7 b8       	sbr	r8,0x7
800088dc:	8f 4c       	st.w	r7[0x10],r12
800088de:	ae 68       	st.h	r7[0xc],r8
800088e0:	8f 55       	st.w	r7[0x14],r5
800088e2:	fe c8 06 de 	sub	r8,pc,1758
800088e6:	8f 0c       	st.w	r7[0x0],r12
800088e8:	8d a8       	st.w	r6[0x28],r8
800088ea:	58 04       	cp.w	r4,0
800088ec:	c0 80       	breq	800088fc <__smakebuf_r+0xb8>
800088ee:	8e 7c       	ld.sh	r12,r7[0xe]
800088f0:	fe b0 e3 98 	rcall	80005020 <isatty>
800088f4:	c0 40       	breq	800088fc <__smakebuf_r+0xb8>
800088f6:	8e 68       	ld.sh	r8,r7[0xc]
800088f8:	a1 a8       	sbr	r8,0x0
800088fa:	ae 68       	st.h	r7[0xc],r8
800088fc:	2f 1d       	sub	sp,-60
800088fe:	d8 22       	popm	r4-r7,pc

80008900 <memchr>:
80008900:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80008904:	c0 68       	rjmp	80008910 <memchr+0x10>
80008906:	20 1a       	sub	r10,1
80008908:	19 88       	ld.ub	r8,r12[0x0]
8000890a:	16 38       	cp.w	r8,r11
8000890c:	5e 0c       	reteq	r12
8000890e:	2f fc       	sub	r12,-1
80008910:	58 0a       	cp.w	r10,0
80008912:	cf a1       	brne	80008906 <memchr+0x6>
80008914:	5e fa       	retal	r10

80008916 <memmove>:
80008916:	d4 01       	pushm	lr
80008918:	18 3b       	cp.w	r11,r12
8000891a:	c1 92       	brcc	8000894c <memmove+0x36>
8000891c:	f6 0a 00 09 	add	r9,r11,r10
80008920:	12 3c       	cp.w	r12,r9
80008922:	c1 52       	brcc	8000894c <memmove+0x36>
80008924:	f8 0a 00 0b 	add	r11,r12,r10
80008928:	30 08       	mov	r8,0
8000892a:	c0 68       	rjmp	80008936 <memmove+0x20>
8000892c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80008930:	20 1a       	sub	r10,1
80008932:	f6 08 0b 0e 	st.b	r11[r8],lr
80008936:	20 18       	sub	r8,1
80008938:	58 0a       	cp.w	r10,0
8000893a:	cf 91       	brne	8000892c <memmove+0x16>
8000893c:	d8 02       	popm	pc
8000893e:	f6 08 07 09 	ld.ub	r9,r11[r8]
80008942:	20 1a       	sub	r10,1
80008944:	f8 08 0b 09 	st.b	r12[r8],r9
80008948:	2f f8       	sub	r8,-1
8000894a:	c0 28       	rjmp	8000894e <memmove+0x38>
8000894c:	30 08       	mov	r8,0
8000894e:	58 0a       	cp.w	r10,0
80008950:	cf 71       	brne	8000893e <memmove+0x28>
80008952:	d8 02       	popm	pc

80008954 <memset>:
80008954:	18 98       	mov	r8,r12
80008956:	c0 38       	rjmp	8000895c <memset+0x8>
80008958:	10 cb       	st.b	r8++,r11
8000895a:	20 1a       	sub	r10,1
8000895c:	58 0a       	cp.w	r10,0
8000895e:	cf d1       	brne	80008958 <memset+0x4>
80008960:	5e fc       	retal	r12

80008962 <__hi0bits>:
80008962:	18 98       	mov	r8,r12
80008964:	e0 1c 00 00 	andl	r12,0x0
80008968:	f0 09 15 10 	lsl	r9,r8,0x10
8000896c:	58 0c       	cp.w	r12,0
8000896e:	f2 08 17 00 	moveq	r8,r9
80008972:	f9 bc 00 10 	moveq	r12,16
80008976:	f9 bc 01 00 	movne	r12,0
8000897a:	10 9a       	mov	r10,r8
8000897c:	f0 09 15 08 	lsl	r9,r8,0x8
80008980:	e6 1a ff 00 	andh	r10,0xff00,COH
80008984:	f7 bc 00 f8 	subeq	r12,-8
80008988:	f2 08 17 00 	moveq	r8,r9
8000898c:	10 9a       	mov	r10,r8
8000898e:	f0 09 15 04 	lsl	r9,r8,0x4
80008992:	e6 1a f0 00 	andh	r10,0xf000,COH
80008996:	f7 bc 00 fc 	subeq	r12,-4
8000899a:	f2 08 17 00 	moveq	r8,r9
8000899e:	10 9a       	mov	r10,r8
800089a0:	f0 09 15 02 	lsl	r9,r8,0x2
800089a4:	e6 1a c0 00 	andh	r10,0xc000,COH
800089a8:	f7 bc 00 fe 	subeq	r12,-2
800089ac:	f2 08 17 00 	moveq	r8,r9
800089b0:	58 08       	cp.w	r8,0
800089b2:	5e 5c       	retlt	r12
800089b4:	ed b8 00 1e 	bld	r8,0x1e
800089b8:	f9 bc 01 20 	movne	r12,32
800089bc:	f7 bc 00 ff 	subeq	r12,-1
800089c0:	5e fc       	retal	r12

800089c2 <__lo0bits>:
800089c2:	18 99       	mov	r9,r12
800089c4:	78 08       	ld.w	r8,r12[0x0]
800089c6:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
800089ca:	c1 50       	breq	800089f4 <__lo0bits+0x32>
800089cc:	ed b8 00 00 	bld	r8,0x0
800089d0:	c0 21       	brne	800089d4 <__lo0bits+0x12>
800089d2:	5e fd       	retal	0
800089d4:	10 9b       	mov	r11,r8
800089d6:	f0 0a 16 01 	lsr	r10,r8,0x1
800089da:	e2 1b 00 02 	andl	r11,0x2,COH
800089de:	a3 88       	lsr	r8,0x2
800089e0:	58 0b       	cp.w	r11,0
800089e2:	f3 fa 1a 00 	st.wne	r9[0x0],r10
800089e6:	f9 bc 01 01 	movne	r12,1
800089ea:	f3 f8 0a 00 	st.weq	r9[0x0],r8
800089ee:	f9 bc 00 02 	moveq	r12,2
800089f2:	5e fc       	retal	r12
800089f4:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800089f8:	f0 0b 16 10 	lsr	r11,r8,0x10
800089fc:	58 0a       	cp.w	r10,0
800089fe:	f6 08 17 00 	moveq	r8,r11
80008a02:	f9 bc 00 10 	moveq	r12,16
80008a06:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008a0a:	f0 0a 16 08 	lsr	r10,r8,0x8
80008a0e:	58 0b       	cp.w	r11,0
80008a10:	f7 bc 00 f8 	subeq	r12,-8
80008a14:	f4 08 17 00 	moveq	r8,r10
80008a18:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80008a1c:	f0 0a 16 04 	lsr	r10,r8,0x4
80008a20:	58 0b       	cp.w	r11,0
80008a22:	f7 bc 00 fc 	subeq	r12,-4
80008a26:	f4 08 17 00 	moveq	r8,r10
80008a2a:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80008a2e:	f0 0a 16 02 	lsr	r10,r8,0x2
80008a32:	58 0b       	cp.w	r11,0
80008a34:	f7 bc 00 fe 	subeq	r12,-2
80008a38:	f4 08 17 00 	moveq	r8,r10
80008a3c:	ed b8 00 00 	bld	r8,0x0
80008a40:	c0 60       	breq	80008a4c <__lo0bits+0x8a>
80008a42:	a1 98       	lsr	r8,0x1
80008a44:	c0 31       	brne	80008a4a <__lo0bits+0x88>
80008a46:	32 0c       	mov	r12,32
80008a48:	5e fc       	retal	r12
80008a4a:	2f fc       	sub	r12,-1
80008a4c:	93 08       	st.w	r9[0x0],r8
80008a4e:	5e fc       	retal	r12

80008a50 <__mcmp>:
80008a50:	d4 01       	pushm	lr
80008a52:	18 98       	mov	r8,r12
80008a54:	76 49       	ld.w	r9,r11[0x10]
80008a56:	78 4c       	ld.w	r12,r12[0x10]
80008a58:	12 1c       	sub	r12,r9
80008a5a:	c1 31       	brne	80008a80 <__mcmp+0x30>
80008a5c:	2f b9       	sub	r9,-5
80008a5e:	a3 69       	lsl	r9,0x2
80008a60:	12 0b       	add	r11,r9
80008a62:	f0 09 00 09 	add	r9,r8,r9
80008a66:	2e c8       	sub	r8,-20
80008a68:	13 4e       	ld.w	lr,--r9
80008a6a:	17 4a       	ld.w	r10,--r11
80008a6c:	14 3e       	cp.w	lr,r10
80008a6e:	c0 60       	breq	80008a7a <__mcmp+0x2a>
80008a70:	f9 bc 03 ff 	movlo	r12,-1
80008a74:	f9 bc 02 01 	movhs	r12,1
80008a78:	d8 02       	popm	pc
80008a7a:	10 39       	cp.w	r9,r8
80008a7c:	fe 9b ff f6 	brhi	80008a68 <__mcmp+0x18>
80008a80:	d8 02       	popm	pc
80008a82:	d7 03       	nop

80008a84 <_Bfree>:
80008a84:	d4 21       	pushm	r4-r7,lr
80008a86:	18 97       	mov	r7,r12
80008a88:	16 95       	mov	r5,r11
80008a8a:	78 96       	ld.w	r6,r12[0x24]
80008a8c:	58 06       	cp.w	r6,0
80008a8e:	c0 91       	brne	80008aa0 <_Bfree+0x1c>
80008a90:	31 0c       	mov	r12,16
80008a92:	fe b0 df 0f 	rcall	800048b0 <malloc>
80008a96:	99 36       	st.w	r12[0xc],r6
80008a98:	8f 9c       	st.w	r7[0x24],r12
80008a9a:	99 16       	st.w	r12[0x4],r6
80008a9c:	99 26       	st.w	r12[0x8],r6
80008a9e:	99 06       	st.w	r12[0x0],r6
80008aa0:	58 05       	cp.w	r5,0
80008aa2:	c0 90       	breq	80008ab4 <_Bfree+0x30>
80008aa4:	6a 19       	ld.w	r9,r5[0x4]
80008aa6:	6e 98       	ld.w	r8,r7[0x24]
80008aa8:	70 38       	ld.w	r8,r8[0xc]
80008aaa:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80008aae:	8b 0a       	st.w	r5[0x0],r10
80008ab0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008ab4:	d8 22       	popm	r4-r7,pc
80008ab6:	d7 03       	nop

80008ab8 <_Balloc>:
80008ab8:	d4 21       	pushm	r4-r7,lr
80008aba:	18 97       	mov	r7,r12
80008abc:	16 96       	mov	r6,r11
80008abe:	78 95       	ld.w	r5,r12[0x24]
80008ac0:	58 05       	cp.w	r5,0
80008ac2:	c0 91       	brne	80008ad4 <_Balloc+0x1c>
80008ac4:	31 0c       	mov	r12,16
80008ac6:	fe b0 de f5 	rcall	800048b0 <malloc>
80008aca:	99 35       	st.w	r12[0xc],r5
80008acc:	8f 9c       	st.w	r7[0x24],r12
80008ace:	99 15       	st.w	r12[0x4],r5
80008ad0:	99 25       	st.w	r12[0x8],r5
80008ad2:	99 05       	st.w	r12[0x0],r5
80008ad4:	6e 95       	ld.w	r5,r7[0x24]
80008ad6:	6a 38       	ld.w	r8,r5[0xc]
80008ad8:	58 08       	cp.w	r8,0
80008ada:	c0 b1       	brne	80008af0 <_Balloc+0x38>
80008adc:	31 0a       	mov	r10,16
80008ade:	30 4b       	mov	r11,4
80008ae0:	0e 9c       	mov	r12,r7
80008ae2:	e0 a0 04 07 	rcall	800092f0 <_calloc_r>
80008ae6:	8b 3c       	st.w	r5[0xc],r12
80008ae8:	6e 98       	ld.w	r8,r7[0x24]
80008aea:	70 3c       	ld.w	r12,r8[0xc]
80008aec:	58 0c       	cp.w	r12,0
80008aee:	c1 b0       	breq	80008b24 <_Balloc+0x6c>
80008af0:	6e 98       	ld.w	r8,r7[0x24]
80008af2:	70 38       	ld.w	r8,r8[0xc]
80008af4:	f0 06 00 28 	add	r8,r8,r6<<0x2
80008af8:	70 0c       	ld.w	r12,r8[0x0]
80008afa:	58 0c       	cp.w	r12,0
80008afc:	c0 40       	breq	80008b04 <_Balloc+0x4c>
80008afe:	78 09       	ld.w	r9,r12[0x0]
80008b00:	91 09       	st.w	r8[0x0],r9
80008b02:	c0 e8       	rjmp	80008b1e <_Balloc+0x66>
80008b04:	0e 9c       	mov	r12,r7
80008b06:	30 17       	mov	r7,1
80008b08:	0e 9b       	mov	r11,r7
80008b0a:	ee 06 09 47 	lsl	r7,r7,r6
80008b0e:	ee ca ff fb 	sub	r10,r7,-5
80008b12:	a3 6a       	lsl	r10,0x2
80008b14:	e0 a0 03 ee 	rcall	800092f0 <_calloc_r>
80008b18:	c0 60       	breq	80008b24 <_Balloc+0x6c>
80008b1a:	99 16       	st.w	r12[0x4],r6
80008b1c:	99 27       	st.w	r12[0x8],r7
80008b1e:	30 08       	mov	r8,0
80008b20:	99 38       	st.w	r12[0xc],r8
80008b22:	99 48       	st.w	r12[0x10],r8
80008b24:	d8 22       	popm	r4-r7,pc
80008b26:	d7 03       	nop

80008b28 <__d2b>:
80008b28:	d4 31       	pushm	r0-r7,lr
80008b2a:	20 2d       	sub	sp,8
80008b2c:	16 93       	mov	r3,r11
80008b2e:	12 96       	mov	r6,r9
80008b30:	10 95       	mov	r5,r8
80008b32:	14 92       	mov	r2,r10
80008b34:	30 1b       	mov	r11,1
80008b36:	cc 1f       	rcall	80008ab8 <_Balloc>
80008b38:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80008b3c:	50 09       	stdsp	sp[0x0],r9
80008b3e:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80008b42:	b5 a9       	sbr	r9,0x14
80008b44:	f0 01 16 14 	lsr	r1,r8,0x14
80008b48:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008b4c:	18 94       	mov	r4,r12
80008b4e:	58 02       	cp.w	r2,0
80008b50:	c1 d0       	breq	80008b8a <__d2b+0x62>
80008b52:	fa cc ff f8 	sub	r12,sp,-8
80008b56:	18 d2       	st.w	--r12,r2
80008b58:	c3 5f       	rcall	800089c2 <__lo0bits>
80008b5a:	40 18       	lddsp	r8,sp[0x4]
80008b5c:	c0 d0       	breq	80008b76 <__d2b+0x4e>
80008b5e:	40 09       	lddsp	r9,sp[0x0]
80008b60:	f8 0a 11 20 	rsub	r10,r12,32
80008b64:	f2 0a 09 4a 	lsl	r10,r9,r10
80008b68:	f5 e8 10 08 	or	r8,r10,r8
80008b6c:	89 58       	st.w	r4[0x14],r8
80008b6e:	f2 0c 0a 49 	lsr	r9,r9,r12
80008b72:	50 09       	stdsp	sp[0x0],r9
80008b74:	c0 28       	rjmp	80008b78 <__d2b+0x50>
80008b76:	89 58       	st.w	r4[0x14],r8
80008b78:	40 08       	lddsp	r8,sp[0x0]
80008b7a:	58 08       	cp.w	r8,0
80008b7c:	f9 b3 01 02 	movne	r3,2
80008b80:	f9 b3 00 01 	moveq	r3,1
80008b84:	89 68       	st.w	r4[0x18],r8
80008b86:	89 43       	st.w	r4[0x10],r3
80008b88:	c0 88       	rjmp	80008b98 <__d2b+0x70>
80008b8a:	1a 9c       	mov	r12,sp
80008b8c:	c1 bf       	rcall	800089c2 <__lo0bits>
80008b8e:	30 13       	mov	r3,1
80008b90:	40 08       	lddsp	r8,sp[0x0]
80008b92:	2e 0c       	sub	r12,-32
80008b94:	89 43       	st.w	r4[0x10],r3
80008b96:	89 58       	st.w	r4[0x14],r8
80008b98:	58 01       	cp.w	r1,0
80008b9a:	c0 90       	breq	80008bac <__d2b+0x84>
80008b9c:	e2 c1 04 33 	sub	r1,r1,1075
80008ba0:	18 01       	add	r1,r12
80008ba2:	8d 01       	st.w	r6[0x0],r1
80008ba4:	f8 0c 11 35 	rsub	r12,r12,53
80008ba8:	8b 0c       	st.w	r5[0x0],r12
80008baa:	c0 c8       	rjmp	80008bc2 <__d2b+0x9a>
80008bac:	e6 c8 ff fc 	sub	r8,r3,-4
80008bb0:	f8 cc 04 32 	sub	r12,r12,1074
80008bb4:	a5 73       	lsl	r3,0x5
80008bb6:	8d 0c       	st.w	r6[0x0],r12
80008bb8:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008bbc:	cd 3e       	rcall	80008962 <__hi0bits>
80008bbe:	18 13       	sub	r3,r12
80008bc0:	8b 03       	st.w	r5[0x0],r3
80008bc2:	08 9c       	mov	r12,r4
80008bc4:	2f ed       	sub	sp,-8
80008bc6:	d8 32       	popm	r0-r7,pc

80008bc8 <__mdiff>:
80008bc8:	d4 31       	pushm	r0-r7,lr
80008bca:	74 48       	ld.w	r8,r10[0x10]
80008bcc:	76 45       	ld.w	r5,r11[0x10]
80008bce:	16 97       	mov	r7,r11
80008bd0:	14 96       	mov	r6,r10
80008bd2:	10 15       	sub	r5,r8
80008bd4:	c1 31       	brne	80008bfa <__mdiff+0x32>
80008bd6:	2f b8       	sub	r8,-5
80008bd8:	ee ce ff ec 	sub	lr,r7,-20
80008bdc:	a3 68       	lsl	r8,0x2
80008bde:	f4 08 00 0b 	add	r11,r10,r8
80008be2:	ee 08 00 08 	add	r8,r7,r8
80008be6:	11 4a       	ld.w	r10,--r8
80008be8:	17 49       	ld.w	r9,--r11
80008bea:	12 3a       	cp.w	r10,r9
80008bec:	c0 30       	breq	80008bf2 <__mdiff+0x2a>
80008bee:	c0 e2       	brcc	80008c0a <__mdiff+0x42>
80008bf0:	c0 78       	rjmp	80008bfe <__mdiff+0x36>
80008bf2:	1c 38       	cp.w	r8,lr
80008bf4:	fe 9b ff f9 	brhi	80008be6 <__mdiff+0x1e>
80008bf8:	c4 98       	rjmp	80008c8a <__mdiff+0xc2>
80008bfa:	58 05       	cp.w	r5,0
80008bfc:	c0 64       	brge	80008c08 <__mdiff+0x40>
80008bfe:	0e 98       	mov	r8,r7
80008c00:	30 15       	mov	r5,1
80008c02:	0c 97       	mov	r7,r6
80008c04:	10 96       	mov	r6,r8
80008c06:	c0 28       	rjmp	80008c0a <__mdiff+0x42>
80008c08:	30 05       	mov	r5,0
80008c0a:	6e 1b       	ld.w	r11,r7[0x4]
80008c0c:	c5 6f       	rcall	80008ab8 <_Balloc>
80008c0e:	6e 49       	ld.w	r9,r7[0x10]
80008c10:	6c 44       	ld.w	r4,r6[0x10]
80008c12:	99 35       	st.w	r12[0xc],r5
80008c14:	2f b4       	sub	r4,-5
80008c16:	f2 c5 ff fb 	sub	r5,r9,-5
80008c1a:	ec 04 00 24 	add	r4,r6,r4<<0x2
80008c1e:	ee 05 00 25 	add	r5,r7,r5<<0x2
80008c22:	2e c6       	sub	r6,-20
80008c24:	2e c7       	sub	r7,-20
80008c26:	f8 c8 ff ec 	sub	r8,r12,-20
80008c2a:	30 0a       	mov	r10,0
80008c2c:	0f 0e       	ld.w	lr,r7++
80008c2e:	0d 0b       	ld.w	r11,r6++
80008c30:	fc 02 16 10 	lsr	r2,lr,0x10
80008c34:	f6 03 16 10 	lsr	r3,r11,0x10
80008c38:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008c3c:	e4 03 01 03 	sub	r3,r2,r3
80008c40:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008c44:	fc 0b 01 0b 	sub	r11,lr,r11
80008c48:	f6 0a 00 0a 	add	r10,r11,r10
80008c4c:	b0 1a       	st.h	r8[0x2],r10
80008c4e:	b1 4a       	asr	r10,0x10
80008c50:	e6 0a 00 0a 	add	r10,r3,r10
80008c54:	b0 0a       	st.h	r8[0x0],r10
80008c56:	2f c8       	sub	r8,-4
80008c58:	b1 4a       	asr	r10,0x10
80008c5a:	08 36       	cp.w	r6,r4
80008c5c:	ce 83       	brcs	80008c2c <__mdiff+0x64>
80008c5e:	c0 d8       	rjmp	80008c78 <__mdiff+0xb0>
80008c60:	0f 0b       	ld.w	r11,r7++
80008c62:	f6 0e 16 10 	lsr	lr,r11,0x10
80008c66:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008c6a:	16 0a       	add	r10,r11
80008c6c:	b0 1a       	st.h	r8[0x2],r10
80008c6e:	b1 4a       	asr	r10,0x10
80008c70:	1c 0a       	add	r10,lr
80008c72:	b0 0a       	st.h	r8[0x0],r10
80008c74:	2f c8       	sub	r8,-4
80008c76:	b1 4a       	asr	r10,0x10
80008c78:	0a 37       	cp.w	r7,r5
80008c7a:	cf 33       	brcs	80008c60 <__mdiff+0x98>
80008c7c:	c0 28       	rjmp	80008c80 <__mdiff+0xb8>
80008c7e:	20 19       	sub	r9,1
80008c80:	11 4a       	ld.w	r10,--r8
80008c82:	58 0a       	cp.w	r10,0
80008c84:	cf d0       	breq	80008c7e <__mdiff+0xb6>
80008c86:	99 49       	st.w	r12[0x10],r9
80008c88:	d8 32       	popm	r0-r7,pc
80008c8a:	30 0b       	mov	r11,0
80008c8c:	c1 6f       	rcall	80008ab8 <_Balloc>
80008c8e:	30 18       	mov	r8,1
80008c90:	99 48       	st.w	r12[0x10],r8
80008c92:	30 08       	mov	r8,0
80008c94:	99 58       	st.w	r12[0x14],r8
80008c96:	d8 32       	popm	r0-r7,pc

80008c98 <__lshift>:
80008c98:	d4 31       	pushm	r0-r7,lr
80008c9a:	16 97       	mov	r7,r11
80008c9c:	76 46       	ld.w	r6,r11[0x10]
80008c9e:	f4 02 14 05 	asr	r2,r10,0x5
80008ca2:	2f f6       	sub	r6,-1
80008ca4:	14 93       	mov	r3,r10
80008ca6:	18 94       	mov	r4,r12
80008ca8:	04 06       	add	r6,r2
80008caa:	76 1b       	ld.w	r11,r11[0x4]
80008cac:	6e 28       	ld.w	r8,r7[0x8]
80008cae:	c0 38       	rjmp	80008cb4 <__lshift+0x1c>
80008cb0:	2f fb       	sub	r11,-1
80008cb2:	a1 78       	lsl	r8,0x1
80008cb4:	10 36       	cp.w	r6,r8
80008cb6:	fe 99 ff fd 	brgt	80008cb0 <__lshift+0x18>
80008cba:	08 9c       	mov	r12,r4
80008cbc:	cf ee       	rcall	80008ab8 <_Balloc>
80008cbe:	30 09       	mov	r9,0
80008cc0:	18 95       	mov	r5,r12
80008cc2:	f8 c8 ff ec 	sub	r8,r12,-20
80008cc6:	12 9a       	mov	r10,r9
80008cc8:	c0 38       	rjmp	80008cce <__lshift+0x36>
80008cca:	10 aa       	st.w	r8++,r10
80008ccc:	2f f9       	sub	r9,-1
80008cce:	04 39       	cp.w	r9,r2
80008cd0:	cf d5       	brlt	80008cca <__lshift+0x32>
80008cd2:	6e 4b       	ld.w	r11,r7[0x10]
80008cd4:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80008cd8:	2f bb       	sub	r11,-5
80008cda:	ee c9 ff ec 	sub	r9,r7,-20
80008cde:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80008ce2:	58 03       	cp.w	r3,0
80008ce4:	c1 30       	breq	80008d0a <__lshift+0x72>
80008ce6:	e6 0c 11 20 	rsub	r12,r3,32
80008cea:	30 0a       	mov	r10,0
80008cec:	72 02       	ld.w	r2,r9[0x0]
80008cee:	e4 03 09 42 	lsl	r2,r2,r3
80008cf2:	04 4a       	or	r10,r2
80008cf4:	10 aa       	st.w	r8++,r10
80008cf6:	13 0a       	ld.w	r10,r9++
80008cf8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008cfc:	16 39       	cp.w	r9,r11
80008cfe:	cf 73       	brcs	80008cec <__lshift+0x54>
80008d00:	91 0a       	st.w	r8[0x0],r10
80008d02:	58 0a       	cp.w	r10,0
80008d04:	c0 70       	breq	80008d12 <__lshift+0x7a>
80008d06:	2f f6       	sub	r6,-1
80008d08:	c0 58       	rjmp	80008d12 <__lshift+0x7a>
80008d0a:	13 0a       	ld.w	r10,r9++
80008d0c:	10 aa       	st.w	r8++,r10
80008d0e:	16 39       	cp.w	r9,r11
80008d10:	cf d3       	brcs	80008d0a <__lshift+0x72>
80008d12:	08 9c       	mov	r12,r4
80008d14:	20 16       	sub	r6,1
80008d16:	0e 9b       	mov	r11,r7
80008d18:	8b 46       	st.w	r5[0x10],r6
80008d1a:	cb 5e       	rcall	80008a84 <_Bfree>
80008d1c:	0a 9c       	mov	r12,r5
80008d1e:	d8 32       	popm	r0-r7,pc

80008d20 <__multiply>:
80008d20:	d4 31       	pushm	r0-r7,lr
80008d22:	20 2d       	sub	sp,8
80008d24:	76 49       	ld.w	r9,r11[0x10]
80008d26:	74 48       	ld.w	r8,r10[0x10]
80008d28:	16 96       	mov	r6,r11
80008d2a:	14 95       	mov	r5,r10
80008d2c:	10 39       	cp.w	r9,r8
80008d2e:	ec 08 17 50 	movlt	r8,r6
80008d32:	ea 06 17 50 	movlt	r6,r5
80008d36:	f0 05 17 50 	movlt	r5,r8
80008d3a:	6c 28       	ld.w	r8,r6[0x8]
80008d3c:	76 43       	ld.w	r3,r11[0x10]
80008d3e:	74 42       	ld.w	r2,r10[0x10]
80008d40:	76 1b       	ld.w	r11,r11[0x4]
80008d42:	e4 03 00 07 	add	r7,r2,r3
80008d46:	10 37       	cp.w	r7,r8
80008d48:	f7 bb 09 ff 	subgt	r11,-1
80008d4c:	cb 6e       	rcall	80008ab8 <_Balloc>
80008d4e:	ee c4 ff fb 	sub	r4,r7,-5
80008d52:	f8 c9 ff ec 	sub	r9,r12,-20
80008d56:	f8 04 00 24 	add	r4,r12,r4<<0x2
80008d5a:	30 0a       	mov	r10,0
80008d5c:	12 98       	mov	r8,r9
80008d5e:	c0 28       	rjmp	80008d62 <__multiply+0x42>
80008d60:	10 aa       	st.w	r8++,r10
80008d62:	08 38       	cp.w	r8,r4
80008d64:	cf e3       	brcs	80008d60 <__multiply+0x40>
80008d66:	2f b3       	sub	r3,-5
80008d68:	2f b2       	sub	r2,-5
80008d6a:	ec 03 00 23 	add	r3,r6,r3<<0x2
80008d6e:	ea 02 00 22 	add	r2,r5,r2<<0x2
80008d72:	ec cb ff ec 	sub	r11,r6,-20
80008d76:	50 12       	stdsp	sp[0x4],r2
80008d78:	ea ca ff ec 	sub	r10,r5,-20
80008d7c:	c4 48       	rjmp	80008e04 <__multiply+0xe4>
80008d7e:	94 95       	ld.uh	r5,r10[0x2]
80008d80:	58 05       	cp.w	r5,0
80008d82:	c2 00       	breq	80008dc2 <__multiply+0xa2>
80008d84:	12 98       	mov	r8,r9
80008d86:	16 96       	mov	r6,r11
80008d88:	30 0e       	mov	lr,0
80008d8a:	50 09       	stdsp	sp[0x0],r9
80008d8c:	0d 02       	ld.w	r2,r6++
80008d8e:	e4 00 16 10 	lsr	r0,r2,0x10
80008d92:	70 01       	ld.w	r1,r8[0x0]
80008d94:	70 09       	ld.w	r9,r8[0x0]
80008d96:	b1 81       	lsr	r1,0x10
80008d98:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008d9c:	e0 05 03 41 	mac	r1,r0,r5
80008da0:	ab 32       	mul	r2,r5
80008da2:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80008da6:	00 02       	add	r2,r0
80008da8:	e4 0e 00 0e 	add	lr,r2,lr
80008dac:	b0 1e       	st.h	r8[0x2],lr
80008dae:	b1 8e       	lsr	lr,0x10
80008db0:	1c 01       	add	r1,lr
80008db2:	b0 01       	st.h	r8[0x0],r1
80008db4:	e2 0e 16 10 	lsr	lr,r1,0x10
80008db8:	2f c8       	sub	r8,-4
80008dba:	06 36       	cp.w	r6,r3
80008dbc:	ce 83       	brcs	80008d8c <__multiply+0x6c>
80008dbe:	40 09       	lddsp	r9,sp[0x0]
80008dc0:	91 0e       	st.w	r8[0x0],lr
80008dc2:	94 86       	ld.uh	r6,r10[0x0]
80008dc4:	58 06       	cp.w	r6,0
80008dc6:	c1 d0       	breq	80008e00 <__multiply+0xe0>
80008dc8:	72 02       	ld.w	r2,r9[0x0]
80008dca:	12 98       	mov	r8,r9
80008dcc:	16 9e       	mov	lr,r11
80008dce:	30 05       	mov	r5,0
80008dd0:	b0 12       	st.h	r8[0x2],r2
80008dd2:	1d 01       	ld.w	r1,lr++
80008dd4:	90 82       	ld.uh	r2,r8[0x0]
80008dd6:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80008dda:	ad 30       	mul	r0,r6
80008ddc:	e0 02 00 02 	add	r2,r0,r2
80008de0:	e4 05 00 05 	add	r5,r2,r5
80008de4:	b0 05       	st.h	r8[0x0],r5
80008de6:	b1 85       	lsr	r5,0x10
80008de8:	b1 81       	lsr	r1,0x10
80008dea:	2f c8       	sub	r8,-4
80008dec:	ad 31       	mul	r1,r6
80008dee:	90 92       	ld.uh	r2,r8[0x2]
80008df0:	e2 02 00 02 	add	r2,r1,r2
80008df4:	0a 02       	add	r2,r5
80008df6:	e4 05 16 10 	lsr	r5,r2,0x10
80008dfa:	06 3e       	cp.w	lr,r3
80008dfc:	ce a3       	brcs	80008dd0 <__multiply+0xb0>
80008dfe:	91 02       	st.w	r8[0x0],r2
80008e00:	2f ca       	sub	r10,-4
80008e02:	2f c9       	sub	r9,-4
80008e04:	40 18       	lddsp	r8,sp[0x4]
80008e06:	10 3a       	cp.w	r10,r8
80008e08:	cb b3       	brcs	80008d7e <__multiply+0x5e>
80008e0a:	c0 28       	rjmp	80008e0e <__multiply+0xee>
80008e0c:	20 17       	sub	r7,1
80008e0e:	58 07       	cp.w	r7,0
80008e10:	e0 8a 00 05 	brle	80008e1a <__multiply+0xfa>
80008e14:	09 48       	ld.w	r8,--r4
80008e16:	58 08       	cp.w	r8,0
80008e18:	cf a0       	breq	80008e0c <__multiply+0xec>
80008e1a:	99 47       	st.w	r12[0x10],r7
80008e1c:	2f ed       	sub	sp,-8
80008e1e:	d8 32       	popm	r0-r7,pc

80008e20 <__i2b>:
80008e20:	d4 21       	pushm	r4-r7,lr
80008e22:	16 97       	mov	r7,r11
80008e24:	30 1b       	mov	r11,1
80008e26:	c4 9e       	rcall	80008ab8 <_Balloc>
80008e28:	30 19       	mov	r9,1
80008e2a:	99 57       	st.w	r12[0x14],r7
80008e2c:	99 49       	st.w	r12[0x10],r9
80008e2e:	d8 22       	popm	r4-r7,pc

80008e30 <__multadd>:
80008e30:	d4 31       	pushm	r0-r7,lr
80008e32:	30 08       	mov	r8,0
80008e34:	12 95       	mov	r5,r9
80008e36:	16 97       	mov	r7,r11
80008e38:	18 96       	mov	r6,r12
80008e3a:	76 44       	ld.w	r4,r11[0x10]
80008e3c:	f6 c9 ff ec 	sub	r9,r11,-20
80008e40:	72 0b       	ld.w	r11,r9[0x0]
80008e42:	f6 0c 16 10 	lsr	r12,r11,0x10
80008e46:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008e4a:	f4 0c 02 4c 	mul	r12,r10,r12
80008e4e:	f4 0b 03 45 	mac	r5,r10,r11
80008e52:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008e56:	b1 85       	lsr	r5,0x10
80008e58:	18 05       	add	r5,r12
80008e5a:	ea 0c 15 10 	lsl	r12,r5,0x10
80008e5e:	f8 0b 00 0b 	add	r11,r12,r11
80008e62:	12 ab       	st.w	r9++,r11
80008e64:	2f f8       	sub	r8,-1
80008e66:	b1 85       	lsr	r5,0x10
80008e68:	08 38       	cp.w	r8,r4
80008e6a:	ce b5       	brlt	80008e40 <__multadd+0x10>
80008e6c:	58 05       	cp.w	r5,0
80008e6e:	c1 c0       	breq	80008ea6 <__multadd+0x76>
80008e70:	6e 28       	ld.w	r8,r7[0x8]
80008e72:	10 34       	cp.w	r4,r8
80008e74:	c1 35       	brlt	80008e9a <__multadd+0x6a>
80008e76:	6e 1b       	ld.w	r11,r7[0x4]
80008e78:	0c 9c       	mov	r12,r6
80008e7a:	2f fb       	sub	r11,-1
80008e7c:	c1 ee       	rcall	80008ab8 <_Balloc>
80008e7e:	6e 4a       	ld.w	r10,r7[0x10]
80008e80:	ee cb ff f4 	sub	r11,r7,-12
80008e84:	18 93       	mov	r3,r12
80008e86:	2f ea       	sub	r10,-2
80008e88:	2f 4c       	sub	r12,-12
80008e8a:	a3 6a       	lsl	r10,0x2
80008e8c:	fe b0 df 2a 	rcall	80004ce0 <memcpy>
80008e90:	0e 9b       	mov	r11,r7
80008e92:	0c 9c       	mov	r12,r6
80008e94:	fe b0 fd f8 	rcall	80008a84 <_Bfree>
80008e98:	06 97       	mov	r7,r3
80008e9a:	e8 c8 ff ff 	sub	r8,r4,-1
80008e9e:	2f b4       	sub	r4,-5
80008ea0:	8f 48       	st.w	r7[0x10],r8
80008ea2:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80008ea6:	0e 9c       	mov	r12,r7
80008ea8:	d8 32       	popm	r0-r7,pc
80008eaa:	d7 03       	nop

80008eac <__pow5mult>:
80008eac:	d4 31       	pushm	r0-r7,lr
80008eae:	14 96       	mov	r6,r10
80008eb0:	18 97       	mov	r7,r12
80008eb2:	16 94       	mov	r4,r11
80008eb4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008eb8:	c0 90       	breq	80008eca <__pow5mult+0x1e>
80008eba:	20 18       	sub	r8,1
80008ebc:	fe c9 df dc 	sub	r9,pc,-8228
80008ec0:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008ec4:	30 09       	mov	r9,0
80008ec6:	cb 5f       	rcall	80008e30 <__multadd>
80008ec8:	18 94       	mov	r4,r12
80008eca:	a3 46       	asr	r6,0x2
80008ecc:	c3 40       	breq	80008f34 <__pow5mult+0x88>
80008ece:	6e 95       	ld.w	r5,r7[0x24]
80008ed0:	58 05       	cp.w	r5,0
80008ed2:	c0 91       	brne	80008ee4 <__pow5mult+0x38>
80008ed4:	31 0c       	mov	r12,16
80008ed6:	fe b0 dc ed 	rcall	800048b0 <malloc>
80008eda:	99 35       	st.w	r12[0xc],r5
80008edc:	8f 9c       	st.w	r7[0x24],r12
80008ede:	99 15       	st.w	r12[0x4],r5
80008ee0:	99 25       	st.w	r12[0x8],r5
80008ee2:	99 05       	st.w	r12[0x0],r5
80008ee4:	6e 93       	ld.w	r3,r7[0x24]
80008ee6:	66 25       	ld.w	r5,r3[0x8]
80008ee8:	58 05       	cp.w	r5,0
80008eea:	c0 c1       	brne	80008f02 <__pow5mult+0x56>
80008eec:	e0 6b 02 71 	mov	r11,625
80008ef0:	0e 9c       	mov	r12,r7
80008ef2:	c9 7f       	rcall	80008e20 <__i2b>
80008ef4:	87 2c       	st.w	r3[0x8],r12
80008ef6:	30 08       	mov	r8,0
80008ef8:	18 95       	mov	r5,r12
80008efa:	99 08       	st.w	r12[0x0],r8
80008efc:	c0 38       	rjmp	80008f02 <__pow5mult+0x56>
80008efe:	06 9c       	mov	r12,r3
80008f00:	18 95       	mov	r5,r12
80008f02:	ed b6 00 00 	bld	r6,0x0
80008f06:	c0 b1       	brne	80008f1c <__pow5mult+0x70>
80008f08:	08 9b       	mov	r11,r4
80008f0a:	0a 9a       	mov	r10,r5
80008f0c:	0e 9c       	mov	r12,r7
80008f0e:	c0 9f       	rcall	80008d20 <__multiply>
80008f10:	08 9b       	mov	r11,r4
80008f12:	18 93       	mov	r3,r12
80008f14:	0e 9c       	mov	r12,r7
80008f16:	06 94       	mov	r4,r3
80008f18:	fe b0 fd b6 	rcall	80008a84 <_Bfree>
80008f1c:	a1 56       	asr	r6,0x1
80008f1e:	c0 b0       	breq	80008f34 <__pow5mult+0x88>
80008f20:	6a 03       	ld.w	r3,r5[0x0]
80008f22:	58 03       	cp.w	r3,0
80008f24:	ce d1       	brne	80008efe <__pow5mult+0x52>
80008f26:	0a 9a       	mov	r10,r5
80008f28:	0a 9b       	mov	r11,r5
80008f2a:	0e 9c       	mov	r12,r7
80008f2c:	cf ae       	rcall	80008d20 <__multiply>
80008f2e:	8b 0c       	st.w	r5[0x0],r12
80008f30:	99 03       	st.w	r12[0x0],r3
80008f32:	ce 7b       	rjmp	80008f00 <__pow5mult+0x54>
80008f34:	08 9c       	mov	r12,r4
80008f36:	d8 32       	popm	r0-r7,pc

80008f38 <_realloc_r>:
80008f38:	d4 31       	pushm	r0-r7,lr
80008f3a:	20 1d       	sub	sp,4
80008f3c:	16 94       	mov	r4,r11
80008f3e:	18 92       	mov	r2,r12
80008f40:	14 9b       	mov	r11,r10
80008f42:	58 04       	cp.w	r4,0
80008f44:	c0 51       	brne	80008f4e <_realloc_r+0x16>
80008f46:	fe b0 dc bd 	rcall	800048c0 <_malloc_r>
80008f4a:	18 95       	mov	r5,r12
80008f4c:	c5 39       	rjmp	800091f2 <_realloc_r+0x2ba>
80008f4e:	50 0a       	stdsp	sp[0x0],r10
80008f50:	fe b0 df 6c 	rcall	80004e28 <__malloc_lock>
80008f54:	40 0b       	lddsp	r11,sp[0x0]
80008f56:	f6 c8 ff f5 	sub	r8,r11,-11
80008f5a:	e8 c1 00 08 	sub	r1,r4,8
80008f5e:	10 96       	mov	r6,r8
80008f60:	62 1c       	ld.w	r12,r1[0x4]
80008f62:	e0 16 ff f8 	andl	r6,0xfff8
80008f66:	59 68       	cp.w	r8,22
80008f68:	f9 b6 08 10 	movls	r6,16
80008f6c:	16 36       	cp.w	r6,r11
80008f6e:	5f 38       	srlo	r8
80008f70:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008f74:	c0 50       	breq	80008f7e <_realloc_r+0x46>
80008f76:	30 c8       	mov	r8,12
80008f78:	30 05       	mov	r5,0
80008f7a:	85 38       	st.w	r2[0xc],r8
80008f7c:	c3 b9       	rjmp	800091f2 <_realloc_r+0x2ba>
80008f7e:	18 90       	mov	r0,r12
80008f80:	e0 10 ff fc 	andl	r0,0xfffc
80008f84:	0c 30       	cp.w	r0,r6
80008f86:	e0 84 01 0b 	brge	8000919c <_realloc_r+0x264>
80008f8a:	34 c8       	mov	r8,76
80008f8c:	e2 00 00 09 	add	r9,r1,r0
80008f90:	70 25       	ld.w	r5,r8[0x8]
80008f92:	0a 39       	cp.w	r9,r5
80008f94:	c0 90       	breq	80008fa6 <_realloc_r+0x6e>
80008f96:	72 1a       	ld.w	r10,r9[0x4]
80008f98:	a1 ca       	cbr	r10,0x0
80008f9a:	f2 0a 00 0a 	add	r10,r9,r10
80008f9e:	74 1a       	ld.w	r10,r10[0x4]
80008fa0:	ed ba 00 00 	bld	r10,0x0
80008fa4:	c2 20       	breq	80008fe8 <_realloc_r+0xb0>
80008fa6:	72 1a       	ld.w	r10,r9[0x4]
80008fa8:	e0 1a ff fc 	andl	r10,0xfffc
80008fac:	f4 00 00 03 	add	r3,r10,r0
80008fb0:	0a 39       	cp.w	r9,r5
80008fb2:	c1 31       	brne	80008fd8 <_realloc_r+0xa0>
80008fb4:	ec c7 ff f0 	sub	r7,r6,-16
80008fb8:	0e 33       	cp.w	r3,r7
80008fba:	c1 95       	brlt	80008fec <_realloc_r+0xb4>
80008fbc:	e2 06 00 09 	add	r9,r1,r6
80008fc0:	0c 13       	sub	r3,r6
80008fc2:	a1 a3       	sbr	r3,0x0
80008fc4:	93 13       	st.w	r9[0x4],r3
80008fc6:	91 29       	st.w	r8[0x8],r9
80008fc8:	04 9c       	mov	r12,r2
80008fca:	62 18       	ld.w	r8,r1[0x4]
80008fcc:	08 95       	mov	r5,r4
80008fce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008fd2:	10 46       	or	r6,r8
80008fd4:	83 16       	st.w	r1[0x4],r6
80008fd6:	c0 c9       	rjmp	800091ee <_realloc_r+0x2b6>
80008fd8:	0c 33       	cp.w	r3,r6
80008fda:	c0 95       	brlt	80008fec <_realloc_r+0xb4>
80008fdc:	72 28       	ld.w	r8,r9[0x8]
80008fde:	02 97       	mov	r7,r1
80008fe0:	72 39       	ld.w	r9,r9[0xc]
80008fe2:	93 28       	st.w	r9[0x8],r8
80008fe4:	91 39       	st.w	r8[0xc],r9
80008fe6:	cd d8       	rjmp	800091a0 <_realloc_r+0x268>
80008fe8:	30 0a       	mov	r10,0
80008fea:	14 99       	mov	r9,r10
80008fec:	ed bc 00 00 	bld	r12,0x0
80008ff0:	e0 80 00 96 	breq	8000911c <_realloc_r+0x1e4>
80008ff4:	62 07       	ld.w	r7,r1[0x0]
80008ff6:	e2 07 01 07 	sub	r7,r1,r7
80008ffa:	6e 1c       	ld.w	r12,r7[0x4]
80008ffc:	e0 1c ff fc 	andl	r12,0xfffc
80009000:	58 09       	cp.w	r9,0
80009002:	c5 70       	breq	800090b0 <_realloc_r+0x178>
80009004:	f8 00 00 03 	add	r3,r12,r0
80009008:	0a 39       	cp.w	r9,r5
8000900a:	c4 81       	brne	8000909a <_realloc_r+0x162>
8000900c:	14 03       	add	r3,r10
8000900e:	ec c9 ff f0 	sub	r9,r6,-16
80009012:	12 33       	cp.w	r3,r9
80009014:	c4 e5       	brlt	800090b0 <_realloc_r+0x178>
80009016:	6e 3a       	ld.w	r10,r7[0xc]
80009018:	6e 29       	ld.w	r9,r7[0x8]
8000901a:	95 29       	st.w	r10[0x8],r9
8000901c:	93 3a       	st.w	r9[0xc],r10
8000901e:	ee c5 ff f8 	sub	r5,r7,-8
80009022:	e0 ca 00 04 	sub	r10,r0,4
80009026:	e0 4a 00 24 	cp.w	r10,36
8000902a:	e0 8b 00 25 	brhi	80009074 <_realloc_r+0x13c>
8000902e:	0a 99       	mov	r9,r5
80009030:	59 3a       	cp.w	r10,19
80009032:	e0 88 00 1a 	brls	80009066 <_realloc_r+0x12e>
80009036:	09 09       	ld.w	r9,r4++
80009038:	8b 09       	st.w	r5[0x0],r9
8000903a:	09 09       	ld.w	r9,r4++
8000903c:	8f 39       	st.w	r7[0xc],r9
8000903e:	ee c9 ff f0 	sub	r9,r7,-16
80009042:	59 ba       	cp.w	r10,27
80009044:	e0 88 00 11 	brls	80009066 <_realloc_r+0x12e>
80009048:	09 0b       	ld.w	r11,r4++
8000904a:	93 0b       	st.w	r9[0x0],r11
8000904c:	09 09       	ld.w	r9,r4++
8000904e:	8f 59       	st.w	r7[0x14],r9
80009050:	ee c9 ff e8 	sub	r9,r7,-24
80009054:	e0 4a 00 24 	cp.w	r10,36
80009058:	c0 71       	brne	80009066 <_realloc_r+0x12e>
8000905a:	09 0a       	ld.w	r10,r4++
8000905c:	93 0a       	st.w	r9[0x0],r10
8000905e:	ee c9 ff e0 	sub	r9,r7,-32
80009062:	09 0a       	ld.w	r10,r4++
80009064:	8f 7a       	st.w	r7[0x1c],r10
80009066:	09 0a       	ld.w	r10,r4++
80009068:	12 aa       	st.w	r9++,r10
8000906a:	68 0a       	ld.w	r10,r4[0x0]
8000906c:	93 0a       	st.w	r9[0x0],r10
8000906e:	68 1a       	ld.w	r10,r4[0x4]
80009070:	93 1a       	st.w	r9[0x4],r10
80009072:	c0 78       	rjmp	80009080 <_realloc_r+0x148>
80009074:	50 08       	stdsp	sp[0x0],r8
80009076:	08 9b       	mov	r11,r4
80009078:	0a 9c       	mov	r12,r5
8000907a:	fe b0 fc 4e 	rcall	80008916 <memmove>
8000907e:	40 08       	lddsp	r8,sp[0x0]
80009080:	ee 06 00 09 	add	r9,r7,r6
80009084:	0c 13       	sub	r3,r6
80009086:	a1 a3       	sbr	r3,0x0
80009088:	93 13       	st.w	r9[0x4],r3
8000908a:	91 29       	st.w	r8[0x8],r9
8000908c:	04 9c       	mov	r12,r2
8000908e:	6e 18       	ld.w	r8,r7[0x4]
80009090:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009094:	10 46       	or	r6,r8
80009096:	8f 16       	st.w	r7[0x4],r6
80009098:	ca b8       	rjmp	800091ee <_realloc_r+0x2b6>
8000909a:	14 03       	add	r3,r10
8000909c:	0c 33       	cp.w	r3,r6
8000909e:	c0 95       	brlt	800090b0 <_realloc_r+0x178>
800090a0:	72 28       	ld.w	r8,r9[0x8]
800090a2:	72 39       	ld.w	r9,r9[0xc]
800090a4:	93 28       	st.w	r9[0x8],r8
800090a6:	91 39       	st.w	r8[0xc],r9
800090a8:	6e 28       	ld.w	r8,r7[0x8]
800090aa:	6e 39       	ld.w	r9,r7[0xc]
800090ac:	c0 88       	rjmp	800090bc <_realloc_r+0x184>
800090ae:	d7 03       	nop
800090b0:	f8 00 00 03 	add	r3,r12,r0
800090b4:	0c 33       	cp.w	r3,r6
800090b6:	c3 35       	brlt	8000911c <_realloc_r+0x1e4>
800090b8:	6e 39       	ld.w	r9,r7[0xc]
800090ba:	6e 28       	ld.w	r8,r7[0x8]
800090bc:	93 28       	st.w	r9[0x8],r8
800090be:	91 39       	st.w	r8[0xc],r9
800090c0:	e0 ca 00 04 	sub	r10,r0,4
800090c4:	ee cc ff f8 	sub	r12,r7,-8
800090c8:	e0 4a 00 24 	cp.w	r10,36
800090cc:	e0 8b 00 24 	brhi	80009114 <_realloc_r+0x1dc>
800090d0:	59 3a       	cp.w	r10,19
800090d2:	e0 88 00 1a 	brls	80009106 <_realloc_r+0x1ce>
800090d6:	09 08       	ld.w	r8,r4++
800090d8:	99 08       	st.w	r12[0x0],r8
800090da:	09 08       	ld.w	r8,r4++
800090dc:	8f 38       	st.w	r7[0xc],r8
800090de:	ee cc ff f0 	sub	r12,r7,-16
800090e2:	59 ba       	cp.w	r10,27
800090e4:	e0 88 00 11 	brls	80009106 <_realloc_r+0x1ce>
800090e8:	09 08       	ld.w	r8,r4++
800090ea:	99 08       	st.w	r12[0x0],r8
800090ec:	09 08       	ld.w	r8,r4++
800090ee:	8f 58       	st.w	r7[0x14],r8
800090f0:	ee cc ff e8 	sub	r12,r7,-24
800090f4:	e0 4a 00 24 	cp.w	r10,36
800090f8:	c0 71       	brne	80009106 <_realloc_r+0x1ce>
800090fa:	09 08       	ld.w	r8,r4++
800090fc:	99 08       	st.w	r12[0x0],r8
800090fe:	ee cc ff e0 	sub	r12,r7,-32
80009102:	09 08       	ld.w	r8,r4++
80009104:	8f 78       	st.w	r7[0x1c],r8
80009106:	09 08       	ld.w	r8,r4++
80009108:	18 a8       	st.w	r12++,r8
8000910a:	68 08       	ld.w	r8,r4[0x0]
8000910c:	99 08       	st.w	r12[0x0],r8
8000910e:	68 18       	ld.w	r8,r4[0x4]
80009110:	99 18       	st.w	r12[0x4],r8
80009112:	c4 78       	rjmp	800091a0 <_realloc_r+0x268>
80009114:	08 9b       	mov	r11,r4
80009116:	fe b0 fc 00 	rcall	80008916 <memmove>
8000911a:	c4 38       	rjmp	800091a0 <_realloc_r+0x268>
8000911c:	04 9c       	mov	r12,r2
8000911e:	fe b0 db d1 	rcall	800048c0 <_malloc_r>
80009122:	18 95       	mov	r5,r12
80009124:	c3 a0       	breq	80009198 <_realloc_r+0x260>
80009126:	62 18       	ld.w	r8,r1[0x4]
80009128:	f8 c9 00 08 	sub	r9,r12,8
8000912c:	a1 c8       	cbr	r8,0x0
8000912e:	e2 08 00 08 	add	r8,r1,r8
80009132:	10 39       	cp.w	r9,r8
80009134:	c0 71       	brne	80009142 <_realloc_r+0x20a>
80009136:	72 13       	ld.w	r3,r9[0x4]
80009138:	02 97       	mov	r7,r1
8000913a:	e0 13 ff fc 	andl	r3,0xfffc
8000913e:	00 03       	add	r3,r0
80009140:	c3 08       	rjmp	800091a0 <_realloc_r+0x268>
80009142:	e0 ca 00 04 	sub	r10,r0,4
80009146:	e0 4a 00 24 	cp.w	r10,36
8000914a:	e0 8b 00 20 	brhi	8000918a <_realloc_r+0x252>
8000914e:	08 99       	mov	r9,r4
80009150:	18 98       	mov	r8,r12
80009152:	59 3a       	cp.w	r10,19
80009154:	e0 88 00 14 	brls	8000917c <_realloc_r+0x244>
80009158:	13 0b       	ld.w	r11,r9++
8000915a:	10 ab       	st.w	r8++,r11
8000915c:	13 0b       	ld.w	r11,r9++
8000915e:	10 ab       	st.w	r8++,r11
80009160:	59 ba       	cp.w	r10,27
80009162:	e0 88 00 0d 	brls	8000917c <_realloc_r+0x244>
80009166:	13 0b       	ld.w	r11,r9++
80009168:	10 ab       	st.w	r8++,r11
8000916a:	13 0b       	ld.w	r11,r9++
8000916c:	10 ab       	st.w	r8++,r11
8000916e:	e0 4a 00 24 	cp.w	r10,36
80009172:	c0 51       	brne	8000917c <_realloc_r+0x244>
80009174:	13 0a       	ld.w	r10,r9++
80009176:	10 aa       	st.w	r8++,r10
80009178:	13 0a       	ld.w	r10,r9++
8000917a:	10 aa       	st.w	r8++,r10
8000917c:	13 0a       	ld.w	r10,r9++
8000917e:	10 aa       	st.w	r8++,r10
80009180:	72 0a       	ld.w	r10,r9[0x0]
80009182:	91 0a       	st.w	r8[0x0],r10
80009184:	72 19       	ld.w	r9,r9[0x4]
80009186:	91 19       	st.w	r8[0x4],r9
80009188:	c0 48       	rjmp	80009190 <_realloc_r+0x258>
8000918a:	08 9b       	mov	r11,r4
8000918c:	fe b0 fb c5 	rcall	80008916 <memmove>
80009190:	08 9b       	mov	r11,r4
80009192:	04 9c       	mov	r12,r2
80009194:	fe b0 f9 20 	rcall	800083d4 <_free_r>
80009198:	04 9c       	mov	r12,r2
8000919a:	c2 a8       	rjmp	800091ee <_realloc_r+0x2b6>
8000919c:	00 93       	mov	r3,r0
8000919e:	02 97       	mov	r7,r1
800091a0:	e6 06 01 09 	sub	r9,r3,r6
800091a4:	6e 18       	ld.w	r8,r7[0x4]
800091a6:	58 f9       	cp.w	r9,15
800091a8:	e0 88 00 16 	brls	800091d4 <_realloc_r+0x29c>
800091ac:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800091b0:	ed e8 10 08 	or	r8,r6,r8
800091b4:	8f 18       	st.w	r7[0x4],r8
800091b6:	12 98       	mov	r8,r9
800091b8:	a1 a8       	sbr	r8,0x0
800091ba:	ee 06 00 0b 	add	r11,r7,r6
800091be:	f6 09 00 09 	add	r9,r11,r9
800091c2:	97 18       	st.w	r11[0x4],r8
800091c4:	72 18       	ld.w	r8,r9[0x4]
800091c6:	a1 a8       	sbr	r8,0x0
800091c8:	2f 8b       	sub	r11,-8
800091ca:	93 18       	st.w	r9[0x4],r8
800091cc:	04 9c       	mov	r12,r2
800091ce:	fe b0 f9 03 	rcall	800083d4 <_free_r>
800091d2:	c0 b8       	rjmp	800091e8 <_realloc_r+0x2b0>
800091d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800091d8:	e7 e8 10 08 	or	r8,r3,r8
800091dc:	8f 18       	st.w	r7[0x4],r8
800091de:	ee 03 00 03 	add	r3,r7,r3
800091e2:	66 18       	ld.w	r8,r3[0x4]
800091e4:	a1 a8       	sbr	r8,0x0
800091e6:	87 18       	st.w	r3[0x4],r8
800091e8:	04 9c       	mov	r12,r2
800091ea:	ee c5 ff f8 	sub	r5,r7,-8
800091ee:	fe b0 de 1e 	rcall	80004e2a <__malloc_unlock>
800091f2:	0a 9c       	mov	r12,r5
800091f4:	2f fd       	sub	sp,-4
800091f6:	d8 32       	popm	r0-r7,pc

800091f8 <__isinfd>:
800091f8:	14 98       	mov	r8,r10
800091fa:	fc 19 7f f0 	movh	r9,0x7ff0
800091fe:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009202:	f0 0b 11 00 	rsub	r11,r8,0
80009206:	f7 e8 10 08 	or	r8,r11,r8
8000920a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000920e:	f2 08 01 08 	sub	r8,r9,r8
80009212:	f0 0c 11 00 	rsub	r12,r8,0
80009216:	f9 e8 10 08 	or	r8,r12,r8
8000921a:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000921e:	2f fc       	sub	r12,-1
80009220:	5e fc       	retal	r12

80009222 <__isnand>:
80009222:	14 98       	mov	r8,r10
80009224:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009228:	f0 0c 11 00 	rsub	r12,r8,0
8000922c:	10 4c       	or	r12,r8
8000922e:	fc 18 7f f0 	movh	r8,0x7ff0
80009232:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80009236:	f0 0c 01 0c 	sub	r12,r8,r12
8000923a:	bf 9c       	lsr	r12,0x1f
8000923c:	5e fc       	retal	r12
8000923e:	d7 03       	nop

80009240 <__sclose>:
80009240:	d4 01       	pushm	lr
80009242:	96 7b       	ld.sh	r11,r11[0xe]
80009244:	c8 2c       	rcall	80009348 <_close_r>
80009246:	d8 02       	popm	pc

80009248 <__sseek>:
80009248:	d4 21       	pushm	r4-r7,lr
8000924a:	16 97       	mov	r7,r11
8000924c:	96 7b       	ld.sh	r11,r11[0xe]
8000924e:	c0 3d       	rcall	80009454 <_lseek_r>
80009250:	8e 68       	ld.sh	r8,r7[0xc]
80009252:	10 99       	mov	r9,r8
80009254:	ad c8       	cbr	r8,0xc
80009256:	ad a9       	sbr	r9,0xc
80009258:	5b fc       	cp.w	r12,-1
8000925a:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000925e:	ef f9 1c 06 	st.hne	r7[0xc],r9
80009262:	ef fc 1a 15 	st.wne	r7[0x54],r12
80009266:	d8 22       	popm	r4-r7,pc

80009268 <__swrite>:
80009268:	d4 21       	pushm	r4-r7,lr
8000926a:	96 68       	ld.sh	r8,r11[0xc]
8000926c:	16 97       	mov	r7,r11
8000926e:	14 95       	mov	r5,r10
80009270:	12 94       	mov	r4,r9
80009272:	e2 18 01 00 	andl	r8,0x100,COH
80009276:	18 96       	mov	r6,r12
80009278:	c0 50       	breq	80009282 <__swrite+0x1a>
8000927a:	30 29       	mov	r9,2
8000927c:	30 0a       	mov	r10,0
8000927e:	96 7b       	ld.sh	r11,r11[0xe]
80009280:	ce ac       	rcall	80009454 <_lseek_r>
80009282:	8e 68       	ld.sh	r8,r7[0xc]
80009284:	ad c8       	cbr	r8,0xc
80009286:	08 99       	mov	r9,r4
80009288:	0a 9a       	mov	r10,r5
8000928a:	8e 7b       	ld.sh	r11,r7[0xe]
8000928c:	0c 9c       	mov	r12,r6
8000928e:	ae 68       	st.h	r7[0xc],r8
80009290:	c1 cc       	rcall	800092c8 <_write_r>
80009292:	d8 22       	popm	r4-r7,pc

80009294 <__sread>:
80009294:	d4 21       	pushm	r4-r7,lr
80009296:	16 97       	mov	r7,r11
80009298:	96 7b       	ld.sh	r11,r11[0xe]
8000929a:	cf 1c       	rcall	8000947c <_read_r>
8000929c:	c0 65       	brlt	800092a8 <__sread+0x14>
8000929e:	6f 58       	ld.w	r8,r7[0x54]
800092a0:	18 08       	add	r8,r12
800092a2:	ef 48 00 54 	st.w	r7[84],r8
800092a6:	d8 22       	popm	r4-r7,pc
800092a8:	8e 68       	ld.sh	r8,r7[0xc]
800092aa:	ad c8       	cbr	r8,0xc
800092ac:	ae 68       	st.h	r7[0xc],r8
800092ae:	d8 22       	popm	r4-r7,pc

800092b0 <strlen>:
800092b0:	30 09       	mov	r9,0
800092b2:	18 98       	mov	r8,r12
800092b4:	c0 28       	rjmp	800092b8 <strlen+0x8>
800092b6:	2f f8       	sub	r8,-1
800092b8:	11 8a       	ld.ub	r10,r8[0x0]
800092ba:	f2 0a 18 00 	cp.b	r10,r9
800092be:	cf c1       	brne	800092b6 <strlen+0x6>
800092c0:	f0 0c 01 0c 	sub	r12,r8,r12
800092c4:	5e fc       	retal	r12
800092c6:	d7 03       	nop

800092c8 <_write_r>:
800092c8:	d4 21       	pushm	r4-r7,lr
800092ca:	16 98       	mov	r8,r11
800092cc:	18 97       	mov	r7,r12
800092ce:	10 9c       	mov	r12,r8
800092d0:	30 08       	mov	r8,0
800092d2:	14 9b       	mov	r11,r10
800092d4:	e0 66 06 c4 	mov	r6,1732
800092d8:	12 9a       	mov	r10,r9
800092da:	8d 08       	st.w	r6[0x0],r8
800092dc:	fe b0 de 98 	rcall	8000500c <_write>
800092e0:	5b fc       	cp.w	r12,-1
800092e2:	c0 51       	brne	800092ec <_write_r+0x24>
800092e4:	6c 08       	ld.w	r8,r6[0x0]
800092e6:	58 08       	cp.w	r8,0
800092e8:	ef f8 1a 03 	st.wne	r7[0xc],r8
800092ec:	d8 22       	popm	r4-r7,pc
800092ee:	d7 03       	nop

800092f0 <_calloc_r>:
800092f0:	d4 21       	pushm	r4-r7,lr
800092f2:	f4 0b 02 4b 	mul	r11,r10,r11
800092f6:	fe b0 da e5 	rcall	800048c0 <_malloc_r>
800092fa:	18 97       	mov	r7,r12
800092fc:	c2 30       	breq	80009342 <_calloc_r+0x52>
800092fe:	f8 fa ff fc 	ld.w	r10,r12[-4]
80009302:	e0 1a ff fc 	andl	r10,0xfffc
80009306:	20 4a       	sub	r10,4
80009308:	e0 4a 00 24 	cp.w	r10,36
8000930c:	e0 8b 00 18 	brhi	8000933c <_calloc_r+0x4c>
80009310:	18 98       	mov	r8,r12
80009312:	59 3a       	cp.w	r10,19
80009314:	e0 88 00 0f 	brls	80009332 <_calloc_r+0x42>
80009318:	30 09       	mov	r9,0
8000931a:	10 a9       	st.w	r8++,r9
8000931c:	10 a9       	st.w	r8++,r9
8000931e:	59 ba       	cp.w	r10,27
80009320:	e0 88 00 09 	brls	80009332 <_calloc_r+0x42>
80009324:	10 a9       	st.w	r8++,r9
80009326:	10 a9       	st.w	r8++,r9
80009328:	e0 4a 00 24 	cp.w	r10,36
8000932c:	c0 31       	brne	80009332 <_calloc_r+0x42>
8000932e:	10 a9       	st.w	r8++,r9
80009330:	10 a9       	st.w	r8++,r9
80009332:	30 09       	mov	r9,0
80009334:	10 a9       	st.w	r8++,r9
80009336:	91 19       	st.w	r8[0x4],r9
80009338:	91 09       	st.w	r8[0x0],r9
8000933a:	c0 48       	rjmp	80009342 <_calloc_r+0x52>
8000933c:	30 0b       	mov	r11,0
8000933e:	fe b0 fb 0b 	rcall	80008954 <memset>
80009342:	0e 9c       	mov	r12,r7
80009344:	d8 22       	popm	r4-r7,pc
80009346:	d7 03       	nop

80009348 <_close_r>:
80009348:	d4 21       	pushm	r4-r7,lr
8000934a:	30 08       	mov	r8,0
8000934c:	18 97       	mov	r7,r12
8000934e:	e0 66 06 c4 	mov	r6,1732
80009352:	16 9c       	mov	r12,r11
80009354:	8d 08       	st.w	r6[0x0],r8
80009356:	fe b0 de 3d 	rcall	80004fd0 <_close>
8000935a:	5b fc       	cp.w	r12,-1
8000935c:	c0 51       	brne	80009366 <_close_r+0x1e>
8000935e:	6c 08       	ld.w	r8,r6[0x0]
80009360:	58 08       	cp.w	r8,0
80009362:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009366:	d8 22       	popm	r4-r7,pc

80009368 <_fclose_r>:
80009368:	d4 21       	pushm	r4-r7,lr
8000936a:	18 96       	mov	r6,r12
8000936c:	16 97       	mov	r7,r11
8000936e:	58 0b       	cp.w	r11,0
80009370:	c0 31       	brne	80009376 <_fclose_r+0xe>
80009372:	16 95       	mov	r5,r11
80009374:	c5 38       	rjmp	8000941a <_fclose_r+0xb2>
80009376:	fe b0 f7 45 	rcall	80008200 <__sfp_lock_acquire>
8000937a:	58 06       	cp.w	r6,0
8000937c:	c0 70       	breq	8000938a <_fclose_r+0x22>
8000937e:	6c 68       	ld.w	r8,r6[0x18]
80009380:	58 08       	cp.w	r8,0
80009382:	c0 41       	brne	8000938a <_fclose_r+0x22>
80009384:	0c 9c       	mov	r12,r6
80009386:	fe b0 f7 8f 	rcall	800082a4 <__sinit>
8000938a:	fe c8 e5 52 	sub	r8,pc,-6830
8000938e:	10 37       	cp.w	r7,r8
80009390:	c0 31       	brne	80009396 <_fclose_r+0x2e>
80009392:	6c 07       	ld.w	r7,r6[0x0]
80009394:	c0 c8       	rjmp	800093ac <_fclose_r+0x44>
80009396:	fe c8 e5 3e 	sub	r8,pc,-6850
8000939a:	10 37       	cp.w	r7,r8
8000939c:	c0 31       	brne	800093a2 <_fclose_r+0x3a>
8000939e:	6c 17       	ld.w	r7,r6[0x4]
800093a0:	c0 68       	rjmp	800093ac <_fclose_r+0x44>
800093a2:	fe c8 e5 2a 	sub	r8,pc,-6870
800093a6:	10 37       	cp.w	r7,r8
800093a8:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800093ac:	8e 69       	ld.sh	r9,r7[0xc]
800093ae:	30 08       	mov	r8,0
800093b0:	f0 09 19 00 	cp.h	r9,r8
800093b4:	c0 51       	brne	800093be <_fclose_r+0x56>
800093b6:	fe b0 f7 26 	rcall	80008202 <__sfp_lock_release>
800093ba:	30 05       	mov	r5,0
800093bc:	c2 f8       	rjmp	8000941a <_fclose_r+0xb2>
800093be:	0e 9b       	mov	r11,r7
800093c0:	0c 9c       	mov	r12,r6
800093c2:	fe b0 f6 99 	rcall	800080f4 <_fflush_r>
800093c6:	6e c8       	ld.w	r8,r7[0x30]
800093c8:	18 95       	mov	r5,r12
800093ca:	58 08       	cp.w	r8,0
800093cc:	c0 60       	breq	800093d8 <_fclose_r+0x70>
800093ce:	6e 8b       	ld.w	r11,r7[0x20]
800093d0:	0c 9c       	mov	r12,r6
800093d2:	5d 18       	icall	r8
800093d4:	f9 b5 05 ff 	movlt	r5,-1
800093d8:	8e 68       	ld.sh	r8,r7[0xc]
800093da:	ed b8 00 07 	bld	r8,0x7
800093de:	c0 51       	brne	800093e8 <_fclose_r+0x80>
800093e0:	6e 4b       	ld.w	r11,r7[0x10]
800093e2:	0c 9c       	mov	r12,r6
800093e4:	fe b0 f7 f8 	rcall	800083d4 <_free_r>
800093e8:	6e db       	ld.w	r11,r7[0x34]
800093ea:	58 0b       	cp.w	r11,0
800093ec:	c0 a0       	breq	80009400 <_fclose_r+0x98>
800093ee:	ee c8 ff bc 	sub	r8,r7,-68
800093f2:	10 3b       	cp.w	r11,r8
800093f4:	c0 40       	breq	800093fc <_fclose_r+0x94>
800093f6:	0c 9c       	mov	r12,r6
800093f8:	fe b0 f7 ee 	rcall	800083d4 <_free_r>
800093fc:	30 08       	mov	r8,0
800093fe:	8f d8       	st.w	r7[0x34],r8
80009400:	6f 2b       	ld.w	r11,r7[0x48]
80009402:	58 0b       	cp.w	r11,0
80009404:	c0 70       	breq	80009412 <_fclose_r+0xaa>
80009406:	0c 9c       	mov	r12,r6
80009408:	fe b0 f7 e6 	rcall	800083d4 <_free_r>
8000940c:	30 08       	mov	r8,0
8000940e:	ef 48 00 48 	st.w	r7[72],r8
80009412:	30 08       	mov	r8,0
80009414:	ae 68       	st.h	r7[0xc],r8
80009416:	fe b0 f6 f6 	rcall	80008202 <__sfp_lock_release>
8000941a:	0a 9c       	mov	r12,r5
8000941c:	d8 22       	popm	r4-r7,pc
8000941e:	d7 03       	nop

80009420 <fclose>:
80009420:	d4 01       	pushm	lr
80009422:	e0 68 05 50 	mov	r8,1360
80009426:	18 9b       	mov	r11,r12
80009428:	70 0c       	ld.w	r12,r8[0x0]
8000942a:	c9 ff       	rcall	80009368 <_fclose_r>
8000942c:	d8 02       	popm	pc
8000942e:	d7 03       	nop

80009430 <_fstat_r>:
80009430:	d4 21       	pushm	r4-r7,lr
80009432:	16 98       	mov	r8,r11
80009434:	18 97       	mov	r7,r12
80009436:	10 9c       	mov	r12,r8
80009438:	30 08       	mov	r8,0
8000943a:	e0 66 06 c4 	mov	r6,1732
8000943e:	14 9b       	mov	r11,r10
80009440:	8d 08       	st.w	r6[0x0],r8
80009442:	fe b0 de 03 	rcall	80005048 <_fstat>
80009446:	5b fc       	cp.w	r12,-1
80009448:	c0 51       	brne	80009452 <_fstat_r+0x22>
8000944a:	6c 08       	ld.w	r8,r6[0x0]
8000944c:	58 08       	cp.w	r8,0
8000944e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009452:	d8 22       	popm	r4-r7,pc

80009454 <_lseek_r>:
80009454:	d4 21       	pushm	r4-r7,lr
80009456:	16 98       	mov	r8,r11
80009458:	18 97       	mov	r7,r12
8000945a:	10 9c       	mov	r12,r8
8000945c:	30 08       	mov	r8,0
8000945e:	14 9b       	mov	r11,r10
80009460:	e0 66 06 c4 	mov	r6,1732
80009464:	12 9a       	mov	r10,r9
80009466:	8d 08       	st.w	r6[0x0],r8
80009468:	fe b0 dd be 	rcall	80004fe4 <_lseek>
8000946c:	5b fc       	cp.w	r12,-1
8000946e:	c0 51       	brne	80009478 <_lseek_r+0x24>
80009470:	6c 08       	ld.w	r8,r6[0x0]
80009472:	58 08       	cp.w	r8,0
80009474:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009478:	d8 22       	popm	r4-r7,pc
8000947a:	d7 03       	nop

8000947c <_read_r>:
8000947c:	d4 21       	pushm	r4-r7,lr
8000947e:	16 98       	mov	r8,r11
80009480:	18 97       	mov	r7,r12
80009482:	10 9c       	mov	r12,r8
80009484:	30 08       	mov	r8,0
80009486:	14 9b       	mov	r11,r10
80009488:	e0 66 06 c4 	mov	r6,1732
8000948c:	12 9a       	mov	r10,r9
8000948e:	8d 08       	st.w	r6[0x0],r8
80009490:	fe b0 dd b4 	rcall	80004ff8 <_read>
80009494:	5b fc       	cp.w	r12,-1
80009496:	c0 51       	brne	800094a0 <_read_r+0x24>
80009498:	6c 08       	ld.w	r8,r6[0x0]
8000949a:	58 08       	cp.w	r8,0
8000949c:	ef f8 1a 03 	st.wne	r7[0xc],r8
800094a0:	d8 22       	popm	r4-r7,pc
800094a2:	d7 03       	nop

800094a4 <__avr32_f64_cmp_eq>:
800094a4:	10 3a       	cp.w	r10,r8
800094a6:	f2 0b 13 00 	cpc	r11,r9
800094aa:	c0 80       	breq	800094ba <__avr32_f64_cmp_eq+0x16>
800094ac:	a1 7b       	lsl	r11,0x1
800094ae:	a1 79       	lsl	r9,0x1
800094b0:	14 4b       	or	r11,r10
800094b2:	12 4b       	or	r11,r9
800094b4:	10 4b       	or	r11,r8
800094b6:	5e 0f       	reteq	1
800094b8:	5e fd       	retal	0
800094ba:	a1 7b       	lsl	r11,0x1
800094bc:	fc 1c ff e0 	movh	r12,0xffe0
800094c0:	58 0a       	cp.w	r10,0
800094c2:	f8 0b 13 00 	cpc	r11,r12
800094c6:	5e 8f       	retls	1
800094c8:	5e fd       	retal	0

800094ca <__avr32_f64_cmp_ge>:
800094ca:	1a de       	st.w	--sp,lr
800094cc:	1a d7       	st.w	--sp,r7
800094ce:	a1 7b       	lsl	r11,0x1
800094d0:	5f 3c       	srlo	r12
800094d2:	a1 79       	lsl	r9,0x1
800094d4:	5f 37       	srlo	r7
800094d6:	5c fc       	rol	r12
800094d8:	fc 1e ff e0 	movh	lr,0xffe0
800094dc:	58 0a       	cp.w	r10,0
800094de:	fc 0b 13 00 	cpc	r11,lr
800094e2:	e0 8b 00 1d 	brhi	8000951c <__avr32_f64_cmp_ge+0x52>
800094e6:	58 08       	cp.w	r8,0
800094e8:	fc 09 13 00 	cpc	r9,lr
800094ec:	e0 8b 00 18 	brhi	8000951c <__avr32_f64_cmp_ge+0x52>
800094f0:	58 0b       	cp.w	r11,0
800094f2:	f5 ba 00 00 	subfeq	r10,0
800094f6:	c1 50       	breq	80009520 <__avr32_f64_cmp_ge+0x56>
800094f8:	1b 07       	ld.w	r7,sp++
800094fa:	1b 0e       	ld.w	lr,sp++
800094fc:	58 3c       	cp.w	r12,3
800094fe:	c0 a0       	breq	80009512 <__avr32_f64_cmp_ge+0x48>
80009500:	58 1c       	cp.w	r12,1
80009502:	c0 33       	brcs	80009508 <__avr32_f64_cmp_ge+0x3e>
80009504:	5e 0f       	reteq	1
80009506:	5e 1d       	retne	0
80009508:	10 3a       	cp.w	r10,r8
8000950a:	f2 0b 13 00 	cpc	r11,r9
8000950e:	5e 2f       	reths	1
80009510:	5e 3d       	retlo	0
80009512:	14 38       	cp.w	r8,r10
80009514:	f6 09 13 00 	cpc	r9,r11
80009518:	5e 2f       	reths	1
8000951a:	5e 3d       	retlo	0
8000951c:	1b 07       	ld.w	r7,sp++
8000951e:	d8 0a       	popm	pc,r12=0
80009520:	58 17       	cp.w	r7,1
80009522:	5f 0c       	sreq	r12
80009524:	58 09       	cp.w	r9,0
80009526:	f5 b8 00 00 	subfeq	r8,0
8000952a:	1b 07       	ld.w	r7,sp++
8000952c:	1b 0e       	ld.w	lr,sp++
8000952e:	5e 0f       	reteq	1
80009530:	5e fc       	retal	r12

80009532 <__avr32_f64_cmp_lt>:
80009532:	1a de       	st.w	--sp,lr
80009534:	1a d7       	st.w	--sp,r7
80009536:	a1 7b       	lsl	r11,0x1
80009538:	5f 3c       	srlo	r12
8000953a:	a1 79       	lsl	r9,0x1
8000953c:	5f 37       	srlo	r7
8000953e:	5c fc       	rol	r12
80009540:	fc 1e ff e0 	movh	lr,0xffe0
80009544:	58 0a       	cp.w	r10,0
80009546:	fc 0b 13 00 	cpc	r11,lr
8000954a:	e0 8b 00 1d 	brhi	80009584 <__avr32_f64_cmp_lt+0x52>
8000954e:	58 08       	cp.w	r8,0
80009550:	fc 09 13 00 	cpc	r9,lr
80009554:	e0 8b 00 18 	brhi	80009584 <__avr32_f64_cmp_lt+0x52>
80009558:	58 0b       	cp.w	r11,0
8000955a:	f5 ba 00 00 	subfeq	r10,0
8000955e:	c1 50       	breq	80009588 <__avr32_f64_cmp_lt+0x56>
80009560:	1b 07       	ld.w	r7,sp++
80009562:	1b 0e       	ld.w	lr,sp++
80009564:	58 3c       	cp.w	r12,3
80009566:	c0 a0       	breq	8000957a <__avr32_f64_cmp_lt+0x48>
80009568:	58 1c       	cp.w	r12,1
8000956a:	c0 33       	brcs	80009570 <__avr32_f64_cmp_lt+0x3e>
8000956c:	5e 0d       	reteq	0
8000956e:	5e 1f       	retne	1
80009570:	10 3a       	cp.w	r10,r8
80009572:	f2 0b 13 00 	cpc	r11,r9
80009576:	5e 2d       	reths	0
80009578:	5e 3f       	retlo	1
8000957a:	14 38       	cp.w	r8,r10
8000957c:	f6 09 13 00 	cpc	r9,r11
80009580:	5e 2d       	reths	0
80009582:	5e 3f       	retlo	1
80009584:	1b 07       	ld.w	r7,sp++
80009586:	d8 0a       	popm	pc,r12=0
80009588:	58 17       	cp.w	r7,1
8000958a:	5f 1c       	srne	r12
8000958c:	58 09       	cp.w	r9,0
8000958e:	f5 b8 00 00 	subfeq	r8,0
80009592:	1b 07       	ld.w	r7,sp++
80009594:	1b 0e       	ld.w	lr,sp++
80009596:	5e 0d       	reteq	0
80009598:	5e fc       	retal	r12
8000959a:	d7 03       	nop

8000959c <__avr32_f64_div>:
8000959c:	eb cd 40 ff 	pushm	r0-r7,lr
800095a0:	f7 e9 20 0e 	eor	lr,r11,r9
800095a4:	f6 07 16 14 	lsr	r7,r11,0x14
800095a8:	a9 7b       	lsl	r11,0x9
800095aa:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
800095ae:	a9 7a       	lsl	r10,0x9
800095b0:	bd bb       	sbr	r11,0x1d
800095b2:	e4 1b 3f ff 	andh	r11,0x3fff
800095b6:	ab d7       	cbr	r7,0xb
800095b8:	e0 80 00 cc 	breq	80009750 <__avr32_f64_div_round_subnormal+0x54>
800095bc:	e0 47 07 ff 	cp.w	r7,2047
800095c0:	e0 84 00 b5 	brge	8000972a <__avr32_f64_div_round_subnormal+0x2e>
800095c4:	f2 06 16 14 	lsr	r6,r9,0x14
800095c8:	a9 79       	lsl	r9,0x9
800095ca:	f3 e8 13 79 	or	r9,r9,r8>>0x17
800095ce:	a9 78       	lsl	r8,0x9
800095d0:	bd b9       	sbr	r9,0x1d
800095d2:	e4 19 3f ff 	andh	r9,0x3fff
800095d6:	ab d6       	cbr	r6,0xb
800095d8:	e0 80 00 e2 	breq	8000979c <__avr32_f64_div_round_subnormal+0xa0>
800095dc:	e0 46 07 ff 	cp.w	r6,2047
800095e0:	e0 84 00 b2 	brge	80009744 <__avr32_f64_div_round_subnormal+0x48>
800095e4:	0c 17       	sub	r7,r6
800095e6:	fe 37 fc 01 	sub	r7,-1023
800095ea:	fc 1c 80 00 	movh	r12,0x8000
800095ee:	f8 03 16 01 	lsr	r3,r12,0x1
800095f2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800095f6:	5c d4       	com	r4
800095f8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800095fc:	e6 09 06 44 	mulu.d	r4,r3,r9
80009600:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009604:	e6 05 06 44 	mulu.d	r4,r3,r5
80009608:	ea 03 15 02 	lsl	r3,r5,0x2
8000960c:	e6 09 06 44 	mulu.d	r4,r3,r9
80009610:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009614:	e6 05 06 44 	mulu.d	r4,r3,r5
80009618:	ea 03 15 02 	lsl	r3,r5,0x2
8000961c:	e6 09 06 44 	mulu.d	r4,r3,r9
80009620:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009624:	e6 05 06 44 	mulu.d	r4,r3,r5
80009628:	ea 03 15 02 	lsl	r3,r5,0x2
8000962c:	e6 08 06 40 	mulu.d	r0,r3,r8
80009630:	e4 09 07 40 	macu.d	r0,r2,r9
80009634:	e6 09 06 44 	mulu.d	r4,r3,r9
80009638:	02 04       	add	r4,r1
8000963a:	5c 05       	acr	r5
8000963c:	a3 65       	lsl	r5,0x2
8000963e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009642:	a3 64       	lsl	r4,0x2
80009644:	5c 34       	neg	r4
80009646:	f8 05 01 45 	sbc	r5,r12,r5
8000964a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000964e:	e4 05 07 40 	macu.d	r0,r2,r5
80009652:	e6 05 06 44 	mulu.d	r4,r3,r5
80009656:	02 04       	add	r4,r1
80009658:	5c 05       	acr	r5
8000965a:	ea 03 15 02 	lsl	r3,r5,0x2
8000965e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009662:	e8 02 15 02 	lsl	r2,r4,0x2
80009666:	e6 08 06 40 	mulu.d	r0,r3,r8
8000966a:	e4 09 07 40 	macu.d	r0,r2,r9
8000966e:	e6 09 06 44 	mulu.d	r4,r3,r9
80009672:	02 04       	add	r4,r1
80009674:	5c 05       	acr	r5
80009676:	a3 65       	lsl	r5,0x2
80009678:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000967c:	a3 64       	lsl	r4,0x2
8000967e:	5c 34       	neg	r4
80009680:	f8 05 01 45 	sbc	r5,r12,r5
80009684:	e6 04 06 40 	mulu.d	r0,r3,r4
80009688:	e4 05 07 40 	macu.d	r0,r2,r5
8000968c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009690:	02 04       	add	r4,r1
80009692:	5c 05       	acr	r5
80009694:	ea 03 15 02 	lsl	r3,r5,0x2
80009698:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000969c:	e8 02 15 02 	lsl	r2,r4,0x2
800096a0:	e6 0a 06 40 	mulu.d	r0,r3,r10
800096a4:	e4 0b 07 40 	macu.d	r0,r2,r11
800096a8:	e6 0b 06 42 	mulu.d	r2,r3,r11
800096ac:	02 02       	add	r2,r1
800096ae:	5c 03       	acr	r3
800096b0:	ed b3 00 1c 	bld	r3,0x1c
800096b4:	c0 90       	breq	800096c6 <__avr32_f64_div+0x12a>
800096b6:	a1 72       	lsl	r2,0x1
800096b8:	5c f3       	rol	r3
800096ba:	20 17       	sub	r7,1
800096bc:	a3 9a       	lsr	r10,0x3
800096be:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
800096c2:	a3 9b       	lsr	r11,0x3
800096c4:	c0 58       	rjmp	800096ce <__avr32_f64_div+0x132>
800096c6:	a5 8a       	lsr	r10,0x4
800096c8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
800096cc:	a5 8b       	lsr	r11,0x4
800096ce:	58 07       	cp.w	r7,0
800096d0:	e0 8a 00 8b 	brle	800097e6 <__avr32_f64_div_res_subnormal>
800096d4:	e0 12 ff 00 	andl	r2,0xff00
800096d8:	e8 12 00 80 	orl	r2,0x80
800096dc:	e6 08 06 40 	mulu.d	r0,r3,r8
800096e0:	e4 09 07 40 	macu.d	r0,r2,r9
800096e4:	e4 08 06 44 	mulu.d	r4,r2,r8
800096e8:	e6 09 06 48 	mulu.d	r8,r3,r9
800096ec:	00 05       	add	r5,r0
800096ee:	f0 01 00 48 	adc	r8,r8,r1
800096f2:	5c 09       	acr	r9
800096f4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800096f8:	58 04       	cp.w	r4,0
800096fa:	5c 25       	cpc	r5

800096fc <__avr32_f64_div_round_subnormal>:
800096fc:	f4 08 13 00 	cpc	r8,r10
80009700:	f6 09 13 00 	cpc	r9,r11
80009704:	5f 36       	srlo	r6
80009706:	f8 06 17 00 	moveq	r6,r12
8000970a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000970e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009712:	e6 0b 16 08 	lsr	r11,r3,0x8
80009716:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000971a:	ed be 00 1f 	bld	lr,0x1f
8000971e:	ef bb 00 1f 	bst	r11,0x1f
80009722:	0c 0a       	add	r10,r6
80009724:	5c 0b       	acr	r11
80009726:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000972a:	e4 1b 00 0f 	andh	r11,0xf
8000972e:	14 4b       	or	r11,r10
80009730:	e0 81 00 a7 	brne	8000987e <__avr32_f64_div_res_subnormal+0x98>
80009734:	f2 06 16 14 	lsr	r6,r9,0x14
80009738:	ab d6       	cbr	r6,0xb
8000973a:	e0 46 07 ff 	cp.w	r6,2047
8000973e:	e0 81 00 a4 	brne	80009886 <__avr32_f64_div_res_subnormal+0xa0>
80009742:	c9 e8       	rjmp	8000987e <__avr32_f64_div_res_subnormal+0x98>
80009744:	e4 19 00 0f 	andh	r9,0xf
80009748:	10 49       	or	r9,r8
8000974a:	e0 81 00 9a 	brne	8000987e <__avr32_f64_div_res_subnormal+0x98>
8000974e:	c9 28       	rjmp	80009872 <__avr32_f64_div_res_subnormal+0x8c>
80009750:	a3 7b       	lsl	r11,0x3
80009752:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009756:	a3 7a       	lsl	r10,0x3
80009758:	f5 eb 10 04 	or	r4,r10,r11
8000975c:	e0 80 00 a0 	breq	8000989c <__avr32_f64_div_op1_zero>
80009760:	f6 04 12 00 	clz	r4,r11
80009764:	c1 70       	breq	80009792 <__avr32_f64_div_round_subnormal+0x96>
80009766:	c0 c3       	brcs	8000977e <__avr32_f64_div_round_subnormal+0x82>
80009768:	e8 05 11 20 	rsub	r5,r4,32
8000976c:	f6 04 09 4b 	lsl	r11,r11,r4
80009770:	f4 05 0a 45 	lsr	r5,r10,r5
80009774:	0a 4b       	or	r11,r5
80009776:	f4 04 09 4a 	lsl	r10,r10,r4
8000977a:	08 17       	sub	r7,r4
8000977c:	c0 b8       	rjmp	80009792 <__avr32_f64_div_round_subnormal+0x96>
8000977e:	f4 04 12 00 	clz	r4,r10
80009782:	f9 b4 03 00 	movlo	r4,0
80009786:	f7 b4 02 e0 	subhs	r4,-32
8000978a:	f4 04 09 4b 	lsl	r11,r10,r4
8000978e:	30 0a       	mov	r10,0
80009790:	08 17       	sub	r7,r4
80009792:	a3 8a       	lsr	r10,0x2
80009794:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009798:	a3 8b       	lsr	r11,0x2
8000979a:	c1 1b       	rjmp	800095bc <__avr32_f64_div+0x20>
8000979c:	a3 79       	lsl	r9,0x3
8000979e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
800097a2:	a3 78       	lsl	r8,0x3
800097a4:	f3 e8 10 04 	or	r4,r9,r8
800097a8:	c6 f0       	breq	80009886 <__avr32_f64_div_res_subnormal+0xa0>
800097aa:	f2 04 12 00 	clz	r4,r9
800097ae:	c1 70       	breq	800097dc <__avr32_f64_div_round_subnormal+0xe0>
800097b0:	c0 c3       	brcs	800097c8 <__avr32_f64_div_round_subnormal+0xcc>
800097b2:	e8 05 11 20 	rsub	r5,r4,32
800097b6:	f2 04 09 49 	lsl	r9,r9,r4
800097ba:	f0 05 0a 45 	lsr	r5,r8,r5
800097be:	0a 49       	or	r9,r5
800097c0:	f0 04 09 48 	lsl	r8,r8,r4
800097c4:	08 16       	sub	r6,r4
800097c6:	c0 b8       	rjmp	800097dc <__avr32_f64_div_round_subnormal+0xe0>
800097c8:	f0 04 12 00 	clz	r4,r8
800097cc:	f9 b4 03 00 	movlo	r4,0
800097d0:	f7 b4 02 e0 	subhs	r4,-32
800097d4:	f0 04 09 49 	lsl	r9,r8,r4
800097d8:	30 08       	mov	r8,0
800097da:	08 16       	sub	r6,r4
800097dc:	a3 88       	lsr	r8,0x2
800097de:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800097e2:	a3 89       	lsr	r9,0x2
800097e4:	cf ca       	rjmp	800095dc <__avr32_f64_div+0x40>

800097e6 <__avr32_f64_div_res_subnormal>:
800097e6:	5c 37       	neg	r7
800097e8:	2f f7       	sub	r7,-1
800097ea:	f1 b7 04 c0 	satu	r7,0x6
800097ee:	e0 47 00 20 	cp.w	r7,32
800097f2:	c1 54       	brge	8000981c <__avr32_f64_div_res_subnormal+0x36>
800097f4:	ee 06 11 20 	rsub	r6,r7,32
800097f8:	e4 07 0a 42 	lsr	r2,r2,r7
800097fc:	e6 06 09 4c 	lsl	r12,r3,r6
80009800:	18 42       	or	r2,r12
80009802:	e6 07 0a 43 	lsr	r3,r3,r7
80009806:	f4 06 09 41 	lsl	r1,r10,r6
8000980a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000980e:	f6 06 09 4c 	lsl	r12,r11,r6
80009812:	18 4a       	or	r10,r12
80009814:	f6 07 0a 4b 	lsr	r11,r11,r7
80009818:	30 00       	mov	r0,0
8000981a:	c1 58       	rjmp	80009844 <__avr32_f64_div_res_subnormal+0x5e>
8000981c:	ee 06 11 20 	rsub	r6,r7,32
80009820:	f9 b0 00 00 	moveq	r0,0
80009824:	f9 bc 00 00 	moveq	r12,0
80009828:	c0 50       	breq	80009832 <__avr32_f64_div_res_subnormal+0x4c>
8000982a:	f4 06 09 40 	lsl	r0,r10,r6
8000982e:	f6 06 09 4c 	lsl	r12,r11,r6
80009832:	e6 07 0a 42 	lsr	r2,r3,r7
80009836:	30 03       	mov	r3,0
80009838:	f4 07 0a 41 	lsr	r1,r10,r7
8000983c:	18 41       	or	r1,r12
8000983e:	f6 07 0a 4a 	lsr	r10,r11,r7
80009842:	30 0b       	mov	r11,0
80009844:	e0 12 ff 00 	andl	r2,0xff00
80009848:	e8 12 00 80 	orl	r2,0x80
8000984c:	e6 08 06 46 	mulu.d	r6,r3,r8
80009850:	e4 09 07 46 	macu.d	r6,r2,r9
80009854:	e4 08 06 44 	mulu.d	r4,r2,r8
80009858:	e6 09 06 48 	mulu.d	r8,r3,r9
8000985c:	0c 05       	add	r5,r6
8000985e:	f0 07 00 48 	adc	r8,r8,r7
80009862:	5c 09       	acr	r9
80009864:	30 07       	mov	r7,0
80009866:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000986a:	00 34       	cp.w	r4,r0
8000986c:	e2 05 13 00 	cpc	r5,r1
80009870:	c4 6b       	rjmp	800096fc <__avr32_f64_div_round_subnormal>
80009872:	1c 9b       	mov	r11,lr
80009874:	e6 1b 80 00 	andh	r11,0x8000,COH
80009878:	30 0a       	mov	r10,0
8000987a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000987e:	3f fb       	mov	r11,-1
80009880:	30 0a       	mov	r10,0
80009882:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009886:	f5 eb 10 04 	or	r4,r10,r11
8000988a:	c0 90       	breq	8000989c <__avr32_f64_div_op1_zero>
8000988c:	1c 9b       	mov	r11,lr
8000988e:	e6 1b 80 00 	andh	r11,0x8000,COH
80009892:	ea 1b 7f f0 	orh	r11,0x7ff0
80009896:	30 0a       	mov	r10,0
80009898:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000989c <__avr32_f64_div_op1_zero>:
8000989c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800098a0:	ce f0       	breq	8000987e <__avr32_f64_div_res_subnormal+0x98>
800098a2:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
800098a6:	e0 44 07 ff 	cp.w	r4,2047
800098aa:	ce 41       	brne	80009872 <__avr32_f64_div_res_subnormal+0x8c>
800098ac:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
800098b0:	ce 10       	breq	80009872 <__avr32_f64_div_res_subnormal+0x8c>
800098b2:	ce 6b       	rjmp	8000987e <__avr32_f64_div_res_subnormal+0x98>

800098b4 <__avr32_umod64>:
800098b4:	d4 31       	pushm	r0-r7,lr
800098b6:	1a 97       	mov	r7,sp
800098b8:	20 3d       	sub	sp,12
800098ba:	10 9c       	mov	r12,r8
800098bc:	12 95       	mov	r5,r9
800098be:	14 9e       	mov	lr,r10
800098c0:	16 91       	mov	r1,r11
800098c2:	16 96       	mov	r6,r11
800098c4:	58 09       	cp.w	r9,0
800098c6:	e0 81 00 81 	brne	800099c8 <__avr32_umod64+0x114>
800098ca:	16 38       	cp.w	r8,r11
800098cc:	e0 88 00 12 	brls	800098f0 <__avr32_umod64+0x3c>
800098d0:	f0 08 12 00 	clz	r8,r8
800098d4:	c4 e0       	breq	80009970 <__avr32_umod64+0xbc>
800098d6:	f6 08 09 46 	lsl	r6,r11,r8
800098da:	f8 08 09 4c 	lsl	r12,r12,r8
800098de:	f0 0b 11 20 	rsub	r11,r8,32
800098e2:	f4 08 09 4e 	lsl	lr,r10,r8
800098e6:	f4 0b 0a 4b 	lsr	r11,r10,r11
800098ea:	f7 e6 10 06 	or	r6,r11,r6
800098ee:	c4 18       	rjmp	80009970 <__avr32_umod64+0xbc>
800098f0:	58 08       	cp.w	r8,0
800098f2:	c0 51       	brne	800098fc <__avr32_umod64+0x48>
800098f4:	30 19       	mov	r9,1
800098f6:	f2 08 0d 08 	divu	r8,r9,r8
800098fa:	10 9c       	mov	r12,r8
800098fc:	f8 08 12 00 	clz	r8,r12
80009900:	c0 31       	brne	80009906 <__avr32_umod64+0x52>
80009902:	18 16       	sub	r6,r12
80009904:	c3 68       	rjmp	80009970 <__avr32_umod64+0xbc>
80009906:	f0 03 11 20 	rsub	r3,r8,32
8000990a:	f4 03 0a 4b 	lsr	r11,r10,r3
8000990e:	f8 08 09 4c 	lsl	r12,r12,r8
80009912:	ec 08 09 49 	lsl	r9,r6,r8
80009916:	ec 03 0a 43 	lsr	r3,r6,r3
8000991a:	f7 e9 10 09 	or	r9,r11,r9
8000991e:	f8 05 16 10 	lsr	r5,r12,0x10
80009922:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009926:	e6 05 0d 02 	divu	r2,r3,r5
8000992a:	f2 0e 16 10 	lsr	lr,r9,0x10
8000992e:	ec 02 02 4b 	mul	r11,r6,r2
80009932:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009936:	16 3e       	cp.w	lr,r11
80009938:	c0 72       	brcc	80009946 <__avr32_umod64+0x92>
8000993a:	18 0e       	add	lr,r12
8000993c:	18 3e       	cp.w	lr,r12
8000993e:	c0 43       	brcs	80009946 <__avr32_umod64+0x92>
80009940:	16 3e       	cp.w	lr,r11
80009942:	fd dc e3 0e 	addcs	lr,lr,r12
80009946:	fc 0b 01 03 	sub	r3,lr,r11
8000994a:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000994e:	e6 05 0d 02 	divu	r2,r3,r5
80009952:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009956:	a5 36       	mul	r6,r2
80009958:	0c 39       	cp.w	r9,r6
8000995a:	c0 72       	brcc	80009968 <__avr32_umod64+0xb4>
8000995c:	18 09       	add	r9,r12
8000995e:	18 39       	cp.w	r9,r12
80009960:	c0 43       	brcs	80009968 <__avr32_umod64+0xb4>
80009962:	0c 39       	cp.w	r9,r6
80009964:	f3 dc e3 09 	addcs	r9,r9,r12
80009968:	f2 06 01 06 	sub	r6,r9,r6
8000996c:	f4 08 09 4e 	lsl	lr,r10,r8
80009970:	f8 0a 16 10 	lsr	r10,r12,0x10
80009974:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009978:	ec 0a 0d 02 	divu	r2,r6,r10
8000997c:	fc 09 16 10 	lsr	r9,lr,0x10
80009980:	ea 02 02 4b 	mul	r11,r5,r2
80009984:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009988:	16 39       	cp.w	r9,r11
8000998a:	c0 72       	brcc	80009998 <__avr32_umod64+0xe4>
8000998c:	18 09       	add	r9,r12
8000998e:	18 39       	cp.w	r9,r12
80009990:	c0 43       	brcs	80009998 <__avr32_umod64+0xe4>
80009992:	16 39       	cp.w	r9,r11
80009994:	f3 dc e3 09 	addcs	r9,r9,r12
80009998:	f2 0b 01 0b 	sub	r11,r9,r11
8000999c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800099a0:	f6 0a 0d 0a 	divu	r10,r11,r10
800099a4:	fd eb 11 0e 	or	lr,lr,r11<<0x10
800099a8:	ea 0a 02 4a 	mul	r10,r5,r10
800099ac:	14 3e       	cp.w	lr,r10
800099ae:	c0 72       	brcc	800099bc <__avr32_umod64+0x108>
800099b0:	18 0e       	add	lr,r12
800099b2:	18 3e       	cp.w	lr,r12
800099b4:	c0 43       	brcs	800099bc <__avr32_umod64+0x108>
800099b6:	14 3e       	cp.w	lr,r10
800099b8:	fd dc e3 0e 	addcs	lr,lr,r12
800099bc:	fc 0a 01 0a 	sub	r10,lr,r10
800099c0:	30 0b       	mov	r11,0
800099c2:	f4 08 0a 4a 	lsr	r10,r10,r8
800099c6:	c7 b8       	rjmp	80009abc <__avr32_umod64+0x208>
800099c8:	16 39       	cp.w	r9,r11
800099ca:	e0 8b 00 79 	brhi	80009abc <__avr32_umod64+0x208>
800099ce:	f2 09 12 00 	clz	r9,r9
800099d2:	c1 21       	brne	800099f6 <__avr32_umod64+0x142>
800099d4:	10 3a       	cp.w	r10,r8
800099d6:	5f 2b       	srhs	r11
800099d8:	0a 31       	cp.w	r1,r5
800099da:	5f ba       	srhi	r10
800099dc:	f7 ea 10 0a 	or	r10,r11,r10
800099e0:	f2 0a 18 00 	cp.b	r10,r9
800099e4:	c0 60       	breq	800099f0 <__avr32_umod64+0x13c>
800099e6:	fc 08 01 0c 	sub	r12,lr,r8
800099ea:	e2 05 01 46 	sbc	r6,r1,r5
800099ee:	18 9e       	mov	lr,r12
800099f0:	0c 9b       	mov	r11,r6
800099f2:	1c 9a       	mov	r10,lr
800099f4:	c6 48       	rjmp	80009abc <__avr32_umod64+0x208>
800099f6:	ea 09 09 4c 	lsl	r12,r5,r9
800099fa:	f2 06 11 20 	rsub	r6,r9,32
800099fe:	f6 09 09 4b 	lsl	r11,r11,r9
80009a02:	f0 09 09 42 	lsl	r2,r8,r9
80009a06:	ef 46 ff f4 	st.w	r7[-12],r6
80009a0a:	f0 06 0a 48 	lsr	r8,r8,r6
80009a0e:	18 48       	or	r8,r12
80009a10:	e2 06 0a 4c 	lsr	r12,r1,r6
80009a14:	f4 09 09 43 	lsl	r3,r10,r9
80009a18:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009a1c:	f4 06 0a 4a 	lsr	r10,r10,r6
80009a20:	16 4a       	or	r10,r11
80009a22:	f0 0b 16 10 	lsr	r11,r8,0x10
80009a26:	f8 0b 0d 04 	divu	r4,r12,r11
80009a2a:	f4 0c 16 10 	lsr	r12,r10,0x10
80009a2e:	08 91       	mov	r1,r4
80009a30:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009a34:	e8 0e 02 46 	mul	r6,r4,lr
80009a38:	0c 3c       	cp.w	r12,r6
80009a3a:	c0 a2       	brcc	80009a4e <__avr32_umod64+0x19a>
80009a3c:	20 11       	sub	r1,1
80009a3e:	10 0c       	add	r12,r8
80009a40:	10 3c       	cp.w	r12,r8
80009a42:	c0 63       	brcs	80009a4e <__avr32_umod64+0x19a>
80009a44:	0c 3c       	cp.w	r12,r6
80009a46:	f7 b1 03 01 	sublo	r1,1
80009a4a:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009a4e:	0c 1c       	sub	r12,r6
80009a50:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009a54:	f8 0b 0d 04 	divu	r4,r12,r11
80009a58:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009a5c:	08 96       	mov	r6,r4
80009a5e:	e8 0e 02 4e 	mul	lr,r4,lr
80009a62:	1c 3b       	cp.w	r11,lr
80009a64:	c0 a2       	brcc	80009a78 <__avr32_umod64+0x1c4>
80009a66:	20 16       	sub	r6,1
80009a68:	10 0b       	add	r11,r8
80009a6a:	10 3b       	cp.w	r11,r8
80009a6c:	c0 63       	brcs	80009a78 <__avr32_umod64+0x1c4>
80009a6e:	1c 3b       	cp.w	r11,lr
80009a70:	f7 b6 03 01 	sublo	r6,1
80009a74:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009a78:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009a7c:	1c 1b       	sub	r11,lr
80009a7e:	e2 02 06 40 	mulu.d	r0,r1,r2
80009a82:	00 9e       	mov	lr,r0
80009a84:	02 9c       	mov	r12,r1
80009a86:	16 3c       	cp.w	r12,r11
80009a88:	e0 8b 00 08 	brhi	80009a98 <__avr32_umod64+0x1e4>
80009a8c:	5f 06       	sreq	r6
80009a8e:	06 30       	cp.w	r0,r3
80009a90:	5f ba       	srhi	r10
80009a92:	ed ea 00 0a 	and	r10,r6,r10
80009a96:	c0 60       	breq	80009aa2 <__avr32_umod64+0x1ee>
80009a98:	fc 02 01 04 	sub	r4,lr,r2
80009a9c:	f8 08 01 4c 	sbc	r12,r12,r8
80009aa0:	08 9e       	mov	lr,r4
80009aa2:	e6 0e 01 0a 	sub	r10,r3,lr
80009aa6:	f6 0c 01 4c 	sbc	r12,r11,r12
80009aaa:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009aae:	f8 09 0a 4b 	lsr	r11,r12,r9
80009ab2:	f4 09 0a 4a 	lsr	r10,r10,r9
80009ab6:	f8 01 09 4c 	lsl	r12,r12,r1
80009aba:	18 4a       	or	r10,r12
80009abc:	2f dd       	sub	sp,-12
80009abe:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009c00:	c0 08       	rjmp	80009c00 <_evba>
	...

80009c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009c04:	c0 08       	rjmp	80009c04 <_handle_TLB_Multiple_Hit>
	...

80009c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009c08:	c0 08       	rjmp	80009c08 <_handle_Bus_Error_Data_Fetch>
	...

80009c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80009c0c:	c0 08       	rjmp	80009c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80009c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009c10:	c0 08       	rjmp	80009c10 <_handle_NMI>
	...

80009c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009c14:	c0 08       	rjmp	80009c14 <_handle_Instruction_Address>
	...

80009c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009c18:	c0 08       	rjmp	80009c18 <_handle_ITLB_Protection>
	...

80009c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80009c1c:	c0 08       	rjmp	80009c1c <_handle_Breakpoint>
	...

80009c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009c20:	c0 08       	rjmp	80009c20 <_handle_Illegal_Opcode>
	...

80009c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009c24:	c0 08       	rjmp	80009c24 <_handle_Unimplemented_Instruction>
	...

80009c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009c28:	c0 08       	rjmp	80009c28 <_handle_Privilege_Violation>
	...

80009c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80009c2c:	c0 08       	rjmp	80009c2c <_handle_Floating_Point>
	...

80009c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009c30:	c0 08       	rjmp	80009c30 <_handle_Coprocessor_Absent>
	...

80009c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009c34:	c0 08       	rjmp	80009c34 <_handle_Data_Address_Read>
	...

80009c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009c38:	c0 08       	rjmp	80009c38 <_handle_Data_Address_Write>
	...

80009c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80009c3c:	c0 08       	rjmp	80009c3c <_handle_DTLB_Protection_Read>
	...

80009c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009c40:	c0 08       	rjmp	80009c40 <_handle_DTLB_Protection_Write>
	...

80009c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009c44:	c0 08       	rjmp	80009c44 <_handle_DTLB_Modified>
	...

80009c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009c50:	c0 08       	rjmp	80009c50 <_handle_ITLB_Miss>
	...

80009c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009c60:	c0 08       	rjmp	80009c60 <_handle_DTLB_Miss_Read>
	...

80009c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009c70:	c0 08       	rjmp	80009c70 <_handle_DTLB_Miss_Write>
	...

80009d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009d00:	c0 08       	rjmp	80009d00 <_handle_Supervisor_Call>
80009d02:	d7 03       	nop

80009d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d04:	30 0c       	mov	r12,0
80009d06:	fe b0 c8 49 	rcall	80002d98 <_get_interrupt_handler>
80009d0a:	58 0c       	cp.w	r12,0
80009d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d10:	d6 03       	rete

80009d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d12:	30 1c       	mov	r12,1
80009d14:	fe b0 c8 42 	rcall	80002d98 <_get_interrupt_handler>
80009d18:	58 0c       	cp.w	r12,0
80009d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d1e:	d6 03       	rete

80009d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d20:	30 2c       	mov	r12,2
80009d22:	fe b0 c8 3b 	rcall	80002d98 <_get_interrupt_handler>
80009d26:	58 0c       	cp.w	r12,0
80009d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d2c:	d6 03       	rete

80009d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d2e:	30 3c       	mov	r12,3
80009d30:	fe b0 c8 34 	rcall	80002d98 <_get_interrupt_handler>
80009d34:	58 0c       	cp.w	r12,0
80009d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d3a:	d6 03       	rete
80009d3c:	d7 03       	nop
80009d3e:	d7 03       	nop
80009d40:	d7 03       	nop
80009d42:	d7 03       	nop
80009d44:	d7 03       	nop
80009d46:	d7 03       	nop
80009d48:	d7 03       	nop
80009d4a:	d7 03       	nop
80009d4c:	d7 03       	nop
80009d4e:	d7 03       	nop
80009d50:	d7 03       	nop
80009d52:	d7 03       	nop
80009d54:	d7 03       	nop
80009d56:	d7 03       	nop
80009d58:	d7 03       	nop
80009d5a:	d7 03       	nop
80009d5c:	d7 03       	nop
80009d5e:	d7 03       	nop
80009d60:	d7 03       	nop
80009d62:	d7 03       	nop
80009d64:	d7 03       	nop
80009d66:	d7 03       	nop
80009d68:	d7 03       	nop
80009d6a:	d7 03       	nop
80009d6c:	d7 03       	nop
80009d6e:	d7 03       	nop
80009d70:	d7 03       	nop
80009d72:	d7 03       	nop
80009d74:	d7 03       	nop
80009d76:	d7 03       	nop
80009d78:	d7 03       	nop
80009d7a:	d7 03       	nop
80009d7c:	d7 03       	nop
80009d7e:	d7 03       	nop
80009d80:	d7 03       	nop
80009d82:	d7 03       	nop
80009d84:	d7 03       	nop
80009d86:	d7 03       	nop
80009d88:	d7 03       	nop
80009d8a:	d7 03       	nop
80009d8c:	d7 03       	nop
80009d8e:	d7 03       	nop
80009d90:	d7 03       	nop
80009d92:	d7 03       	nop
80009d94:	d7 03       	nop
80009d96:	d7 03       	nop
80009d98:	d7 03       	nop
80009d9a:	d7 03       	nop
80009d9c:	d7 03       	nop
80009d9e:	d7 03       	nop
80009da0:	d7 03       	nop
80009da2:	d7 03       	nop
80009da4:	d7 03       	nop
80009da6:	d7 03       	nop
80009da8:	d7 03       	nop
80009daa:	d7 03       	nop
80009dac:	d7 03       	nop
80009dae:	d7 03       	nop
80009db0:	d7 03       	nop
80009db2:	d7 03       	nop
80009db4:	d7 03       	nop
80009db6:	d7 03       	nop
80009db8:	d7 03       	nop
80009dba:	d7 03       	nop
80009dbc:	d7 03       	nop
80009dbe:	d7 03       	nop
80009dc0:	d7 03       	nop
80009dc2:	d7 03       	nop
80009dc4:	d7 03       	nop
80009dc6:	d7 03       	nop
80009dc8:	d7 03       	nop
80009dca:	d7 03       	nop
80009dcc:	d7 03       	nop
80009dce:	d7 03       	nop
80009dd0:	d7 03       	nop
80009dd2:	d7 03       	nop
80009dd4:	d7 03       	nop
80009dd6:	d7 03       	nop
80009dd8:	d7 03       	nop
80009dda:	d7 03       	nop
80009ddc:	d7 03       	nop
80009dde:	d7 03       	nop
80009de0:	d7 03       	nop
80009de2:	d7 03       	nop
80009de4:	d7 03       	nop
80009de6:	d7 03       	nop
80009de8:	d7 03       	nop
80009dea:	d7 03       	nop
80009dec:	d7 03       	nop
80009dee:	d7 03       	nop
80009df0:	d7 03       	nop
80009df2:	d7 03       	nop
80009df4:	d7 03       	nop
80009df6:	d7 03       	nop
80009df8:	d7 03       	nop
80009dfa:	d7 03       	nop
80009dfc:	d7 03       	nop
80009dfe:	d7 03       	nop
