$date
	Tue Sep 09 22:47:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiply_4_bit_by_2_tb $end
$var wire 5 ! out [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 192 # name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
b0 "
b0 !
$end
#10
b10 !
b1 "
#20
b100 !
b10 "
#30
b110 !
b11 "
#40
b1000 !
b100 "
#50
b1010 !
b101 "
#60
b1100 !
b110 "
#70
b1110 !
b111 "
#80
b10000 !
b1000 "
#90
b10010 !
b1001 "
#100
b10100 !
b1010 "
#110
b10110 !
b1011 "
#120
b11000 !
b1100 "
#130
b11010 !
b1101 "
#140
b11100 !
b1110 "
#150
b11110 !
b1111 "
#160
