###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       262257   # Number of WRITE/WRITEP commands
num_reads_done                 =       791627   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       562898   # Number of read row buffer hits
num_read_cmds                  =       791624   # Number of READ/READP commands
num_writes_done                =       262259   # Number of read requests issued
num_write_row_hits             =       210973   # Number of write row buffer hits
num_act_cmds                   =       281196   # Number of ACT commands
num_pre_cmds                   =       281167   # Number of PRE commands
num_ondemand_pres              =       257297   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9455170   # Cyles of rank active rank.0
rank_active_cycles.1           =      9270270   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       544830   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       729730   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       993122   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11480   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4461   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5288   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9011   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7464   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          879   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          736   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          853   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          393   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20199   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           47   # Write cmd latency (cycles)
write_latency[20-39]           =          439   # Write cmd latency (cycles)
write_latency[40-59]           =          658   # Write cmd latency (cycles)
write_latency[60-79]           =         1198   # Write cmd latency (cycles)
write_latency[80-99]           =         2226   # Write cmd latency (cycles)
write_latency[100-119]         =         3255   # Write cmd latency (cycles)
write_latency[120-139]         =         5206   # Write cmd latency (cycles)
write_latency[140-159]         =         7479   # Write cmd latency (cycles)
write_latency[160-179]         =         9858   # Write cmd latency (cycles)
write_latency[180-199]         =        11574   # Write cmd latency (cycles)
write_latency[200-]            =       220317   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       266931   # Read request latency (cycles)
read_latency[40-59]            =        81843   # Read request latency (cycles)
read_latency[60-79]            =       125342   # Read request latency (cycles)
read_latency[80-99]            =        50180   # Read request latency (cycles)
read_latency[100-119]          =        41005   # Read request latency (cycles)
read_latency[120-139]          =        35332   # Read request latency (cycles)
read_latency[140-159]          =        22094   # Read request latency (cycles)
read_latency[160-179]          =        17091   # Read request latency (cycles)
read_latency[180-199]          =        13761   # Read request latency (cycles)
read_latency[200-]             =       138046   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.30919e+09   # Write energy
read_energy                    =  3.19183e+09   # Read energy
act_energy                     =  7.69352e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61518e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90003e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78465e+09   # Active standby energy rank.1
average_read_latency           =      138.561   # Average read request latency (cycles)
average_interarrival           =      9.48853   # Average request interarrival latency (cycles)
total_energy                   =  1.82715e+10   # Total energy (pJ)
average_power                  =      1827.15   # Average power (mW)
average_bandwidth              =      8.99316   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       281897   # Number of WRITE/WRITEP commands
num_reads_done                 =       801085   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       572011   # Number of read row buffer hits
num_read_cmds                  =       801083   # Number of READ/READP commands
num_writes_done                =       281915   # Number of read requests issued
num_write_row_hits             =       221778   # Number of write row buffer hits
num_act_cmds                   =       290469   # Number of ACT commands
num_pre_cmds                   =       290439   # Number of PRE commands
num_ondemand_pres              =       266124   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9350181   # Cyles of rank active rank.0
rank_active_cycles.1           =      9343378   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       649819   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       656622   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1022244   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11613   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4548   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9553   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6808   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          846   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          737   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          866   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          385   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20103   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           40   # Write cmd latency (cycles)
write_latency[20-39]           =          473   # Write cmd latency (cycles)
write_latency[40-59]           =          733   # Write cmd latency (cycles)
write_latency[60-79]           =         1365   # Write cmd latency (cycles)
write_latency[80-99]           =         2709   # Write cmd latency (cycles)
write_latency[100-119]         =         3948   # Write cmd latency (cycles)
write_latency[120-139]         =         6186   # Write cmd latency (cycles)
write_latency[140-159]         =         8880   # Write cmd latency (cycles)
write_latency[160-179]         =        11461   # Write cmd latency (cycles)
write_latency[180-199]         =        13304   # Write cmd latency (cycles)
write_latency[200-]            =       232798   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       266159   # Read request latency (cycles)
read_latency[40-59]            =        86469   # Read request latency (cycles)
read_latency[60-79]            =       130166   # Read request latency (cycles)
read_latency[80-99]            =        51081   # Read request latency (cycles)
read_latency[100-119]          =        40756   # Read request latency (cycles)
read_latency[120-139]          =        35225   # Read request latency (cycles)
read_latency[140-159]          =        21850   # Read request latency (cycles)
read_latency[160-179]          =        16935   # Read request latency (cycles)
read_latency[180-199]          =        13414   # Read request latency (cycles)
read_latency[200-]             =       139028   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40723e+09   # Write energy
read_energy                    =  3.22997e+09   # Read energy
act_energy                     =  7.94723e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11913e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.15179e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83451e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83027e+09   # Active standby energy rank.1
average_read_latency           =      139.273   # Average read request latency (cycles)
average_interarrival           =      9.23346   # Average request interarrival latency (cycles)
total_energy                   =  1.84284e+10   # Total energy (pJ)
average_power                  =      1842.84   # Average power (mW)
average_bandwidth              =       9.2416   # Average bandwidth
