@inproceedings{JianxiongXu_2025_1,
  author = {Jianxiong Xu and Mustafa Kanchwala and Mohammad Abdolrazzaghi and Hanfeng Cai and Yu Huang and Junyu Ma},
  title = {Event-Based Spatially Zooming Neural Interface IC with 10nW/Input Reconfigurable-Inverter Fabric and  Input-Adaptive Quantization},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904733}
}

@inproceedings{YukoTambaandKazuoYamakido_1999_2,
  author = {Yuko Tamba and Kazuo Yamakido},
  title = {A CMOS 6b 500MSample/s ADC for a hard disk drive read channel},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759272}
}

@inproceedings{PSchvan_2006_3,
  author = {P. Schvan and D. Pollex and S-C. Wang and C. Falt and N. Ben-Hamida},
  title = {A 22GS/s 5b ADC in 130nm SiGe BiCMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696297}
}

@inproceedings{KBult_1997_4,
  author = {K. Bult and A. Buchwald and J. Laskowski},
  title = {A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm²},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585303}
}

@inproceedings{MFlynn_1998_5,
  author = {M. Flynn and B. Sheahan},
  title = {A 400Msample/s 6b CMOS folding and interpolating ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1998},
  doi = {10.1109/ISSCC.1998.672412}
}

@inproceedings{GianHoogzaadandRafRoovers_1999_6,
  author = {Gian Hoogzaad and Raf Roovers},
  title = {A 65 mW 10 b 40 Msample/s BiCMOS Nyquist ADC in 0.8 mm 2},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759268}
}

@inproceedings{GovertGeelenandEdwardPaulus_2004_7,
  author = {Govert Geelen and Edward Paulus},
  title = {An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332690}
}

@inproceedings{SUKwak_1997_8,
  author = {S.-U. Kwak and B.-S. Song and K. Bacrania},
  title = {A 15 b 5 MSample/s low-spurious CMOS ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585309}
}

@inproceedings{JosephInginoJrandBruceWooley_1998_9,
  author = {Joseph Ingino Jr. and Bruce Wooley},
  title = {A continuously-calibrated 10Msample/s 12b 3.3V ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1998},
  doi = {10.1109/ISSCC.1998.672409}
}

@inproceedings{YongInPark_2001_10,
  author = {Yong-In Park and S. Karthikeyan and Frank Tsay and and Eduardo Bartolome},
  title = {A 10b 100Msample/s CMOS pipelined ADC with 1.8V power supply},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912573}
}

@inproceedings{DanKelly_2001_11,
  author = {Dan Kelly and Will Yang and Iuri Mehr and Mark Sayuk and and Larry Singer},
  title = {A 3V 340mW 14b 75MSPS CMOS ADC with 85dB SFDR at Nyquist},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912575}
}

@inproceedings{Waltari_2002_12,
  author = {Waltari, M. and Sumanen, L. and Korhonen, T. and Halonen, K.},
  title = {A self-calibrated pipeline ADC with 200MHz IF-sampling frontend},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2002},
  doi = {10.1109/ISSCC.2002.993058}
}

@inproceedings{SangMinYoo_2003_13,
  author = {Sang-Min Yoo and Jong-Bum Park and Hee-Suk Yang and Hyuen-Hee Bae and Kyoung-Ho Moon and Ho-Jin Park and Seung-Hoon Lee and and Jae-Hwui Kim},
  title = {A 10b 150MS/s 123mW 0.18µm CMOS pipelined ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234319}
}

@inproceedings{BjrnarHernes_2004_14,
  author = {Bjørnar Hernes and Atle Briskemyr and Terje N. Andersen and Frode Telstø and Thomas E. Bonnerud and and Øystein Moldsvor},
  title = {A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13µm digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332691}
}

@inproceedings{SotiriosLimotyrakis_2004_15,
  author = {Sotirios Limotyrakis and Scott D. Kulchycki and David Su and and Bruce A. Wooley},
  title = {A 150MS/s 8b 71mW time-interleaved ADC in 0.18µm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332692}
}

@inproceedings{Wang_2005_16,
  author = {Wang, R. and Martin, K. and Johns, D. and Burra, G.},
  title = {A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493977}
}

@inproceedings{Yoshioka_2005_17,
  author = {Yoshioka, M. and Kudo, M. and Gotoh, K. and Watanabe, Y.},
  title = {A 10 b 125 MS/s 40 mW pipelined ADC in 0.18 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493979}
}

@inproceedings{HwiCheolKim_2005_18,
  author = {Hwi-Cheol Kim and Deog-Kyoon Jeong and Wonchan Kim},
  title = {A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493980}
}

@inproceedings{Geelen_2006_19,
  author = {Geelen, Govert and Paulus, Edward and Simanjuntak, Dobson and Pastoor, Hein and Verlinden, RenÃ©},
  title = {A 90nm CMOS 1.2V 10b Power and Speed Programmable Pipelined ADC with 0.5pJ/Conversion-Step},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696118}
}

@inproceedings{Ray_2006_20,
  author = {Ray, Sourja and Song, Bang-Sup},
  title = {A 13b Linear 40MS/s Pipelined ADC with Self-Configured Capacitor Matching},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696125}
}

@inproceedings{Yoshioka_2007_21,
  author = {Yoshioka, M. and Kudo, M. and Mori, T. and Tsukamoto, S.},
  title = {A 0.8V 10b 80MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373489}
}

@inproceedings{YoungDeukJeon_2007_22,
  author = {Young-Deuk Jeon and Seung-Chul Lee and Kwi-Dong Kim and Jong-Kee Kwon and Jongdae Kim},
  title = {A 4.7mW 0.32mm² 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373491}
}

@inproceedings{SeungChulLee_2007_23,
  author = {Seung-Chul Lee and Young-Deuk Jeon and Kwi-Dong Kim and Jong-Kee Kwon and Jongdae Kim and Jeong-Woong Moon and Wooyol Lee},
  title = {A 10b 205MS/s 1.0mm² 90nm CMOS Pipeline ADC for Flat Panel Display Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373492}
}

@inproceedings{ChengChungHsu_2007_24,
  author = {Cheng-Chung Hsu and Fong-Ching Huang and Chih-Yung Shih and Chen-Chih Huang and Ying-Hsi Lin and Chao-Cheng Lee and Razavi, B.},
  title = {An 11-Bit 800-MS/s Time-Interleaved ADC with Digital Background Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373495}
}

@inproceedings{BGregoire_2008_25,
  author = {B. Gregoire and U-K. Moon},
  title = {An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523296}
}

@inproceedings{SiddharthDevarajan_2009_26,
  author = {Siddharth Devarajan and Larry Singer and Dan Kelly and Steven Decker and Abhishek Kamath and Paul Wilkins},
  title = {A 16b 125MS/s 385mW 78.7dB SNR CMOS Pipeline ADC },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2009},
  doi = {10.1109/ISSCC.2009.4977320}
}

@inproceedings{YCHuang_2010_27,
  author = {Y-C. Huang and T-C. Lee},
  title = {A 10b 100MS/s 4.5mW Pipelined ADC with a Time Sharing Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433927}
}

@inproceedings{YChaietal_2012_28,
  author = {Y. Chai et al.},
  title = {A 5.37mW 10b 200MS/s Dual-Path Pipelined ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177091}
}

@inproceedings{HHBoo_2015_29,
  author = {H. H. Boo and D. S. Boning and H-S. Lee},
  title = {A 12b 250MS/s Pipelined ADC with Virtual Ground Reference Buffers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063036}
}

@inproceedings{BenjaminHershberg_2019_30,
  author = {Benjamin Hershberg and Davide Dermit and Barend van Liempd and Ewout Martens and Nereo Markulic and Jorge Lagos and Jan Craninckx},
  title = {A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662290}
}

@inproceedings{SungEnHsieh_2023_31,
  author = {Sung-En Hsieh and Tzu-Chien Wu and Chun-Chih Hou},
  title = {A 1.8-GHz 12-bit Pre-Sampling pipelined ADC with the reference buffer and OP power relaxations},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067258}
}

@inproceedings{JunyanHao_2023_32,
  author = {Junyan Hao and Minglei Zhang and Yanbo Zhang and Shubin Liu and Zhangming Zhu and Yan Zhu and Chi-Hang Chan and R.P. Martins},
  title = {A Single-Channel 2.6GS/s 10b Dynamic Pipelined ADC with Time-Assisted Residue Generation Scheme Achieving Intrinsic PVT Robustness},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067822}
}

@inproceedings{YuefengCao_2023_33,
  author = {Yuefeng Cao and Minglei Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A Single-Channel 12b 2GS/s PVT-Robust Pipelined ADC with Ringingless Ring Amplifier and Time-Domain Quantizer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067687}
}

@inproceedings{YuefengCao_2024_34,
  author = {Yuefeng Cao and Minglei Zhang and Yan Zhu and R. P. Martins and Chi-Hang Chan},
  title = {A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized  Input Buffer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454350}
}

@inproceedings{SharvilPatil_2024_35,
  author = {Sharvil Patil and Asha Ganesan and Hajime Shibata and Victor Kozlov and Gerry Taylor and Qingnan Yu and Zhao Li and Zeynep Lulec and Konstantinos Vasilakopoulos and Prawal Shrestha and Donald Paterson and Raviteja Theertham and Aseer Chowdhury},
  title = {A 700MHz-BW –164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital  Reconstruction Achieving <-85dBFS HD3 using Digital Cancellation of DAC Errors},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454477}
}

@inproceedings{MingyangGu_2025_36,
  author = {Mingyang Gu and Yi Zhong and Lu Jie and Nan Sun},
  title = {A 12b 3GS/s Pipelined ADC with Gated-LMS-Based Piecewise-Linear Nonlinearity Calibration },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904536}
}

@inproceedings{YueCao_2025_37,
  author = {Yue Cao and Yi Shen and Shubin Liu and Haolin Han and Hongzhi Liang and Li Dang and Dengquan Li and Ruixue Ding and Zhangming Zhu},
  title = {A 1GS/s Single-Channel Pipelined ADC with a Parallel-Operation SAR Sub-Quantizer and a Dynamic-Deadzone  Ring Amplifier},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904766}
}

@inproceedings{YunsongTao_2025_38,
  author = {Yunsong Tao and Mingtao Zhan and Mingyang Gu and Xiyu He and Yuxuan He and Zhishuai Zhang and Yi Zhong and Lu Jie and Nan Sun},
  title = {An 8b 10GS/s 2-Channel Time-Interleaved Pipelined ADC with Concurrent Residue Transfer and Quantization, and  Automatic Buffer Power Gating },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904751}
}

@inproceedings{CHammerschmied_1997_39,
  author = {C. Hammerschmied and Q. Huang},
  title = {A MOSFET-only, 10 b, 200 ksample/s A/D converter capable of 12 b untrimmed linearity},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585301}
}

@inproceedings{Verma_2006_40,
  author = {Verma, Naveen and Chandrakasan, Anantha},
  title = {A 25$\mu$W 100kS/s 12b ADC for Wireless Micro-Sensor Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696122}
}

@inproceedings{Hesener_2007_41,
  author = {Hesener, M. and Eichler, T. and Hanneberg, A. and Herbison, D. and Kuttner, F. and Wenske, H.},
  title = {A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373387}
}

@inproceedings{PSchvan_2008_42,
  author = {P. Schvan and J. Bach and C. Falt and P. Flemke and R. Gibbins and Y. Greshishchev and N. Ben-Hamida and D. Pollex and J. Sitch and S-C. Wang and J. Wolczanski},
  title = {A 24GS/s 6b ADC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523298}
}

@inproceedings{WLiu_2010_43,
  author = {W. Liu and P. Huang and Y. Chiu},
  title = {A 12b 22.5/45MS/s 3.0mW 0.059mm² CMOS SAR ADC Achieving Over 90dB SFDR},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433830}
}

@inproceedings{MYoshioka_2010_44,
  author = {M. Yoshioka and K. Ishikawa and T. Takayama and S.},
  title = {A 10b 50MS/s 820$\mu$W SAR ADC with On-Chip Digital Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433965}
}

@inproceedings{CCLiu_2010_45,
  author = {C-C. Liu and S-J. Chang and G-Y. Huang and Y-Z. Lin and C-M. Huang and C-H. Huang and L. Bu and C-C. Tsai},
  title = {A 10b 100MS/s 1.13mW SAR ADC with Binary-Scaled Error Compensation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433970}
}

@inproceedings{HWei_2011_46,
  author = {H. Wei and C-H. Chan and U-F. Chio and S-W. Sin and S-P. U and R. Martins and F. Maloberti},
  title = {A 0.024mm² 8b 400MS/s SaR adc with 2b/cycle and Resistive dac in 65nm cMoS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2011},
  doi = {10.1109/ISSCC.2011.5746276}
}

@inproceedings{BMalkietal_2012_47,
  author = {B. Malki et al.},
  title = {A 70dB DR 10b 0-80MS/s Current Integrating SAR ADC with adaptive Dynamic Range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177095}
}

@inproceedings{PHarpeetal_2012_48,
  author = {P. Harpe et al.},
  title = {A 7-to-10b 0-to-4MS/s Flexible SAR ADC with 6.5-to-16fJ/conversion-step},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177096}
}

@inproceedings{PHarpeetal_2013_49,
  author = {P. Harpe et al.},
  title = {A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487730}
}

@inproceedings{CYLiouetal_2013_50,
  author = {C-Y Liou et al.},
  title = {A 2.4-to-5.2fJ/Conversion-step 10b 0.5-to-4MS/s SAR ADC with Charge Average Switching DAC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487735}
}

@inproceedings{EJanssenetal_2013_51,
  author = {E. Janssen et al.},
  title = {An 11b 3.6GS/s Time-Interleaved SAR ADC in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487816}
}

@inproceedings{RKapustaetal_2013_52,
  author = {R. Kapusta et al.},
  title = {A 14-bit, 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487820}
}

@inproceedings{PHarpe_2014_53,
  author = {P. Harpe and E. Cantatore and A. van Roermund},
  title = {An Oversampled 12b/14b SAR ADC with Noise Reduction and Linearity Enhancements Achieving up to 79.1dB SNDR},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2014},
  doi = {10.1109/ISSCC.2014.6757396}
}

@inproceedings{FMYaul_2014_54,
  author = {F. M. Yaul and A. P. Chandrakasan},
  title = {A 10b 0.6nW leakage SAR ADC with data-dependent energy savings using LSB-first successive approximation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2014},
  doi = {10.1109/ISSCC.2014.6757398}
}

@inproceedings{PHarpe_2015_55,
  author = {P. Harpe and H. Gao and R. van Dommele and E. Cantatore and A. van Roermund},
  title = {A 3nW Signal-Acquisition IC Integrating an Amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063086}
}

@inproceedings{MDing_2015_56,
  author = {M. Ding and P. Harpe and Y-H. Liu and B. Busze and K. Philips and H. de Groot},
  title = {A 5.5fJ/conv.step 6.4MS/s 13b SAR ADC utilizing a redundancy facilitated background error-detection and correction scheme},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063125}
}

@inproceedings{CHChan_2015_57,
  author = {C-H. Chan and Y. Zhu and S-W. Sin and S-P. U and R. Martins},
  title = {A 5.5mW 6b 5GS/s 4-times Interleaved 3b/cycle SAR ADC in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063128}
}

@inproceedings{HKHong_2015_58,
  author = {H-K. Hong and H-W. Kang and D-S. Jo and D-S. Lee and Y-S. You and Y-H. Lee and H-J. Park and S-T. Ryu},
  title = {A 2.6b/cycle-architecture-based 10b 1.7GS/s 15.4mW 4x Time-interleaved SAR ADC with a Multi-step Hardware Retirement Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063130}
}

@inproceedings{KyojinDChoo_2016_59,
  author = {Kyojin D. Choo and John Bell and Michael P Flynn},
  title = {Area-Efficient 1GS/s 6b SAR ADC with Charge-Injection-Cell-Based DAC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418106}
}

@inproceedings{ChunChengLiu_2016_60,
  author = {Chun-Cheng Liu},
  title = {A 0.35mW 12b 100MS/s SAR-Assisted Digital Slope ADC in 28nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418107}
}

@inproceedings{ChinYuLin_2016_61,
  author = {Chin-Yu Lin and Yen-Hsin Wei and Tai-Cheng Lee},
  title = {A 10b 2.6GS/s Time-Interleaved SAR ADC with Background Timing-Skew Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418110}
}

@inproceedings{KentaroYoshioka_2017_62,
  author = {Kentaro Yoshioka and Tomohiko Sugimoto and Naoya Waki and Sinnyoung Kim and Daisuke Kurose and Hirotomo Ishii and Masanori Furuta and Akihide Sai and Tetsuro Itakura},
  title = {A 0.7V 12b 160MS/s 12.8fJ/conv-step Pipelined-SAR ADC in 28nm CMOS with Digital Amplifier Technique },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2017},
  doi = {10.1109/ISSCC.2017.7870469}
}

@inproceedings{MingleiZhang_2019_63,
  author = {Minglei Zhang and Chi-Hang Chan and Yan Zhu and Rui P. Martins},
  title = {A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662350}
}

@inproceedings{YingZuLin_2019_64,
  author = {Ying-Zu Lin and Chin-Yu Lin and Shan-Chih Tsou and Chih-Hou Tsai and Chao-Hsin Lu},
  title = {A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC with Passive Signal-Residue Summation in 14nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662299}
}

@inproceedings{YSegal_2022_65,
  author = {Y. Segal and A. Laufer and A. Khairi and Y. Krupnik and M. Cusmai and I. Levin and A. Gordon and Y. Sabag and V. Rahinski and G. Ori and N. Familia and S. Litski and T. Warshavsky and U. Virobnik and Y. Horwitz and A. Balankutty and S. Kiran and S. Palermo and P. M. Li and A. Cohen},
  title = {A 1.41pJ/b 224Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731794}
}

@inproceedings{JCWang_2022_66,
  author = {J-C. Wang and T-H. Kuo},
  title = {A 0.82mW 14b 130MS/s Pipelined-SAR ADC with a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731546}
}

@inproceedings{MZhan_2022_67,
  author = {M. Zhan and L. Jie and X. Tang and N. Sun},
  title = {A 0.004mm2 200MS/s Pipelined SAR ADC with kT/C Noise Cancellation and Robust Ring-Amp},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731599}
}

@inproceedings{HZhao_2022_68,
  author = {H. Zhao and F. F. Dai},
  title = {A 0.97mW 260MS/s 12b Pipelined-SAR ADC with Ring-TDC-Based Fine Quantizer for PVT Robust Automatic Cross-Domain Scale Alignment},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731702}
}

@inproceedings{TWang_2022_69,
  author = {T. Wang and T. Xie and Z. Liu and S. Li},
  title = {An 84dB-SNDR Low-OSR 4th-Order Noise-Shaping SAR with an FIA-Assisted EF-CRFF Structure and Noise-Mitigated Push-Pull Buffer-in-Loop Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731771}
}

@inproceedings{ManxinLi_2023_70,
  author = {Manxin Li and Calvin Yoji Lee and Ahmed ElShater and Yuichi Miyahara and Kazuki Sobue and Koji Tomioka and Un-Ku Moon},
  title = {A Rail-to-Rail 12MS/s 91.3dB SNDR 94.1dB DR Two-Step SAR ADC with Integrated Input Buffer Using Predictive Level-Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067703}
}

@inproceedings{HongshuaiZhang_2023_71,
  author = {Hongshuai Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A 25MHz-BW 77.2dB-SNDR 2nd-Order Gain Error Shaping and NS Pipelined SAR ADC Based on Quantization-Prediction-Unrolled Scheme},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067438}
}

@inproceedings{YanboZhang_2023_72,
  author = {Yanbo Zhang and Junyan Hao and Shubin Liu and Zhangming Zhu and Yan Zhu and Chi-hang Chan and R. P. Martins},
  title = {A Single-channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067687}
}

@inproceedings{HongzhiZhao_2023_73,
  author = {Hongzhi Zhao and Minglei Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A 2×-Interleaved 9b 2.8GS/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer Achieving >50dB SNDR at 3GHz Input},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067627}
}

@inproceedings{SandeepSanthoshKumar_2023_74,
  author = {Sandeep Santhosh Kumar and Masahiro Kudo and Vlad Cretu and Antoine Morineau and Atsushi Matsuda and Minori Yoshida and Masazumi Marutani and Aadil
Hussain Maniyar and Jay Kumar},
  title = {A 750mW 24GS/s 12-bit Time Interleaved ADC for Direct RF Sampling in Modern Wireless Systems},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067793}
}

@inproceedings{MingtaoZhan_2023_75,
  author = {Mingtao Zhan and Lu Jie and Nan Sun},
  title = {A 10mW 10-ENoB 1GS/s Ring-Amp-Based Pipelined TI-SAR ADC with Split MDAC and Switched Reference Decoupling Capacitor},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067475}
}

@inproceedings{YiHuWang_2023_76,
  author = {Yi-Hu Wang and Soon-Jyh Chang},
  title = {A 7b 4.5GS/s 4× Interleaved SAR ADC with Fully On-Chip Background Timing Skew Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067573}
}

@inproceedings{GeunhaKim_2023_77,
  author = {Geunha Kim and Sehwan Lee and Taeryoung Seol and Seungyeob Baik and Yeonjae Shin and Gain Kim and Jong-Hyeok Yoon and Arup K. George and Junghyup Lee},
  title = {A 1V-Supply 1.85VPP-Input-Range 1kHz-BW 181.9dB-FOMDR 179.4dB-FOMSNDR 2nd-Order Noise-Shaping SARADC with Enhanced Input Impedance in 0.18$\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067844}
}

@inproceedings{SangheonLee_2024_78,
  author = {Sangheon Lee and Jinwoo Park and Junsang Park and Sangkyu Lee and Jungho Lee and Youngjae Cho and Michael Choi and Jongshin Shin},
  title = {A 1.2V High-Voltage-Tolerant Bootstrapped Analog Sampler in 12-bit SAR ADC Using 3nm GAA’s 0.7V  Thin-Gate-Oxide Transistor},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454351}
}

@inproceedings{YongLim_2024_79,
  author = {Yong Lim and Jaehoon Lee and Jongmi Lee and Kwangmin Lim and Seunghyun Oh and Jongwoo Lee and Sung-Ung Kwak},
  title = {A 2.08mW 64.4dB SNDR 400MS/s 12b Pipelined-SAR ADC using Mismatch and PVT Variation Tolerant  Dynamically Biased Ring Amplifier in 8nm},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454422}
}

@inproceedings{XiyuHe_2024_80,
  author = {Xiyu He and Mingyang Gu and Hanjun Jiang and Yi Zhong and Nan Sun and Lu Jie},
  title = {A 71dB SNDR 200MHz BW Interleaved Pipe-SAR ADC with a Shared Residue Integrating Amplifier Achieving 173dB  FoMs},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454431}
}

@inproceedings{ZhuoyiChen_2024_81,
  author = {Zhuoyi Chen and Linxiao Shen and Siyuan Ye and Jihang Gao and Jie Li and Jiajia Cui and Xinhang Xu and Yaohui Luan and Hao Zhang and Le Ye and Ru Huang},
  title = {A 182.3dB FoMs 50MS/s Pipelined-SAR ADC using Cascode Capacitively Degenerated Dynamic Amplifier and  MSB Pre-Conversion Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454297}
}

@inproceedings{KaiChengCheng_2024_82,
  author = {Kai-Cheng Cheng and Soon-Jyh Chang and Chung-Chieh Chen and Shuo-Hong Hung},
  title = {A 94.3dB SNDR 184dB FoMs 4th-Order Noise-Shaping SAR ADC with Dynamic-Amplifier-Assisted Cascaded  Integrator},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454362}
}

@inproceedings{RaresBodnar_2024_83,
  author = {Rares Bodnar and Henry Kennedy and Christopher P Hurrell and Asif Ahmad and Mark Vickery and Luke Smithers and William Buckley and Monsoon Dutt and Pasquale Delizia and Derek Hummerston and Pawel Czapor},
  title = {A 9.3nV/rtHz 20b 40MS/s 94.2dB DR Signal-Chain Friendly Precision SAR Converter},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454329}
}

@inproceedings{SewonLee_2024_84,
  author = {Sewon Lee and Hyein Kang and Minjae Lee},
  title = {A 2.72fJ/conv 13b 2MS/s SAR ADC Using Dynamic Capacitive Comparator with Wide Input Common Mode},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454566}
}

@inproceedings{YunsongTao_2024_85,
  author = {Yunsong Tao and Mingyang Gu and Baoyong Chi and Yi Zhong and Lu Jie and Nan Sun},
  title = {A 4.8GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and  Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454299}
}

@inproceedings{KyeongwonJeong_2025_86,
  author = {Kyeongwon Jeong and Can Livanelioglu and Jiawei Liao and Inhee Lee and Taekwang Jang},
  title = {A 3.47 NEF 175.2dB FOMS Direct Digitization Front-End Featuring Delta Amplification for Enhanced Dynamic Range  and Energy Efficiency in Bio-Signal Acquisition},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904745}
}

@inproceedings{HanZhao_2025_87,
  author = {Han Zhao and Xuanhao Zhang and Qijin Deng and Jialin Hu and Zhenbing Li and Shiheng Yang and Jiaxin Liu},
  title = {A Fully Dynamic Noise-Shaping SAR ADC Achieving 120dB SNDR and 189dB FoMS in 1kHz BW},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904778}
}

@inproceedings{JihangGao_2025_88,
  author = {Jihang Gao and Yaohui Luan and Siyuan Ye and Xinhang Xu and Zhuoyi Chen and Jiajia Cui and Ru Huang and Linxiao Shen},
  title = {A 93.3dB SNDR, 180.4dB FoMS Calibration-Free Noise-Shaping Pipelined-SAR ADC with Cross-Stage Gain-Mismatch-Error-Shaping Technique and Negative-R-Assisted Residue Integrator },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904557}
}

@inproceedings{SiyuanYe_2025_89,
  author = {Siyuan Ye and Jiajia Cui and Jihang Gao and Jie Li and Xing Zhang and Ru Huang and Linxiao Shen},
  title = {A Rail-to-Rail 3rd-Order Noise-Shaping SAR ADC Achieving 105.4dB SFDR with Integrated Input Buffer Using  Continuous-Time Correlated Level Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904773}
}

@inproceedings{ZhuoyiChen_2025_90,
  author = {Zhuoyi Chen and Siyuan Ye and Jihang Gao and Jie Li and Jiajia Cui and Xinhang Xu and Yaohui Luan and Ru Huang and Linxiao Shen},
  title = {An Easy-Drive 16MS/s Pipelined-SAR ADC Using Split Coarse-Fine Input Buffer Sampling Scheme and Fast-Robust  Background Inter-Stage Gain Calibration },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904526}
}

@inproceedings{BramVeraverbeke_2025_91,
  author = {Bram Veraverbeke and Filip Tavernier},
  title = {A Cryo-CMOS 800MS/s 7b CI-SAR with only 4fF Input Capacitance and 64dB SFDR },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904533}
}

@inproceedings{YannanZhang_2025_92,
  author = {Yannan Zhang and Minglei Zhang and Zehang Wu and Yan Zhu and Rui P. Martins and Chi-Hang Chan},
  title = {A 72GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3dB SFDR at 20GHz/Nyquist Inputs in 16nm  FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904672}
}

@inproceedings{ChengEnHsieh_2025_93,
  author = {Cheng-En Hsieh and Gabriele Manganaro and Sheng-Hui Liao and Jack Weng and Tsun-Yuan Fan and Alec Chin and Tsung-Chih Hung and Jonathan X Wu and Chi-Lun Lo and Andy Pan and Ming-Hang Hsieh and Yun-Shiang Shu and Wei-Hsin Tseng and Kuan-Dar Chen},
  title = {A Power- and Area-Efficient 4nm Self-Calibrated 12b/16GS/s Hierarchical Time-Interleaving ADC },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904740}
}

@inproceedings{JunhuaShen_2025_94,
  author = {Junhua Shen and Wei-Hung Chen and Efram Burlinqame and Stephen Weinreich and Michael Elliott and Stuart McCracken},
  title = {A 12GS/s 9b 16× Time-Interleaved SAR ADC in 16nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904660}
}

@inproceedings{SiyuanYe_2024_95,
  author = {Siyuan Ye and Linxiao Shen and Jihang Gao and Jie Li and Zhuoyi Chen and Xinhang Xu and Jiajia Cui and Hao Zhang and Xing Zhang and Le Ye and Ru Huang},
  title = {A 2mW 70.7dB SNDR 200MS/s Pipelined-SAR ADC with Continuous-Time SAR-Assisted Detect-and-Skip and  Open-then-Close Correlated Level Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454412}
}

@inproceedings{EwoutMartens_2024_96,
  author = {Ewout Martens and Adam Cooman and Pratap Renukaswamy and Shun Nagata and Sehoon Park and Jorge Lagos and Nereo Markulic and Jan Craninckx},
  title = {A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454361}
}

@inproceedings{JiaChingWang_2023_97,
  author = {Jia-Ching Wang and Tai-Haur Kuo},
  title = {A 3-mW 2.7-GS/s 8b Subranging ADC with Multiple-Reference-Embedded Comparators},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067498}
}

@inproceedings{JLiu_2022_98,
  author = {J. Liu and M. Hassanpourghadi and M. S-W. Chen},
  title = {A 10GS/s 8b 25fJ/c-s 2850um2 Two-Step Time-domain ADC Using Delay-Tracking Pipelined-SAR TDC with 500fs Time Step in 14nm CMOS Technology},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731625}
}

@inproceedings{SerdarAbdullahYonar_2023_99,
  author = {Serdar Abdullah Yonar and Pier Andrea Francese and Matthias Brändli and Marcel Kossel and Mridula Prathapan and Thomas Morf and Andrea Ruffino and Taekwang Jang},
  title = {An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with 2X‑ Interpolating Sense-Amplifier-Latches},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067745}
}

@inproceedings{AbhishekAgrawal_2023_100,
  author = {Abhishek Agrawal and Amy Whitcombe and Woorim Shin and Ritesh Bhat and Somnath Kundu and Peter Sagazio and Hariprasad Chandrakumar and Thomas Brown and Brent Carlton and Christopher Hull and Steven Callender and Stefano Pellerano},
  title = {A 128Gb/s 1.95pJ/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067439}
}

@inproceedings{AmyWhitcombe_2024_101,
  author = {Amy Whitcombe and Somnath Kundu and Hariprasad Chandrakumar and Abhishek Agrawal and Thomas Brown and Steven Callender and Brent Carlton and Stefano Pellerano},
  title = {A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454355}
}

@inproceedings{JaewonLee_2025_102,
  author = {Jaewon Lee and Pier-Andrea Francese and Matthias Brändli and Thomas Morf and Marcel Kossel and Seoyoung Jang},
  title = {A 353mW 112Gb/s Discrete Multitone Wireline Receiver Datapath with Time-Based ADC in 5nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904707}
}

@inproceedings{JunlinZhong_2025_103,
  author = {Junlin Zhong and Minglei Zhang and Yan Zhu and Rui P. Martins and Chi-Hang Chan},
  title = {A PVT-Robust 2× Interleaved 2.2GS/s ADC with Gated-CCRO-Based Quantizer Shared Across Channels and Steps  Achieving >4.5GHz ERBW },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904585}
}

@inproceedings{ZijianLiu_2025_104,
  author = {Zijian Liu and Minglei Zhang and Wei Zhang and Yan Zhu and Rui P. Martins and Chi–Hang Chan},
  title = {A 10b 3GS/s Time-Domain ADC with Mutually Exclusive Metastability Correction and Wide Common-Mode Input },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904818}
}

@inproceedings{HendrikvanderPloegandRobertRemmers_1999_105,
  author = {Hendrik van der Ploeg and Robert Remmers},
  title = {A 3.3V 10b 25Msample/s two-step ADC in 0.35µm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759267}
}

@inproceedings{HendrikvanderPloeg_2001_106,
  author = {Hendrik van der Ploeg and Gian Hoogzaad and Henk A. H. Termeer and Maarten Vertregt and and Raf L. J. Roovers},
  title = {A 2.5V 12b 54 Msample/s 0.25 µm CMOS ADC in 1 mm²},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912574}
}

@inproceedings{Shimizu_2006_107,
  author = {Shimizu, Yasuhide and Murayama, Shigemitsu and Kudoh, Kohhei and Yatsuda, Hiroaki and Ogawa, Akihide},
  title = {A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696120}
}

@inproceedings{Huber_2007_108,
  author = {Huber, D.J. and Chandler, R.J. and Abidi, A.A.},
  title = {A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373490}
}

@inproceedings{YShimizu_2008_109,
  author = {Y. Shimizu and S. Murayama and K. Kudoh and H. Yatsuda},
  title = {A Split-Load Interpolation-Amplifier-Array 300MS/s 8b Subranging Adc in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523302}
}

@inproceedings{CPochet_2022_110,
  author = {C. Pochet and D. Hall},
  title = {A 4.4$\mu$W 2.5kHz-BW 92.1dB-SNDR 3rd-Order VCO-Based ADC with Pseudo Virtual Ground Feedforward Linearization},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731549}
}

@inproceedings{Senderowicz_1997_111,
  author = {Senderowicz, D. and Nicollini, G. and Pernici, S. and Nagari, A. and Confalonieri, P. and Dallavalle, C.},
  title = {Low-voltage double-sampled $\Sigma$$\Delta$ converters},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585336}
}

@inproceedings{Ong_1997_112,
  author = {Ong, A.K. and Wooley, B.A.},
  title = {A two-path bandpass $\Sigma$$\Delta$ modulator for digital IF extraction at 20 MHz},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585337}
}

@inproceedings{ALCoban_1999_113,
  author = {A.L. Coban and P.E. Allen},
  title = {A 1.5 V 1.0 mW audio $\Delta$$\Sigma$ modulator with 98 dB dynamic range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759091}
}

@inproceedings{Vleugels_2001_114,
  author = {Vleugels, K. and Rabii, S. and Wooley, B.A.},
  title = {A 2.5 V broadband multi-bit $\Sigma$$\Delta$ modulator with 95 dB dynamic range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912541}
}

@inproceedings{FengChen_2003_115,
  author = {Feng Chen and Ramaswamy, S. and Bakkaloglu, B.},
  title = {A 1.5V 1mA 80dB passive $\Sigma$$\Delta$ ADC in 0.13$\mu$m digital CMOS process},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234204}
}

@inproceedings{Dezzani_2003_116,
  author = {Dezzani, A. and Andre, E.},
  title = {A 1.2-V dual-mode WCDMA/GPRS $\Sigma$$\Delta$ modulator},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234206}
}

@inproceedings{Yan_2003_117,
  author = {Yan, S. and Sanchez-Sinencio, E.},
  title = {A continuous-time $\Sigma$$\Delta$ modulator with 88dB dynamic range and 1.1MHz signal bandwidth},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234208}
}

@inproceedings{Tabatabaei_2003_118,
  author = {Tabatabaei, A. and Onodera, K. and Zargari, M. and Samavati, H. and Su, D.K.},
  title = {A dual channel $\Sigma$$\Delta$ ADC with 40MHz aggregate signal bandwidth},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234210}
}

@inproceedings{Balmelli_2004_119,
  author = {Balmelli, P. and Qiuting Huang},
  title = {A 25 MS/s 14 b 200 mW $\Sigma$$\Delta$ modulator in 0.18 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332600}
}

@inproceedings{Yao_2004_120,
  author = {Yao, L. and Steyaert, M. and Sansen, W.},
  title = {A 1 V 88 dB 20 kHz $\Sigma$$\Delta$ modulator in 90 nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332603}
}

@inproceedings{Gaggl_2004_121,
  author = {Gaggl, R. and Inversi, M. and Wiesbauer, A.},
  title = {A power optimized 14-bit SC $\Delta$$\Sigma$ modulator for ADSL CO applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332604}
}

@inproceedings{JiangYu_2005_122,
  author = {Jiang Yu and Maloberti, F.},
  title = {A low-power multi-bit $\Delta$$\Sigma$ modulator in 90nm digital CMOS without DEM},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493922}
}

@inproceedings{JinseokKoh_2005_123,
  author = {Jinseok Koh and Yunyoung Choi and Gomez, G.},
  title = {A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2nd-order $\Delta$$\Sigma$ ADC for WCDMA in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493923}
}

@inproceedings{Dorrer_2005_124,
  author = {Dorrer, L. and Kuttner, F. and Greco, P. and Derksen, S.},
  title = {A 3mW 74dB SNR 2MHz CT $\Delta$$\Sigma$ ADC with a tracking-ADC-quantizer in 0.13 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1494084}
}

@inproceedings{Fontaine_2005_125,
  author = {Fontaine, P. and Mohieldin, A.N. and Bellaouar, A.},
  title = {A low-noise low-voltage CT $\Delta$$\Sigma$ modulator with digital compensation of excess loop delay},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1494087}
}

@inproceedings{Mitteregger_2006_126,
  author = {Mitteregger, G. and Ebner, C. and Mechnig, S. and Blon, T. and Holuigue, C. and Romani, E. and Melodia, A. and Melini, V.},
  title = {A 14b 20mW 640MHz CMOS CT $\Delta$$\Sigma$ ADC with 20MHz Signal Bandwidth and 12b ENOB},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696042}
}

@inproceedings{Silva_2006_127,
  author = {Silva, P.G.R. and Breems, L.J. and Makinwa, K.A.A. and Roovers, R. and Huijsing, J.H.},
  title = {An 118dB DR CT IF-to-Baseband $\Sigma$$\Delta$ Modulator for AM/FM/IBOC Radio Receivers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696044}
}

@inproceedings{Goes_2006_128,
  author = {Goes, J. and Vaz, B. and Monteiro, R. and Paulino, N.},
  title = {A 0.9V Delta-Sigma Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696048}
}

@inproceedings{Fujimoto_2006_129,
  author = {Fujimoto, Y. and Kanazawa, Y. and Lore, P. and Miyamoto, M.},
  title = {An 80/100MS/s 76.3/70.1dB SNDR $\Delta$$\Sigma$ ADC for Digital TV Receivers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696049}
}

@inproceedings{Breems_2007_130,
  author = {Breems, L.J. and Rutten, R. and van Veldhoven, R. and van der Weide, G. and Termeer, H.},
  title = {A 56mW CT Quadrature Cascaded $\Sigma$$\Delta$ Modulator with 77dB DR in a Near Zero-IF 20MHz Band},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373382}
}

@inproceedings{Christen_2007_131,
  author = {Christen, T. and Burger, T. and Qiuting Huang},
  title = {A 0.13$\mu$m CMOS EDGE/UMTS/WLAN Tri-Mode $\Delta$$\Sigma$ ADC with -92dB THD},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373383}
}

@inproceedings{YChae_2008_132,
  author = {Y. Chae and I. Lee and G. Han},
  title = {A 0.7V 36uW 85dB-DR Audio delta-sigma Modulator Using a Class-C Inverter},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523271}
}

@inproceedings{ShengJuiHuang_2009_133,
  author = {Sheng-Jui Huang and Yung-Yu Lin},
  title = {A 1.2V 2MHz BW 0.084mm² CT $\Delta$$\Sigma$ ADC with -97.7dBc THD and 80dB DR Using Low-Latency DEM},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2009},
  doi = {10.1109/ISSCC.2009.4977363}
}

@inproceedings{FMichel_2011_134,
  author = {F. Michel and M. Steyaert},
  title = {A 250mv 7.5$\mu$w 61dB SndR cMoS Sc $\Delta$$\Sigma$ Modulator using a near-Threshold-voltage-Biased cMoS inverter Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2011},
  doi = {10.1109/ISSCC.2011.5746404}
}

@inproceedings{PatrickVogelmann_2018_135,
  author = {Patrick Vogelmann and Michael Haas and Maurits Ortmanns},
  title = {A 1.1mW 200kS/s Incremental $\Delta$$\Sigma$ ADC with a DR of 91.5dB Using Integrator Slicing for Dynamic Power Reduction},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2018},
  doi = {10.1109/ISSCC.2018.8310271}
}

@inproceedings{TienYuLo_2019_136,
  author = {Tien-Yu Lo and Chan-Hsiang Weng and Hung-Yi Hsieh and Ding-Yang and Wang and Yun-Shiang Shu and and Pao-Cheng Chiu},
  title = {An 8×-OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT $\Delta$$\Sigma$ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662371}
}

@inproceedings{LiangQi_2019_137,
  author = {Liang Qi and Ankesh Jain and Dongyang Jiang and Sai-Weng Sin and Rui P. Martins and Maurits Ortmanns},
  title = {A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH $\Delta$$\Sigma$ Modulator with 1.5b/4b Quantizers in 28nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662529}
}

@inproceedings{ChiYunStanleyWang_2019_138,
  author = {Chi-Yun (Stanley) Wang and Jen-Huan Tsai and Sheng-Yuan Su and Jen-Che Tsai and Jhy-Rong Chen and Chih-Hong Lou},
  title = {An 80MHz-BW 31.9fJ/conv-step Filtering $\Delta$$\Sigma$ ADC with a Built-In DAC-Segmentation/ELDCompensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662416}
}

@inproceedings{YHu_2022_139,
  author = {Y. Hu and Y. Zhao and W. Qu and L. Ye and M. Zhao and Z. Tan},
  title = {A 2.87$\mu$W 1kHz-BW 94.0dB-SNDR 2-0 MASH ADC using FIA with Dynamic-Body-Biasing Assisted CLS Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731544}
}

@inproceedings{CYLee_2022_140,
  author = {C. Y. Lee and U-K. Moon},
  title = {A 0.0375mm2 203.5$\mu$W 108.8dB DR DT Single-Loop DSM Audio ADC Using a Single- Ended Ring-Amplifier-Based Integrator in 180nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731606}
}

@inproceedings{QLiu_2022_141,
  author = {Q. Liu and L. Breems and C. Zhang and S. Bajoria and M. Bolatkale and R. Rutten and G. Radulov},
  title = {A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH $\Delta$$\Sigma$ ADC in 40nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731789}
}

@inproceedings{TKang_2022_142,
  author = {T. Kang and S. Lee and S. Song and M. R. Haghighat and M. P. Flynn},
  title = {A Multimode 157$\mu$W 4-Channel 80dBA-SNDR Speech-Recognition Frontend With Self-DOA Correction Adaptive Beamformer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731571}
}

@inproceedings{AnandSubramanian_2024_143,
  author = {Anand Subramanian and Tanmay Halder and Laxmi Vivek Tripurari and Anand Kannan},
  title = {A 118.5dBA DR 3.3mW Audio ADC with a Class-B Resistor DAC, Non-Overlap DEM and Continuous-Time  Quantizer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454526}
}

@inproceedings{JongmiLee_2024_144,
  author = {Jongmi Lee and Seong-Eun Cho and Jaehoon Lee and Yong Lim and Seunghyun Oh and Jongwoo Lee and Sung-Ung Kwak},
  title = {A 6th-Order Quadrature CTDSM using Double-OTA and Quadrature NSSAR with 171.3dB FoMs in 14nm},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454568}
}

@inproceedings{YaohuiLuan_2025_145,
  author = {Yaohui Luan and Xinhang Xu and Jihang Gao and Jiajia Cui and Zhuoyi Chen and Siyuan Ye and Ru Huang and Linxiao Shen},
  title = {A 12.2$\mu$W 99.6dB-SNDR 184.8dB-FOMS DT Zoom PPD $\Delta$$\Sigma$M with Gain-Embedded Bootstrapped Sampler},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904732}
}