Analysis & Synthesis report for boom_pro
Sun Mar 19 11:47:53 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: debounce:debounce1
 14. Parameter Settings for User Entity Instance: debounce:debounce2
 15. Parameter Settings for Inferred Entity Instance: music:music1|lpm_mult:Mult2
 16. Parameter Settings for Inferred Entity Instance: rand:rand1|lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: music:music1|lpm_mult:Mult0
 18. lpm_mult Parameter Settings by Entity Instance
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Mar 19 11:47:53 2023       ;
; Quartus Prime Version       ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name               ; boom_pro                                    ;
; Top-level Entity Name       ; boom_pro                                    ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 1,086                                       ;
; Total pins                  ; 59                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM1270T144C5      ;                    ;
; Top-level entity name                                            ; boom_pro           ; boom_pro           ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; boom_pro.v                       ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/boom_pro.v                               ;         ;
; cartoon.v                        ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/cartoon.v                                ;         ;
; disp.v                           ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/disp.v                                   ;         ;
; segment.v                        ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/segment.v                                ;         ;
; rand.v                           ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/rand.v                                   ;         ;
; music.v                          ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/music.v                                  ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; D:/shudianshiyan/boom_pro/debounce.v                               ;         ;
; countdown.v                      ; yes             ; Auto-Found Verilog HDL File  ; D:/shudianshiyan/boom_pro/countdown.v                              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/aglobal211.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_4rs.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/shudianshiyan/boom_pro/db/mult_4rs.tdf                          ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; addcore.tdf                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/addcore.tdf             ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/a_csnbuffer.inc         ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 1086  ;
;     -- Combinational with no register       ; 842   ;
;     -- Register only                        ; 8     ;
;     -- Combinational with a register        ; 236   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 533   ;
;     -- 3 input functions                    ; 311   ;
;     -- 2 input functions                    ; 212   ;
;     -- 1 input functions                    ; 22    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 785   ;
;     -- arithmetic mode                      ; 301   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 125   ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 244   ;
; Total logic cells in carry chains           ; 326   ;
; I/O pins                                    ; 59    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 244   ;
; Total fan-out                               ; 4095  ;
; Average fan-out                             ; 3.58  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                           ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                         ; Entity Name ; Library Name ;
+------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; |boom_pro                                            ; 1086 (63)   ; 244          ; 0          ; 59   ; 0            ; 842 (33)     ; 8 (0)             ; 236 (30)         ; 326 (0)         ; 0 (0)      ; |boom_pro                                                                                                                                                                   ; boom_pro    ; work         ;
;    |cartoon:cartoon1|                                ; 294 (294)   ; 70           ; 0          ; 0    ; 0            ; 224 (224)    ; 1 (1)             ; 69 (69)          ; 21 (21)         ; 0 (0)      ; |boom_pro|cartoon:cartoon1                                                                                                                                                  ; cartoon     ; work         ;
;    |countdown:countdown1|                            ; 54 (54)     ; 27           ; 0          ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 27 (27)          ; 25 (25)         ; 0 (0)      ; |boom_pro|countdown:countdown1                                                                                                                                              ; countdown   ; work         ;
;    |debounce:debounce1|                              ; 40 (40)     ; 14           ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |boom_pro|debounce:debounce1                                                                                                                                                ; debounce    ; work         ;
;    |debounce:debounce2|                              ; 40 (40)     ; 14           ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |boom_pro|debounce:debounce2                                                                                                                                                ; debounce    ; work         ;
;    |disp:disp1|                                      ; 56 (49)     ; 9            ; 0          ; 0    ; 0            ; 47 (40)      ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |boom_pro|disp:disp1                                                                                                                                                        ; disp        ; work         ;
;       |segment:segment1|                             ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |boom_pro|disp:disp1|segment:segment1                                                                                                                                       ; segment     ; work         ;
;    |music:music1|                                    ; 410 (219)   ; 51           ; 0          ; 0    ; 0            ; 359 (168)    ; 0 (0)             ; 51 (51)          ; 176 (71)        ; 0 (0)      ; |boom_pro|music:music1                                                                                                                                                      ; music       ; work         ;
;       |lpm_mult:Mult0|                               ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0                                                                                                                                       ; lpm_mult    ; work         ;
;          |multcore:mult_core|                        ; 15 (8)      ; 0            ; 0          ; 0    ; 0            ; 15 (8)       ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; multcore    ; work         ;
;             |mpar_add:padder|                        ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                    ; mpar_add    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                               ; lpm_add_sub ; work         ;
;                   |addcore:adder|                    ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                                                 ; addcore     ; work         ;
;                      |a_csnbuffer:result_node|       ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                                         ; a_csnbuffer ; work         ;
;       |lpm_mult:Mult2|                               ; 176 (0)     ; 0            ; 0          ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; 98 (0)          ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult2                                                                                                                                       ; lpm_mult    ; work         ;
;          |mult_4rs:auto_generated|                   ; 176 (176)   ; 0            ; 0          ; 0    ; 0            ; 176 (176)    ; 0 (0)             ; 0 (0)            ; 98 (98)         ; 0 (0)      ; |boom_pro|music:music1|lpm_mult:Mult2|mult_4rs:auto_generated                                                                                                               ; mult_4rs    ; work         ;
;    |rand:rand1|                                      ; 129 (30)    ; 29           ; 0          ; 0    ; 0            ; 100 (1)      ; 7 (7)             ; 22 (22)          ; 78 (23)         ; 0 (0)      ; |boom_pro|rand:rand1                                                                                                                                                        ; rand        ; work         ;
;       |lpm_mult:Mult0|                               ; 99 (0)      ; 0            ; 0          ; 0    ; 0            ; 99 (0)       ; 0 (0)             ; 0 (0)            ; 55 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0                                                                                                                                         ; lpm_mult    ; work         ;
;          |multcore:mult_core|                        ; 99 (44)     ; 0            ; 0          ; 0    ; 0            ; 99 (44)      ; 0 (0)             ; 0 (0)            ; 55 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core                                                                                                                      ; multcore    ; work         ;
;             |mpar_add:padder|                        ; 55 (0)      ; 0            ; 0          ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 0 (0)            ; 55 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                      ; mpar_add    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                 ; lpm_add_sub ; work         ;
;                   |addcore:adder|                    ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                                                   ; addcore     ; work         ;
;                      |a_csnbuffer:result_node|       ; 19 (19)     ; 0            ; 0          ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                                           ; a_csnbuffer ; work         ;
;                |lpm_add_sub:adder[1]|                ; 11 (0)      ; 0            ; 0          ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                 ; lpm_add_sub ; work         ;
;                   |addcore:adder|                    ; 11 (0)      ; 0            ; 0          ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder                                                                   ; addcore     ; work         ;
;                      |a_csnbuffer:result_node|       ; 11 (11)     ; 0            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node                                           ; a_csnbuffer ; work         ;
;                |lpm_add_sub:adder[2]|                ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 3 (0)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]                                                                                 ; lpm_add_sub ; work         ;
;                   |addcore:adder|                    ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 3 (0)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder                                                                   ; addcore     ; work         ;
;                      |a_csnbuffer:result_node|       ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node                                           ; a_csnbuffer ; work         ;
;                |mpar_add:sub_par_add|                ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                 ; mpar_add    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                            ; lpm_add_sub ; work         ;
;                      |addcore:adder|                 ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                                              ; addcore     ; work         ;
;                         |a_csnbuffer:result_node|    ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                      ; a_csnbuffer ; work         ;
;                   |mpar_add:sub_par_add|             ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add                                                            ; mpar_add    ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                       ; lpm_add_sub ; work         ;
;                         |addcore:adder|              ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                         ; addcore     ; work         ;
;                            |a_csnbuffer:result_node| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |boom_pro|rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node ; a_csnbuffer ; work         ;
+------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+-----------------------------------------+--------------------------------------------------+
; Register name                           ; Reason for Removal                               ;
+-----------------------------------------+--------------------------------------------------+
; disp:disp1|seg_cat[2..7]                ; Stuck at VCC due to stuck port data_in           ;
; cartoon:cartoon1|green_cartoon[0][2]    ; Merged with cartoon:cartoon1|green_cartoon[0][1] ;
; cartoon:cartoon1|green_cartoon[0][6]    ; Merged with cartoon:cartoon1|green_cartoon[0][1] ;
; cartoon:cartoon1|green_cartoon[0][5]    ; Merged with cartoon:cartoon1|green_cartoon[0][1] ;
; cartoon:cartoon1|green_cartoon[0][7]    ; Merged with cartoon:cartoon1|green_cartoon[0][1] ;
; cartoon:cartoon1|green_cartoon[0][4]    ; Merged with cartoon:cartoon1|green_cartoon[0][3] ;
; cartoon:cartoon1|green_cartoon[1][1]    ; Merged with cartoon:cartoon1|green_cartoon[1][0] ;
; cartoon:cartoon1|green_cartoon[1][2]    ; Merged with cartoon:cartoon1|green_cartoon[1][0] ;
; cartoon:cartoon1|green_cartoon[1][5]    ; Merged with cartoon:cartoon1|green_cartoon[1][0] ;
; cartoon:cartoon1|green_cartoon[1][6]    ; Merged with cartoon:cartoon1|green_cartoon[1][0] ;
; cartoon:cartoon1|green_cartoon[1][7]    ; Merged with cartoon:cartoon1|green_cartoon[1][0] ;
; cartoon:cartoon1|green_cartoon[1][4]    ; Merged with cartoon:cartoon1|green_cartoon[1][3] ;
; cartoon:cartoon1|green_cartoon[2][1]    ; Merged with cartoon:cartoon1|green_cartoon[2][0] ;
; cartoon:cartoon1|green_cartoon[2][2]    ; Merged with cartoon:cartoon1|green_cartoon[2][0] ;
; cartoon:cartoon1|green_cartoon[2][5]    ; Merged with cartoon:cartoon1|green_cartoon[2][0] ;
; cartoon:cartoon1|green_cartoon[2][6]    ; Merged with cartoon:cartoon1|green_cartoon[2][0] ;
; cartoon:cartoon1|green_cartoon[2][7]    ; Merged with cartoon:cartoon1|green_cartoon[2][0] ;
; cartoon:cartoon1|green_cartoon[2][4]    ; Merged with cartoon:cartoon1|green_cartoon[2][3] ;
; cartoon:cartoon1|green_cartoon[3][1]    ; Merged with cartoon:cartoon1|green_cartoon[3][0] ;
; cartoon:cartoon1|green_cartoon[3][2]    ; Merged with cartoon:cartoon1|green_cartoon[3][0] ;
; cartoon:cartoon1|green_cartoon[3][5]    ; Merged with cartoon:cartoon1|green_cartoon[3][0] ;
; cartoon:cartoon1|green_cartoon[3][6]    ; Merged with cartoon:cartoon1|green_cartoon[3][0] ;
; cartoon:cartoon1|green_cartoon[3][7]    ; Merged with cartoon:cartoon1|green_cartoon[3][0] ;
; cartoon:cartoon1|green_cartoon[3][4]    ; Merged with cartoon:cartoon1|green_cartoon[3][3] ;
; cartoon:cartoon1|green_cartoon[4][2]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[4][4]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[4][6]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][0]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][2]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[4][3]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][4]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[4][5]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[4][7]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][1]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][3]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][5]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][6]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[5][7]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][0]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][1]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][2]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][3]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][4]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][5]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][6]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[6][7]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][0]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][1]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][2]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][3]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][4]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][5]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][6]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|green_cartoon[7][7]    ; Merged with cartoon:cartoon1|green_cartoon[4][1] ;
; cartoon:cartoon1|red_cartoon[0][1]      ; Merged with cartoon:cartoon1|red_cartoon[0][0]   ;
; cartoon:cartoon1|red_cartoon[0][2]      ; Merged with cartoon:cartoon1|red_cartoon[0][0]   ;
; cartoon:cartoon1|red_cartoon[0][5]      ; Merged with cartoon:cartoon1|red_cartoon[0][0]   ;
; cartoon:cartoon1|red_cartoon[0][6]      ; Merged with cartoon:cartoon1|red_cartoon[0][0]   ;
; cartoon:cartoon1|red_cartoon[0][7]      ; Merged with cartoon:cartoon1|red_cartoon[0][0]   ;
; cartoon:cartoon1|red_cartoon[0][4]      ; Merged with cartoon:cartoon1|red_cartoon[0][3]   ;
; cartoon:cartoon1|red_cartoon[1][5]      ; Merged with cartoon:cartoon1|red_cartoon[1][1]   ;
; cartoon:cartoon1|red_cartoon[1][4]      ; Merged with cartoon:cartoon1|red_cartoon[1][3]   ;
; cartoon:cartoon1|red_cartoon[2][1]      ; Merged with cartoon:cartoon1|red_cartoon[2][0]   ;
; cartoon:cartoon1|red_cartoon[2][5]      ; Merged with cartoon:cartoon1|red_cartoon[2][0]   ;
; cartoon:cartoon1|red_cartoon[2][6]      ; Merged with cartoon:cartoon1|red_cartoon[2][0]   ;
; cartoon:cartoon1|red_cartoon[2][7]      ; Merged with cartoon:cartoon1|red_cartoon[2][0]   ;
; cartoon:cartoon1|red_cartoon[3][2]      ; Merged with cartoon:cartoon1|red_cartoon[3][0]   ;
; cartoon:cartoon1|red_cartoon[3][6]      ; Merged with cartoon:cartoon1|red_cartoon[3][0]   ;
; cartoon:cartoon1|red_cartoon[3][7]      ; Merged with cartoon:cartoon1|red_cartoon[3][1]   ;
; cartoon:cartoon1|red_cartoon[4][5]      ; Merged with cartoon:cartoon1|red_cartoon[4][1]   ;
; cartoon:cartoon1|red_cartoon[4][7]      ; Merged with cartoon:cartoon1|red_cartoon[4][1]   ;
; cartoon:cartoon1|red_cartoon[5][3]      ; Merged with cartoon:cartoon1|red_cartoon[5][1]   ;
; cartoon:cartoon1|red_cartoon[6][6]      ; Merged with cartoon:cartoon1|red_cartoon[6][0]   ;
; cartoon:cartoon1|red_cartoon[7][1]      ; Merged with cartoon:cartoon1|red_cartoon[7][0]   ;
; cartoon:cartoon1|red_cartoon[7][2]      ; Merged with cartoon:cartoon1|red_cartoon[7][0]   ;
; cartoon:cartoon1|red_cartoon[7][7]      ; Merged with cartoon:cartoon1|red_cartoon[7][0]   ;
; cartoon:cartoon1|red_cartoon[7][4]      ; Merged with cartoon:cartoon1|red_cartoon[7][3]   ;
; cartoon:cartoon1|red_cartoon[7][6]      ; Merged with cartoon:cartoon1|red_cartoon[7][5]   ;
; disp:disp1|num[1][2]                    ; Merged with disp:disp1|num[1][3]                 ;
; cartoon:cartoon1|green_cartoon[0][1]    ; Merged with cartoon:cartoon1|green_cartoon[0][0] ;
; cartoon:cartoon1|green_cartoon[4][1]    ; Merged with cartoon:cartoon1|green_cartoon[4][0] ;
; cartoon:cartoon1|red_cartoon[4][2]      ; Merged with cartoon:cartoon1|red_cartoon[4][0]   ;
; rand:rand1|state[0]                     ; Merged with cartoon:cartoon1|cnt[0]              ;
; cartoon:cartoon1|green_cartoon[4][0]    ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|green_cartoon[3][0]    ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|green_cartoon[2][0]    ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|green_cartoon[1][0]    ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|green_cartoon[0][0]    ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|red_cartoon[0][0]      ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|red_cartoon[1][0]      ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|red_cartoon[7][5]      ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|red_cartoon[6][7]      ; Stuck at GND due to stuck port data_in           ;
; cartoon:cartoon1|red_cartoon[5][7]      ; Stuck at GND due to stuck port data_in           ;
; rand:rand1|state[23..31]                ; Lost fanout                                      ;
; Total Number of Removed Registers = 107 ;                                                  ;
+-----------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal ; Registers Removed due to This Register                                                  ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+
; rand:rand1|state[31] ; Lost Fanouts       ; rand:rand1|state[30], rand:rand1|state[29], rand:rand1|state[28], rand:rand1|state[27], ;
;                      ;                    ; rand:rand1|state[26], rand:rand1|state[25], rand:rand1|state[24], rand:rand1|state[23]  ;
+----------------------+--------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 117   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 151   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; disp:disp1|seg_cat[0]                  ; 10      ;
; disp:disp1|seg_cat[1]                  ; 5       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |boom_pro|countdown_times[4]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|ps_input_times[1]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |boom_pro|music:music1|music_state[0]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |boom_pro|debounce:debounce2|N[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |boom_pro|debounce:debounce2|N[3]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |boom_pro|debounce:debounce1|N[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |boom_pro|debounce:debounce1|N[7]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |boom_pro|password[1]                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |boom_pro|music:music1|time_cnt[6]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |boom_pro|user_defined_cdtime[2]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|countdown_times[2]                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|cartoon:cartoon1|green_cartoon[3][3] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|cartoon:cartoon1|green_cartoon[2][3] ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |boom_pro|countdown:countdown1|second[19]      ;
; 6:1                ; 21 bits   ; 84 LEs        ; 21 LEs               ; 63 LEs                 ; Yes        ; |boom_pro|cartoon:cartoon1|times[7]            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|cartoon:cartoon1|green_cartoon[1][0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |boom_pro|cartoon:cartoon1|green_cartoon[0][0] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |boom_pro|music:music1|cnt0[2]                 ;
; 9:1                ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |boom_pro|music:music1|per[4]                  ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |boom_pro|led[1]~reg0                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |boom_pro|game_state[1]                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |boom_pro|disp:disp1|num[0][2]                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |boom_pro|cartoon:cartoon1|red_cartoon[0][0]   ;
; 19:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |boom_pro|cartoon:cartoon1|red_cartoon[1][3]   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |boom_pro|cartoon:cartoon1|red_cartoon[2][3]   ;
; 21:1               ; 5 bits    ; 70 LEs        ; 45 LEs               ; 25 LEs                 ; Yes        ; |boom_pro|cartoon:cartoon1|red_cartoon[3][1]   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |boom_pro|countdown:countdown1|leave_times[3]  ;
; 11:1               ; 12 bits   ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |boom_pro|music:music1|one_cnt[4]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |boom_pro|music:music1|Selector4               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |boom_pro|music:music1|Selector4               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |boom_pro|cartoon:cartoon1|Mux12               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |boom_pro|cartoon:cartoon1|Mux6                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |boom_pro|cartoon:cartoon1|Mux3                ;
; 15:1               ; 3 bits    ; 30 LEs        ; 21 LEs               ; 9 LEs                  ; No         ; |boom_pro|cartoon:cartoon1|red_cartoon         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; No         ; |boom_pro|cartoon:cartoon1|red_cartoon         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 35 LEs               ; 15 LEs                 ; No         ; |boom_pro|cartoon:cartoon1|red_cartoon         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; No         ; |boom_pro|cartoon:cartoon1|red_cartoon         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; times          ; 5000  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; times          ; 5000  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: music:music1|lpm_mult:Mult2    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 23       ; Untyped             ;
; LPM_WIDTHR                                     ; 23       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4rs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rand:rand1|lpm_mult:Mult0      ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 18       ; Untyped             ;
; LPM_WIDTHP                                     ; 50       ; Untyped             ;
; LPM_WIDTHR                                     ; 50       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: music:music1|lpm_mult:Mult0    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 11       ; Untyped             ;
; LPM_WIDTHR                                     ; 11       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 3                           ;
; Entity Instance                       ; music:music1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 12                          ;
;     -- LPM_WIDTHB                     ; 11                          ;
;     -- LPM_WIDTHP                     ; 23                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; rand:rand1|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 32                          ;
;     -- LPM_WIDTHB                     ; 18                          ;
;     -- LPM_WIDTHP                     ; 50                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; music:music1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                           ;
;     -- LPM_WIDTHB                     ; 6                           ;
;     -- LPM_WIDTHP                     ; 11                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Mar 19 11:47:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off boom_pro -c boom_pro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file boom_pro.v
    Info (12023): Found entity 1: boom_pro File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cartoon.v
    Info (12023): Found entity 1: cartoon File: D:/shudianshiyan/boom_pro/cartoon.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file disp.v
    Info (12023): Found entity 1: disp File: D:/shudianshiyan/boom_pro/disp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: D:/shudianshiyan/boom_pro/segment.v Line: 1
Warning (10463): Verilog HDL Declaration warning at rand.v(1): "rand" is SystemVerilog-2005 keyword File: D:/shudianshiyan/boom_pro/rand.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rand.v
    Info (12023): Found entity 1: rand File: D:/shudianshiyan/boom_pro/rand.v Line: 1
Warning (12019): Can't analyze file -- file countdown,v.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file music.v
    Info (12023): Found entity 1: music File: D:/shudianshiyan/boom_pro/music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: D:/shudianshiyan/boom_pro/debounce.v Line: 1
Info (12127): Elaborating entity "boom_pro" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at boom_pro.v(111): truncated value with size 32 to match size of target (2) File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 111
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 147
Warning (10230): Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (13) File: D:/shudianshiyan/boom_pro/debounce.v Line: 18
Warning (10230): Verilog HDL assignment warning at debounce.v(37): truncated value with size 32 to match size of target (13) File: D:/shudianshiyan/boom_pro/debounce.v Line: 37
Info (12128): Elaborating entity "rand" for hierarchy "rand:rand1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 157
Warning (10230): Verilog HDL assignment warning at rand.v(13): truncated value with size 32 to match size of target (7) File: D:/shudianshiyan/boom_pro/rand.v Line: 13
Info (12128): Elaborating entity "disp" for hierarchy "disp:disp1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 167
Warning (10230): Verilog HDL assignment warning at disp.v(37): truncated value with size 32 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 37
Warning (10230): Verilog HDL assignment warning at disp.v(41): truncated value with size 32 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 41
Warning (10230): Verilog HDL assignment warning at disp.v(45): truncated value with size 5 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 45
Warning (10230): Verilog HDL assignment warning at disp.v(68): truncated value with size 32 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 68
Warning (10230): Verilog HDL assignment warning at disp.v(72): truncated value with size 32 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 72
Warning (10230): Verilog HDL assignment warning at disp.v(76): truncated value with size 32 to match size of target (4) File: D:/shudianshiyan/boom_pro/disp.v Line: 76
Info (12128): Elaborating entity "segment" for hierarchy "disp:disp1|segment:segment1" File: D:/shudianshiyan/boom_pro/disp.v Line: 103
Warning (10030): Net "seg.data_a" at segment.v(6) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/segment.v Line: 6
Warning (10030): Net "seg.waddr_a" at segment.v(6) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/segment.v Line: 6
Warning (10030): Net "seg.we_a" at segment.v(6) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/segment.v Line: 6
Warning (12125): Using design file countdown.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: countdown File: D:/shudianshiyan/boom_pro/countdown.v Line: 1
Info (12128): Elaborating entity "countdown" for hierarchy "countdown:countdown1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 176
Warning (10230): Verilog HDL assignment warning at countdown.v(28): truncated value with size 32 to match size of target (5) File: D:/shudianshiyan/boom_pro/countdown.v Line: 28
Warning (10230): Verilog HDL assignment warning at countdown.v(38): truncated value with size 32 to match size of target (20) File: D:/shudianshiyan/boom_pro/countdown.v Line: 38
Warning (10230): Verilog HDL assignment warning at countdown.v(53): truncated value with size 32 to match size of target (5) File: D:/shudianshiyan/boom_pro/countdown.v Line: 53
Warning (10230): Verilog HDL assignment warning at countdown.v(63): truncated value with size 32 to match size of target (20) File: D:/shudianshiyan/boom_pro/countdown.v Line: 63
Info (12128): Elaborating entity "music" for hierarchy "music:music1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 185
Warning (10230): Verilog HDL assignment warning at music.v(82): truncated value with size 32 to match size of target (12) File: D:/shudianshiyan/boom_pro/music.v Line: 82
Warning (10230): Verilog HDL assignment warning at music.v(92): truncated value with size 32 to match size of target (7) File: D:/shudianshiyan/boom_pro/music.v Line: 92
Warning (10230): Verilog HDL assignment warning at music.v(96): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 96
Warning (10230): Verilog HDL assignment warning at music.v(116): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 116
Warning (10230): Verilog HDL assignment warning at music.v(120): truncated value with size 32 to match size of target (12) File: D:/shudianshiyan/boom_pro/music.v Line: 120
Warning (10230): Verilog HDL assignment warning at music.v(150): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 150
Warning (10230): Verilog HDL assignment warning at music.v(152): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 152
Warning (10230): Verilog HDL assignment warning at music.v(154): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 154
Warning (10230): Verilog HDL assignment warning at music.v(156): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 156
Warning (10230): Verilog HDL assignment warning at music.v(158): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 158
Warning (10230): Verilog HDL assignment warning at music.v(160): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 160
Warning (10230): Verilog HDL assignment warning at music.v(162): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 162
Warning (10230): Verilog HDL assignment warning at music.v(164): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 164
Warning (10230): Verilog HDL assignment warning at music.v(166): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 166
Warning (10230): Verilog HDL assignment warning at music.v(168): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 168
Warning (10230): Verilog HDL assignment warning at music.v(170): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 170
Warning (10230): Verilog HDL assignment warning at music.v(172): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 172
Warning (10230): Verilog HDL assignment warning at music.v(174): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 174
Warning (10230): Verilog HDL assignment warning at music.v(176): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 176
Warning (10230): Verilog HDL assignment warning at music.v(178): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 178
Warning (10230): Verilog HDL assignment warning at music.v(180): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 180
Warning (10230): Verilog HDL assignment warning at music.v(182): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 182
Warning (10230): Verilog HDL assignment warning at music.v(184): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 184
Warning (10230): Verilog HDL assignment warning at music.v(186): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 186
Warning (10230): Verilog HDL assignment warning at music.v(188): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 188
Warning (10230): Verilog HDL assignment warning at music.v(190): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 190
Warning (10230): Verilog HDL assignment warning at music.v(192): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 192
Warning (10230): Verilog HDL assignment warning at music.v(194): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 194
Warning (10230): Verilog HDL assignment warning at music.v(196): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 196
Warning (10230): Verilog HDL assignment warning at music.v(198): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 198
Warning (10230): Verilog HDL assignment warning at music.v(200): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 200
Warning (10230): Verilog HDL assignment warning at music.v(202): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 202
Warning (10230): Verilog HDL assignment warning at music.v(204): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 204
Warning (10230): Verilog HDL assignment warning at music.v(206): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 206
Warning (10230): Verilog HDL assignment warning at music.v(208): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 208
Warning (10230): Verilog HDL assignment warning at music.v(210): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 210
Warning (10230): Verilog HDL assignment warning at music.v(212): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 212
Warning (10230): Verilog HDL assignment warning at music.v(214): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 214
Warning (10230): Verilog HDL assignment warning at music.v(216): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 216
Warning (10230): Verilog HDL assignment warning at music.v(218): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 218
Warning (10230): Verilog HDL assignment warning at music.v(220): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 220
Warning (10230): Verilog HDL assignment warning at music.v(222): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 222
Warning (10230): Verilog HDL assignment warning at music.v(224): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 224
Warning (10230): Verilog HDL assignment warning at music.v(226): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 226
Warning (10230): Verilog HDL assignment warning at music.v(228): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 228
Warning (10230): Verilog HDL assignment warning at music.v(230): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 230
Warning (10230): Verilog HDL assignment warning at music.v(232): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 232
Warning (10230): Verilog HDL assignment warning at music.v(234): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 234
Warning (10230): Verilog HDL assignment warning at music.v(236): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 236
Warning (10230): Verilog HDL assignment warning at music.v(238): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 238
Warning (10230): Verilog HDL assignment warning at music.v(240): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 240
Warning (10230): Verilog HDL assignment warning at music.v(242): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 242
Warning (10230): Verilog HDL assignment warning at music.v(244): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 244
Warning (10230): Verilog HDL assignment warning at music.v(246): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 246
Warning (10230): Verilog HDL assignment warning at music.v(248): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 248
Warning (10230): Verilog HDL assignment warning at music.v(250): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 250
Warning (10230): Verilog HDL assignment warning at music.v(252): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 252
Warning (10230): Verilog HDL assignment warning at music.v(254): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 254
Warning (10230): Verilog HDL assignment warning at music.v(256): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 256
Warning (10230): Verilog HDL assignment warning at music.v(258): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 258
Warning (10230): Verilog HDL assignment warning at music.v(260): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 260
Warning (10230): Verilog HDL assignment warning at music.v(262): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 262
Warning (10230): Verilog HDL assignment warning at music.v(264): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 264
Warning (10230): Verilog HDL assignment warning at music.v(266): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 266
Warning (10230): Verilog HDL assignment warning at music.v(268): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 268
Warning (10230): Verilog HDL assignment warning at music.v(270): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 270
Warning (10230): Verilog HDL assignment warning at music.v(272): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 272
Warning (10230): Verilog HDL assignment warning at music.v(274): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 274
Warning (10230): Verilog HDL assignment warning at music.v(276): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 276
Warning (10230): Verilog HDL assignment warning at music.v(278): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 278
Warning (10230): Verilog HDL assignment warning at music.v(280): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 280
Warning (10230): Verilog HDL assignment warning at music.v(282): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 282
Warning (10230): Verilog HDL assignment warning at music.v(284): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 284
Warning (10230): Verilog HDL assignment warning at music.v(286): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 286
Warning (10230): Verilog HDL assignment warning at music.v(288): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 288
Warning (10230): Verilog HDL assignment warning at music.v(290): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 290
Warning (10230): Verilog HDL assignment warning at music.v(292): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 292
Warning (10230): Verilog HDL assignment warning at music.v(294): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 294
Warning (10230): Verilog HDL assignment warning at music.v(296): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 296
Warning (10230): Verilog HDL assignment warning at music.v(298): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 298
Warning (10230): Verilog HDL assignment warning at music.v(300): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 300
Warning (10230): Verilog HDL assignment warning at music.v(302): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 302
Warning (10230): Verilog HDL assignment warning at music.v(304): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 304
Warning (10230): Verilog HDL assignment warning at music.v(306): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 306
Warning (10230): Verilog HDL assignment warning at music.v(308): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 308
Warning (10230): Verilog HDL assignment warning at music.v(310): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 310
Warning (10230): Verilog HDL assignment warning at music.v(312): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 312
Warning (10230): Verilog HDL assignment warning at music.v(314): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 314
Warning (10230): Verilog HDL assignment warning at music.v(316): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 316
Warning (10230): Verilog HDL assignment warning at music.v(318): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 318
Warning (10230): Verilog HDL assignment warning at music.v(320): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 320
Warning (10230): Verilog HDL assignment warning at music.v(322): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 322
Warning (10230): Verilog HDL assignment warning at music.v(324): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 324
Warning (10230): Verilog HDL assignment warning at music.v(326): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 326
Warning (10230): Verilog HDL assignment warning at music.v(328): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 328
Warning (10230): Verilog HDL assignment warning at music.v(330): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 330
Warning (10230): Verilog HDL assignment warning at music.v(332): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 332
Warning (10230): Verilog HDL assignment warning at music.v(334): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 334
Warning (10230): Verilog HDL assignment warning at music.v(336): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 336
Warning (10230): Verilog HDL assignment warning at music.v(338): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 338
Warning (10230): Verilog HDL assignment warning at music.v(340): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 340
Warning (10230): Verilog HDL assignment warning at music.v(342): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 342
Warning (10230): Verilog HDL assignment warning at music.v(344): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 344
Warning (10230): Verilog HDL assignment warning at music.v(346): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 346
Warning (10230): Verilog HDL assignment warning at music.v(348): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 348
Warning (10230): Verilog HDL assignment warning at music.v(350): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 350
Warning (10230): Verilog HDL assignment warning at music.v(352): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 352
Warning (10230): Verilog HDL assignment warning at music.v(354): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 354
Warning (10230): Verilog HDL assignment warning at music.v(356): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 356
Warning (10230): Verilog HDL assignment warning at music.v(358): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 358
Warning (10230): Verilog HDL assignment warning at music.v(360): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 360
Warning (10230): Verilog HDL assignment warning at music.v(362): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 362
Warning (10230): Verilog HDL assignment warning at music.v(364): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 364
Warning (10230): Verilog HDL assignment warning at music.v(366): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 366
Warning (10230): Verilog HDL assignment warning at music.v(368): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 368
Warning (10230): Verilog HDL assignment warning at music.v(370): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 370
Warning (10230): Verilog HDL assignment warning at music.v(372): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 372
Warning (10230): Verilog HDL assignment warning at music.v(384): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 384
Warning (10230): Verilog HDL assignment warning at music.v(386): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 386
Warning (10230): Verilog HDL assignment warning at music.v(388): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 388
Warning (10230): Verilog HDL assignment warning at music.v(390): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 390
Warning (10230): Verilog HDL assignment warning at music.v(392): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 392
Warning (10230): Verilog HDL assignment warning at music.v(394): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 394
Warning (10230): Verilog HDL assignment warning at music.v(396): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 396
Warning (10230): Verilog HDL assignment warning at music.v(398): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 398
Warning (10230): Verilog HDL assignment warning at music.v(400): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 400
Warning (10230): Verilog HDL assignment warning at music.v(402): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 402
Warning (10230): Verilog HDL assignment warning at music.v(404): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 404
Warning (10230): Verilog HDL assignment warning at music.v(406): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 406
Warning (10230): Verilog HDL assignment warning at music.v(408): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 408
Warning (10230): Verilog HDL assignment warning at music.v(410): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 410
Warning (10230): Verilog HDL assignment warning at music.v(412): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 412
Warning (10230): Verilog HDL assignment warning at music.v(414): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 414
Warning (10230): Verilog HDL assignment warning at music.v(416): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 416
Warning (10230): Verilog HDL assignment warning at music.v(418): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 418
Warning (10230): Verilog HDL assignment warning at music.v(420): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 420
Warning (10230): Verilog HDL assignment warning at music.v(422): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 422
Warning (10230): Verilog HDL assignment warning at music.v(424): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 424
Warning (10230): Verilog HDL assignment warning at music.v(426): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 426
Warning (10230): Verilog HDL assignment warning at music.v(428): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 428
Warning (10230): Verilog HDL assignment warning at music.v(430): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 430
Warning (10230): Verilog HDL assignment warning at music.v(432): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 432
Warning (10230): Verilog HDL assignment warning at music.v(434): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 434
Warning (10230): Verilog HDL assignment warning at music.v(436): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 436
Warning (10230): Verilog HDL assignment warning at music.v(438): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 438
Warning (10230): Verilog HDL assignment warning at music.v(440): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 440
Warning (10230): Verilog HDL assignment warning at music.v(442): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 442
Warning (10230): Verilog HDL assignment warning at music.v(444): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 444
Warning (10230): Verilog HDL assignment warning at music.v(446): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 446
Warning (10230): Verilog HDL assignment warning at music.v(448): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 448
Warning (10230): Verilog HDL assignment warning at music.v(450): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 450
Warning (10230): Verilog HDL assignment warning at music.v(452): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 452
Warning (10230): Verilog HDL assignment warning at music.v(454): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 454
Warning (10230): Verilog HDL assignment warning at music.v(456): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 456
Warning (10230): Verilog HDL assignment warning at music.v(458): truncated value with size 32 to match size of target (11) File: D:/shudianshiyan/boom_pro/music.v Line: 458
Warning (10230): Verilog HDL assignment warning at music.v(469): truncated value with size 32 to match size of target (17) File: D:/shudianshiyan/boom_pro/music.v Line: 469
Warning (10230): Verilog HDL assignment warning at music.v(475): truncated value with size 32 to match size of target (12) File: D:/shudianshiyan/boom_pro/music.v Line: 475
Warning (10230): Verilog HDL assignment warning at music.v(485): truncated value with size 32 to match size of target (7) File: D:/shudianshiyan/boom_pro/music.v Line: 485
Info (12128): Elaborating entity "cartoon" for hierarchy "cartoon:cartoon1" File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 197
Warning (10230): Verilog HDL assignment warning at cartoon.v(31): truncated value with size 32 to match size of target (3) File: D:/shudianshiyan/boom_pro/cartoon.v Line: 31
Warning (10230): Verilog HDL assignment warning at cartoon.v(149): truncated value with size 32 to match size of target (21) File: D:/shudianshiyan/boom_pro/cartoon.v Line: 149
Warning (10230): Verilog HDL assignment warning at cartoon.v(239): truncated value with size 32 to match size of target (21) File: D:/shudianshiyan/boom_pro/cartoon.v Line: 239
Warning (10230): Verilog HDL assignment warning at cartoon.v(250): truncated value with size 32 to match size of target (21) File: D:/shudianshiyan/boom_pro/cartoon.v Line: 250
Warning (10030): Net "scan.data_a" at cartoon.v(11) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/cartoon.v Line: 11
Warning (10030): Net "scan.waddr_a" at cartoon.v(11) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/cartoon.v Line: 11
Warning (10030): Net "scan.we_a" at cartoon.v(11) has no driver or initial value, using a default initial value '0' File: D:/shudianshiyan/boom_pro/cartoon.v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/shudianshiyan/boom_pro/db/boom_pro.ram0_segment_b1ef0119.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "music:music1|Mult2" File: D:/shudianshiyan/boom_pro/music.v Line: 474
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rand:rand1|Mult0" File: D:/shudianshiyan/boom_pro/rand.v Line: 12
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "music:music1|Mult0" File: D:/shudianshiyan/boom_pro/music.v Line: 112
Info (12130): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult2" File: D:/shudianshiyan/boom_pro/music.v Line: 474
Info (12133): Instantiated megafunction "music:music1|lpm_mult:Mult2" with the following parameter: File: D:/shudianshiyan/boom_pro/music.v Line: 474
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4rs.tdf
    Info (12023): Found entity 1: mult_4rs File: D:/shudianshiyan/boom_pro/db/mult_4rs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: D:/shudianshiyan/boom_pro/rand.v Line: 12
Info (12133): Instantiated megafunction "rand:rand1|lpm_mult:Mult0" with the following parameter: File: D:/shudianshiyan/boom_pro/rand.v Line: 12
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 251
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 86
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 269
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 271
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 251
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 86
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 269
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 251
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 86
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 269
Info (12131): Elaborated megafunction instantiation "rand:rand1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rand:rand1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0" File: D:/shudianshiyan/boom_pro/music.v Line: 112
Info (12133): Instantiated megafunction "music:music1|lpm_mult:Mult0" with the following parameter: File: D:/shudianshiyan/boom_pro/music.v Line: 112
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 251
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 86
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/addcore.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 269
Info (12131): Elaborated megafunction instantiation "music:music1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "music:music1|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13014): Ignored 243 buffer(s)
    Info (13019): Ignored 243 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg[7]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 7
    Warning (13410): Pin "seg_cat[2]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "seg_cat[3]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "seg_cat[4]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "seg_cat[5]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "seg_cat[6]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "seg_cat[7]" is stuck at VCC File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 6
    Warning (13410): Pin "green[0]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
    Warning (13410): Pin "green[1]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
    Warning (13410): Pin "green[2]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
    Warning (13410): Pin "green[5]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
    Warning (13410): Pin "green[6]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
    Warning (13410): Pin "green[7]" is stuck at GND File: D:/shudianshiyan/boom_pro/boom_pro.v Line: 5
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 1086 logic cells
Info (144001): Generated suppressed messages file D:/shudianshiyan/boom_pro/output_files/boom_pro.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 201 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Sun Mar 19 11:47:53 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/shudianshiyan/boom_pro/output_files/boom_pro.map.smsg.


