Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\vibrato'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v
/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:1: ERROR: Re-definition of module `$abstract\adsr'!

Full log file: 'runs/RUN_2025-11-22_23-11-07/05-yosys-jsonheader/yosys-jsonheader.log'
