# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# Date created = 12:27:50  March 29, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		tetris_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY tetris
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:27:50  MARCH 29, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_location_assignment PIN_AF14 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk -entity DE1_SoC
set_location_assignment PIN_AB12 -to reset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[0] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[1] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[2] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[3] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[4] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[5] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[6] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_R[7] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[0] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[1] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[2] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[3] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[4] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[5] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[6] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_G[7] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[0] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[1] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[2] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[3] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[4] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[5] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[6] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_B[7] -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_DCLK -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_VSD -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_HSD -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MTL2_TOUCH_INT_n -entity DE1_SoC
set_location_assignment PIN_AC18 -to GPIO_0[0]
set_location_assignment PIN_AH18 -to GPIO_0[10]
set_location_assignment PIN_AH17 -to GPIO_0[11]
set_location_assignment PIN_AG16 -to GPIO_0[12]
set_location_assignment PIN_AE16 -to GPIO_0[13]
set_location_assignment PIN_AF16 -to GPIO_0[14]
set_location_assignment PIN_AG17 -to GPIO_0[15]
set_location_assignment PIN_AA18 -to GPIO_0[16]
set_location_assignment PIN_AA19 -to GPIO_0[17]
set_location_assignment PIN_AE17 -to GPIO_0[18]
set_location_assignment PIN_AC20 -to GPIO_0[19]
set_location_assignment PIN_Y17 -to GPIO_0[1]
set_location_assignment PIN_AH19 -to GPIO_0[20]
set_location_assignment PIN_AJ20 -to GPIO_0[21]
set_location_assignment PIN_AH20 -to GPIO_0[22]
set_location_assignment PIN_AK21 -to GPIO_0[23]
set_location_assignment PIN_AD19 -to GPIO_0[24]
set_location_assignment PIN_AD20 -to GPIO_0[25]
set_location_assignment PIN_AE18 -to GPIO_0[26]
set_location_assignment PIN_AE19 -to GPIO_0[27]
set_location_assignment PIN_AF20 -to GPIO_0[28]
set_location_assignment PIN_AF21 -to GPIO_0[29]
set_location_assignment PIN_AD17 -to GPIO_0[2]
set_location_assignment PIN_AF19 -to GPIO_0[30]
set_location_assignment PIN_AG21 -to GPIO_0[31]
set_location_assignment PIN_AF18 -to GPIO_0[32]
set_location_assignment PIN_AG20 -to GPIO_0[33]
set_location_assignment PIN_AG18 -to GPIO_0[34]
set_location_assignment PIN_AJ21 -to GPIO_0[35]
set_location_assignment PIN_Y18 -to GPIO_0[3]
set_location_assignment PIN_AK16 -to GPIO_0[4]
set_location_assignment PIN_AK18 -to GPIO_0[5]
set_location_assignment PIN_AK19 -to GPIO_0[6]
set_location_assignment PIN_AJ19 -to GPIO_0[7]
set_location_assignment PIN_AJ17 -to GPIO_0[8]
set_location_assignment PIN_AJ16 -to GPIO_0[9]
set_location_assignment PIN_AA21 -to MTL2_DCLK
set_location_assignment PIN_AC23 -to MTL2_R[0]
set_location_assignment PIN_AD24 -to MTL2_R[1]
set_location_assignment PIN_AE23 -to MTL2_R[2]
set_location_assignment PIN_AE24 -to MTL2_R[3]
set_location_assignment PIN_AF25 -to MTL2_R[4]
set_location_assignment PIN_AF26 -to MTL2_R[5]
set_location_assignment PIN_AG25 -to MTL2_R[6]
set_location_assignment PIN_AG26 -to MTL2_R[7]
set_location_assignment PIN_AH24 -to MTL2_G[0]
set_location_assignment PIN_AH27 -to MTL2_G[1]
set_location_assignment PIN_AJ27 -to MTL2_G[2]
set_location_assignment PIN_AK29 -to MTL2_G[3]
set_location_assignment PIN_AK28 -to MTL2_G[4]
set_location_assignment PIN_AK26 -to MTL2_G[5]
set_location_assignment PIN_AH25 -to MTL2_G[6]
set_location_assignment PIN_AJ25 -to MTL2_B[0]
set_location_assignment PIN_AJ24 -to MTL2_G[7]
set_location_assignment PIN_AK24 -to MTL2_B[1]
set_location_assignment PIN_AG23 -to MTL2_B[2]
set_location_assignment PIN_AK23 -to MTL2_B[3]
set_location_assignment PIN_AH23 -to MTL2_B[4]
set_location_assignment PIN_AK22 -to MTL2_B[5]
set_location_assignment PIN_AJ22 -to MTL2_B[6]
set_location_assignment PIN_AH22 -to MTL2_B[7]
set_location_assignment PIN_AF24 -to MTL2_HSD
set_location_assignment PIN_AF23 -to MTL2_VSD
set_location_assignment PIN_AE22 -to MTL2_TOUCH_I2C_SCL
set_location_assignment PIN_AD21 -to MTL2_TOUCH_I2C_SDA
set_location_assignment PIN_AA20 -to MTL2_TOUCH_INT_n
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity draw -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity draw -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity draw -section_id Top
set_location_assignment PIN_AE12 -to sw
set_location_assignment PIN_AD10 -to sw1
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity draw -section_id Top
set_global_assignment -name VERILOG_FILE tetris.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE bcd_display.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top