Classic Timing Analyzer report for PPU_LITE
Wed Sep 24 13:55:06 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'
  8. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages
 14. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                            ; To                                                            ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; N/A       ; None                             ; 10.471 ns                                      ; MODE                                                            ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF ; --                                      ; MCLK                                    ; 0            ;
; Worst-case tco                                         ; N/A       ; None                             ; 12.327 ns                                      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF  ; nRD                                                           ; MCLK                                    ; --                                      ; 0            ;
; Worst-case th                                          ; N/A       ; None                             ; -6.182 ns                                      ; DB[4]                                                           ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]  ; --                                      ; MCLK                                    ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0' ; 12.545 ns ; 42.94 MHz ( period = 23.288 ns ) ; 93.08 MHz ( period = 10.743 ns )               ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1' ; 21.716 ns ; 21.47 MHz ( period = 46.576 ns ) ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; RP2C02_LITE:inst|PCLK_P2                                        ; RP2C02_LITE:inst|PCLK_P4                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'  ; 0.860 ns  ; 42.94 MHz ( period = 23.288 ns ) ; N/A                                            ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                   ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'  ; 0.873 ns  ; 21.47 MHz ( period = 46.576 ns ) ; N/A                                            ; RP2C02_LITE:inst|PCLK_P2                                        ; RP2C02_LITE:inst|PCLK_P3                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                           ;           ;                                  ;                                                ;                                                                 ;                                                               ;                                         ;                                         ; 0            ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 42.94 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 2                     ; 1                   ; -1.833 ns ;              ;
; PLL:inst1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 1                     ; 1                   ; -1.833 ns ;              ;
; MCLK                                    ;                    ; User Pin   ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                            ; To                                                                   ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 12.545 ns                               ; 93.08 MHz ( period = 10.743 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 10.454 ns               ;
; 12.622 ns                               ; 93.76 MHz ( period = 10.666 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 10.363 ns               ;
; 12.640 ns                               ; 93.91 MHz ( period = 10.648 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 10.397 ns               ;
; 12.656 ns                               ; 94.06 MHz ( period = 10.632 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 10.343 ns               ;
; 12.853 ns                               ; 95.83 MHz ( period = 10.435 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 10.174 ns               ;
; 13.163 ns                               ; 98.77 MHz ( period = 10.125 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.836 ns                ;
; 13.240 ns                               ; 99.52 MHz ( period = 10.048 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.745 ns                ;
; 13.274 ns                               ; 99.86 MHz ( period = 10.014 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.725 ns                ;
; 13.377 ns                               ; 100.90 MHz ( period = 9.911 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.622 ns                ;
; 13.435 ns                               ; 101.49 MHz ( period = 9.853 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.564 ns                ;
; 13.471 ns                               ; 101.86 MHz ( period = 9.817 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.556 ns                ;
; 13.504 ns                               ; 102.21 MHz ( period = 9.784 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.562 ns                ;
; 13.507 ns                               ; 102.24 MHz ( period = 9.781 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.559 ns                ;
; 13.533 ns                               ; 102.51 MHz ( period = 9.755 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 9.504 ns                ;
; 13.675 ns                               ; 104.03 MHz ( period = 9.613 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.352 ns                ;
; 13.678 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.349 ns                ;
; 13.683 ns                               ; 104.11 MHz ( period = 9.605 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.383 ns                ;
; 13.688 ns                               ; 104.17 MHz ( period = 9.600 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.378 ns                ;
; 13.742 ns                               ; 104.76 MHz ( period = 9.546 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.243 ns                ;
; 13.743 ns                               ; 104.77 MHz ( period = 9.545 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.284 ns                ;
; 13.755 ns                               ; 104.90 MHz ( period = 9.533 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.272 ns                ;
; 13.758 ns                               ; 104.93 MHz ( period = 9.530 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.269 ns                ;
; 13.764 ns                               ; 105.00 MHz ( period = 9.524 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.302 ns                ;
; 13.767 ns                               ; 105.03 MHz ( period = 9.521 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.299 ns                ;
; 13.776 ns                               ; 105.13 MHz ( period = 9.512 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.223 ns                ;
; 13.801 ns                               ; 105.41 MHz ( period = 9.487 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.226 ns                ;
; 13.804 ns                               ; 105.44 MHz ( period = 9.484 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.223 ns                ;
; 13.816 ns                               ; 105.57 MHz ( period = 9.472 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.183 ns                ;
; 13.824 ns                               ; 105.66 MHz ( period = 9.464 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.242 ns                ;
; 13.827 ns                               ; 105.70 MHz ( period = 9.461 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.239 ns                ;
; 13.833 ns                               ; 105.76 MHz ( period = 9.455 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.194 ns                ;
; 13.848 ns                               ; 105.93 MHz ( period = 9.440 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.179 ns                ;
; 13.851 ns                               ; 105.97 MHz ( period = 9.437 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.176 ns                ;
; 13.851 ns                               ; 105.97 MHz ( period = 9.437 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.215 ns                ;
; 13.854 ns                               ; 106.00 MHz ( period = 9.434 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.173 ns                ;
; 13.859 ns                               ; 106.06 MHz ( period = 9.429 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.168 ns                ;
; 13.906 ns                               ; 106.59 MHz ( period = 9.382 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.121 ns                ;
; 13.909 ns                               ; 106.62 MHz ( period = 9.379 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.118 ns                ;
; 13.916 ns                               ; 106.70 MHz ( period = 9.372 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.150 ns                ;
; 13.919 ns                               ; 106.73 MHz ( period = 9.369 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.147 ns                ;
; 13.934 ns                               ; 106.91 MHz ( period = 9.354 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.132 ns                ;
; 13.934 ns                               ; 106.91 MHz ( period = 9.354 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.093 ns                ;
; 13.937 ns                               ; 106.94 MHz ( period = 9.351 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.129 ns                ;
; 13.939 ns                               ; 106.96 MHz ( period = 9.349 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.088 ns                ;
; 13.943 ns                               ; 107.01 MHz ( period = 9.345 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.123 ns                ;
; 13.948 ns                               ; 107.07 MHz ( period = 9.340 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.118 ns                ;
; 13.967 ns                               ; 107.28 MHz ( period = 9.321 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.032 ns                ;
; 13.971 ns                               ; 107.33 MHz ( period = 9.317 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.028 ns                ;
; 13.980 ns                               ; 107.43 MHz ( period = 9.308 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.047 ns                ;
; 13.985 ns                               ; 107.49 MHz ( period = 9.303 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.042 ns                ;
; 14.003 ns                               ; 107.70 MHz ( period = 9.285 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.063 ns                ;
; 14.008 ns                               ; 107.76 MHz ( period = 9.280 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.058 ns                ;
; 14.022 ns                               ; 107.92 MHz ( period = 9.266 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.005 ns                ;
; 14.027 ns                               ; 107.98 MHz ( period = 9.261 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.000 ns                ;
; 14.030 ns                               ; 108.01 MHz ( period = 9.258 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.037 ns                 ; 9.007 ns                ;
; 14.032 ns                               ; 108.04 MHz ( period = 9.256 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.995 ns                ;
; 14.076 ns                               ; 108.55 MHz ( period = 9.212 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.990 ns                ;
; 14.085 ns                               ; 108.66 MHz ( period = 9.203 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.942 ns                ;
; 14.090 ns                               ; 108.72 MHz ( period = 9.198 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.937 ns                ;
; 14.095 ns                               ; 108.78 MHz ( period = 9.193 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.971 ns                ;
; 14.098 ns                               ; 108.81 MHz ( period = 9.190 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.968 ns                ;
; 14.100 ns                               ; 108.84 MHz ( period = 9.188 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.966 ns                ;
; 14.101 ns                               ; 108.85 MHz ( period = 9.187 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.965 ns                ;
; 14.102 ns                               ; 108.86 MHz ( period = 9.186 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.925 ns                ;
; 14.111 ns                               ; 108.97 MHz ( period = 9.177 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.955 ns                ;
; 14.113 ns                               ; 108.99 MHz ( period = 9.175 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.953 ns                ;
; 14.118 ns                               ; 109.05 MHz ( period = 9.170 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.948 ns                ;
; 14.146 ns                               ; 109.39 MHz ( period = 9.142 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.853 ns                ;
; 14.148 ns                               ; 109.41 MHz ( period = 9.140 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.879 ns                ;
; 14.171 ns                               ; 109.69 MHz ( period = 9.117 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.895 ns                ;
; 14.182 ns                               ; 109.82 MHz ( period = 9.106 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.845 ns                ;
; 14.185 ns                               ; 109.85 MHz ( period = 9.103 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.842 ns                ;
; 14.195 ns                               ; 109.97 MHz ( period = 9.093 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.832 ns                ;
; 14.247 ns                               ; 110.61 MHz ( period = 9.041 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.780 ns                ;
; 14.253 ns                               ; 110.68 MHz ( period = 9.035 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.774 ns                ;
; 14.254 ns                               ; 110.69 MHz ( period = 9.034 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.812 ns                ;
; 14.263 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.803 ns                ;
; 14.269 ns                               ; 110.88 MHz ( period = 9.019 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.797 ns                ;
; 14.273 ns                               ; 110.93 MHz ( period = 9.015 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.793 ns                ;
; 14.273 ns                               ; 110.93 MHz ( period = 9.015 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.793 ns                ;
; 14.275 ns                               ; 110.95 MHz ( period = 9.013 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.791 ns                ;
; 14.277 ns                               ; 110.98 MHz ( period = 9.011 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.789 ns                ;
; 14.281 ns                               ; 111.02 MHz ( period = 9.007 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.785 ns                ;
; 14.282 ns                               ; 111.04 MHz ( period = 9.006 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.784 ns                ;
; 14.298 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.677 ns                ;
; 14.327 ns                               ; 111.59 MHz ( period = 8.961 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.700 ns                ;
; 14.331 ns                               ; 111.64 MHz ( period = 8.957 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.696 ns                ;
; 14.336 ns                               ; 111.71 MHz ( period = 8.952 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.730 ns                ;
; 14.361 ns                               ; 112.02 MHz ( period = 8.927 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.666 ns                ;
; 14.366 ns                               ; 112.08 MHz ( period = 8.922 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.661 ns                ;
; 14.373 ns                               ; 112.17 MHz ( period = 8.915 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.654 ns                ;
; 14.383 ns                               ; 112.30 MHz ( period = 8.905 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.683 ns                ;
; 14.384 ns                               ; 112.31 MHz ( period = 8.904 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.682 ns                ;
; 14.386 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.680 ns                ;
; 14.387 ns                               ; 112.35 MHz ( period = 8.901 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.612 ns                ;
; 14.388 ns                               ; 112.36 MHz ( period = 8.900 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 8.597 ns                ;
; 14.396 ns                               ; 112.46 MHz ( period = 8.892 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.670 ns                ;
; 14.413 ns                               ; 112.68 MHz ( period = 8.875 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.586 ns                ;
; 14.420 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.607 ns                ;
; 14.425 ns                               ; 112.83 MHz ( period = 8.863 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.602 ns                ;
; 14.434 ns                               ; 112.94 MHz ( period = 8.854 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.565 ns                ;
; 14.440 ns                               ; 113.02 MHz ( period = 8.848 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.587 ns                ;
; 14.444 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.583 ns                ;
; 14.444 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.583 ns                ;
; 14.445 ns                               ; 113.08 MHz ( period = 8.843 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.621 ns                ;
; 14.446 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.581 ns                ;
; 14.454 ns                               ; 113.20 MHz ( period = 8.834 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.545 ns                ;
; 14.455 ns                               ; 113.21 MHz ( period = 8.833 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.544 ns                ;
; 14.474 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.501 ns                ;
; 14.478 ns                               ; 113.51 MHz ( period = 8.810 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.549 ns                ;
; 14.488 ns                               ; 113.64 MHz ( period = 8.800 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.578 ns                ;
; 14.505 ns                               ; 113.86 MHz ( period = 8.783 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.522 ns                ;
; 14.506 ns                               ; 113.87 MHz ( period = 8.782 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.560 ns                ;
; 14.514 ns                               ; 113.97 MHz ( period = 8.774 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.552 ns                ;
; 14.520 ns                               ; 114.05 MHz ( period = 8.768 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.507 ns                ;
; 14.524 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.503 ns                ;
; 14.524 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.503 ns                ;
; 14.526 ns                               ; 114.13 MHz ( period = 8.762 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.501 ns                ;
; 14.529 ns                               ; 114.17 MHz ( period = 8.759 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.537 ns                ;
; 14.529 ns                               ; 114.17 MHz ( period = 8.759 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.498 ns                ;
; 14.533 ns                               ; 114.22 MHz ( period = 8.755 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.533 ns                ;
; 14.533 ns                               ; 114.22 MHz ( period = 8.755 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.533 ns                ;
; 14.535 ns                               ; 114.25 MHz ( period = 8.753 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.531 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.546 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.429 ns                ;
; 14.551 ns                               ; 114.46 MHz ( period = 8.737 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.476 ns                ;
; 14.555 ns                               ; 114.51 MHz ( period = 8.733 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.472 ns                ;
; 14.562 ns                               ; 114.60 MHz ( period = 8.726 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.504 ns                ;
; 14.566 ns                               ; 114.65 MHz ( period = 8.722 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.461 ns                ;
; 14.567 ns                               ; 114.67 MHz ( period = 8.721 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.499 ns                ;
; 14.570 ns                               ; 114.71 MHz ( period = 8.718 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.457 ns                ;
; 14.570 ns                               ; 114.71 MHz ( period = 8.718 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.457 ns                ;
; 14.572 ns                               ; 114.73 MHz ( period = 8.716 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.455 ns                ;
; 14.574 ns                               ; 114.76 MHz ( period = 8.714 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.492 ns                ;
; 14.589 ns                               ; 114.96 MHz ( period = 8.699 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.477 ns                ;
; 14.589 ns                               ; 114.96 MHz ( period = 8.699 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.410 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.382 ns                ;
; 14.593 ns                               ; 115.01 MHz ( period = 8.695 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.473 ns                ;
; 14.593 ns                               ; 115.01 MHz ( period = 8.695 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.473 ns                ;
; 14.595 ns                               ; 115.04 MHz ( period = 8.693 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.471 ns                ;
; 14.598 ns                               ; 115.07 MHz ( period = 8.690 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.429 ns                ;
; 14.613 ns                               ; 115.27 MHz ( period = 8.675 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.414 ns                ;
; 14.613 ns                               ; 115.27 MHz ( period = 8.675 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.386 ns                ;
; 14.617 ns                               ; 115.33 MHz ( period = 8.671 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.410 ns                ;
; 14.617 ns                               ; 115.33 MHz ( period = 8.671 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.410 ns                ;
; 14.619 ns                               ; 115.35 MHz ( period = 8.669 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.408 ns                ;
; 14.635 ns                               ; 115.57 MHz ( period = 8.653 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.392 ns                ;
; 14.644 ns                               ; 115.69 MHz ( period = 8.644 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.422 ns                ;
; 14.656 ns                               ; 115.85 MHz ( period = 8.632 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.371 ns                ;
; 14.666 ns                               ; 115.98 MHz ( period = 8.622 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.400 ns                ;
; 14.670 ns                               ; 116.04 MHz ( period = 8.618 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[5]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.396 ns                ;
; 14.671 ns                               ; 116.05 MHz ( period = 8.617 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.356 ns                ;
; 14.675 ns                               ; 116.10 MHz ( period = 8.613 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.352 ns                ;
; 14.675 ns                               ; 116.10 MHz ( period = 8.613 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.352 ns                ;
; 14.677 ns                               ; 116.13 MHz ( period = 8.611 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.350 ns                ;
; 14.681 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.346 ns                ;
; 14.681 ns                               ; 116.18 MHz ( period = 8.607 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.385 ns                ;
; 14.684 ns                               ; 116.23 MHz ( period = 8.604 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.382 ns                ;
; 14.685 ns                               ; 116.24 MHz ( period = 8.603 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.381 ns                ;
; 14.685 ns                               ; 116.24 MHz ( period = 8.603 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.381 ns                ;
; 14.687 ns                               ; 116.27 MHz ( period = 8.601 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[3]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.379 ns                ;
; 14.699 ns                               ; 116.43 MHz ( period = 8.589 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                      ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.367 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.701 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_N2                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.274 ns                ;
; 14.703 ns                               ; 116.48 MHz ( period = 8.585 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[4]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.363 ns                ;
; 14.703 ns                               ; 116.48 MHz ( period = 8.585 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[3]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.363 ns                ;
; 14.704 ns                               ; 116.50 MHz ( period = 8.584 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.362 ns                ;
; 14.705 ns                               ; 116.51 MHz ( period = 8.583 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[4]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.361 ns                ;
; 14.706 ns                               ; 116.52 MHz ( period = 8.582 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.293 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.722 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.253 ns                ;
; 14.726 ns                               ; 116.80 MHz ( period = 8.562 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.301 ns                ;
; 14.728 ns                               ; 116.82 MHz ( period = 8.560 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.299 ns                ;
; 14.730 ns                               ; 116.85 MHz ( period = 8.558 ns )                    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[6]     ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[0]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.336 ns                ;
; 14.737 ns                               ; 116.95 MHz ( period = 8.551 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.290 ns                ;
; 14.740 ns                               ; 116.99 MHz ( period = 8.548 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.287 ns                ;
; 14.754 ns                               ; 117.18 MHz ( period = 8.534 ns )                    ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ; RP2C02_LITE:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.273 ns                ;
; 14.761 ns                               ; 117.27 MHz ( period = 8.527 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 8.224 ns                ;
; 14.762 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 8.223 ns                ;
; 14.762 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.265 ns                ;
; 14.763 ns                               ; 117.30 MHz ( period = 8.525 ns )                    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.264 ns                ;
; 14.769 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.206 ns                ;
; 14.769 ns                               ; None                                                ; RP2C02_LITE:inst|PCLK_P3                                        ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.975 ns                 ; 8.206 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                 ;                                                                      ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                     ; To                       ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 21.716 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 23.288 ns                   ; 23.027 ns                 ; 1.311 ns                ;
; 44.726 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 1.589 ns                ;
; 45.174 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 1.141 ns                ;
; 45.284 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 1.031 ns                ;
; 45.441 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.874 ns                ;
; 45.483 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.832 ns                ;
; 45.651 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.664 ns                ;
+-----------+-----------------------------------------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                ; To                                                                   ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.860 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                       ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[3]               ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.861 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[3]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[6]               ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|EMP_G                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[3]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                      ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[1]               ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGCLIP                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|OCOLN                          ; RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|STEP3[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[3]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                        ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]    ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[0]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[0]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]    ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[5]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[7]       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                        ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                        ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[3]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[3]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[7]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5                       ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3                       ; RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[3]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[3]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                        ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[1]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[5]        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.875 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.879 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[6]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[6]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.670 ns                 ;
; 0.879 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[6]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.670 ns                 ;
; 0.880 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.671 ns                 ;
; 0.880 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BPORCH_FF    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PICT1         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.671 ns                 ;
; 0.882 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.673 ns                 ;
; 0.883 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0]    ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.674 ns                 ;
; 0.885 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.676 ns                 ;
; 0.885 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.676 ns                 ;
; 0.887 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.678 ns                 ;
; 0.887 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.678 ns                 ;
; 0.895 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.686 ns                 ;
; 1.031 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR1[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[3]        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.033 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                  ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR2[5]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR2[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0]                      ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.035 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.826 ns                 ;
; 1.037 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.828 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q3                                   ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q4                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[0]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[0]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[1]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[2]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|W1R[2]               ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBCLIP                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SR3[5]                       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|FSR3[6]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q4                                   ; RP2C02_LITE:inst|OAM:MOD_OAM|W4Q5                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[4]      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[4]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[1]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF  ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[3]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATRO[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[5]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[3]       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[3]      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET2        ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET3         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]    ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[2]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_IN       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_OUT       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[6]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|SPR_OV                                 ; RP2C02_LITE:inst|OAM:MOD_OAM|SPR_OV                                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTB_IN       ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTB_OUT       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]       ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[0]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]    ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[1]                      ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC2[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|OBOUT[2]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TP[5]                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[2]      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[2]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB         ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[3]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[6]       ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]|CNT           ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]|CNT1           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[6]      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[6]          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|OBOUT[4]                       ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TP[7]                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FPORCH_FF    ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FPORCH_FF     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[4]|CNT1                ; RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[4]|CNT                  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.048 ns                                ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[1] ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                 ;                                                                      ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                                        ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                     ; To                       ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.873 ns      ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 1.041 ns      ; RP2C02_LITE:inst|PCLK_P1 ; RP2C02_LITE:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.083 ns      ; RP2C02_LITE:inst|PCLK_N1 ; RP2C02_LITE:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.874 ns                 ;
; 1.240 ns      ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 1.031 ns                 ;
; 1.350 ns      ; RP2C02_LITE:inst|PCLK_P3 ; RP2C02_LITE:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 1.141 ns                 ;
; 1.798 ns      ; RP2C02_LITE:inst|PCLK_N2 ; RP2C02_LITE:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 1.589 ns                 ;
; 24.808 ns     ; RP2C02_LITE:inst|PCLK_P2 ; RP2C02_LITE:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; -23.288 ns                 ; -23.497 ns                 ; 1.311 ns                 ;
+---------------+--------------------------+--------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                                                                   ; To Clock ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 10.471 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A   ; None         ; 10.161 ns  ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A   ; None         ; 9.843 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.555 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.555 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.555 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.555 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.555 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.508 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 9.454 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.454 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.454 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.454 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.454 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.409 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 9.274 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.270 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 9.156 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.143 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.095 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[0]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 9.056 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 9.042 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[4]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 9.002 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.002 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.002 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.995 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[6]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.990 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.958 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.930 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.901 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.901 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.901 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.869 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.850 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[5]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.831 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.746 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.744 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[2]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.690 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.690 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.621 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[0]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.585 ns   ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A   ; None         ; 8.567 ns   ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A   ; None         ; 8.531 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.513 ns   ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.495 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.454 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[1]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.451 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.428 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[3]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.394 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.366 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[3]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.350 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[7]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.349 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.347 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.296 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.256 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.202 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[4]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.200 ns   ; PD_BUS[4] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.198 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.178 ns   ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[5]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.176 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.082 ns   ; PALSEL1   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A   ; None         ; 8.047 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.041 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.025 ns   ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A   ; None         ; 8.013 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.012 ns   ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.949 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[1]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.941 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.920 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[2]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.910 ns   ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.899 ns   ; PD_BUS[2] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.885 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.858 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.828 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[7]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.809 ns   ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.688 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.685 ns   ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.639 ns   ; PALSEL0   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A   ; None         ; 7.601 ns   ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.477 ns   ; MODE      ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 7.473 ns   ; MODE      ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 7.422 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.342 ns   ; DB[1]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.338 ns   ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A   ; None         ; 7.337 ns   ; DB[0]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.040 ns   ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A   ; None         ; 6.999 ns   ; DB[2]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.984 ns   ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 6.941 ns   ; DB[3]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.507 ns   ; DB[7]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.492 ns   ; A[0]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 6.485 ns   ; DB[5]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.368 ns   ; A[1]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 6.253 ns   ; DB[6]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.243 ns   ; A[2]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 6.234 ns   ; DB[4]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                 ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 12.327 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.839 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.666 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.528 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.436 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 11.427 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 11.427 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.423 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.370 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.316 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.260 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.244 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.117 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.089 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.068 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 11.050 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 10.985 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.919 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.910 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.759 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.743 ns  ; RP2C02_LITE:inst|PCLK_N2                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.712 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.639 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 10.639 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.582 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.581 ns  ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 10.567 ns  ; RP2C02_LITE:inst|PCLK_P3                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.462 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.380 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.356 ns  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 10.353 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 10.344 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 10.344 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 10.189 ns  ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[8]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 10.094 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 10.085 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 10.085 ns  ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.084 ns  ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.985 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 9.967 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 9.878 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[10]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.735 ns   ; RP2C02_LITE:inst|PCLK_P4                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.726 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 9.708 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 9.704 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.687 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.683 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.615 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH                                                                                              ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.587 ns   ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.579 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.579 ns   ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.556 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 9.556 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 9.498 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 9.463 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.414 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.391 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.297 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 9.297 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 9.239 ns   ; RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 9.208 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.194 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.174 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[12]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.171 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.053 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.053 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[11]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.948 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.943 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.939 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.916 ns   ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.863 ns   ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[13]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.813 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                                                                   ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 8.804 ns   ; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                                                                   ; PD_BUS[3] ; MCLK       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                      ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                                                                                   ; To Clock ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -6.182 ns ; DB[4]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.191 ns ; A[2]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.201 ns ; DB[6]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.316 ns ; A[1]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.433 ns ; DB[5]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.440 ns ; A[0]      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.455 ns ; DB[7]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.889 ns ; DB[3]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.932 ns ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -6.947 ns ; DB[2]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.988 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A           ; None        ; -7.275 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A           ; None        ; -7.285 ns ; DB[0]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.286 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A           ; None        ; -7.290 ns ; DB[1]     ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.370 ns ; PD_BUS[3] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.421 ns ; MODE      ; RP2C02_LITE:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -7.425 ns ; MODE      ; RP2C02_LITE:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -7.491 ns ; PALSEL0   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A           ; None        ; -7.526 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A           ; None        ; -7.549 ns ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.633 ns ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.636 ns ; PD_BUS[7] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.757 ns ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.776 ns ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[7]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.806 ns ; PD_BUS[3] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.833 ns ; PD_BUS[1] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.847 ns ; PD_BUS[2] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.858 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.868 ns ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[2]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.889 ns ; PD_BUS[6] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.897 ns ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[1]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.934 ns ; PALSEL1   ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A           ; None        ; -7.960 ns ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.961 ns ; PD_BUS[0] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.973 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A           ; None        ; -7.989 ns ; PD_BUS[7] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.995 ns ; PD_BUS[7] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.124 ns ; PD_BUS[3] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.126 ns ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[5]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.146 ns ; PD_BUS[1] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.146 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A           ; None        ; -8.148 ns ; PD_BUS[4] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.150 ns ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[4]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.204 ns ; PD_BUS[1] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.244 ns ; PD_BUS[0] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.295 ns ; PD_BUS[6] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.297 ns ; PD_BUS[6] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.298 ns ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[7]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.314 ns ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[3]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.342 ns ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.376 ns ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[3]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.399 ns ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.402 ns ; PD_BUS[1] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[1]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.443 ns ; PD_BUS[4] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.461 ns ; DENDY     ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.479 ns ; PD_BUS[4] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.569 ns ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[0]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.638 ns ; PD_BUS[5] ; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.638 ns ; PD_BUS[5] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.692 ns ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[2]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.694 ns ; PD_BUS[2] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.779 ns ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[6]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.798 ns ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[5]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.817 ns ; PD_BUS[3] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.849 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.849 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.849 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.878 ns ; PD_BUS[2] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.906 ns ; PD_BUS[7] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.938 ns ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.943 ns ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[6]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.950 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.950 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.950 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.990 ns ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDTA[4]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -9.004 ns ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -9.043 ns ; PD_BUS[0] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|PDAT[0]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -9.091 ns ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.104 ns ; PD_BUS[2] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.218 ns ; PD_BUS[6] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -9.222 ns ; PD_BUS[0] ; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.357 ns ; PD_BUS[4] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -9.402 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.402 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.402 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.402 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.402 ns ; R_W       ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.456 ns ; PD_BUS[5] ; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -9.503 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.503 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.503 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.503 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.503 ns ; nDBE      ; RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.770 ns ; MODE      ; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A           ; None        ; -9.791 ns ; PD_BUS[5] ; RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Sep 24 13:55:05 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PPU_LITE -c PPU_LITE --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 12.545 ns for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN" and destination register "RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]"
    Info: Fmax is 93.08 MHz (period= 10.743 ns)
    Info: + Largest register to register requirement is 22.999 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 21.455 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.028 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.565 ns) + CELL(0.711 ns) = 2.276 ns; Loc. = LC_X9_Y8_N0; Fanout = 3; REG Node = 'RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]'
                Info: Total cell delay = 0.711 ns ( 31.24 % )
                Info: Total interconnect delay = 1.565 ns ( 68.76 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X7_Y9_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN'
                Info: Total cell delay = 0.711 ns ( 30.86 % )
                Info: Total interconnect delay = 1.593 ns ( 69.14 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 10.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y9_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN'
        Info: 2: + IC(1.207 ns) + CELL(0.442 ns) = 1.649 ns; Loc. = LC_X10_Y9_N8; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SPR~5'
        Info: 3: + IC(2.121 ns) + CELL(0.590 ns) = 4.360 ns; Loc. = LC_X11_Y9_N5; Fanout = 5; COMB Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SPR~12'
        Info: 4: + IC(1.291 ns) + CELL(0.590 ns) = 6.241 ns; Loc. = LC_X10_Y7_N7; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZCOL[0]~1'
        Info: 5: + IC(1.236 ns) + CELL(0.590 ns) = 8.067 ns; Loc. = LC_X9_Y8_N4; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZCOL[0]~3'
        Info: 6: + IC(2.078 ns) + CELL(0.309 ns) = 10.454 ns; Loc. = LC_X9_Y8_N0; Fanout = 3; REG Node = 'RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]'
        Info: Total cell delay = 2.521 ns ( 24.12 % )
        Info: Total interconnect delay = 7.933 ns ( 75.88 % )
Info: Slack time is 21.716 ns for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02_LITE:inst|PCLK_P2" and destination register "RP2C02_LITE:inst|PCLK_P4"
    Info: Fmax is restricted to 275.03 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 23.027 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 21.455 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with inverted offset of 21.455 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X20_Y7_N1; Fanout = 11; REG Node = 'RP2C02_LITE:inst|PCLK_P4'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 1.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
        Info: 2: + IC(1.196 ns) + CELL(0.115 ns) = 1.311 ns; Loc. = LC_X20_Y7_N1; Fanout = 11; REG Node = 'RP2C02_LITE:inst|PCLK_P4'
        Info: Total cell delay = 0.115 ns ( 8.77 % )
        Info: Total interconnect delay = 1.196 ns ( 91.23 % )
Info: No valid register-to-register data paths exist for clock "MCLK"
Info: Minimum slack time is 860 ps for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1" and destination register "RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2"
    Info: + Shortest register to register delay is 0.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y6_N2; Fanout = 1; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1'
        Info: 2: + IC(0.536 ns) + CELL(0.115 ns) = 0.651 ns; Loc. = LC_X19_Y6_N0; Fanout = 2; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2'
        Info: Total cell delay = 0.115 ns ( 17.67 % )
        Info: Total interconnect delay = 0.536 ns ( 82.33 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X19_Y6_N0; Fanout = 2; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X19_Y6_N2; Fanout = 1; REG Node = 'RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 873 ps for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02_LITE:inst|PCLK_P2" and destination register "RP2C02_LITE:inst|PCLK_P3"
    Info: + Shortest register to register delay is 0.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
        Info: 2: + IC(0.549 ns) + CELL(0.115 ns) = 0.664 ns; Loc. = LC_X19_Y7_N4; Fanout = 12; REG Node = 'RP2C02_LITE:inst|PCLK_P3'
        Info: Total cell delay = 0.115 ns ( 17.32 % )
        Info: Total interconnect delay = 0.549 ns ( 82.68 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X19_Y7_N4; Fanout = 12; REG Node = 'RP2C02_LITE:inst|PCLK_P3'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X19_Y7_N2; Fanout = 3; REG Node = 'RP2C02_LITE:inst|PCLK_P2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF" (data pin = "MODE", clock pin = "MCLK") is 10.471 ns
    Info: + Longest pin to register delay is 10.919 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_55; Fanout = 12; PIN Node = 'MODE'
        Info: 2: + IC(5.819 ns) + CELL(0.292 ns) = 7.580 ns; Loc. = LC_X21_Y4_N4; Fanout = 3; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN~4'
        Info: 3: + IC(1.216 ns) + CELL(0.590 ns) = 9.386 ns; Loc. = LC_X22_Y5_N4; Fanout = 1; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF~0'
        Info: 4: + IC(1.224 ns) + CELL(0.309 ns) = 10.919 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 2.660 ns ( 24.36 % )
        Info: Total interconnect delay = 8.259 ns ( 75.64 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X22_Y6_N7; Fanout = 2; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 0.711 ns ( 30.67 % )
        Info: Total interconnect delay = 1.607 ns ( 69.33 % )
Info: tco from clock "MCLK" to destination pin "nRD" through register "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF" is 12.327 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X21_Y6_N7; Fanout = 6; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF'
        Info: Total cell delay = 0.711 ns ( 30.67 % )
        Info: Total interconnect delay = 1.607 ns ( 69.33 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 11.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y6_N7; Fanout = 6; REG Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF'
        Info: 2: + IC(1.278 ns) + CELL(0.442 ns) = 1.720 ns; Loc. = LC_X21_Y8_N3; Fanout = 25; COMB Node = 'RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK'
        Info: 3: + IC(2.064 ns) + CELL(0.590 ns) = 4.374 ns; Loc. = LC_X18_Y8_N6; Fanout = 9; COMB Node = 'RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|nRD~0'
        Info: 4: + IC(5.120 ns) + CELL(2.124 ns) = 11.618 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'nRD'
        Info: Total cell delay = 3.156 ns ( 27.16 % )
        Info: Total interconnect delay = 8.462 ns ( 72.84 % )
Info: th for register "RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]" (data pin = "DB[4]", clock pin = "MCLK") is -6.182 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X17_Y10_N6; Fanout = 11; REG Node = 'RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]'
        Info: Total cell delay = 0.711 ns ( 30.67 % )
        Info: Total interconnect delay = 1.607 ns ( 69.33 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'DB[4]'
        Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X16_Y14_N1; Fanout = 1; COMB Node = 'DB~3'
        Info: 3: + IC(5.092 ns) + CELL(0.115 ns) = 6.682 ns; Loc. = LC_X17_Y10_N6; Fanout = 11; REG Node = 'RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]'
        Info: Total cell delay = 1.590 ns ( 23.80 % )
        Info: Total interconnect delay = 5.092 ns ( 76.20 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Generated suppressed messages file D:/PPU_REVERSE/FPGA/PPU_LITE/PPU_LITE.tan.smsg
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Wed Sep 24 13:55:06 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in D:/PPU_REVERSE/FPGA/PPU_LITE/PPU_LITE.tan.smsg.


