#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Dec 13 14:49:02 2019
# Process ID: 8764
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12872 E:\AOften\Computer Organization and Design\lab\vivado6\Pipelining\Pipelining.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 754.211 ; gain = 110.887
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {e:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {non_registered} CONFIG.output_options {non_registered} CONFIG.coefficient_file {E:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target {instantiation_template} [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}]
launch_run -jobs 4 dist_mem_gen_0_synth_1
[Fri Dec 13 14:54:17 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts} -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files -fileset dist_mem_gen_0 {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}
INFO: [Project 1-386] Moving file 'e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ip/dist_mem_gen_0} {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts/dist_mem_gen_0}
remove_files -fileset InstructionROM {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}
INFO: [Project 1-386] Moving file 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM/InstructionROM.xci' from fileset 'InstructionROM' to fileset 'sources_1'.
file delete -force {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ip/InstructionROM} {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts/InstructionROM}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target {instantiation_template} [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}]
launch_run -jobs 4 dist_mem_gen_0_synth_1
[Fri Dec 13 14:56:16 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts} -force -quiet
remove_files -fileset dist_mem_gen_0 {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci}}
INFO: [Project 1-386] Moving file 'e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ip/dist_mem_gen_0}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name InstructionROM
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target {instantiation_template} [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
launch_run -jobs 4 InstructionROM_synth_1
[Fri Dec 13 14:56:55 2019] Launched InstructionROM_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/InstructionROM_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:1]
[Fri Dec 13 14:58:02 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 15:06:15 2019...
