

================================================================
== Vitis HLS Report for 'pool_Pipeline_VITIS_LOOP_178_2'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.990 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       35|  0.105 us|  0.175 us|   21|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_178_2  |       19|       33|        21|          1|          1|  0 ~ 14|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     672|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     216|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     157|    -|
|Register         |        -|     -|    1333|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1333|    1269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |hcmp_16ns_16ns_1_2_no_dsp_1_U243   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U244   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U245   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U246   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U247   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U248   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U249   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U250   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U251   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U252   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U253   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U254   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U255   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U256   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U257   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hcmp_16ns_16ns_1_2_no_dsp_1_U258   |hcmp_16ns_16ns_1_2_no_dsp_1   |        0|   0|  0|   0|    0|
    |hdiv_16ns_16ns_16_7_no_dsp_1_U241  |hdiv_16ns_16ns_16_7_no_dsp_1  |        0|   0|  0|   0|    0|
    |hdiv_16ns_16ns_16_7_no_dsp_1_U242  |hdiv_16ns_16ns_16_7_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_21_16_1_1_U259                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U260                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U261                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U262                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U263                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U264                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U265                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U266                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U267                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U268                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U269                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U270                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U271                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U272                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U273                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U274                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U275                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U276                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U277                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U278                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U279                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U280                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U281                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U282                 |mux_21_16_1_1                 |        0|   0|  0|   9|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|   0|  0| 216|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln151_1_fu_505_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln151_2_fu_517_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln151_3_fu_529_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln151_fu_493_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln178_fu_482_p2        |         +|   0|  0|  71|          64|           2|
    |add_ln188_fu_466_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln196_1_fu_1295_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln196_fu_1306_p2       |         +|   0|  0|  71|          64|           1|
    |ap_condition_1315          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1318          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1321          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1324          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_443_p2      |      icmp|   0|  0|  29|          64|          64|
    |select_ln112_1_fu_1142_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_2_fu_1162_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_3_fu_1168_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_4_fu_1188_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_5_fu_1194_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_6_fu_1214_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_7_fu_1220_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln112_fu_1136_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln116_1_fu_1129_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_2_fu_1148_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_3_fu_1155_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_4_fu_1174_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_5_fu_1181_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_6_fu_1200_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_7_fu_1207_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln116_fu_1122_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln189_1_fu_1240_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln189_2_fu_1252_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln189_3_fu_1264_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln189_fu_1226_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln191_1_fu_1246_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln191_2_fu_1258_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln191_3_fu_1270_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln191_fu_1233_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln151_fu_683_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 672|         285|         512|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |I_0_0_address0            |  14|          3|   10|         30|
    |I_0_0_address1            |  14|          3|   10|         30|
    |I_0_1_address0            |  14|          3|   10|         30|
    |I_0_1_address1            |  14|          3|   10|         30|
    |I_1_0_address0            |  14|          3|   10|         30|
    |I_1_0_address1            |  14|          3|   10|         30|
    |I_1_1_address0            |  14|          3|   10|         30|
    |I_1_1_address1            |  14|          3|   10|         30|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter21  |   9|          2|    1|          2|
    |x1_fu_98                  |   9|          2|   64|        128|
    |x_fu_102                  |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 157|         34|  211|        502|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |O_addr_reg_1656                          |  12|   0|   12|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |arg_assign_0_1_reg_1520                  |  16|   0|   16|          0|
    |arg_assign_0_1_reg_1520_pp0_iter4_reg    |  16|   0|   16|          0|
    |arg_assign_17_1_reg_1548                 |  16|   0|   16|          0|
    |arg_assign_17_1_reg_1548_pp0_iter4_reg   |  16|   0|   16|          0|
    |arg_assign_1_0_1_reg_1527                |  16|   0|   16|          0|
    |arg_assign_1_0_1_reg_1527_pp0_iter4_reg  |  16|   0|   16|          0|
    |arg_assign_1_1_1_reg_1555                |  16|   0|   16|          0|
    |arg_assign_1_1_1_reg_1555_pp0_iter4_reg  |  16|   0|   16|          0|
    |arg_assign_1_1_reg_1541                  |  16|   0|   16|          0|
    |arg_assign_1_1_reg_1541_pp0_iter4_reg    |  16|   0|   16|          0|
    |arg_assign_1_reg_1513                    |  16|   0|   16|          0|
    |arg_assign_1_reg_1513_pp0_iter4_reg      |  16|   0|   16|          0|
    |arg_assign_reg_1506                      |  16|   0|   16|          0|
    |arg_assign_reg_1506_pp0_iter4_reg        |  16|   0|   16|          0|
    |arg_assign_s_reg_1534                    |  16|   0|   16|          0|
    |arg_assign_s_reg_1534_pp0_iter4_reg      |  16|   0|   16|          0|
    |div1_reg_1666                            |  16|   0|   16|          0|
    |div_reg_1661                             |  16|   0|   16|          0|
    |icmp_ln1027_reg_1397                     |   1|   0|    1|          0|
    |lshr_ln151_5_reg_1420                    |  10|   0|   10|          0|
    |lshr_ln_reg_1414                         |  10|   0|   10|          0|
    |select_ln112_1_reg_1568                  |  16|   0|   16|          0|
    |select_ln112_1_reg_1568_pp0_iter6_reg    |  16|   0|   16|          0|
    |select_ln112_2_reg_1574                  |  16|   0|   16|          0|
    |select_ln112_3_reg_1580                  |  16|   0|   16|          0|
    |select_ln112_4_reg_1586                  |  16|   0|   16|          0|
    |select_ln112_5_reg_1592                  |  16|   0|   16|          0|
    |select_ln112_6_reg_1598                  |  16|   0|   16|          0|
    |select_ln112_7_reg_1604                  |  16|   0|   16|          0|
    |select_ln112_reg_1562                    |  16|   0|   16|          0|
    |select_ln112_reg_1562_pp0_iter6_reg      |  16|   0|   16|          0|
    |select_ln189_1_reg_1622                  |  16|   0|   16|          0|
    |select_ln189_1_reg_1622_pp0_iter10_reg   |  16|   0|   16|          0|
    |select_ln189_2_reg_1634                  |  16|   0|   16|          0|
    |select_ln189_2_reg_1634_pp0_iter12_reg   |  16|   0|   16|          0|
    |select_ln189_3_reg_1646                  |  16|   0|   16|          0|
    |select_ln189_reg_1610                    |  16|   0|   16|          0|
    |select_ln189_reg_1610_pp0_iter8_reg      |  16|   0|   16|          0|
    |select_ln191_1_reg_1628                  |  16|   0|   16|          0|
    |select_ln191_1_reg_1628_pp0_iter10_reg   |  16|   0|   16|          0|
    |select_ln191_2_reg_1640                  |  16|   0|   16|          0|
    |select_ln191_2_reg_1640_pp0_iter12_reg   |  16|   0|   16|          0|
    |select_ln191_3_reg_1651                  |  16|   0|   16|          0|
    |select_ln191_reg_1616                    |  16|   0|   16|          0|
    |select_ln191_reg_1616_pp0_iter8_reg      |  16|   0|   16|          0|
    |trunc_ln188_reg_1401                     |   1|   0|    1|          0|
    |trunc_ln188_reg_1401_pp0_iter2_reg       |   1|   0|    1|          0|
    |x1_fu_98                                 |  64|   0|   64|          0|
    |x_fu_102                                 |  64|   0|   64|          0|
    |zext_ln175_cast_reg_1392                 |   8|   0|   64|         56|
    |icmp_ln1027_reg_1397                     |  64|  32|    1|          0|
    |select_ln112_2_reg_1574                  |  64|  32|   16|          0|
    |select_ln112_3_reg_1580                  |  64|  32|   16|          0|
    |select_ln112_4_reg_1586                  |  64|  32|   16|          0|
    |select_ln112_5_reg_1592                  |  64|  32|   16|          0|
    |select_ln112_6_reg_1598                  |  64|  32|   16|          0|
    |select_ln112_7_reg_1604                  |  64|  32|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1333| 224| 1038|         56|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pool_Pipeline_VITIS_LOOP_178_2|  return value|
|zext_ln541      |   in|    8|     ap_none|                      zext_ln541|        scalar|
|sext_ln178      |   in|   32|     ap_none|                      sext_ln178|        scalar|
|O_address0      |  out|   12|   ap_memory|                               O|         array|
|O_ce0           |  out|    1|   ap_memory|                               O|         array|
|O_we0           |  out|    1|   ap_memory|                               O|         array|
|O_d0            |  out|   32|   ap_memory|                               O|         array|
|zext_ln175      |   in|    8|     ap_none|                      zext_ln175|        scalar|
|zext_ln151_2    |   in|   10|     ap_none|                    zext_ln151_2|        scalar|
|I_0_0_address0  |  out|   10|   ap_memory|                           I_0_0|         array|
|I_0_0_ce0       |  out|    1|   ap_memory|                           I_0_0|         array|
|I_0_0_q0        |   in|   32|   ap_memory|                           I_0_0|         array|
|I_0_0_address1  |  out|   10|   ap_memory|                           I_0_0|         array|
|I_0_0_ce1       |  out|    1|   ap_memory|                           I_0_0|         array|
|I_0_0_q1        |   in|   32|   ap_memory|                           I_0_0|         array|
|zext_ln151_3    |   in|   10|     ap_none|                    zext_ln151_3|        scalar|
|I_0_1_address0  |  out|   10|   ap_memory|                           I_0_1|         array|
|I_0_1_ce0       |  out|    1|   ap_memory|                           I_0_1|         array|
|I_0_1_q0        |   in|   32|   ap_memory|                           I_0_1|         array|
|I_0_1_address1  |  out|   10|   ap_memory|                           I_0_1|         array|
|I_0_1_ce1       |  out|    1|   ap_memory|                           I_0_1|         array|
|I_0_1_q1        |   in|   32|   ap_memory|                           I_0_1|         array|
|I_1_0_address0  |  out|   10|   ap_memory|                           I_1_0|         array|
|I_1_0_ce0       |  out|    1|   ap_memory|                           I_1_0|         array|
|I_1_0_q0        |   in|   32|   ap_memory|                           I_1_0|         array|
|I_1_0_address1  |  out|   10|   ap_memory|                           I_1_0|         array|
|I_1_0_ce1       |  out|    1|   ap_memory|                           I_1_0|         array|
|I_1_0_q1        |   in|   32|   ap_memory|                           I_1_0|         array|
|I_1_1_address0  |  out|   10|   ap_memory|                           I_1_1|         array|
|I_1_1_ce0       |  out|    1|   ap_memory|                           I_1_1|         array|
|I_1_1_q0        |   in|   32|   ap_memory|                           I_1_1|         array|
|I_1_1_address1  |  out|   10|   ap_memory|                           I_1_1|         array|
|I_1_1_ce1       |  out|    1|   ap_memory|                           I_1_1|         array|
|I_1_1_q1        |   in|   32|   ap_memory|                           I_1_1|         array|
|y_cast          |   in|    1|     ap_none|                          y_cast|        scalar|
|or_ln112        |   in|    1|     ap_none|                        or_ln112|        scalar|
|empty           |   in|    1|     ap_none|                           empty|        scalar|
|mul             |   in|   16|     ap_none|                             mul|        scalar|
+----------------+-----+-----+------------+--------------------------------+--------------+

