<stg><name>mul_v2</name>


<trans_list>

<trans id="519" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
:0 %tz = alloca i32 1

]]></Node>
<StgValue><ssdm name="tz"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
:1 %ty = alloca i32 1

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32">
<![CDATA[
:3 %tx = alloca i32 1

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32">
<![CDATA[
:4 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %s_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %co_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %co

]]></Node>
<StgValue><ssdm name="co_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %ho_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ho

]]></Node>
<StgValue><ssdm name="ho_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %wo_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wo

]]></Node>
<StgValue><ssdm name="wo_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %O_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %O

]]></Node>
<StgValue><ssdm name="O_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %wk_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wk

]]></Node>
<StgValue><ssdm name="wk_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %ci_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ci

]]></Node>
<StgValue><ssdm name="ci_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %hi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %hi

]]></Node>
<StgValue><ssdm name="hi_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %wi_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wi

]]></Node>
<StgValue><ssdm name="wi_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32">
<![CDATA[
:14 %empty = trunc i32 %ci_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
:15 %empty_23 = trunc i32 %hi_read

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
:16 %empty_24 = trunc i32 %ci_read

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
:17 %empty_25 = trunc i32 %s_read

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
:18 %empty_26 = trunc i32 %wk_read

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
:19 %empty_27 = trunc i32 %wi_read

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
:20 %empty_28 = trunc i32 %wk_read

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:21 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @mul_v2_str

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Inp, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Inp, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wi

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wi, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hi

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hi, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ci

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ci, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wk, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %O, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wo

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wo, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ho

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ho, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %co

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:56 %mul_ln87 = mul i6 %empty_28, i6 %empty_28

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57 %mul_ln91_1 = mul i8 %empty_27, i8 %empty_24

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:58 %mul_ln91_2 = mul i6 %empty, i6 %empty_28

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:59 %store_ln87 = store i6 0, i6 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:60 %store_ln87 = store i3 0, i3 %tx

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:61 %store_ln87 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:62 %store_ln87 = store i3 0, i3 %ty

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:63 %store_ln87 = store i2 0, i2 %tz

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:64 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten19_load = load i6 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6 %icmp_ln87 = icmp_eq  i6 %indvar_flatten19_load, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %add_ln87_1 = add i6 %indvar_flatten19_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln87 = br i1 %icmp_ln87, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.split5:0 %tz_load = load i2 %tz

]]></Node>
<StgValue><ssdm name="tz_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split5:1 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split5:5 %icmp_ln88 = icmp_eq  i5 %indvar_flatten_load, i5 10

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:16 %xor_ln87 = xor i1 %icmp_ln88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:17 %icmp_ln89 = icmp_eq  i2 %tz_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:18 %and_ln87 = and i1 %icmp_ln89, i1 %xor_ln87

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:21 %or_ln88 = or i1 %and_ln87, i1 %icmp_ln88

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split5:22 %select_ln88 = select i1 %or_ln88, i2 0, i2 %tz_load

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
.split5:31 %trunc_ln91 = trunc i2 %select_ln88

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1">
<![CDATA[
.split5:32 %zext_ln91_2 = zext i1 %trunc_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="5" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:33 %udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="udiv_ln91"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="5" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:45 %urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="urem_ln91"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:311 %add_ln89 = add i2 %select_ln88, i2 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split5:312 %add_ln88_1 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split5:313 %select_ln88_3 = select i1 %icmp_ln88, i5 1, i5 %add_ln88_1

]]></Node>
<StgValue><ssdm name="select_ln88_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:314 %store_ln87 = store i6 %add_ln87_1, i6 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:316 %store_ln88 = store i5 %select_ln88_3, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:318 %store_ln89 = store i2 %add_ln89, i2 %tz

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="107" st_id="2" stage="4" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:33 %udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="udiv_ln91"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="4" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:45 %urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="urem_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split5:2 %tx_load = load i3 %tx

]]></Node>
<StgValue><ssdm name="tx_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split5:7 %add_ln87_2 = add i3 %tx_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split5:8 %select_ln87_1 = select i1 %icmp_ln88, i3 %add_ln87_2, i3 %tx_load

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="3">
<![CDATA[
.split5:10 %zext_ln87_1 = zext i3 %select_ln87_1

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:11 %mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:12 %add_ln87 = add i8 %zext_ln87_1, i8 %empty_23

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:13 %mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="3" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:33 %udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="udiv_ln91"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="3" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:45 %urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="urem_ln91"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:315 %store_ln87 = store i3 %select_ln87_1, i3 %tx

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="119" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:11 %mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:13 %mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:33 %udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="udiv_ln91"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:45 %urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="urem_ln91"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %ty_1 = load i3 %ty

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="and_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="3">
<![CDATA[
:2 %ty_cast = zext i3 %ty_1

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="and_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %tmp4 = mul i8 %ty_cast, i8 %empty_26

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="and_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %mul10 = mul i8 %tmp4, i8 %empty_25

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split5:6 %select_ln87 = select i1 %icmp_ln88, i3 0, i3 %ty_1

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:11 %mul_ln87_1 = mul i8 %zext_ln87_1, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:13 %mul_ln87_2 = mul i8 %add_ln87, i8 %empty_27

]]></Node>
<StgValue><ssdm name="mul_ln87_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split5:14 %select_ln87_2 = select i1 %icmp_ln88, i8 0, i8 %mul10

]]></Node>
<StgValue><ssdm name="select_ln87_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split5:19 %ty_3 = add i3 %select_ln87, i3 1

]]></Node>
<StgValue><ssdm name="ty_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split5:23 %select_ln88_1 = select i1 %and_ln87, i3 %ty_3, i3 %select_ln87

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
.split5:25 %ty_cast_mid1 = zext i3 %ty_3

]]></Node>
<StgValue><ssdm name="ty_cast_mid1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:26 %tmp4_mid1 = mul i8 %ty_cast_mid1, i8 %empty_26

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:27 %mul10_mid1 = mul i8 %tmp4_mid1, i8 %empty_25

]]></Node>
<StgValue><ssdm name="mul10_mid1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split5:28 %select_ln88_2 = select i1 %and_ln87, i8 %mul10_mid1, i8 %select_ln87_2

]]></Node>
<StgValue><ssdm name="select_ln88_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:33 %udiv_ln91 = udiv i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="udiv_ln91"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1">
<![CDATA[
.split5:34 %trunc_ln91_2 = trunc i1 %udiv_ln91

]]></Node>
<StgValue><ssdm name="trunc_ln91_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split5:35 %select_ln91 = select i1 %trunc_ln91_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:36 %and_ln91 = and i8 %empty_23, i8 %select_ln91

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:37 %mul_ln91 = mul i8 %and_ln91, i8 %mul_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:38 %add_ln91 = add i8 %mul_ln87_1, i8 %mul_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="5">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:45 %urem_ln91 = urem i32 %zext_ln91_2, i32 %co_read

]]></Node>
<StgValue><ssdm name="urem_ln91"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:160 %add_ln100 = add i8 %mul_ln87_2, i8 %mul_ln91

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:317 %store_ln88 = store i3 %select_ln88_1, i3 %ty

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="147" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:38 %add_ln91 = add i8 %mul_ln87_1, i8 %mul_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:39 %add_ln91_1 = add i8 %add_ln91, i8 %select_ln88_2

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
.split5:40 %zext_ln91 = zext i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:41 %mul_v2_I_addr = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="8">
<![CDATA[
.split5:42 %mul_v2_I_load = load i8 %mul_v2_I_addr

]]></Node>
<StgValue><ssdm name="mul_v2_I_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1">
<![CDATA[
.split5:46 %trunc_ln91_4 = trunc i1 %urem_ln91

]]></Node>
<StgValue><ssdm name="trunc_ln91_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split5:47 %select_ln91_1 = select i1 %trunc_ln91_4, i6 63, i6 0

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:48 %and_ln91_1 = and i6 %empty_28, i6 %select_ln91_1

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:49 %mul_ln91_3 = mul i6 %and_ln91_1, i6 %mul_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
.split5:50 %zext_ln91_1 = zext i6 %mul_ln91_3

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:51 %mul_v2_filter_addr = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
.split5:52 %mul_v2_filter_load = load i6 %mul_v2_filter_addr

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:82 %add_ln94 = add i8 %add_ln91_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
.split5:83 %zext_ln94 = zext i8 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:84 %mul_v2_I_addr_3 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
.split5:85 %mul_v2_I_load_3 = load i8 %mul_v2_I_addr_3

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_3"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:88 %add_ln94_1 = add i6 %mul_ln91_3, i6 3

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="6">
<![CDATA[
.split5:89 %zext_ln94_1 = zext i6 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:90 %mul_v2_filter_addr_3 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
.split5:91 %mul_v2_filter_load_3 = load i6 %mul_v2_filter_addr_3

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:108 %add_ln96 = add i8 %add_ln91_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
.split5:109 %zext_ln96 = zext i8 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:110 %mul_v2_I_addr_5 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.split5:111 %mul_v2_I_load_5 = load i8 %mul_v2_I_addr_5

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_5"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:114 %add_ln96_1 = add i6 %mul_ln91_3, i6 5

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="6">
<![CDATA[
.split5:115 %zext_ln96_1 = zext i6 %add_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:116 %mul_v2_filter_addr_5 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
.split5:117 %mul_v2_filter_load_5 = load i6 %mul_v2_filter_addr_5

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_5"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:134 %add_ln98 = add i8 %add_ln91_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
.split5:135 %zext_ln98 = zext i8 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:136 %mul_v2_I_addr_7 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_7"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
.split5:137 %mul_v2_I_load_7 = load i8 %mul_v2_I_addr_7

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_7"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:140 %add_ln98_1 = add i6 %mul_ln91_3, i6 7

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
.split5:141 %zext_ln98_1 = zext i6 %add_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:142 %mul_v2_filter_addr_7 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_7"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
.split5:143 %mul_v2_filter_load_7 = load i6 %mul_v2_filter_addr_7

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_7"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:147 %add_ln99 = add i8 %add_ln91_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="8">
<![CDATA[
.split5:148 %zext_ln99 = zext i8 %add_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:149 %mul_v2_I_addr_8 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_8"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
.split5:150 %mul_v2_I_load_8 = load i8 %mul_v2_I_addr_8

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_8"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:153 %add_ln99_1 = add i6 %mul_ln91_3, i6 8

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
.split5:154 %zext_ln99_1 = zext i6 %add_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:155 %mul_v2_filter_addr_8 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_8"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
.split5:156 %mul_v2_filter_load_8 = load i6 %mul_v2_filter_addr_8

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_8"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:160 %add_ln100 = add i8 %mul_ln87_2, i8 %mul_ln91

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:161 %add_ln100_1 = add i8 %add_ln100, i8 %select_ln88_2

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:167 %add_ln100_2 = add i6 %mul_ln91_3, i6 %mul_ln87

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:186 %add_ln103 = add i8 %add_ln100_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="8">
<![CDATA[
.split5:187 %zext_ln103 = zext i8 %add_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:188 %mul_v2_I_addr_11 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_11"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="8">
<![CDATA[
.split5:189 %mul_v2_I_load_11 = load i8 %mul_v2_I_addr_11

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_11"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:192 %add_ln103_1 = add i6 %add_ln100_2, i6 2

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="6">
<![CDATA[
.split5:193 %zext_ln103_1 = zext i6 %add_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:194 %mul_v2_filter_addr_11 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_11"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6">
<![CDATA[
.split5:195 %mul_v2_filter_load_11 = load i6 %mul_v2_filter_addr_11

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_11"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:251 %add_ln108 = add i8 %add_ln100_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="8">
<![CDATA[
.split5:252 %zext_ln108 = zext i8 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:253 %mul_v2_I_addr_16 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_16"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="8">
<![CDATA[
.split5:254 %mul_v2_I_load_16 = load i8 %mul_v2_I_addr_16

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_16"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:257 %add_ln108_1 = add i6 %add_ln100_2, i6 7

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="6">
<![CDATA[
.split5:258 %zext_ln108_1 = zext i6 %add_ln108_1

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:259 %mul_v2_filter_addr_16 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_16"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.split5:260 %mul_v2_filter_load_16 = load i6 %mul_v2_filter_addr_16

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="210" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="8">
<![CDATA[
.split5:42 %mul_v2_I_load = load i8 %mul_v2_I_addr

]]></Node>
<StgValue><ssdm name="mul_v2_I_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32">
<![CDATA[
.split5:43 %trunc_ln91_3 = trunc i32 %mul_v2_I_load

]]></Node>
<StgValue><ssdm name="trunc_ln91_3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="3">
<![CDATA[
.split5:44 %zext_ln91_3 = zext i3 %trunc_ln91_3

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
.split5:52 %mul_v2_filter_load = load i6 %mul_v2_filter_addr

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32">
<![CDATA[
.split5:53 %trunc_ln91_5 = trunc i32 %mul_v2_filter_load

]]></Node>
<StgValue><ssdm name="trunc_ln91_5"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="3">
<![CDATA[
.split5:54 %zext_ln91_4 = zext i3 %trunc_ln91_5

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:55 %mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
.split5:85 %mul_v2_I_load_3 = load i8 %mul_v2_I_addr_3

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_3"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="32">
<![CDATA[
.split5:86 %trunc_ln94 = trunc i32 %mul_v2_I_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="3">
<![CDATA[
.split5:87 %zext_ln94_2 = zext i3 %trunc_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
.split5:91 %mul_v2_filter_load_3 = load i6 %mul_v2_filter_addr_3

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_3"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="32">
<![CDATA[
.split5:92 %trunc_ln94_1 = trunc i32 %mul_v2_filter_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="3">
<![CDATA[
.split5:93 %zext_ln94_3 = zext i3 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_3"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:94 %mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.split5:111 %mul_v2_I_load_5 = load i8 %mul_v2_I_addr_5

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_5"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="32">
<![CDATA[
.split5:112 %trunc_ln96 = trunc i32 %mul_v2_I_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="3">
<![CDATA[
.split5:113 %zext_ln96_2 = zext i3 %trunc_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
.split5:117 %mul_v2_filter_load_5 = load i6 %mul_v2_filter_addr_5

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_5"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="32">
<![CDATA[
.split5:118 %trunc_ln96_1 = trunc i32 %mul_v2_filter_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="3">
<![CDATA[
.split5:119 %zext_ln96_3 = zext i3 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:120 %mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
.split5:137 %mul_v2_I_load_7 = load i8 %mul_v2_I_addr_7

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_7"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="32">
<![CDATA[
.split5:138 %trunc_ln98 = trunc i32 %mul_v2_I_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="3">
<![CDATA[
.split5:139 %zext_ln98_2 = zext i3 %trunc_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
.split5:143 %mul_v2_filter_load_7 = load i6 %mul_v2_filter_addr_7

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_7"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="32">
<![CDATA[
.split5:144 %trunc_ln98_1 = trunc i32 %mul_v2_filter_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln98_1"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="3">
<![CDATA[
.split5:145 %zext_ln98_3 = zext i3 %trunc_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:146 %mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
.split5:150 %mul_v2_I_load_8 = load i8 %mul_v2_I_addr_8

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_8"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="32">
<![CDATA[
.split5:151 %trunc_ln99 = trunc i32 %mul_v2_I_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="3">
<![CDATA[
.split5:152 %zext_ln99_2 = zext i3 %trunc_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
.split5:156 %mul_v2_filter_load_8 = load i6 %mul_v2_filter_addr_8

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_8"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="32">
<![CDATA[
.split5:157 %trunc_ln99_1 = trunc i32 %mul_v2_filter_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln99_1"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="3">
<![CDATA[
.split5:158 %zext_ln99_3 = zext i3 %trunc_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_3"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:159 %mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="8">
<![CDATA[
.split5:189 %mul_v2_I_load_11 = load i8 %mul_v2_I_addr_11

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_11"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="32">
<![CDATA[
.split5:190 %trunc_ln103 = trunc i32 %mul_v2_I_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="3">
<![CDATA[
.split5:191 %zext_ln103_2 = zext i3 %trunc_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6">
<![CDATA[
.split5:195 %mul_v2_filter_load_11 = load i6 %mul_v2_filter_addr_11

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_11"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="32">
<![CDATA[
.split5:196 %trunc_ln103_1 = trunc i32 %mul_v2_filter_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="3">
<![CDATA[
.split5:197 %zext_ln103_3 = zext i3 %trunc_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:198 %mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:212 %add_ln105 = add i8 %add_ln100_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
.split5:213 %zext_ln105 = zext i8 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:214 %mul_v2_I_addr_13 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_13"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
.split5:215 %mul_v2_I_load_13 = load i8 %mul_v2_I_addr_13

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_13"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:218 %add_ln105_1 = add i6 %add_ln100_2, i6 4

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="6">
<![CDATA[
.split5:219 %zext_ln105_1 = zext i6 %add_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:220 %mul_v2_filter_addr_13 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
.split5:221 %mul_v2_filter_load_13 = load i6 %mul_v2_filter_addr_13

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_13"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:225 %add_ln106 = add i8 %add_ln100_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="8">
<![CDATA[
.split5:226 %zext_ln106 = zext i8 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:227 %mul_v2_I_addr_14 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_14"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
.split5:228 %mul_v2_I_load_14 = load i8 %mul_v2_I_addr_14

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_14"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:231 %add_ln106_1 = add i6 %add_ln100_2, i6 5

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
.split5:232 %zext_ln106_1 = zext i6 %add_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:233 %mul_v2_filter_addr_14 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_14"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
.split5:234 %mul_v2_filter_load_14 = load i6 %mul_v2_filter_addr_14

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_14"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="8">
<![CDATA[
.split5:254 %mul_v2_I_load_16 = load i8 %mul_v2_I_addr_16

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_16"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="32">
<![CDATA[
.split5:255 %trunc_ln108 = trunc i32 %mul_v2_I_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="3">
<![CDATA[
.split5:256 %zext_ln108_2 = zext i3 %trunc_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108_2"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.split5:260 %mul_v2_filter_load_16 = load i6 %mul_v2_filter_addr_16

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_16"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="32">
<![CDATA[
.split5:261 %trunc_ln108_1 = trunc i32 %mul_v2_filter_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="3">
<![CDATA[
.split5:262 %zext_ln108_3 = zext i3 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="zext_ln108_3"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:263 %mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="275" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:55 %mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:56 %add_ln92 = add i8 %add_ln91_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
.split5:57 %zext_ln92 = zext i8 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:58 %mul_v2_I_addr_1 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.split5:59 %mul_v2_I_load_1 = load i8 %mul_v2_I_addr_1

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_1"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:62 %add_ln92_1 = add i6 %mul_ln91_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="6">
<![CDATA[
.split5:63 %zext_ln92_1 = zext i6 %add_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:64 %mul_v2_filter_addr_1 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
.split5:65 %mul_v2_filter_load_1 = load i6 %mul_v2_filter_addr_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_1"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:69 %add_ln93 = add i8 %add_ln91_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
.split5:70 %zext_ln93 = zext i8 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:71 %mul_v2_I_addr_2 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
.split5:72 %mul_v2_I_load_2 = load i8 %mul_v2_I_addr_2

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_2"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:75 %add_ln93_1 = add i6 %mul_ln91_3, i6 2

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="6">
<![CDATA[
.split5:76 %zext_ln93_1 = zext i6 %add_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:77 %mul_v2_filter_addr_2 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
.split5:78 %mul_v2_filter_load_2 = load i6 %mul_v2_filter_addr_2

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_2"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:94 %mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:95 %add_ln95 = add i8 %add_ln91_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
.split5:96 %zext_ln95 = zext i8 %add_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:97 %mul_v2_I_addr_4 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
.split5:98 %mul_v2_I_load_4 = load i8 %mul_v2_I_addr_4

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_4"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:101 %add_ln95_1 = add i6 %mul_ln91_3, i6 4

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="6">
<![CDATA[
.split5:102 %zext_ln95_1 = zext i6 %add_ln95_1

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:103 %mul_v2_filter_addr_4 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
.split5:104 %mul_v2_filter_load_4 = load i6 %mul_v2_filter_addr_4

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_4"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:120 %mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:121 %add_ln97 = add i8 %add_ln91_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="8">
<![CDATA[
.split5:122 %zext_ln97 = zext i8 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:123 %mul_v2_I_addr_6 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.split5:124 %mul_v2_I_load_6 = load i8 %mul_v2_I_addr_6

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_6"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:127 %add_ln97_1 = add i6 %mul_ln91_3, i6 6

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="6">
<![CDATA[
.split5:128 %zext_ln97_1 = zext i6 %add_ln97_1

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:129 %mul_v2_filter_addr_6 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_6"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
.split5:130 %mul_v2_filter_load_6 = load i6 %mul_v2_filter_addr_6

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_6"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:146 %mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:159 %mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
.split5:162 %zext_ln100 = zext i8 %add_ln100_1

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:163 %mul_v2_I_addr_9 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_9"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
.split5:164 %mul_v2_I_load_9 = load i8 %mul_v2_I_addr_9

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_9"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="6">
<![CDATA[
.split5:168 %zext_ln100_1 = zext i6 %add_ln100_2

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:169 %mul_v2_filter_addr_9 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
.split5:170 %mul_v2_filter_load_9 = load i6 %mul_v2_filter_addr_9

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_9"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:173 %add_ln102 = add i8 %add_ln100_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
.split5:174 %zext_ln102 = zext i8 %add_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:175 %mul_v2_I_addr_10 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_10"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.split5:176 %mul_v2_I_load_10 = load i8 %mul_v2_I_addr_10

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_10"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:179 %add_ln102_1 = add i6 %add_ln100_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="6">
<![CDATA[
.split5:180 %zext_ln102_1 = zext i6 %add_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:181 %mul_v2_filter_addr_10 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_10"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
.split5:182 %mul_v2_filter_load_10 = load i6 %mul_v2_filter_addr_10

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_10"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:198 %mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:199 %add_ln104 = add i8 %add_ln100_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
.split5:200 %zext_ln104 = zext i8 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:201 %mul_v2_I_addr_12 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="8">
<![CDATA[
.split5:202 %mul_v2_I_load_12 = load i8 %mul_v2_I_addr_12

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_12"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:205 %add_ln104_1 = add i6 %add_ln100_2, i6 3

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="6">
<![CDATA[
.split5:206 %zext_ln104_1 = zext i6 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:207 %mul_v2_filter_addr_12 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_12"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6">
<![CDATA[
.split5:208 %mul_v2_filter_load_12 = load i6 %mul_v2_filter_addr_12

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_12"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
.split5:215 %mul_v2_I_load_13 = load i8 %mul_v2_I_addr_13

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_13"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32">
<![CDATA[
.split5:216 %trunc_ln105 = trunc i32 %mul_v2_I_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="3">
<![CDATA[
.split5:217 %zext_ln105_2 = zext i3 %trunc_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
.split5:221 %mul_v2_filter_load_13 = load i6 %mul_v2_filter_addr_13

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_13"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="32">
<![CDATA[
.split5:222 %trunc_ln105_1 = trunc i32 %mul_v2_filter_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="3">
<![CDATA[
.split5:223 %zext_ln105_3 = zext i3 %trunc_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:224 %mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
.split5:228 %mul_v2_I_load_14 = load i8 %mul_v2_I_addr_14

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_14"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="32">
<![CDATA[
.split5:229 %trunc_ln106 = trunc i32 %mul_v2_I_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="3">
<![CDATA[
.split5:230 %zext_ln106_2 = zext i3 %trunc_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="6">
<![CDATA[
.split5:234 %mul_v2_filter_load_14 = load i6 %mul_v2_filter_addr_14

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_14"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="32">
<![CDATA[
.split5:235 %trunc_ln106_1 = trunc i32 %mul_v2_filter_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="3">
<![CDATA[
.split5:236 %zext_ln106_3 = zext i3 %trunc_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:237 %mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:238 %add_ln107 = add i8 %add_ln100_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="8">
<![CDATA[
.split5:239 %zext_ln107 = zext i8 %add_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:240 %mul_v2_I_addr_15 = getelementptr i32 %mul_v2_I, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="mul_v2_I_addr_15"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
.split5:241 %mul_v2_I_load_15 = load i8 %mul_v2_I_addr_15

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_15"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:244 %add_ln107_1 = add i6 %add_ln100_2, i6 6

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="6">
<![CDATA[
.split5:245 %zext_ln107_1 = zext i6 %add_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:246 %mul_v2_filter_addr_15 = getelementptr i32 %mul_v2_filter, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_addr_15"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
.split5:247 %mul_v2_filter_load_15 = load i6 %mul_v2_filter_addr_15

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_15"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:263 %mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="358" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:55 %mul_ln91_4 = mul i6 %zext_ln91_4, i6 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.split5:59 %mul_v2_I_load_1 = load i8 %mul_v2_I_addr_1

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_1"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="32">
<![CDATA[
.split5:60 %trunc_ln92 = trunc i32 %mul_v2_I_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="3">
<![CDATA[
.split5:61 %zext_ln92_2 = zext i3 %trunc_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
.split5:65 %mul_v2_filter_load_1 = load i6 %mul_v2_filter_addr_1

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_1"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32">
<![CDATA[
.split5:66 %trunc_ln92_1 = trunc i32 %mul_v2_filter_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln92_1"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="3">
<![CDATA[
.split5:67 %zext_ln92_3 = zext i3 %trunc_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:68 %mul_ln92 = mul i6 %zext_ln92_3, i6 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
.split5:72 %mul_v2_I_load_2 = load i8 %mul_v2_I_addr_2

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_2"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="32">
<![CDATA[
.split5:73 %trunc_ln93 = trunc i32 %mul_v2_I_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="3">
<![CDATA[
.split5:74 %zext_ln93_2 = zext i3 %trunc_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
.split5:78 %mul_v2_filter_load_2 = load i6 %mul_v2_filter_addr_2

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_2"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32">
<![CDATA[
.split5:79 %trunc_ln93_1 = trunc i32 %mul_v2_filter_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="3">
<![CDATA[
.split5:80 %zext_ln93_3 = zext i3 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:81 %mul_ln93 = mul i6 %zext_ln93_3, i6 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:94 %mul_ln94 = mul i6 %zext_ln94_3, i6 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
.split5:98 %mul_v2_I_load_4 = load i8 %mul_v2_I_addr_4

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_4"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="32">
<![CDATA[
.split5:99 %trunc_ln95 = trunc i32 %mul_v2_I_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="3">
<![CDATA[
.split5:100 %zext_ln95_2 = zext i3 %trunc_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
.split5:104 %mul_v2_filter_load_4 = load i6 %mul_v2_filter_addr_4

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_4"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="32">
<![CDATA[
.split5:105 %trunc_ln95_1 = trunc i32 %mul_v2_filter_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="3">
<![CDATA[
.split5:106 %zext_ln95_3 = zext i3 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:107 %mul_ln95 = mul i6 %zext_ln95_3, i6 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:120 %mul_ln96 = mul i6 %zext_ln96_3, i6 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.split5:124 %mul_v2_I_load_6 = load i8 %mul_v2_I_addr_6

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_6"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="32">
<![CDATA[
.split5:125 %trunc_ln97 = trunc i32 %mul_v2_I_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="3">
<![CDATA[
.split5:126 %zext_ln97_2 = zext i3 %trunc_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
.split5:130 %mul_v2_filter_load_6 = load i6 %mul_v2_filter_addr_6

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_6"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="32">
<![CDATA[
.split5:131 %trunc_ln97_1 = trunc i32 %mul_v2_filter_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="3">
<![CDATA[
.split5:132 %zext_ln97_3 = zext i3 %trunc_ln97_1

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:133 %mul_ln97 = mul i6 %zext_ln97_3, i6 %zext_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:146 %mul_ln98 = mul i6 %zext_ln98_3, i6 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:159 %mul_ln99 = mul i6 %zext_ln99_3, i6 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
.split5:164 %mul_v2_I_load_9 = load i8 %mul_v2_I_addr_9

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_9"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="32">
<![CDATA[
.split5:165 %trunc_ln100 = trunc i32 %mul_v2_I_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="3">
<![CDATA[
.split5:166 %mul_v2_I_load_9_cast_cast = zext i3 %trunc_ln100

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_9_cast_cast"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
.split5:170 %mul_v2_filter_load_9 = load i6 %mul_v2_filter_addr_9

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_9"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="32">
<![CDATA[
.split5:171 %trunc_ln102 = trunc i32 %mul_v2_filter_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="3">
<![CDATA[
.split5:172 %mul_v2_filter_load_9_cast_cast = zext i3 %trunc_ln102

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_9_cast_cast"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.split5:176 %mul_v2_I_load_10 = load i8 %mul_v2_I_addr_10

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_10"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="32">
<![CDATA[
.split5:177 %trunc_ln102_1 = trunc i32 %mul_v2_I_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="3">
<![CDATA[
.split5:178 %zext_ln102_2 = zext i3 %trunc_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
.split5:182 %mul_v2_filter_load_10 = load i6 %mul_v2_filter_addr_10

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_10"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="32">
<![CDATA[
.split5:183 %trunc_ln102_2 = trunc i32 %mul_v2_filter_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln102_2"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="3">
<![CDATA[
.split5:184 %zext_ln102_3 = zext i3 %trunc_ln102_2

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:185 %mul_ln102 = mul i6 %zext_ln102_3, i6 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:198 %mul_ln103 = mul i6 %zext_ln103_3, i6 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="8">
<![CDATA[
.split5:202 %mul_v2_I_load_12 = load i8 %mul_v2_I_addr_12

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_12"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="32">
<![CDATA[
.split5:203 %trunc_ln104 = trunc i32 %mul_v2_I_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="6">
<![CDATA[
.split5:208 %mul_v2_filter_load_12 = load i6 %mul_v2_filter_addr_12

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_12"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="32">
<![CDATA[
.split5:209 %trunc_ln104_1 = trunc i32 %mul_v2_filter_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:224 %mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:237 %mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
.split5:241 %mul_v2_I_load_15 = load i8 %mul_v2_I_addr_15

]]></Node>
<StgValue><ssdm name="mul_v2_I_load_15"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="32">
<![CDATA[
.split5:242 %trunc_ln107 = trunc i32 %mul_v2_I_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="3">
<![CDATA[
.split5:243 %zext_ln107_2 = zext i3 %trunc_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
.split5:247 %mul_v2_filter_load_15 = load i6 %mul_v2_filter_addr_15

]]></Node>
<StgValue><ssdm name="mul_v2_filter_load_15"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="32">
<![CDATA[
.split5:248 %trunc_ln107_1 = trunc i32 %mul_v2_filter_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="3">
<![CDATA[
.split5:249 %zext_ln107_3 = zext i3 %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:250 %mul_ln107 = mul i6 %zext_ln107_3, i6 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:263 %mul_ln108 = mul i6 %zext_ln108_3, i6 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split5:264 %factor1 = mul i5 %mul_v2_I_load_9_cast_cast, i5 %mul_v2_filter_load_9_cast_cast

]]></Node>
<StgValue><ssdm name="factor1"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split5:265 %factor = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %factor1, i1 0

]]></Node>
<StgValue><ssdm name="factor"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:266 %add_ln107_3 = add i6 %mul_ln92, i6 %mul_ln91_4

]]></Node>
<StgValue><ssdm name="add_ln107_3"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:268 %add_ln107_4 = add i6 %mul_ln93, i6 %mul_ln94

]]></Node>
<StgValue><ssdm name="add_ln107_4"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:272 %add_ln107_6 = add i6 %mul_ln95, i6 %mul_ln96

]]></Node>
<StgValue><ssdm name="add_ln107_6"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:274 %add_ln107_7 = add i6 %mul_ln97, i6 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln107_7"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:280 %add_ln107_10 = add i6 %mul_ln99, i6 %factor

]]></Node>
<StgValue><ssdm name="add_ln107_10"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:282 %add_ln107_11 = add i6 %mul_ln102, i6 %mul_ln103

]]></Node>
<StgValue><ssdm name="add_ln107_11"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:288 %add_ln107_14 = add i6 %mul_ln107, i6 %mul_ln108

]]></Node>
<StgValue><ssdm name="add_ln107_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="3">
<![CDATA[
.split5:9 %zext_ln87 = zext i3 %select_ln87_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="3">
<![CDATA[
.split5:24 %select_ln88_1_cast = zext i3 %select_ln88_1

]]></Node>
<StgValue><ssdm name="select_ln88_1_cast"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="3">
<![CDATA[
.split5:204 %zext_ln104_2 = zext i3 %trunc_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="3">
<![CDATA[
.split5:210 %zext_ln104_3 = zext i3 %trunc_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:211 %mul_ln104 = mul i6 %zext_ln104_3, i6 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:224 %mul_ln105 = mul i6 %zext_ln105_3, i6 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:237 %mul_ln106 = mul i6 %zext_ln106_3, i6 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:266 %add_ln107_3 = add i6 %mul_ln92, i6 %mul_ln91_4

]]></Node>
<StgValue><ssdm name="add_ln107_3"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="6">
<![CDATA[
.split5:267 %zext_ln107_4 = zext i6 %add_ln107_3

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:268 %add_ln107_4 = add i6 %mul_ln93, i6 %mul_ln94

]]></Node>
<StgValue><ssdm name="add_ln107_4"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="6">
<![CDATA[
.split5:269 %zext_ln107_5 = zext i6 %add_ln107_4

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5:270 %add_ln107_5 = add i7 %zext_ln107_5, i7 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="add_ln107_5"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="7">
<![CDATA[
.split5:271 %zext_ln107_6 = zext i7 %add_ln107_5

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:272 %add_ln107_6 = add i6 %mul_ln95, i6 %mul_ln96

]]></Node>
<StgValue><ssdm name="add_ln107_6"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="6">
<![CDATA[
.split5:273 %zext_ln107_7 = zext i6 %add_ln107_6

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:274 %add_ln107_7 = add i6 %mul_ln97, i6 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln107_7"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="6">
<![CDATA[
.split5:275 %zext_ln107_8 = zext i6 %add_ln107_7

]]></Node>
<StgValue><ssdm name="zext_ln107_8"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5:276 %add_ln107_8 = add i7 %zext_ln107_8, i7 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="add_ln107_8"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="7">
<![CDATA[
.split5:277 %zext_ln107_9 = zext i7 %add_ln107_8

]]></Node>
<StgValue><ssdm name="zext_ln107_9"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:278 %add_ln107_9 = add i8 %zext_ln107_9, i8 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="add_ln107_9"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:280 %add_ln107_10 = add i6 %mul_ln99, i6 %factor

]]></Node>
<StgValue><ssdm name="add_ln107_10"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="6">
<![CDATA[
.split5:281 %zext_ln107_11 = zext i6 %add_ln107_10

]]></Node>
<StgValue><ssdm name="zext_ln107_11"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:282 %add_ln107_11 = add i6 %mul_ln102, i6 %mul_ln103

]]></Node>
<StgValue><ssdm name="add_ln107_11"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="6">
<![CDATA[
.split5:283 %zext_ln107_12 = zext i6 %add_ln107_11

]]></Node>
<StgValue><ssdm name="zext_ln107_12"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5:284 %add_ln107_12 = add i7 %zext_ln107_12, i7 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="add_ln107_12"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:286 %add_ln107_13 = add i6 %mul_ln104, i6 %mul_ln105

]]></Node>
<StgValue><ssdm name="add_ln107_13"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:288 %add_ln107_14 = add i6 %mul_ln107, i6 %mul_ln108

]]></Node>
<StgValue><ssdm name="add_ln107_14"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:289 %add_ln107_15 = add i6 %add_ln107_14, i6 %mul_ln106

]]></Node>
<StgValue><ssdm name="add_ln107_15"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:297 %select_ln91_2 = select i1 %trunc_ln91, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln91_2"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:298 %and_ln91_2 = and i32 %select_ln91_2, i32 %ho_read

]]></Node>
<StgValue><ssdm name="and_ln91_2"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:299 %tmp = add i32 %and_ln91_2, i32 %select_ln88_1_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:300 %tmp1 = mul i32 %tmp, i32 %wo_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:301 %add_ln91_2 = add i32 %tmp1, i32 %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.split5:302 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln91_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="34">
<![CDATA[
.split5:303 %zext_ln91_6 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:304 %add_ln91_3 = add i64 %zext_ln91_6, i64 %O_read

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:305 %trunc_ln91_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln91_1"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="62">
<![CDATA[
.split5:306 %sext_ln91 = sext i62 %trunc_ln91_1

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split5:307 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln91

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
.split5:279 %zext_ln107_10 = zext i8 %add_ln107_9

]]></Node>
<StgValue><ssdm name="zext_ln107_10"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="7">
<![CDATA[
.split5:285 %zext_ln107_13 = zext i7 %add_ln107_12

]]></Node>
<StgValue><ssdm name="zext_ln107_13"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:286 %add_ln107_13 = add i6 %mul_ln104, i6 %mul_ln105

]]></Node>
<StgValue><ssdm name="add_ln107_13"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="6">
<![CDATA[
.split5:287 %zext_ln107_14 = zext i6 %add_ln107_13

]]></Node>
<StgValue><ssdm name="zext_ln107_14"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5:289 %add_ln107_15 = add i6 %add_ln107_14, i6 %mul_ln106

]]></Node>
<StgValue><ssdm name="add_ln107_15"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="6">
<![CDATA[
.split5:290 %zext_ln107_15 = zext i6 %add_ln107_15

]]></Node>
<StgValue><ssdm name="zext_ln107_15"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5:291 %add_ln107_16 = add i7 %zext_ln107_15, i7 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="add_ln107_16"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="7">
<![CDATA[
.split5:292 %zext_ln107_16 = zext i7 %add_ln107_16

]]></Node>
<StgValue><ssdm name="zext_ln107_16"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:293 %add_ln107_17 = add i8 %zext_ln107_16, i8 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="add_ln107_17"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="8">
<![CDATA[
.split5:294 %zext_ln107_17 = zext i8 %add_ln107_17

]]></Node>
<StgValue><ssdm name="zext_ln107_17"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split5:295 %add_ln107_2 = add i9 %zext_ln107_17, i9 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="add_ln107_2"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:308 %empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
.split5:296 %zext_ln91_5 = zext i9 %add_ln107_2

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split5:309 %write_ln91 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln91_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="481" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:310 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="482" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:310 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="483" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:310 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="484" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:310 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0">
<![CDATA[
:0 %ret_ln112 = ret

]]></Node>
<StgValue><ssdm name="ret_ln112"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mul_v2_label0_mul_v2_label1_mul_v2_label2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split5:4 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mul_v2_label1_mul_v2_label2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:29 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:30 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split5:310 %empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
.split5:319 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
