
*** Running vivado
    with args -log ldpcenc_fixpt_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldpcenc_fixpt_tb.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ldpcenc_fixpt_tb.tcl -notrace
Command: synth_design -top ldpcenc_fixpt_tb -part xc7a200tfbg676-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29691 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.973 ; gain = 0.000 ; free physical = 4153 ; free virtual = 8535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldpcenc_fixpt_tb' [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:40]
INFO: [Synth 8-3491] module 'ldpcenc_fixpt' declared at '/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt.vhd:30' bound to instance 'u_ldpcenc_fixpt' of component 'ldpcenc_fixpt' [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ldpcenc_fixpt' [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ldpcenc_fixpt' (1#1) [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt.vhd:37]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:111]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:116]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:124]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:126]
WARNING: [Synth 8-614] signal 'holdData_m' is read in the process but is not in the sensitivity list [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element m_addr_reg was removed.  [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element codedout_testFailure_reg was removed.  [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'ldpcenc_fixpt_tb' (2#1) [/home/sky/Git_repos/thesisSimulations/project_1/project_1.srcs/sources_1/imports/hdlsrc/ldpcenc_fixpt_tb.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.078 ; gain = 37.105 ; free physical = 4163 ; free virtual = 8547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.078 ; gain = 37.105 ; free physical = 4165 ; free virtual = 8549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.082 ; gain = 45.109 ; free physical = 4161 ; free virtual = 8547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1403.090 ; gain = 53.117 ; free physical = 4146 ; free virtual = 8532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpcenc_fixpt_tb 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ldpcenc_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3959 ; free virtual = 8343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3958 ; free virtual = 8343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3957 ; free virtual = 8342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3957 ; free virtual = 8341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3957 ; free virtual = 8341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3957 ; free virtual = 8341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     3|
+------+-----+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |     3|
|2     |  u_ldpcenc_fixpt |ldpcenc_fixpt |     3|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3957 ; free virtual = 8341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.480 ; gain = 206.508 ; free physical = 3959 ; free virtual = 8344
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.488 ; gain = 206.508 ; free physical = 3959 ; free virtual = 8344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.539 ; gain = 0.000 ; free physical = 3868 ; free virtual = 8253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.539 ; gain = 351.961 ; free physical = 3925 ; free virtual = 8310
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.539 ; gain = 0.000 ; free physical = 3925 ; free virtual = 8310
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sky/Git_repos/thesisSimulations/project_1/project_1.runs/synth_1/ldpcenc_fixpt_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ldpcenc_fixpt_tb_utilization_synth.rpt -pb ldpcenc_fixpt_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 22:13:06 2019...
