
    <html>
      <head>
        <title></title>
        <meta name="viewport" content="width=device-width, initial-scale=1">
      </head>
      <body>
        <div id='content'>
    <h1 id="hdl-examplesa-namehdl_examlesa">HDL Examples<a name="HDL_Examles"></a></h1>
<h3 id="axi_ip-examples">AXI_IP Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./AXI_IP/Complex_Multiplier/README.html">How to use AXI Complex Multiplier</a>
 </td>
 <td>This example shows how to use Complex Multiplier
  </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./AXI_IP/DDS_Compiler/README.html">How to use AXI DDS Compiler</a>
 </td>
 <td>This example shows how to use DDS Compiler
  </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./AXI_IP/Fast_Fourier_Transform/README.html">How to use AXI Fast Fourier Transform</a>
 </td>
 <td>This example shows how to use Fast Fourier Transform by performing FFT and IFFT.
  </td>
 </tr>
 </table>
<h3 id="digital-communications-examples">Digital Communications Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./Digital_Communications/16_QAM_demodulator/README.html">16-QAM demodulator</a>
 </td>
 <td>This design implements an equalized 16-QAM demodulator for use in a software defined radio.
 </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./Digital_Communications/Costas_loop_carrier_recovery/README.html">Costas loop carrier recovery</a>
 </td>
 <td>This design implements the Costas loop using the DDS block.</td>
 </tr>
 </table>
<h3 id="digital-filtering-examples">Digital Filtering Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./Digital_Filtering/SSR_FIR/README.html">High speed SSR FIR</a> <img src="../../Images/new.PNG" width="50">
 </td>
 <td> This reference design can be used as a starting design point when efficient implementations of very high data rate (over 1 Gsps) Single Rate FIRs are required.</td>
 <tr>
 <td align="left">
   <a href="./Digital_Filtering/2nd_Order_Direct_Form_I_Impl/README.html">2nd-order Direct Form I implementation</a>
 </td>
 <td>This design example shows two distinct FPGA implementations of a 2nd order IIR filter in Direct Form I, and compares them to the double precision Simulink IIR filter block. </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./Digital_Filtering/LMS_based_adaptive_Equalization/README.html">LMS based adaptive equalization</a>
 </td>
 <td>This design shows a T/2 adaptive Fractionally Space Equalizer (FSE) operating on a 16-QAM data source with noise and filtering introduced in the channel model. </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./Digital_Filtering/LMS_based_adaptive_Equalization_Synth_RTL/README.html">LMS-based adaptive equalization (Synthesizable RTL)</a>
 </td>
 <td>This design shows how to use the MCode block to create fully synthesizable register transfer level (RTL) designs in Model Composer.
 </td>
 </tr>
   <tr>
 <td align="left">
   <a href="./Digital_Filtering/Multi_Channel_Folded_impl/README.html">Multi-channel, folded implementation</a>
 </td>
 <td>This design demonstrates how multiple IIR filters can be implemented using a single time-shared second-order section (biquad). Specifically, 15 distinct IIR filters, each consisting of four cascaded biquads, are realized in a "folded" architecture that uses a single hardware biquad.</td>
 </tr>
 <tr>
 <td align="left">
   <a href="./Digital_Filtering/Reloadable_FIR_Filter/README.html">Reloadable FIR Filter</a>
 </td>
 <td>This example shows how to reload the 5-tap symmetric FIR with the coefficient values of 7 8 9 8 7.
 </td>
 </tr>
 </table>
<h3 id="floating-point-examples">Floating Point Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./Floating_Point/2nd_order_Direct_Form_II/README.html">2nd-order Direct Form II implementation</a>
 </td>
 <td>This design shows two distinct FPGA implementations of a 2nd order IIR filter in Direct Form II, and compares them to the double precision Simulink IIR filter block.
 </td>
 </tr>
 </table>
<h3 id="general-examples">General Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./General/Color_Space_Converter/README.html">Color space converter</a>
 </td>
 <td>This design implements R-G-B to Y-Pr-Pb color space conversion.
 </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./General/Image_Processing/README.html">2D DWT filter</a>
 </td>
 <td>This design performs a 2D DWT filtering on 64x64 pixel image. </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./General/MRI_Image_Reconstruction_2DFFT/README.html">Two Dimensional FFT using Corner Turning Technique for MRI Sagittal Image Reconstruction</a>
 </td>
 <td>This design performs a two dimensional FFT (2D-FFT) on MRI input data.
  </td>
 </tr>
 </table>
<h3 id="math-examples">MATH Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./Math/Logic_and_cores_impl_of_Fibonacci_Num_Gen/README.html">Logic and Cores Fibonacci Number Generator</a>
 </td>
 <td>This design is a logic and cores implementation of a Fibonacci number generator. That is, given a non-negative integer n, it computes the recursively defined sequence x_0 = 1, x_1 = 1, ... , x_n = x_{n-2} + x_{n-1}.
  </td>
 </tr>
   <tr>
 <td align="left">
   <a href="./Math/Synthesizable_Mcode_impl_of_Fibonacci_Num_Gen/README.html">MCode-Based Fibonacci Number Generator</a>
 </td>
 <td>This design implements a Fibonacci number generator in an MCode block. That is, given a non-negative integer n, it computes the recursively defined sequence x_0 = 1, x_1 = 1, ... , n_n = x_{n-2} + x_{n-1}.
  </td>
 </tr>
 </table>
<h3 id="rfsoc-examples">RFSoC Examples</h3>
<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Topic</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="left">
   <a href="./RFSoC/SSR_Digital_Down_Conversion/README.html">Programmatic Digital Down converter using SSR</a>
 </td>
 <td>This design implements a digital down converter that reduces the sampling rate of the input signal to match the desired output sampling rate. In this example we go from 1.5GSPS to 187.5MSPS.
 </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./RFSoC/SSR_Inverse_Fourier_Tansform/README.html">IFFT computation using the Vector FFT block</a>
 </td>
 <td>This model computes the Inverse FFT using an FFT block.
 </td>
 </tr>
  <tr>
 <td align="left">
   <a href="./RFSoC/Symmetric_Interpolation_FIR/README.html">Highly Optimized Symmetric Interpolation FIR implementation</a>
 </td>
 <td>This design shows a 273-tap polyphase FIR filter, which consumes 4 samples per clock cycle, interpolate by 2 (1 GSPS input rate to 2GSPS output rate), and Symmetric coefficients using FIR compiler blocks.
 </td>
 </tr>   
 </table>
<hr />
<p>Copyright 2021 Xilinx</p>
<p>Licensed under the Apache License, Version 2.0 (the "License");<br />
you may not use this file except in compliance with the License.<br />
You may obtain a copy of the License at</p>
<pre><code>http://www.apache.org/licenses/LICENSE-2.0
</code></pre>
<p>Unless required by applicable law or agreed to in writing, software<br />
distributed under the License is distributed on an "AS IS" BASIS,<br />
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.<br />
See the License for the specific language governing permissions and<br />
limitations under the License.</p>

        </div>
        <style type='text/css'>body {
  font: 400 16px/1.5 "Helvetica Neue", Helvetica, Arial, sans-serif;
  color: #111;
  background-color: #fdfdfd;
  -webkit-text-size-adjust: 100%;
  -webkit-font-feature-settings: "kern" 1;
  -moz-font-feature-settings: "kern" 1;
  -o-font-feature-settings: "kern" 1;
  font-feature-settings: "kern" 1;
  font-kerning: normal;
  padding: 30px;
}

@media only screen and (max-width: 600px) {
  body {
    padding: 5px;
  }

  body > #content {
    padding: 0px 20px 20px 20px !important;
  }
}

body > #content {
  margin: 0px;
  max-width: 900px;
  border: 1px solid #e1e4e8;
  padding: 10px 40px;
  padding-bottom: 20px;
  border-radius: 2px;
  margin-left: auto;
  margin-right: auto;
}

hr {
  color: #bbb;
  background-color: #bbb;
  height: 1px;
  flex: 0 1 auto;
  margin: 1em 0;
  padding: 0;
  border: none;
}

/**
 * Links
 */
a {
  color: #0366d6;
  text-decoration: none; }
  a:visited {
    color: #0366d6; }
  a:hover {
    color: #0366d6;
    text-decoration: underline; }

pre {
  background-color: #f6f8fa;
  border-radius: 3px;
  font-size: 85%;
  line-height: 1.45;
  overflow: auto;
  padding: 16px;
}

/**
  * Code blocks
  */

code {
  background-color: rgba(27,31,35,.05);
  border-radius: 3px;
  font-size: 85%;
  margin: 0;
  word-wrap: break-word;
  padding: .2em .4em;
  font-family: SFMono-Regular,Consolas,Liberation Mono,Menlo,Courier,monospace;
}

pre > code {
  background-color: transparent;
  border: 0;
  display: inline;
  line-height: inherit;
  margin: 0;
  overflow: visible;
  padding: 0;
  word-wrap: normal;
  font-size: 100%;
}


/**
 * Blockquotes
 */
blockquote {
  margin-left: 30px;
  margin-top: 0px;
  margin-bottom: 16px;
  border-left-width: 3px;
  padding: 0 1em;
  color: #828282;
  border-left: 4px solid #e8e8e8;
  padding-left: 15px;
  font-size: 18px;
  letter-spacing: -1px;
  font-style: italic;
}
blockquote * {
  font-style: normal !important;
  letter-spacing: 0;
  color: #6a737d !important;
}

/**
 * Tables
 */
table {
  border-spacing: 2px;
  display: block;
  font-size: 14px;
  overflow: auto;
  width: 100%;
  margin-bottom: 16px;
  border-spacing: 0;
  border-collapse: collapse;
}

td {
  padding: 6px 13px;
  border: 1px solid #dfe2e5;
}

th {
  font-weight: 600;
  padding: 6px 13px;
  border: 1px solid #dfe2e5;
}

tr {
  background-color: #fff;
  border-top: 1px solid #c6cbd1;
}

table tr:nth-child(2n) {
  background-color: #f6f8fa;
}

/**
 * Others
 */

img {
  max-width: 100%;
}

p {
  line-height: 24px;
  font-weight: 400;
  font-size: 16px;
  color: #24292e; }

ul {
  margin-top: 0; }

li {
  color: #24292e;
  font-size: 16px;
  font-weight: 400;
  line-height: 1.5; }

li + li {
  margin-top: 0.25em; }

* {
  font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, Arial, sans-serif, "Apple Color Emoji", "Segoe UI Emoji", "Segoe UI Symbol";
  color: #24292e; }

a:visited {
  color: #0366d6; }

h1, h2, h3 {
  border-bottom: 1px solid #eaecef;
  color: #111;
  /* Darker */ }</style>
      </body>
    </html>