# reading modelsim.ini
# Loading project core_simulation
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# Compile of AXI_RAM_tb.v was successful.
# Compile of AXI_RAM.v was successful.
# 23 compiles, 0 failed with no errors.
# reading modelsim.ini
# Loading project core_simulation
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of AXI_RAM.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# 21 compiles, 0 failed with no errors.
# Compile of CORE_tb.sv was successful.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 19:46:30 on Aug 21,2022
# Loading sv_std.std
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
do CORE.do
run -all
# Loading Instruction Memory...
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../testcases/test.bin" for reading.
# No such file or directory. (errno = ENOENT)    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/INS_MEM.sv(90)
#    Time: 0 ps  Iteration: 0  Instance: /CORE_tb/ins_mem
# ** Error (suppressible): (vsim-PLI-3084) $fread : Argument 2 is not a valid file descriptor.
#    Time: 0 ps  Iteration: 0  Process: /CORE_tb/ins_mem/#INITIAL#87 File: /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/INS_MEM.sv Line: 74
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Warning clock cycles limit has been reached
# Total clock cycles:       5000
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 100040 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of CORE_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         28
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 600 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 7  sim:/CORE_tb/RiscCore/Alu/tmp_mult_op
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         28
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 600 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         28
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 600 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         28
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 600 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         43
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 900 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
add wave -position 7  sim:/CORE_tb/RiscCore/Register_File/REG_FILE_Data1_OutBUS
add wave -position 8  sim:/CORE_tb/RiscCore/Alu/Operand_1
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ALU.v was successful.
add wave -position 8  sim:/CORE_tb/RiscCore/Alu/Operand_2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ALU
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ALU.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ALU
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ALU.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ALU
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ALU.v was successful.
# Compile of ALU.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ALU
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:         37
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 780 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of AXI_RAM.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.sv was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IDU.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.sv was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.MCU
# Loading work.IDU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:        597
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 11980 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# Initializig Data Memory...
# Data Memory successfully loaded.
# Total clock cycles:        366
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv(167)
#    Time: 7360 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/testbench/CORE_tb.sv line 167
# End time: 22:10:49 on Aug 21,2022, Elapsed time: 2:24:19
# Errors: 0, Warnings: 1
