<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\gowin_user_flash.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\uflash.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_application_image.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_boot_rom.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_bootloader_image.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_bus.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cache.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cfs.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_clint.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_alu.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_control.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_counters.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_bitmanip.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_cfu.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_cond.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_crypto.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_fpu.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_muldiv.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_cp_shifter.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_decompressor.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_frontend.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_hwtrig.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_lsu.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_pmp.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_regfile.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_cpu_trace.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_debug_auth.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_debug_dm.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_debug_dtm.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_dma.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_dmem.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_gpio.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_gptmr.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_imem.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_neoled.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_onewire.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_package.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_prim.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_pwm.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_sdi.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_slink.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_spi.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_sys.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_sysinfo.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_top.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_tracer.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_trng.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_twd.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_twi.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_uart.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_wdt.vhd<br>
C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\neorv32_xbus.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 15 13:15:12 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>neorv32_ProcessorTop_MinimalBoot</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 317.734MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.136s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 317.734MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.481s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.439s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 29s, Elapsed time = 0h 0m 30s, Peak memory usage = 317.734MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 317.734MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 41s, Elapsed time = 0h 0m 42s, Peak memory usage = 317.734MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5068</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>702</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>4279</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4976</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>349</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2826</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1801</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>234</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>234</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>User Flash </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspFLASH608K</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5273(4985 LUT, 234 ALU, 9 RAM16) / 8640</td>
<td>62%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5068 / 6693</td>
<td>76%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5068 / 6693</td>
<td>76%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_i_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>50.000(MHz)</td>
<td>55.546(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[0]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/I1</td>
</tr>
<tr>
<td>6.191</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/COUT</td>
</tr>
<tr>
<td>6.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/CIN</td>
</tr>
<tr>
<td>6.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/COUT</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/CIN</td>
</tr>
<tr>
<td>6.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/COUT</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/CIN</td>
</tr>
<tr>
<td>6.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/COUT</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/CIN</td>
</tr>
<tr>
<td>6.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/COUT</td>
</tr>
<tr>
<td>6.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/CIN</td>
</tr>
<tr>
<td>6.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>6.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>6.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>6.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>6.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>6.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>6.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>7.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>7.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>7.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>7.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>7.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>7.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>7.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>7.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>7.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>7.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>7.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>7.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>7.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>7.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>7.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>7.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>8.918</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/I3</td>
</tr>
<tr>
<td>9.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I0</td>
</tr>
<tr>
<td>11.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s8/I1</td>
</tr>
<tr>
<td>13.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s8/F</td>
</tr>
<tr>
<td>14.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/I2</td>
</tr>
<tr>
<td>15.377</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/F</td>
</tr>
<tr>
<td>16.337</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s14/I0</td>
</tr>
<tr>
<td>17.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s14/F</td>
</tr>
<tr>
<td>18.329</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.state_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.423, 42.169%; route: 6.720, 38.175%; tC2Q: 3.460, 19.656%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.restart_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[0]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/I1</td>
</tr>
<tr>
<td>6.191</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/COUT</td>
</tr>
<tr>
<td>6.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/CIN</td>
</tr>
<tr>
<td>6.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/COUT</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/CIN</td>
</tr>
<tr>
<td>6.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/COUT</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/CIN</td>
</tr>
<tr>
<td>6.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/COUT</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/CIN</td>
</tr>
<tr>
<td>6.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/COUT</td>
</tr>
<tr>
<td>6.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/CIN</td>
</tr>
<tr>
<td>6.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>6.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>6.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>6.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>6.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>6.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>6.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>7.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>7.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>7.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>7.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>7.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>7.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>7.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>7.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>7.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>7.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>7.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>7.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>7.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>7.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>7.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>7.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>8.918</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/I3</td>
</tr>
<tr>
<td>9.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I0</td>
</tr>
<tr>
<td>11.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s8/I1</td>
</tr>
<tr>
<td>13.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s8/F</td>
</tr>
<tr>
<td>14.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/I2</td>
</tr>
<tr>
<td>15.377</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n83_s15/F</td>
</tr>
<tr>
<td>16.337</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n84_s6/I2</td>
</tr>
<tr>
<td>17.159</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/n84_s6/F</td>
</tr>
<tr>
<td>18.119</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.restart_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.restart_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/fetch.restart_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.213, 41.471%; route: 6.720, 38.636%; tC2Q: 3.460, 19.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[0]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/I1</td>
</tr>
<tr>
<td>6.191</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/COUT</td>
</tr>
<tr>
<td>6.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/CIN</td>
</tr>
<tr>
<td>6.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/COUT</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/CIN</td>
</tr>
<tr>
<td>6.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/COUT</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/CIN</td>
</tr>
<tr>
<td>6.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/COUT</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/CIN</td>
</tr>
<tr>
<td>6.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/COUT</td>
</tr>
<tr>
<td>6.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/CIN</td>
</tr>
<tr>
<td>6.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>6.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>6.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>6.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>6.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>6.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>6.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>7.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>7.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>7.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>7.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>7.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>7.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>7.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>7.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>7.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>7.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>7.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>7.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>7.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>7.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>7.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>7.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>8.918</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/I3</td>
</tr>
<tr>
<td>9.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I0</td>
</tr>
<tr>
<td>11.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/I2</td>
</tr>
<tr>
<td>13.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/F</td>
</tr>
<tr>
<td>14.278</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s11/I0</td>
</tr>
<tr>
<td>15.310</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s11/F</td>
</tr>
<tr>
<td>16.270</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s10/I2</td>
</tr>
<tr>
<td>17.092</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_1_s10/F</td>
</tr>
<tr>
<td>18.052</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.146, 41.244%; route: 6.720, 38.786%; tC2Q: 3.460, 19.970%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[0]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/I1</td>
</tr>
<tr>
<td>6.191</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/COUT</td>
</tr>
<tr>
<td>6.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/CIN</td>
</tr>
<tr>
<td>6.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/COUT</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/CIN</td>
</tr>
<tr>
<td>6.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/COUT</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/CIN</td>
</tr>
<tr>
<td>6.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/COUT</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/CIN</td>
</tr>
<tr>
<td>6.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/COUT</td>
</tr>
<tr>
<td>6.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/CIN</td>
</tr>
<tr>
<td>6.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>6.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>6.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>6.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>6.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>6.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>6.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>7.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>7.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>7.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>7.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>7.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>7.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>7.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>7.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>7.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>7.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>7.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>7.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>7.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>7.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>7.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>7.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>8.918</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/I3</td>
</tr>
<tr>
<td>9.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I0</td>
</tr>
<tr>
<td>11.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/I2</td>
</tr>
<tr>
<td>13.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/F</td>
</tr>
<tr>
<td>14.278</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s11/I0</td>
</tr>
<tr>
<td>15.310</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s11/F</td>
</tr>
<tr>
<td>16.270</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s10/I2</td>
</tr>
<tr>
<td>17.092</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_2_s10/F</td>
</tr>
<tr>
<td>18.052</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.146, 41.244%; route: 6.720, 38.786%; tC2Q: 3.460, 19.970%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_sdpram_0_0_s/DOA[0]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/I1</td>
</tr>
<tr>
<td>6.191</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s66/COUT</td>
</tr>
<tr>
<td>6.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/CIN</td>
</tr>
<tr>
<td>6.248</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s67/COUT</td>
</tr>
<tr>
<td>6.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/CIN</td>
</tr>
<tr>
<td>6.305</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s68/COUT</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/CIN</td>
</tr>
<tr>
<td>6.362</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s69/COUT</td>
</tr>
<tr>
<td>6.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/CIN</td>
</tr>
<tr>
<td>6.419</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s70/COUT</td>
</tr>
<tr>
<td>6.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/CIN</td>
</tr>
<tr>
<td>6.476</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s71/COUT</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s72/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/CIN</td>
</tr>
<tr>
<td>6.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s73/COUT</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/CIN</td>
</tr>
<tr>
<td>6.647</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s74/COUT</td>
</tr>
<tr>
<td>6.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s75/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s76/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/CIN</td>
</tr>
<tr>
<td>6.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s77/COUT</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/CIN</td>
</tr>
<tr>
<td>6.875</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s78/COUT</td>
</tr>
<tr>
<td>6.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/CIN</td>
</tr>
<tr>
<td>6.932</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s79/COUT</td>
</tr>
<tr>
<td>6.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/CIN</td>
</tr>
<tr>
<td>6.989</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s80/COUT</td>
</tr>
<tr>
<td>6.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s81/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/CIN</td>
</tr>
<tr>
<td>7.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s82/COUT</td>
</tr>
<tr>
<td>7.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/CIN</td>
</tr>
<tr>
<td>7.160</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s83/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/CIN</td>
</tr>
<tr>
<td>7.217</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s84/COUT</td>
</tr>
<tr>
<td>7.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/CIN</td>
</tr>
<tr>
<td>7.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s85/COUT</td>
</tr>
<tr>
<td>7.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/CIN</td>
</tr>
<tr>
<td>7.331</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s86/COUT</td>
</tr>
<tr>
<td>7.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/CIN</td>
</tr>
<tr>
<td>7.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s87/COUT</td>
</tr>
<tr>
<td>7.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s88/COUT</td>
</tr>
<tr>
<td>7.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/CIN</td>
</tr>
<tr>
<td>7.502</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s89/COUT</td>
</tr>
<tr>
<td>7.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/CIN</td>
</tr>
<tr>
<td>7.559</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s90/COUT</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s91/COUT</td>
</tr>
<tr>
<td>7.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s92/COUT</td>
</tr>
<tr>
<td>7.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/CIN</td>
</tr>
<tr>
<td>7.730</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s93/COUT</td>
</tr>
<tr>
<td>7.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/CIN</td>
</tr>
<tr>
<td>7.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s94/COUT</td>
</tr>
<tr>
<td>7.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/CIN</td>
</tr>
<tr>
<td>7.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s95/COUT</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/CIN</td>
</tr>
<tr>
<td>7.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s96/COUT</td>
</tr>
<tr>
<td>7.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/CIN</td>
</tr>
<tr>
<td>7.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_alu_inst/cmp_ls_s97/COUT</td>
</tr>
<tr>
<td>8.918</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/I3</td>
</tr>
<tr>
<td>9.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s7/F</td>
</tr>
<tr>
<td>10.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/I0</td>
</tr>
<tr>
<td>11.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf_2_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/I2</td>
</tr>
<tr>
<td>13.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.state_10_s24/F</td>
</tr>
<tr>
<td>14.278</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s11/I0</td>
</tr>
<tr>
<td>15.310</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s11/F</td>
</tr>
<tr>
<td>16.270</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s10/I2</td>
</tr>
<tr>
<td>17.092</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_nxt.pc2_3_s10/F</td>
</tr>
<tr>
<td>18.052</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_i</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.pc2_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.146, 41.244%; route: 6.720, 38.786%; tC2Q: 3.460, 19.970%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
