[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=LinuxArmSystem
children=bootmem bridge cf0 clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain disk2 dvfs_handler intrctrl iobus iocache l2 mem_ctrls membus pci_ide realview terminal tol2bus vncserver voltage_domain
atags_addr=134217728
auto_reset_addr=false
boot_loader=/home/labvant/fs/binaries/boot_emm.arm64 /home/labvant/fs/binaries/boot_emm.arm
boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=1GB root=/dev/sda1
cache_line_size=64
dtb_filename=/home/labvant/fs/binaries/armv8_gem5_v1_4cpu.dtb
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
exit_on_work_items=false
flags_addr=469827632
gic_cpu_addr=738205696
have_crypto=false
have_large_asid_64=false
have_lpae=true
have_lse=true
have_pan=true
have_security=false
have_sve=true
have_virtualization=false
highest_el_is_64=false
init_param=0
kernel=/home/labvant/fs/binaries/vmlinux.vexpress_gem5_v1_64
kernel_addr_check=true
kernel_extras=
load_addr_mask=0
load_offset=2147483648
m5ops_base=268500992
machine_type=DTOnly
mem_mode=timing
mem_ranges=2147483648:3221225471
memories=system.bootmem system.mem_ctrls
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
panic_on_oops=false
panic_on_panic=false
phys_addr_range_64=40
readfile=test.rcS
redirect_paths=
reset_addr=0
semihosting=Null
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[1]

[system.bootmem]
type=SimpleMemory
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
default_p_state=UNDEFINED
eventq_index=0
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
range=0:67108863
port=system.membus.master[1]

[system.bridge]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=50000
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=201326592:536870911 788529152:2147483647
req_size=16
resp_size=16
master=system.iobus.slave[0]
slave=system.membus.master[0]

[system.cf0]
type=IdeDisk
children=image
delay=1000000
driveID=master
eventq_index=0
image=system.cf0.image

[system.cf0.image]
type=CowDiskImage
children=child
child=system.cf0.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.cf0.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/labvant/fs/disks/linaro-minimal-aarch64.img
read_only=true

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu0]
type=MinorCPU
children=branchPred dcache dstage2_mmu dtb dtb_walker_cache executeFuncUnits icache interrupts isa istage2_mmu itb itb_walker_cache tracer
branchPred=system.cpu0.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=system.cpu0.dstage2_mmu
dtb=system.cpu0.dtb
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu0.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
istage2_mmu=system.cpu0.istage2_mmu
itb=system.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu0.tracer
wait_for_remote_gdb=false
workload=
dcache_port=system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side

[system.cpu0.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=128
BTBTagSize=18
RASSize=8
choiceCtrBits=2
choicePredictorSize=1024
eventq_index=0
globalCtrBits=2
globalPredictorSize=1024
indirectBranchPred=system.cpu0.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=64
localPredictorSize=64
numThreads=1

[system.cpu0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu0.dcache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=system.cpu0.dcache.prefetcher
replacement_policy=system.cpu0.dcache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu0.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=4
writeback_clean=false
cpu_side=system.cpu0.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu0.dcache.prefetcher]
type=StridePrefetcher
children=replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
degree=4
eventq_index=0
latency=1
max_conf=7
max_prefetch_requests_with_pending_translation=32
min_conf=0
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
queue_filter=true
queue_size=4
queue_squash=true
replacement_policy=system.cpu0.dcache.prefetcher.replacement_policy
start_conf=4
sys=system
table_assoc=4
table_sets=16
tag_prefetch=true
thresh_conf=4
throttle_control_percentage=0
use_master_id=true
use_virtual_addresses=false

[system.cpu0.dcache.prefetcher.replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu0.dcache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu0.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
sys=system
tlb=system.cpu0.dtb

[system.cpu0.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu0.dstage2_mmu.stage2_tlb.walker

[system.cpu0.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu0.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu0.dtb_walker_cache.cpu_side

[system.cpu0.dtb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu0.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu0.dtb.walker.port
mem_side=system.tol2bus.slave[3]

[system.cpu0.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.dtb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu0.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu0.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu0.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
eventq_index=0
funcUnits=system.cpu0.executeFuncUnits.funcUnits0 system.cpu0.executeFuncUnits.funcUnits1 system.cpu0.executeFuncUnits.funcUnits2 system.cpu0.executeFuncUnits.funcUnits3 system.cpu0.executeFuncUnits.funcUnits4 system.cpu0.executeFuncUnits.funcUnits5 system.cpu0.executeFuncUnits.funcUnits6

[system.cpu0.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits0.timings00 system.cpu0.executeFuncUnits.funcUnits0.timings01 system.cpu0.executeFuncUnits.funcUnits0.timings02 system.cpu0.executeFuncUnits.funcUnits0.timings03 system.cpu0.executeFuncUnits.funcUnits0.timings04 system.cpu0.executeFuncUnits.funcUnits0.timings05 system.cpu0.executeFuncUnits.funcUnits0.timings06 system.cpu0.executeFuncUnits.funcUnits0.timings07 system.cpu0.executeFuncUnits.funcUnits0.timings08 system.cpu0.executeFuncUnits.funcUnits0.timings09 system.cpu0.executeFuncUnits.funcUnits0.timings10 system.cpu0.executeFuncUnits.funcUnits0.timings11 system.cpu0.executeFuncUnits.funcUnits0.timings12 system.cpu0.executeFuncUnits.funcUnits0.timings13 system.cpu0.executeFuncUnits.funcUnits0.timings14 system.cpu0.executeFuncUnits.funcUnits0.timings15 system.cpu0.executeFuncUnits.funcUnits0.timings16 system.cpu0.executeFuncUnits.funcUnits0.timings17 system.cpu0.executeFuncUnits.funcUnits0.timings18 system.cpu0.executeFuncUnits.funcUnits0.timings19 system.cpu0.executeFuncUnits.funcUnits0.timings20 system.cpu0.executeFuncUnits.funcUnits0.timings21 system.cpu0.executeFuncUnits.funcUnits0.timings22 system.cpu0.executeFuncUnits.funcUnits0.timings23 system.cpu0.executeFuncUnits.funcUnits0.timings24 system.cpu0.executeFuncUnits.funcUnits0.timings25 system.cpu0.executeFuncUnits.funcUnits0.timings26 system.cpu0.executeFuncUnits.funcUnits0.timings27 system.cpu0.executeFuncUnits.funcUnits0.timings28 system.cpu0.executeFuncUnits.funcUnits0.timings29 system.cpu0.executeFuncUnits.funcUnits0.timings30 system.cpu0.executeFuncUnits.funcUnits0.timings31 system.cpu0.executeFuncUnits.funcUnits0.timings32 system.cpu0.executeFuncUnits.funcUnits0.timings33 system.cpu0.executeFuncUnits.funcUnits0.timings34 system.cpu0.executeFuncUnits.funcUnits0.timings35 system.cpu0.executeFuncUnits.funcUnits0.timings36 system.cpu0.executeFuncUnits.funcUnits0.timings37 system.cpu0.executeFuncUnits.funcUnits0.timings38 system.cpu0.executeFuncUnits.funcUnits0.timings39 system.cpu0.executeFuncUnits.funcUnits0.timings40 system.cpu0.executeFuncUnits.funcUnits0.timings41 system.cpu0.executeFuncUnits.funcUnits0.timings42

[system.cpu0.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu0.executeFuncUnits.funcUnits0.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMovShiftr
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422608
match=27262992
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMayShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings40.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings41.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits0.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings42.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits0.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits1.timings00 system.cpu0.executeFuncUnits.funcUnits1.timings01 system.cpu0.executeFuncUnits.funcUnits1.timings02 system.cpu0.executeFuncUnits.funcUnits1.timings03 system.cpu0.executeFuncUnits.funcUnits1.timings04 system.cpu0.executeFuncUnits.funcUnits1.timings05 system.cpu0.executeFuncUnits.funcUnits1.timings06 system.cpu0.executeFuncUnits.funcUnits1.timings07 system.cpu0.executeFuncUnits.funcUnits1.timings08 system.cpu0.executeFuncUnits.funcUnits1.timings09 system.cpu0.executeFuncUnits.funcUnits1.timings10 system.cpu0.executeFuncUnits.funcUnits1.timings11 system.cpu0.executeFuncUnits.funcUnits1.timings12 system.cpu0.executeFuncUnits.funcUnits1.timings13 system.cpu0.executeFuncUnits.funcUnits1.timings14 system.cpu0.executeFuncUnits.funcUnits1.timings15 system.cpu0.executeFuncUnits.funcUnits1.timings16 system.cpu0.executeFuncUnits.funcUnits1.timings17 system.cpu0.executeFuncUnits.funcUnits1.timings18 system.cpu0.executeFuncUnits.funcUnits1.timings19 system.cpu0.executeFuncUnits.funcUnits1.timings20 system.cpu0.executeFuncUnits.funcUnits1.timings21 system.cpu0.executeFuncUnits.funcUnits1.timings22 system.cpu0.executeFuncUnits.funcUnits1.timings23 system.cpu0.executeFuncUnits.funcUnits1.timings24 system.cpu0.executeFuncUnits.funcUnits1.timings25 system.cpu0.executeFuncUnits.funcUnits1.timings26 system.cpu0.executeFuncUnits.funcUnits1.timings27 system.cpu0.executeFuncUnits.funcUnits1.timings28 system.cpu0.executeFuncUnits.funcUnits1.timings29 system.cpu0.executeFuncUnits.funcUnits1.timings30 system.cpu0.executeFuncUnits.funcUnits1.timings31 system.cpu0.executeFuncUnits.funcUnits1.timings32 system.cpu0.executeFuncUnits.funcUnits1.timings33 system.cpu0.executeFuncUnits.funcUnits1.timings34 system.cpu0.executeFuncUnits.funcUnits1.timings35 system.cpu0.executeFuncUnits.funcUnits1.timings36 system.cpu0.executeFuncUnits.funcUnits1.timings37 system.cpu0.executeFuncUnits.funcUnits1.timings38 system.cpu0.executeFuncUnits.funcUnits1.timings39 system.cpu0.executeFuncUnits.funcUnits1.timings40 system.cpu0.executeFuncUnits.funcUnits1.timings41 system.cpu0.executeFuncUnits.funcUnits1.timings42 system.cpu0.executeFuncUnits.funcUnits1.timings43 system.cpu0.executeFuncUnits.funcUnits1.timings44

[system.cpu0.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu0.executeFuncUnits.funcUnits1.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings26.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu0.executeFuncUnits.funcUnits1.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings30.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu0.executeFuncUnits.funcUnits1.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingAllowShifti
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965328
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=23068688
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064688
match=107285115008
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings40.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingSuppressShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings41.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu0.executeFuncUnits.funcUnits1.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings42.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings43.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits1.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings44.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits1.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20
cantForwardFromFUIndices=0 1 5
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits2.timings00 system.cpu0.executeFuncUnits.funcUnits2.timings01 system.cpu0.executeFuncUnits.funcUnits2.timings02 system.cpu0.executeFuncUnits.funcUnits2.timings03 system.cpu0.executeFuncUnits.funcUnits2.timings04 system.cpu0.executeFuncUnits.funcUnits2.timings05 system.cpu0.executeFuncUnits.funcUnits2.timings06 system.cpu0.executeFuncUnits.funcUnits2.timings07 system.cpu0.executeFuncUnits.funcUnits2.timings08 system.cpu0.executeFuncUnits.funcUnits2.timings09 system.cpu0.executeFuncUnits.funcUnits2.timings10 system.cpu0.executeFuncUnits.funcUnits2.timings11 system.cpu0.executeFuncUnits.funcUnits2.timings12 system.cpu0.executeFuncUnits.funcUnits2.timings13 system.cpu0.executeFuncUnits.funcUnits2.timings14 system.cpu0.executeFuncUnits.funcUnits2.timings15 system.cpu0.executeFuncUnits.funcUnits2.timings16 system.cpu0.executeFuncUnits.funcUnits2.timings17 system.cpu0.executeFuncUnits.funcUnits2.timings18 system.cpu0.executeFuncUnits.funcUnits2.timings19 system.cpu0.executeFuncUnits.funcUnits2.timings20

[system.cpu0.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu0.executeFuncUnits.funcUnits2.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422832
match=2097296
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296320
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=6291600
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296336
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings03.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471312
match=16777344
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003200
match=107291344896
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471344
match=18874496
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107293442048
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=117440528
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107292393472
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526532816
match=122744848
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064672
match=107295600640
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683408
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings12.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107295539200
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings13.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683600
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings14.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107296587776
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=120526471408
match=4194448
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=124553003248
match=107304976480
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_MADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=122404503552
match=17632854016
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings18.opClasses
srcRegsRelativeLats=1 1 1 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings19.opClasses
srcRegsRelativeLats=0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits2.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits2.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses timings0 timings1 timings2
cantForwardFromFUIndices=
eventq_index=0
issueLat=3
opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses
opLat=3
timings=system.cpu0.executeFuncUnits.funcUnits3.timings0 system.cpu0.executeFuncUnits.funcUnits3.timings1 system.cpu0.executeFuncUnits.funcUnits3.timings2

[system.cpu0.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu0.executeFuncUnits.funcUnits3.timings0]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr
mask=120526471408
match=118489104
opClasses=system.cpu0.executeFuncUnits.funcUnits3.timings0.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5 system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu0.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits3.timings1]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_UDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr
mask=120526471408
match=120586256
opClasses=system.cpu0.executeFuncUnits.funcUnits3.timings1.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 expr
defns=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0 system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1 system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2 system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3 system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4
eventq_index=0
expr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left
op=timingExprSub
right=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left
op=timingExprEqual
right=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu0.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits3.timings2]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr
mask=122404535296
match=17628662784
opClasses=system.cpu0.executeFuncUnits.funcUnits3.timings2.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5 system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu0.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu0.executeFuncUnits.funcUnits3.timings2.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 timings45 timings46 timings47 timings48 timings49 timings50 timings51 timings52 timings53 timings54
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu0.executeFuncUnits.funcUnits4.timings00 system.cpu0.executeFuncUnits.funcUnits4.timings01 system.cpu0.executeFuncUnits.funcUnits4.timings02 system.cpu0.executeFuncUnits.funcUnits4.timings03 system.cpu0.executeFuncUnits.funcUnits4.timings04 system.cpu0.executeFuncUnits.funcUnits4.timings05 system.cpu0.executeFuncUnits.funcUnits4.timings06 system.cpu0.executeFuncUnits.funcUnits4.timings07 system.cpu0.executeFuncUnits.funcUnits4.timings08 system.cpu0.executeFuncUnits.funcUnits4.timings09 system.cpu0.executeFuncUnits.funcUnits4.timings10 system.cpu0.executeFuncUnits.funcUnits4.timings11 system.cpu0.executeFuncUnits.funcUnits4.timings12 system.cpu0.executeFuncUnits.funcUnits4.timings13 system.cpu0.executeFuncUnits.funcUnits4.timings14 system.cpu0.executeFuncUnits.funcUnits4.timings15 system.cpu0.executeFuncUnits.funcUnits4.timings16 system.cpu0.executeFuncUnits.funcUnits4.timings17 system.cpu0.executeFuncUnits.funcUnits4.timings18 system.cpu0.executeFuncUnits.funcUnits4.timings19 system.cpu0.executeFuncUnits.funcUnits4.timings20 system.cpu0.executeFuncUnits.funcUnits4.timings21 system.cpu0.executeFuncUnits.funcUnits4.timings22 system.cpu0.executeFuncUnits.funcUnits4.timings23 system.cpu0.executeFuncUnits.funcUnits4.timings24 system.cpu0.executeFuncUnits.funcUnits4.timings25 system.cpu0.executeFuncUnits.funcUnits4.timings26 system.cpu0.executeFuncUnits.funcUnits4.timings27 system.cpu0.executeFuncUnits.funcUnits4.timings28 system.cpu0.executeFuncUnits.funcUnits4.timings29 system.cpu0.executeFuncUnits.funcUnits4.timings30 system.cpu0.executeFuncUnits.funcUnits4.timings31 system.cpu0.executeFuncUnits.funcUnits4.timings32 system.cpu0.executeFuncUnits.funcUnits4.timings33 system.cpu0.executeFuncUnits.funcUnits4.timings34 system.cpu0.executeFuncUnits.funcUnits4.timings35 system.cpu0.executeFuncUnits.funcUnits4.timings36 system.cpu0.executeFuncUnits.funcUnits4.timings37 system.cpu0.executeFuncUnits.funcUnits4.timings38 system.cpu0.executeFuncUnits.funcUnits4.timings39 system.cpu0.executeFuncUnits.funcUnits4.timings40 system.cpu0.executeFuncUnits.funcUnits4.timings41 system.cpu0.executeFuncUnits.funcUnits4.timings42 system.cpu0.executeFuncUnits.funcUnits4.timings43 system.cpu0.executeFuncUnits.funcUnits4.timings44 system.cpu0.executeFuncUnits.funcUnits4.timings45 system.cpu0.executeFuncUnits.funcUnits4.timings46 system.cpu0.executeFuncUnits.funcUnits4.timings47 system.cpu0.executeFuncUnits.funcUnits4.timings48 system.cpu0.executeFuncUnits.funcUnits4.timings49 system.cpu0.executeFuncUnits.funcUnits4.timings50 system.cpu0.executeFuncUnits.funcUnits4.timings51 system.cpu0.executeFuncUnits.funcUnits4.timings52 system.cpu0.executeFuncUnits.funcUnits4.timings53 system.cpu0.executeFuncUnits.funcUnits4.timings54

[system.cpu0.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses27

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu0.executeFuncUnits.funcUnits4.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_VUZP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529152
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_VZIP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529280
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings02]
type=MinorFUTiming
children=opClasses
description=Vadd2hALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088320
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings02.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings03]
type=MinorFUTiming
children=opClasses
description=VaddhnALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4068475904
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings03.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings04]
type=MinorFUTiming
children=opClasses
description=VaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068474880
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_VADDW_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068475136
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_VHADD_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889104
match=4060086272
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings07]
type=MinorFUTiming
children=opClasses
description=VpadalALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088399360
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings08]
type=MinorFUTiming
children=opClasses
description=VpaddhALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060089104
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings09]
type=MinorFUTiming
children=opClasses
description=VpaddsALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4076866816
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings10]
type=MinorFUTiming
children=opClasses
description=VpaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088398336
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_VRADDHN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4085253120
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings12]
type=MinorFUTiming
children=opClasses
description=VrhaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086528
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings13]
type=MinorFUTiming
children=opClasses
description=VqaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086288
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings13.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings14]
type=MinorFUTiming
children=opClasses
description=VandqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4060086544
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings14.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings15]
type=MinorFUTiming
children=opClasses
description=VbicALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4061135120
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings15.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings16]
type=MinorFUTiming
children=opClasses
description=VbifALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076863760
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings17]
type=MinorFUTiming
children=opClasses
description=VacgeALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867088
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings18]
type=MinorFUTiming
children=opClasses
description=VceqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4060089856
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings18.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings19]
type=MinorFUTiming
children=opClasses
description=VceqiALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076865552
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings19.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_VCEQII_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088463616
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_VTST_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088336
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings21.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_VCLZ_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088398976
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings22.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399104
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings23.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548808720
match=4071620608
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings24.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060087808
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings25.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXS_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060090112
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088464256
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings27.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246483520
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings28.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_VREVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008912
match=4088397824
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings29.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_VQNEG_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399744
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_VSWP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088528896
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings31.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_VTRN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529024
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings32.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAX_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060088832
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings33.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAXF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867328
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings34.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529408
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings35.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_VMRS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120527458064
match=250677776
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings36.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4062183696
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings37.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246417984
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings38.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_VQMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088529408
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings39.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVL_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124529348560
match=4068477456
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings40.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120522280784
match=243272192
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings41.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120522280784
match=243272448
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings42.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120523263952
match=246483648
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings43.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120523263952
match=246483904
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings44.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings45]
type=MinorFUTiming
children=opClasses
description=VmuliALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060088592
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings45.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings45.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings46]
type=MinorFUTiming
children=opClasses
description=HPI_FMADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699962880
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings46.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings46.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings47]
type=MinorFUTiming
children=opClasses
description=HPI_FMSUB_D_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699995648
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings47.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings47.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings48]
type=MinorFUTiming
children=opClasses
description=HPI_FMOV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549856256
match=17685299200
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings48.opClasses
srcRegsRelativeLats=5 5 5 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings48.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings49]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_scalar_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124002565120
match=18759058432
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings49.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings49.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings50]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_vector_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=122928823296
match=17416881152
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings50.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings50.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings51]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_32_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=6
extraCommitLatExpr=Null
mask=124552018944
match=17685288960
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings51.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings51.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings52]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_64_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=15
extraCommitLatExpr=Null
mask=124552018944
match=17689483264
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings52.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings52.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings53]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Vfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings53.opClasses
srcRegsRelativeLats=5 5 5 2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings53.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits4.timings54]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultVfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings54.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu0.executeFuncUnits.funcUnits4.timings54.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings0 timings1
cantForwardFromFUIndices=5
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses
opLat=1
timings=system.cpu0.executeFuncUnits.funcUnits5.timings0 system.cpu0.executeFuncUnits.funcUnits5.timings1

[system.cpu0.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses3

[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu0.executeFuncUnits.funcUnits5.timings0]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu0.executeFuncUnits.funcUnits5.timings0.opClasses
srcRegsRelativeLats=1 1 1 1 1 2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits5.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits5.timings1]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem64
eventq_index=0
extraAssumedLat=3
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu0.executeFuncUnits.funcUnits5.timings1.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu0.executeFuncUnits.funcUnits5.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu0.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=

[system.cpu0.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu0.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.icache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu0.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu0.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu0.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu0.icache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu0.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu0.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu0.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=system

[system.cpu0.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
sys=system
tlb=system.cpu0.itb

[system.cpu0.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu0.istage2_mmu.stage2_tlb.walker

[system.cpu0.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu0.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu0.itb_walker_cache.cpu_side

[system.cpu0.itb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu0.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu0.itb.walker.port
mem_side=system.tol2bus.slave[2]

[system.cpu0.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.itb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu0.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu0.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu1]
type=MinorCPU
children=branchPred dcache dstage2_mmu dtb dtb_walker_cache executeFuncUnits icache interrupts isa istage2_mmu itb itb_walker_cache tracer
branchPred=system.cpu1.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=system.cpu1.dstage2_mmu
dtb=system.cpu1.dtb
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu1.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
istage2_mmu=system.cpu1.istage2_mmu
itb=system.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu1.tracer
wait_for_remote_gdb=false
workload=
dcache_port=system.cpu1.dcache.cpu_side
icache_port=system.cpu1.icache.cpu_side

[system.cpu1.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=128
BTBTagSize=18
RASSize=8
choiceCtrBits=2
choicePredictorSize=1024
eventq_index=0
globalCtrBits=2
globalPredictorSize=1024
indirectBranchPred=system.cpu1.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=64
localPredictorSize=64
numThreads=1

[system.cpu1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu1.dcache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=system.cpu1.dcache.prefetcher
replacement_policy=system.cpu1.dcache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu1.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=4
writeback_clean=false
cpu_side=system.cpu1.dcache_port
mem_side=system.tol2bus.slave[5]

[system.cpu1.dcache.prefetcher]
type=StridePrefetcher
children=replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
degree=4
eventq_index=0
latency=1
max_conf=7
max_prefetch_requests_with_pending_translation=32
min_conf=0
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
queue_filter=true
queue_size=4
queue_squash=true
replacement_policy=system.cpu1.dcache.prefetcher.replacement_policy
start_conf=4
sys=system
table_assoc=4
table_sets=16
tag_prefetch=true
thresh_conf=4
throttle_control_percentage=0
use_master_id=true
use_virtual_addresses=false

[system.cpu1.dcache.prefetcher.replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu1.dcache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu1.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
sys=system
tlb=system.cpu1.dtb

[system.cpu1.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu1.dstage2_mmu.stage2_tlb.walker

[system.cpu1.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu1.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu1.dtb.walker

[system.cpu1.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu1.dtb_walker_cache.cpu_side

[system.cpu1.dtb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu1.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu1.dtb.walker.port
mem_side=system.tol2bus.slave[7]

[system.cpu1.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.dtb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu1.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu1.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu1.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
eventq_index=0
funcUnits=system.cpu1.executeFuncUnits.funcUnits0 system.cpu1.executeFuncUnits.funcUnits1 system.cpu1.executeFuncUnits.funcUnits2 system.cpu1.executeFuncUnits.funcUnits3 system.cpu1.executeFuncUnits.funcUnits4 system.cpu1.executeFuncUnits.funcUnits5 system.cpu1.executeFuncUnits.funcUnits6

[system.cpu1.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits0.timings00 system.cpu1.executeFuncUnits.funcUnits0.timings01 system.cpu1.executeFuncUnits.funcUnits0.timings02 system.cpu1.executeFuncUnits.funcUnits0.timings03 system.cpu1.executeFuncUnits.funcUnits0.timings04 system.cpu1.executeFuncUnits.funcUnits0.timings05 system.cpu1.executeFuncUnits.funcUnits0.timings06 system.cpu1.executeFuncUnits.funcUnits0.timings07 system.cpu1.executeFuncUnits.funcUnits0.timings08 system.cpu1.executeFuncUnits.funcUnits0.timings09 system.cpu1.executeFuncUnits.funcUnits0.timings10 system.cpu1.executeFuncUnits.funcUnits0.timings11 system.cpu1.executeFuncUnits.funcUnits0.timings12 system.cpu1.executeFuncUnits.funcUnits0.timings13 system.cpu1.executeFuncUnits.funcUnits0.timings14 system.cpu1.executeFuncUnits.funcUnits0.timings15 system.cpu1.executeFuncUnits.funcUnits0.timings16 system.cpu1.executeFuncUnits.funcUnits0.timings17 system.cpu1.executeFuncUnits.funcUnits0.timings18 system.cpu1.executeFuncUnits.funcUnits0.timings19 system.cpu1.executeFuncUnits.funcUnits0.timings20 system.cpu1.executeFuncUnits.funcUnits0.timings21 system.cpu1.executeFuncUnits.funcUnits0.timings22 system.cpu1.executeFuncUnits.funcUnits0.timings23 system.cpu1.executeFuncUnits.funcUnits0.timings24 system.cpu1.executeFuncUnits.funcUnits0.timings25 system.cpu1.executeFuncUnits.funcUnits0.timings26 system.cpu1.executeFuncUnits.funcUnits0.timings27 system.cpu1.executeFuncUnits.funcUnits0.timings28 system.cpu1.executeFuncUnits.funcUnits0.timings29 system.cpu1.executeFuncUnits.funcUnits0.timings30 system.cpu1.executeFuncUnits.funcUnits0.timings31 system.cpu1.executeFuncUnits.funcUnits0.timings32 system.cpu1.executeFuncUnits.funcUnits0.timings33 system.cpu1.executeFuncUnits.funcUnits0.timings34 system.cpu1.executeFuncUnits.funcUnits0.timings35 system.cpu1.executeFuncUnits.funcUnits0.timings36 system.cpu1.executeFuncUnits.funcUnits0.timings37 system.cpu1.executeFuncUnits.funcUnits0.timings38 system.cpu1.executeFuncUnits.funcUnits0.timings39 system.cpu1.executeFuncUnits.funcUnits0.timings40 system.cpu1.executeFuncUnits.funcUnits0.timings41 system.cpu1.executeFuncUnits.funcUnits0.timings42

[system.cpu1.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu1.executeFuncUnits.funcUnits0.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMovShiftr
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422608
match=27262992
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMayShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings40.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings41.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits0.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings42.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits0.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits1.timings00 system.cpu1.executeFuncUnits.funcUnits1.timings01 system.cpu1.executeFuncUnits.funcUnits1.timings02 system.cpu1.executeFuncUnits.funcUnits1.timings03 system.cpu1.executeFuncUnits.funcUnits1.timings04 system.cpu1.executeFuncUnits.funcUnits1.timings05 system.cpu1.executeFuncUnits.funcUnits1.timings06 system.cpu1.executeFuncUnits.funcUnits1.timings07 system.cpu1.executeFuncUnits.funcUnits1.timings08 system.cpu1.executeFuncUnits.funcUnits1.timings09 system.cpu1.executeFuncUnits.funcUnits1.timings10 system.cpu1.executeFuncUnits.funcUnits1.timings11 system.cpu1.executeFuncUnits.funcUnits1.timings12 system.cpu1.executeFuncUnits.funcUnits1.timings13 system.cpu1.executeFuncUnits.funcUnits1.timings14 system.cpu1.executeFuncUnits.funcUnits1.timings15 system.cpu1.executeFuncUnits.funcUnits1.timings16 system.cpu1.executeFuncUnits.funcUnits1.timings17 system.cpu1.executeFuncUnits.funcUnits1.timings18 system.cpu1.executeFuncUnits.funcUnits1.timings19 system.cpu1.executeFuncUnits.funcUnits1.timings20 system.cpu1.executeFuncUnits.funcUnits1.timings21 system.cpu1.executeFuncUnits.funcUnits1.timings22 system.cpu1.executeFuncUnits.funcUnits1.timings23 system.cpu1.executeFuncUnits.funcUnits1.timings24 system.cpu1.executeFuncUnits.funcUnits1.timings25 system.cpu1.executeFuncUnits.funcUnits1.timings26 system.cpu1.executeFuncUnits.funcUnits1.timings27 system.cpu1.executeFuncUnits.funcUnits1.timings28 system.cpu1.executeFuncUnits.funcUnits1.timings29 system.cpu1.executeFuncUnits.funcUnits1.timings30 system.cpu1.executeFuncUnits.funcUnits1.timings31 system.cpu1.executeFuncUnits.funcUnits1.timings32 system.cpu1.executeFuncUnits.funcUnits1.timings33 system.cpu1.executeFuncUnits.funcUnits1.timings34 system.cpu1.executeFuncUnits.funcUnits1.timings35 system.cpu1.executeFuncUnits.funcUnits1.timings36 system.cpu1.executeFuncUnits.funcUnits1.timings37 system.cpu1.executeFuncUnits.funcUnits1.timings38 system.cpu1.executeFuncUnits.funcUnits1.timings39 system.cpu1.executeFuncUnits.funcUnits1.timings40 system.cpu1.executeFuncUnits.funcUnits1.timings41 system.cpu1.executeFuncUnits.funcUnits1.timings42 system.cpu1.executeFuncUnits.funcUnits1.timings43 system.cpu1.executeFuncUnits.funcUnits1.timings44

[system.cpu1.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu1.executeFuncUnits.funcUnits1.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings26.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu1.executeFuncUnits.funcUnits1.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings30.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu1.executeFuncUnits.funcUnits1.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingAllowShifti
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965328
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=23068688
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064688
match=107285115008
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings40.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingSuppressShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings41.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu1.executeFuncUnits.funcUnits1.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings42.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings43.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits1.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings44.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits1.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20
cantForwardFromFUIndices=0 1 5
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits2.timings00 system.cpu1.executeFuncUnits.funcUnits2.timings01 system.cpu1.executeFuncUnits.funcUnits2.timings02 system.cpu1.executeFuncUnits.funcUnits2.timings03 system.cpu1.executeFuncUnits.funcUnits2.timings04 system.cpu1.executeFuncUnits.funcUnits2.timings05 system.cpu1.executeFuncUnits.funcUnits2.timings06 system.cpu1.executeFuncUnits.funcUnits2.timings07 system.cpu1.executeFuncUnits.funcUnits2.timings08 system.cpu1.executeFuncUnits.funcUnits2.timings09 system.cpu1.executeFuncUnits.funcUnits2.timings10 system.cpu1.executeFuncUnits.funcUnits2.timings11 system.cpu1.executeFuncUnits.funcUnits2.timings12 system.cpu1.executeFuncUnits.funcUnits2.timings13 system.cpu1.executeFuncUnits.funcUnits2.timings14 system.cpu1.executeFuncUnits.funcUnits2.timings15 system.cpu1.executeFuncUnits.funcUnits2.timings16 system.cpu1.executeFuncUnits.funcUnits2.timings17 system.cpu1.executeFuncUnits.funcUnits2.timings18 system.cpu1.executeFuncUnits.funcUnits2.timings19 system.cpu1.executeFuncUnits.funcUnits2.timings20

[system.cpu1.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu1.executeFuncUnits.funcUnits2.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422832
match=2097296
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296320
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=6291600
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296336
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings03.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471312
match=16777344
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003200
match=107291344896
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471344
match=18874496
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107293442048
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=117440528
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107292393472
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526532816
match=122744848
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064672
match=107295600640
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683408
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings12.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107295539200
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings13.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683600
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings14.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107296587776
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=120526471408
match=4194448
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=124553003248
match=107304976480
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_MADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=122404503552
match=17632854016
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings18.opClasses
srcRegsRelativeLats=1 1 1 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings19.opClasses
srcRegsRelativeLats=0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits2.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits2.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses timings0 timings1 timings2
cantForwardFromFUIndices=
eventq_index=0
issueLat=3
opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses
opLat=3
timings=system.cpu1.executeFuncUnits.funcUnits3.timings0 system.cpu1.executeFuncUnits.funcUnits3.timings1 system.cpu1.executeFuncUnits.funcUnits3.timings2

[system.cpu1.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu1.executeFuncUnits.funcUnits3.timings0]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr
mask=120526471408
match=118489104
opClasses=system.cpu1.executeFuncUnits.funcUnits3.timings0.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5 system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu1.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits3.timings1]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_UDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr
mask=120526471408
match=120586256
opClasses=system.cpu1.executeFuncUnits.funcUnits3.timings1.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 expr
defns=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0 system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1 system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2 system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3 system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4
eventq_index=0
expr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left
op=timingExprSub
right=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left
op=timingExprEqual
right=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu1.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits3.timings2]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr
mask=122404535296
match=17628662784
opClasses=system.cpu1.executeFuncUnits.funcUnits3.timings2.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5 system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu1.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu1.executeFuncUnits.funcUnits3.timings2.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 timings45 timings46 timings47 timings48 timings49 timings50 timings51 timings52 timings53 timings54
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu1.executeFuncUnits.funcUnits4.timings00 system.cpu1.executeFuncUnits.funcUnits4.timings01 system.cpu1.executeFuncUnits.funcUnits4.timings02 system.cpu1.executeFuncUnits.funcUnits4.timings03 system.cpu1.executeFuncUnits.funcUnits4.timings04 system.cpu1.executeFuncUnits.funcUnits4.timings05 system.cpu1.executeFuncUnits.funcUnits4.timings06 system.cpu1.executeFuncUnits.funcUnits4.timings07 system.cpu1.executeFuncUnits.funcUnits4.timings08 system.cpu1.executeFuncUnits.funcUnits4.timings09 system.cpu1.executeFuncUnits.funcUnits4.timings10 system.cpu1.executeFuncUnits.funcUnits4.timings11 system.cpu1.executeFuncUnits.funcUnits4.timings12 system.cpu1.executeFuncUnits.funcUnits4.timings13 system.cpu1.executeFuncUnits.funcUnits4.timings14 system.cpu1.executeFuncUnits.funcUnits4.timings15 system.cpu1.executeFuncUnits.funcUnits4.timings16 system.cpu1.executeFuncUnits.funcUnits4.timings17 system.cpu1.executeFuncUnits.funcUnits4.timings18 system.cpu1.executeFuncUnits.funcUnits4.timings19 system.cpu1.executeFuncUnits.funcUnits4.timings20 system.cpu1.executeFuncUnits.funcUnits4.timings21 system.cpu1.executeFuncUnits.funcUnits4.timings22 system.cpu1.executeFuncUnits.funcUnits4.timings23 system.cpu1.executeFuncUnits.funcUnits4.timings24 system.cpu1.executeFuncUnits.funcUnits4.timings25 system.cpu1.executeFuncUnits.funcUnits4.timings26 system.cpu1.executeFuncUnits.funcUnits4.timings27 system.cpu1.executeFuncUnits.funcUnits4.timings28 system.cpu1.executeFuncUnits.funcUnits4.timings29 system.cpu1.executeFuncUnits.funcUnits4.timings30 system.cpu1.executeFuncUnits.funcUnits4.timings31 system.cpu1.executeFuncUnits.funcUnits4.timings32 system.cpu1.executeFuncUnits.funcUnits4.timings33 system.cpu1.executeFuncUnits.funcUnits4.timings34 system.cpu1.executeFuncUnits.funcUnits4.timings35 system.cpu1.executeFuncUnits.funcUnits4.timings36 system.cpu1.executeFuncUnits.funcUnits4.timings37 system.cpu1.executeFuncUnits.funcUnits4.timings38 system.cpu1.executeFuncUnits.funcUnits4.timings39 system.cpu1.executeFuncUnits.funcUnits4.timings40 system.cpu1.executeFuncUnits.funcUnits4.timings41 system.cpu1.executeFuncUnits.funcUnits4.timings42 system.cpu1.executeFuncUnits.funcUnits4.timings43 system.cpu1.executeFuncUnits.funcUnits4.timings44 system.cpu1.executeFuncUnits.funcUnits4.timings45 system.cpu1.executeFuncUnits.funcUnits4.timings46 system.cpu1.executeFuncUnits.funcUnits4.timings47 system.cpu1.executeFuncUnits.funcUnits4.timings48 system.cpu1.executeFuncUnits.funcUnits4.timings49 system.cpu1.executeFuncUnits.funcUnits4.timings50 system.cpu1.executeFuncUnits.funcUnits4.timings51 system.cpu1.executeFuncUnits.funcUnits4.timings52 system.cpu1.executeFuncUnits.funcUnits4.timings53 system.cpu1.executeFuncUnits.funcUnits4.timings54

[system.cpu1.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses27

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu1.executeFuncUnits.funcUnits4.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_VUZP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529152
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_VZIP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529280
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings02]
type=MinorFUTiming
children=opClasses
description=Vadd2hALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088320
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings02.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings03]
type=MinorFUTiming
children=opClasses
description=VaddhnALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4068475904
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings03.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings04]
type=MinorFUTiming
children=opClasses
description=VaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068474880
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_VADDW_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068475136
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_VHADD_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889104
match=4060086272
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings07]
type=MinorFUTiming
children=opClasses
description=VpadalALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088399360
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings08]
type=MinorFUTiming
children=opClasses
description=VpaddhALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060089104
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings09]
type=MinorFUTiming
children=opClasses
description=VpaddsALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4076866816
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings10]
type=MinorFUTiming
children=opClasses
description=VpaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088398336
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_VRADDHN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4085253120
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings12]
type=MinorFUTiming
children=opClasses
description=VrhaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086528
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings13]
type=MinorFUTiming
children=opClasses
description=VqaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086288
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings13.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings14]
type=MinorFUTiming
children=opClasses
description=VandqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4060086544
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings14.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings15]
type=MinorFUTiming
children=opClasses
description=VbicALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4061135120
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings15.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings16]
type=MinorFUTiming
children=opClasses
description=VbifALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076863760
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings17]
type=MinorFUTiming
children=opClasses
description=VacgeALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867088
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings18]
type=MinorFUTiming
children=opClasses
description=VceqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4060089856
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings18.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings19]
type=MinorFUTiming
children=opClasses
description=VceqiALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076865552
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings19.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_VCEQII_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088463616
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_VTST_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088336
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings21.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_VCLZ_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088398976
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings22.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399104
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings23.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548808720
match=4071620608
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings24.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060087808
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings25.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXS_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060090112
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088464256
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings27.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246483520
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings28.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_VREVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008912
match=4088397824
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings29.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_VQNEG_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399744
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_VSWP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088528896
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings31.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_VTRN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529024
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings32.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAX_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060088832
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings33.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAXF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867328
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings34.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529408
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings35.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_VMRS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120527458064
match=250677776
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings36.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4062183696
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings37.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246417984
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings38.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_VQMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088529408
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings39.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVL_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124529348560
match=4068477456
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings40.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120522280784
match=243272192
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings41.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120522280784
match=243272448
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings42.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120523263952
match=246483648
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings43.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120523263952
match=246483904
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings44.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings45]
type=MinorFUTiming
children=opClasses
description=VmuliALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060088592
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings45.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings45.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings46]
type=MinorFUTiming
children=opClasses
description=HPI_FMADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699962880
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings46.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings46.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings47]
type=MinorFUTiming
children=opClasses
description=HPI_FMSUB_D_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699995648
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings47.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings47.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings48]
type=MinorFUTiming
children=opClasses
description=HPI_FMOV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549856256
match=17685299200
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings48.opClasses
srcRegsRelativeLats=5 5 5 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings48.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings49]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_scalar_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124002565120
match=18759058432
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings49.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings49.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings50]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_vector_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=122928823296
match=17416881152
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings50.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings50.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings51]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_32_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=6
extraCommitLatExpr=Null
mask=124552018944
match=17685288960
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings51.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings51.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings52]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_64_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=15
extraCommitLatExpr=Null
mask=124552018944
match=17689483264
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings52.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings52.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings53]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Vfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings53.opClasses
srcRegsRelativeLats=5 5 5 2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings53.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits4.timings54]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultVfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings54.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu1.executeFuncUnits.funcUnits4.timings54.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings0 timings1
cantForwardFromFUIndices=5
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses
opLat=1
timings=system.cpu1.executeFuncUnits.funcUnits5.timings0 system.cpu1.executeFuncUnits.funcUnits5.timings1

[system.cpu1.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses3

[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu1.executeFuncUnits.funcUnits5.timings0]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu1.executeFuncUnits.funcUnits5.timings0.opClasses
srcRegsRelativeLats=1 1 1 1 1 2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits5.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits5.timings1]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem64
eventq_index=0
extraAssumedLat=3
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu1.executeFuncUnits.funcUnits5.timings1.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu1.executeFuncUnits.funcUnits5.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu1.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=

[system.cpu1.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu1.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.icache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu1.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu1.icache_port
mem_side=system.tol2bus.slave[4]

[system.cpu1.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu1.icache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu1.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu1.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu1.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=system

[system.cpu1.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
sys=system
tlb=system.cpu1.itb

[system.cpu1.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu1.istage2_mmu.stage2_tlb.walker

[system.cpu1.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu1.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu1.itb.walker

[system.cpu1.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu1.itb_walker_cache.cpu_side

[system.cpu1.itb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu1.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu1.itb.walker.port
mem_side=system.tol2bus.slave[6]

[system.cpu1.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.itb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu1.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu1.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu2]
type=MinorCPU
children=branchPred dcache dstage2_mmu dtb dtb_walker_cache executeFuncUnits icache interrupts isa istage2_mmu itb itb_walker_cache tracer
branchPred=system.cpu2.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=system.cpu2.dstage2_mmu
dtb=system.cpu2.dtb
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu2.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
istage2_mmu=system.cpu2.istage2_mmu
itb=system.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu2.tracer
wait_for_remote_gdb=false
workload=
dcache_port=system.cpu2.dcache.cpu_side
icache_port=system.cpu2.icache.cpu_side

[system.cpu2.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=128
BTBTagSize=18
RASSize=8
choiceCtrBits=2
choicePredictorSize=1024
eventq_index=0
globalCtrBits=2
globalPredictorSize=1024
indirectBranchPred=system.cpu2.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=64
localPredictorSize=64
numThreads=1

[system.cpu2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu2.dcache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=system.cpu2.dcache.prefetcher
replacement_policy=system.cpu2.dcache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu2.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=4
writeback_clean=false
cpu_side=system.cpu2.dcache_port
mem_side=system.tol2bus.slave[9]

[system.cpu2.dcache.prefetcher]
type=StridePrefetcher
children=replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
degree=4
eventq_index=0
latency=1
max_conf=7
max_prefetch_requests_with_pending_translation=32
min_conf=0
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
queue_filter=true
queue_size=4
queue_squash=true
replacement_policy=system.cpu2.dcache.prefetcher.replacement_policy
start_conf=4
sys=system
table_assoc=4
table_sets=16
tag_prefetch=true
thresh_conf=4
throttle_control_percentage=0
use_master_id=true
use_virtual_addresses=false

[system.cpu2.dcache.prefetcher.replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu2.dcache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu2.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu2.dstage2_mmu.stage2_tlb
sys=system
tlb=system.cpu2.dtb

[system.cpu2.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu2.dstage2_mmu.stage2_tlb.walker

[system.cpu2.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu2.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu2.dtb.walker

[system.cpu2.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu2.dtb_walker_cache.cpu_side

[system.cpu2.dtb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu2.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu2.dtb.walker.port
mem_side=system.tol2bus.slave[11]

[system.cpu2.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.dtb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu2.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu2.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu2.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
eventq_index=0
funcUnits=system.cpu2.executeFuncUnits.funcUnits0 system.cpu2.executeFuncUnits.funcUnits1 system.cpu2.executeFuncUnits.funcUnits2 system.cpu2.executeFuncUnits.funcUnits3 system.cpu2.executeFuncUnits.funcUnits4 system.cpu2.executeFuncUnits.funcUnits5 system.cpu2.executeFuncUnits.funcUnits6

[system.cpu2.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits0.timings00 system.cpu2.executeFuncUnits.funcUnits0.timings01 system.cpu2.executeFuncUnits.funcUnits0.timings02 system.cpu2.executeFuncUnits.funcUnits0.timings03 system.cpu2.executeFuncUnits.funcUnits0.timings04 system.cpu2.executeFuncUnits.funcUnits0.timings05 system.cpu2.executeFuncUnits.funcUnits0.timings06 system.cpu2.executeFuncUnits.funcUnits0.timings07 system.cpu2.executeFuncUnits.funcUnits0.timings08 system.cpu2.executeFuncUnits.funcUnits0.timings09 system.cpu2.executeFuncUnits.funcUnits0.timings10 system.cpu2.executeFuncUnits.funcUnits0.timings11 system.cpu2.executeFuncUnits.funcUnits0.timings12 system.cpu2.executeFuncUnits.funcUnits0.timings13 system.cpu2.executeFuncUnits.funcUnits0.timings14 system.cpu2.executeFuncUnits.funcUnits0.timings15 system.cpu2.executeFuncUnits.funcUnits0.timings16 system.cpu2.executeFuncUnits.funcUnits0.timings17 system.cpu2.executeFuncUnits.funcUnits0.timings18 system.cpu2.executeFuncUnits.funcUnits0.timings19 system.cpu2.executeFuncUnits.funcUnits0.timings20 system.cpu2.executeFuncUnits.funcUnits0.timings21 system.cpu2.executeFuncUnits.funcUnits0.timings22 system.cpu2.executeFuncUnits.funcUnits0.timings23 system.cpu2.executeFuncUnits.funcUnits0.timings24 system.cpu2.executeFuncUnits.funcUnits0.timings25 system.cpu2.executeFuncUnits.funcUnits0.timings26 system.cpu2.executeFuncUnits.funcUnits0.timings27 system.cpu2.executeFuncUnits.funcUnits0.timings28 system.cpu2.executeFuncUnits.funcUnits0.timings29 system.cpu2.executeFuncUnits.funcUnits0.timings30 system.cpu2.executeFuncUnits.funcUnits0.timings31 system.cpu2.executeFuncUnits.funcUnits0.timings32 system.cpu2.executeFuncUnits.funcUnits0.timings33 system.cpu2.executeFuncUnits.funcUnits0.timings34 system.cpu2.executeFuncUnits.funcUnits0.timings35 system.cpu2.executeFuncUnits.funcUnits0.timings36 system.cpu2.executeFuncUnits.funcUnits0.timings37 system.cpu2.executeFuncUnits.funcUnits0.timings38 system.cpu2.executeFuncUnits.funcUnits0.timings39 system.cpu2.executeFuncUnits.funcUnits0.timings40 system.cpu2.executeFuncUnits.funcUnits0.timings41 system.cpu2.executeFuncUnits.funcUnits0.timings42

[system.cpu2.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu2.executeFuncUnits.funcUnits0.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMovShiftr
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422608
match=27262992
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMayShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings40.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings41.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits0.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits0.timings42.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits0.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits1.timings00 system.cpu2.executeFuncUnits.funcUnits1.timings01 system.cpu2.executeFuncUnits.funcUnits1.timings02 system.cpu2.executeFuncUnits.funcUnits1.timings03 system.cpu2.executeFuncUnits.funcUnits1.timings04 system.cpu2.executeFuncUnits.funcUnits1.timings05 system.cpu2.executeFuncUnits.funcUnits1.timings06 system.cpu2.executeFuncUnits.funcUnits1.timings07 system.cpu2.executeFuncUnits.funcUnits1.timings08 system.cpu2.executeFuncUnits.funcUnits1.timings09 system.cpu2.executeFuncUnits.funcUnits1.timings10 system.cpu2.executeFuncUnits.funcUnits1.timings11 system.cpu2.executeFuncUnits.funcUnits1.timings12 system.cpu2.executeFuncUnits.funcUnits1.timings13 system.cpu2.executeFuncUnits.funcUnits1.timings14 system.cpu2.executeFuncUnits.funcUnits1.timings15 system.cpu2.executeFuncUnits.funcUnits1.timings16 system.cpu2.executeFuncUnits.funcUnits1.timings17 system.cpu2.executeFuncUnits.funcUnits1.timings18 system.cpu2.executeFuncUnits.funcUnits1.timings19 system.cpu2.executeFuncUnits.funcUnits1.timings20 system.cpu2.executeFuncUnits.funcUnits1.timings21 system.cpu2.executeFuncUnits.funcUnits1.timings22 system.cpu2.executeFuncUnits.funcUnits1.timings23 system.cpu2.executeFuncUnits.funcUnits1.timings24 system.cpu2.executeFuncUnits.funcUnits1.timings25 system.cpu2.executeFuncUnits.funcUnits1.timings26 system.cpu2.executeFuncUnits.funcUnits1.timings27 system.cpu2.executeFuncUnits.funcUnits1.timings28 system.cpu2.executeFuncUnits.funcUnits1.timings29 system.cpu2.executeFuncUnits.funcUnits1.timings30 system.cpu2.executeFuncUnits.funcUnits1.timings31 system.cpu2.executeFuncUnits.funcUnits1.timings32 system.cpu2.executeFuncUnits.funcUnits1.timings33 system.cpu2.executeFuncUnits.funcUnits1.timings34 system.cpu2.executeFuncUnits.funcUnits1.timings35 system.cpu2.executeFuncUnits.funcUnits1.timings36 system.cpu2.executeFuncUnits.funcUnits1.timings37 system.cpu2.executeFuncUnits.funcUnits1.timings38 system.cpu2.executeFuncUnits.funcUnits1.timings39 system.cpu2.executeFuncUnits.funcUnits1.timings40 system.cpu2.executeFuncUnits.funcUnits1.timings41 system.cpu2.executeFuncUnits.funcUnits1.timings42 system.cpu2.executeFuncUnits.funcUnits1.timings43 system.cpu2.executeFuncUnits.funcUnits1.timings44

[system.cpu2.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu2.executeFuncUnits.funcUnits1.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings26.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu2.executeFuncUnits.funcUnits1.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings30.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu2.executeFuncUnits.funcUnits1.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingAllowShifti
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965328
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=23068688
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064688
match=107285115008
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings40.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingSuppressShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings41.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu2.executeFuncUnits.funcUnits1.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings42.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings43.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits1.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits1.timings44.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits1.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20
cantForwardFromFUIndices=0 1 5
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits2.timings00 system.cpu2.executeFuncUnits.funcUnits2.timings01 system.cpu2.executeFuncUnits.funcUnits2.timings02 system.cpu2.executeFuncUnits.funcUnits2.timings03 system.cpu2.executeFuncUnits.funcUnits2.timings04 system.cpu2.executeFuncUnits.funcUnits2.timings05 system.cpu2.executeFuncUnits.funcUnits2.timings06 system.cpu2.executeFuncUnits.funcUnits2.timings07 system.cpu2.executeFuncUnits.funcUnits2.timings08 system.cpu2.executeFuncUnits.funcUnits2.timings09 system.cpu2.executeFuncUnits.funcUnits2.timings10 system.cpu2.executeFuncUnits.funcUnits2.timings11 system.cpu2.executeFuncUnits.funcUnits2.timings12 system.cpu2.executeFuncUnits.funcUnits2.timings13 system.cpu2.executeFuncUnits.funcUnits2.timings14 system.cpu2.executeFuncUnits.funcUnits2.timings15 system.cpu2.executeFuncUnits.funcUnits2.timings16 system.cpu2.executeFuncUnits.funcUnits2.timings17 system.cpu2.executeFuncUnits.funcUnits2.timings18 system.cpu2.executeFuncUnits.funcUnits2.timings19 system.cpu2.executeFuncUnits.funcUnits2.timings20

[system.cpu2.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu2.executeFuncUnits.funcUnits2.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422832
match=2097296
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296320
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=6291600
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296336
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings03.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471312
match=16777344
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003200
match=107291344896
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471344
match=18874496
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107293442048
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=117440528
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107292393472
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526532816
match=122744848
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064672
match=107295600640
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683408
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings12.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107295539200
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings13.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683600
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings14.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107296587776
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=120526471408
match=4194448
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=124553003248
match=107304976480
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_MADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=122404503552
match=17632854016
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings18.opClasses
srcRegsRelativeLats=1 1 1 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings19.opClasses
srcRegsRelativeLats=0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits2.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits2.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits2.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses timings0 timings1 timings2
cantForwardFromFUIndices=
eventq_index=0
issueLat=3
opClasses=system.cpu2.executeFuncUnits.funcUnits3.opClasses
opLat=3
timings=system.cpu2.executeFuncUnits.funcUnits3.timings0 system.cpu2.executeFuncUnits.funcUnits3.timings1 system.cpu2.executeFuncUnits.funcUnits3.timings2

[system.cpu2.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu2.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu2.executeFuncUnits.funcUnits3.timings0]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr
mask=120526471408
match=118489104
opClasses=system.cpu2.executeFuncUnits.funcUnits3.timings0.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5 system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu2.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits3.timings1]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_UDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr
mask=120526471408
match=120586256
opClasses=system.cpu2.executeFuncUnits.funcUnits3.timings1.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 expr
defns=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0 system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1 system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2 system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3 system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4
eventq_index=0
expr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left
op=timingExprSub
right=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left
op=timingExprEqual
right=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu2.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits3.timings2]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr
mask=122404535296
match=17628662784
opClasses=system.cpu2.executeFuncUnits.funcUnits3.timings2.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5 system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu2.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu2.executeFuncUnits.funcUnits3.timings2.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 timings45 timings46 timings47 timings48 timings49 timings50 timings51 timings52 timings53 timings54
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu2.executeFuncUnits.funcUnits4.timings00 system.cpu2.executeFuncUnits.funcUnits4.timings01 system.cpu2.executeFuncUnits.funcUnits4.timings02 system.cpu2.executeFuncUnits.funcUnits4.timings03 system.cpu2.executeFuncUnits.funcUnits4.timings04 system.cpu2.executeFuncUnits.funcUnits4.timings05 system.cpu2.executeFuncUnits.funcUnits4.timings06 system.cpu2.executeFuncUnits.funcUnits4.timings07 system.cpu2.executeFuncUnits.funcUnits4.timings08 system.cpu2.executeFuncUnits.funcUnits4.timings09 system.cpu2.executeFuncUnits.funcUnits4.timings10 system.cpu2.executeFuncUnits.funcUnits4.timings11 system.cpu2.executeFuncUnits.funcUnits4.timings12 system.cpu2.executeFuncUnits.funcUnits4.timings13 system.cpu2.executeFuncUnits.funcUnits4.timings14 system.cpu2.executeFuncUnits.funcUnits4.timings15 system.cpu2.executeFuncUnits.funcUnits4.timings16 system.cpu2.executeFuncUnits.funcUnits4.timings17 system.cpu2.executeFuncUnits.funcUnits4.timings18 system.cpu2.executeFuncUnits.funcUnits4.timings19 system.cpu2.executeFuncUnits.funcUnits4.timings20 system.cpu2.executeFuncUnits.funcUnits4.timings21 system.cpu2.executeFuncUnits.funcUnits4.timings22 system.cpu2.executeFuncUnits.funcUnits4.timings23 system.cpu2.executeFuncUnits.funcUnits4.timings24 system.cpu2.executeFuncUnits.funcUnits4.timings25 system.cpu2.executeFuncUnits.funcUnits4.timings26 system.cpu2.executeFuncUnits.funcUnits4.timings27 system.cpu2.executeFuncUnits.funcUnits4.timings28 system.cpu2.executeFuncUnits.funcUnits4.timings29 system.cpu2.executeFuncUnits.funcUnits4.timings30 system.cpu2.executeFuncUnits.funcUnits4.timings31 system.cpu2.executeFuncUnits.funcUnits4.timings32 system.cpu2.executeFuncUnits.funcUnits4.timings33 system.cpu2.executeFuncUnits.funcUnits4.timings34 system.cpu2.executeFuncUnits.funcUnits4.timings35 system.cpu2.executeFuncUnits.funcUnits4.timings36 system.cpu2.executeFuncUnits.funcUnits4.timings37 system.cpu2.executeFuncUnits.funcUnits4.timings38 system.cpu2.executeFuncUnits.funcUnits4.timings39 system.cpu2.executeFuncUnits.funcUnits4.timings40 system.cpu2.executeFuncUnits.funcUnits4.timings41 system.cpu2.executeFuncUnits.funcUnits4.timings42 system.cpu2.executeFuncUnits.funcUnits4.timings43 system.cpu2.executeFuncUnits.funcUnits4.timings44 system.cpu2.executeFuncUnits.funcUnits4.timings45 system.cpu2.executeFuncUnits.funcUnits4.timings46 system.cpu2.executeFuncUnits.funcUnits4.timings47 system.cpu2.executeFuncUnits.funcUnits4.timings48 system.cpu2.executeFuncUnits.funcUnits4.timings49 system.cpu2.executeFuncUnits.funcUnits4.timings50 system.cpu2.executeFuncUnits.funcUnits4.timings51 system.cpu2.executeFuncUnits.funcUnits4.timings52 system.cpu2.executeFuncUnits.funcUnits4.timings53 system.cpu2.executeFuncUnits.funcUnits4.timings54

[system.cpu2.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses27

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu2.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu2.executeFuncUnits.funcUnits4.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_VUZP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529152
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_VZIP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529280
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings02]
type=MinorFUTiming
children=opClasses
description=Vadd2hALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088320
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings02.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings03]
type=MinorFUTiming
children=opClasses
description=VaddhnALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4068475904
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings03.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings04]
type=MinorFUTiming
children=opClasses
description=VaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068474880
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_VADDW_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068475136
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_VHADD_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889104
match=4060086272
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings07]
type=MinorFUTiming
children=opClasses
description=VpadalALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088399360
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings08]
type=MinorFUTiming
children=opClasses
description=VpaddhALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060089104
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings09]
type=MinorFUTiming
children=opClasses
description=VpaddsALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4076866816
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings10]
type=MinorFUTiming
children=opClasses
description=VpaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088398336
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_VRADDHN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4085253120
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings12]
type=MinorFUTiming
children=opClasses
description=VrhaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086528
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings13]
type=MinorFUTiming
children=opClasses
description=VqaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086288
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings13.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings14]
type=MinorFUTiming
children=opClasses
description=VandqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4060086544
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings14.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings15]
type=MinorFUTiming
children=opClasses
description=VbicALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4061135120
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings15.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings16]
type=MinorFUTiming
children=opClasses
description=VbifALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076863760
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings17]
type=MinorFUTiming
children=opClasses
description=VacgeALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867088
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings18]
type=MinorFUTiming
children=opClasses
description=VceqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4060089856
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings18.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings19]
type=MinorFUTiming
children=opClasses
description=VceqiALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076865552
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings19.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_VCEQII_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088463616
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_VTST_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088336
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings21.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_VCLZ_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088398976
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings22.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399104
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings23.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548808720
match=4071620608
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings24.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060087808
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings25.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXS_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060090112
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088464256
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings27.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246483520
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings28.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_VREVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008912
match=4088397824
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings29.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_VQNEG_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399744
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_VSWP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088528896
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings31.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_VTRN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529024
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings32.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAX_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060088832
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings33.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAXF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867328
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings34.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529408
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings35.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_VMRS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120527458064
match=250677776
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings36.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4062183696
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings37.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246417984
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings38.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_VQMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088529408
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings39.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVL_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124529348560
match=4068477456
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings40.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120522280784
match=243272192
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings41.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120522280784
match=243272448
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings42.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120523263952
match=246483648
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings43.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120523263952
match=246483904
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings44.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings45]
type=MinorFUTiming
children=opClasses
description=VmuliALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060088592
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings45.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings45.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings46]
type=MinorFUTiming
children=opClasses
description=HPI_FMADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699962880
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings46.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings46.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings47]
type=MinorFUTiming
children=opClasses
description=HPI_FMSUB_D_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699995648
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings47.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings47.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings48]
type=MinorFUTiming
children=opClasses
description=HPI_FMOV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549856256
match=17685299200
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings48.opClasses
srcRegsRelativeLats=5 5 5 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings48.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings49]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_scalar_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124002565120
match=18759058432
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings49.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings49.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings50]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_vector_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=122928823296
match=17416881152
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings50.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings50.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings51]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_32_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=6
extraCommitLatExpr=Null
mask=124552018944
match=17685288960
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings51.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings51.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings52]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_64_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=15
extraCommitLatExpr=Null
mask=124552018944
match=17689483264
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings52.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings52.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings53]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Vfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings53.opClasses
srcRegsRelativeLats=5 5 5 2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings53.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits4.timings54]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultVfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits4.timings54.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu2.executeFuncUnits.funcUnits4.timings54.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings0 timings1
cantForwardFromFUIndices=5
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits5.opClasses
opLat=1
timings=system.cpu2.executeFuncUnits.funcUnits5.timings0 system.cpu2.executeFuncUnits.funcUnits5.timings1

[system.cpu2.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses3

[system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu2.executeFuncUnits.funcUnits5.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu2.executeFuncUnits.funcUnits5.timings0]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu2.executeFuncUnits.funcUnits5.timings0.opClasses
srcRegsRelativeLats=1 1 1 1 1 2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits5.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits5.timings1]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem64
eventq_index=0
extraAssumedLat=3
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu2.executeFuncUnits.funcUnits5.timings1.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu2.executeFuncUnits.funcUnits5.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu2.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu2.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=

[system.cpu2.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses1

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu2.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu2.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.icache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu2.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu2.icache_port
mem_side=system.tol2bus.slave[8]

[system.cpu2.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu2.icache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu2.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu2.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu2.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=system

[system.cpu2.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu2.istage2_mmu.stage2_tlb
sys=system
tlb=system.cpu2.itb

[system.cpu2.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu2.istage2_mmu.stage2_tlb.walker

[system.cpu2.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu2.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu2.itb.walker

[system.cpu2.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu2.itb_walker_cache.cpu_side

[system.cpu2.itb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu2.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu2.itb.walker.port
mem_side=system.tol2bus.slave[10]

[system.cpu2.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.itb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu2.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu2.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu2.tracer]
type=ExeTracer
eventq_index=0

[system.cpu3]
type=MinorCPU
children=branchPred dcache dstage2_mmu dtb dtb_walker_cache executeFuncUnits icache interrupts isa istage2_mmu itb itb_walker_cache tracer
branchPred=system.cpu3.branchPred
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=system.cpu3.dstage2_mmu
dtb=system.cpu3.dtb
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.cpu3.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
istage2_mmu=system.cpu3.istage2_mmu
itb=system.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.cpu3.tracer
wait_for_remote_gdb=false
workload=
dcache_port=system.cpu3.dcache.cpu_side
icache_port=system.cpu3.icache.cpu_side

[system.cpu3.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=128
BTBTagSize=18
RASSize=8
choiceCtrBits=2
choicePredictorSize=1024
eventq_index=0
globalCtrBits=2
globalPredictorSize=1024
indirectBranchPred=system.cpu3.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=64
localPredictorSize=64
numThreads=1

[system.cpu3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu3.dcache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=system.cpu3.dcache.prefetcher
replacement_policy=system.cpu3.dcache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu3.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=4
writeback_clean=false
cpu_side=system.cpu3.dcache_port
mem_side=system.tol2bus.slave[13]

[system.cpu3.dcache.prefetcher]
type=StridePrefetcher
children=replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
degree=4
eventq_index=0
latency=1
max_conf=7
max_prefetch_requests_with_pending_translation=32
min_conf=0
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
queue_filter=true
queue_size=4
queue_squash=true
replacement_policy=system.cpu3.dcache.prefetcher.replacement_policy
start_conf=4
sys=system
table_assoc=4
table_sets=16
tag_prefetch=true
thresh_conf=4
throttle_control_percentage=0
use_master_id=true
use_virtual_addresses=false

[system.cpu3.dcache.prefetcher.replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu3.dcache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu3.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu3.dstage2_mmu.stage2_tlb
sys=system
tlb=system.cpu3.dtb

[system.cpu3.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu3.dstage2_mmu.stage2_tlb.walker

[system.cpu3.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu3.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu3.dtb.walker

[system.cpu3.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu3.dtb_walker_cache.cpu_side

[system.cpu3.dtb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu3.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu3.dtb.walker.port
mem_side=system.tol2bus.slave[15]

[system.cpu3.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.dtb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu3.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu3.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu3.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
eventq_index=0
funcUnits=system.cpu3.executeFuncUnits.funcUnits0 system.cpu3.executeFuncUnits.funcUnits1 system.cpu3.executeFuncUnits.funcUnits2 system.cpu3.executeFuncUnits.funcUnits3 system.cpu3.executeFuncUnits.funcUnits4 system.cpu3.executeFuncUnits.funcUnits5 system.cpu3.executeFuncUnits.funcUnits6

[system.cpu3.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits0.timings00 system.cpu3.executeFuncUnits.funcUnits0.timings01 system.cpu3.executeFuncUnits.funcUnits0.timings02 system.cpu3.executeFuncUnits.funcUnits0.timings03 system.cpu3.executeFuncUnits.funcUnits0.timings04 system.cpu3.executeFuncUnits.funcUnits0.timings05 system.cpu3.executeFuncUnits.funcUnits0.timings06 system.cpu3.executeFuncUnits.funcUnits0.timings07 system.cpu3.executeFuncUnits.funcUnits0.timings08 system.cpu3.executeFuncUnits.funcUnits0.timings09 system.cpu3.executeFuncUnits.funcUnits0.timings10 system.cpu3.executeFuncUnits.funcUnits0.timings11 system.cpu3.executeFuncUnits.funcUnits0.timings12 system.cpu3.executeFuncUnits.funcUnits0.timings13 system.cpu3.executeFuncUnits.funcUnits0.timings14 system.cpu3.executeFuncUnits.funcUnits0.timings15 system.cpu3.executeFuncUnits.funcUnits0.timings16 system.cpu3.executeFuncUnits.funcUnits0.timings17 system.cpu3.executeFuncUnits.funcUnits0.timings18 system.cpu3.executeFuncUnits.funcUnits0.timings19 system.cpu3.executeFuncUnits.funcUnits0.timings20 system.cpu3.executeFuncUnits.funcUnits0.timings21 system.cpu3.executeFuncUnits.funcUnits0.timings22 system.cpu3.executeFuncUnits.funcUnits0.timings23 system.cpu3.executeFuncUnits.funcUnits0.timings24 system.cpu3.executeFuncUnits.funcUnits0.timings25 system.cpu3.executeFuncUnits.funcUnits0.timings26 system.cpu3.executeFuncUnits.funcUnits0.timings27 system.cpu3.executeFuncUnits.funcUnits0.timings28 system.cpu3.executeFuncUnits.funcUnits0.timings29 system.cpu3.executeFuncUnits.funcUnits0.timings30 system.cpu3.executeFuncUnits.funcUnits0.timings31 system.cpu3.executeFuncUnits.funcUnits0.timings32 system.cpu3.executeFuncUnits.funcUnits0.timings33 system.cpu3.executeFuncUnits.funcUnits0.timings34 system.cpu3.executeFuncUnits.funcUnits0.timings35 system.cpu3.executeFuncUnits.funcUnits0.timings36 system.cpu3.executeFuncUnits.funcUnits0.timings37 system.cpu3.executeFuncUnits.funcUnits0.timings38 system.cpu3.executeFuncUnits.funcUnits0.timings39 system.cpu3.executeFuncUnits.funcUnits0.timings40 system.cpu3.executeFuncUnits.funcUnits0.timings41 system.cpu3.executeFuncUnits.funcUnits0.timings42

[system.cpu3.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu3.executeFuncUnits.funcUnits0.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMovShiftr
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422608
match=27262992
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingMayShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings40.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings41.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits0.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits0.timings42.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits0.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits1.timings00 system.cpu3.executeFuncUnits.funcUnits1.timings01 system.cpu3.executeFuncUnits.funcUnits1.timings02 system.cpu3.executeFuncUnits.funcUnits1.timings03 system.cpu3.executeFuncUnits.funcUnits1.timings04 system.cpu3.executeFuncUnits.funcUnits1.timings05 system.cpu3.executeFuncUnits.funcUnits1.timings06 system.cpu3.executeFuncUnits.funcUnits1.timings07 system.cpu3.executeFuncUnits.funcUnits1.timings08 system.cpu3.executeFuncUnits.funcUnits1.timings09 system.cpu3.executeFuncUnits.funcUnits1.timings10 system.cpu3.executeFuncUnits.funcUnits1.timings11 system.cpu3.executeFuncUnits.funcUnits1.timings12 system.cpu3.executeFuncUnits.funcUnits1.timings13 system.cpu3.executeFuncUnits.funcUnits1.timings14 system.cpu3.executeFuncUnits.funcUnits1.timings15 system.cpu3.executeFuncUnits.funcUnits1.timings16 system.cpu3.executeFuncUnits.funcUnits1.timings17 system.cpu3.executeFuncUnits.funcUnits1.timings18 system.cpu3.executeFuncUnits.funcUnits1.timings19 system.cpu3.executeFuncUnits.funcUnits1.timings20 system.cpu3.executeFuncUnits.funcUnits1.timings21 system.cpu3.executeFuncUnits.funcUnits1.timings22 system.cpu3.executeFuncUnits.funcUnits1.timings23 system.cpu3.executeFuncUnits.funcUnits1.timings24 system.cpu3.executeFuncUnits.funcUnits1.timings25 system.cpu3.executeFuncUnits.funcUnits1.timings26 system.cpu3.executeFuncUnits.funcUnits1.timings27 system.cpu3.executeFuncUnits.funcUnits1.timings28 system.cpu3.executeFuncUnits.funcUnits1.timings29 system.cpu3.executeFuncUnits.funcUnits1.timings30 system.cpu3.executeFuncUnits.funcUnits1.timings31 system.cpu3.executeFuncUnits.funcUnits1.timings32 system.cpu3.executeFuncUnits.funcUnits1.timings33 system.cpu3.executeFuncUnits.funcUnits1.timings34 system.cpu3.executeFuncUnits.funcUnits1.timings35 system.cpu3.executeFuncUnits.funcUnits1.timings36 system.cpu3.executeFuncUnits.funcUnits1.timings37 system.cpu3.executeFuncUnits.funcUnits1.timings38 system.cpu3.executeFuncUnits.funcUnits1.timings39 system.cpu3.executeFuncUnits.funcUnits1.timings40 system.cpu3.executeFuncUnits.funcUnits1.timings41 system.cpu3.executeFuncUnits.funcUnits1.timings42 system.cpu3.executeFuncUnits.funcUnits1.timings43 system.cpu3.executeFuncUnits.funcUnits1.timings44

[system.cpu3.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.cpu3.executeFuncUnits.funcUnits1.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_no_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521232368
match=111149072
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings00.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT_USAT_shift_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228336
match=111149072
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings01.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_SSAT16_USAT16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522277104
match=111149104
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=16777296
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings03.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_QSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969280
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings04.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120522276880
match=102760464
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings05.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_QASX_QSAX_UQASX_UQSAX_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548870320
match=107284066320
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings06.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_QADD_ETC_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547821744
match=107281969168
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings07.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_USUB_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711984
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings08.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179824
match=101711888
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings09.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_ETC_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124552016016
match=107281969152
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings10.opClasses
srcRegsRelativeLats=0 0 0 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QSUB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120524374256
match=20971600
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_QDADD_QDSUB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064656
match=107281969296
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SASX_SHASX_UASX_UHASX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711920
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings13.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SHSAX_SSAX_UHSAX_USAX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520179952
match=101711952
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings14.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120520114416
match=110035056
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120519131376
match=109052016
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings16.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107277774976
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings17.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107275677824
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings18.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_SXTAH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064576
match=107273580672
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings19.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107278758016
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings20.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_SXTB16_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107276660864
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings21.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_SXTH_T2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124554047616
match=107274563712
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings22.opClasses
srcRegsRelativeLats=0 0 0 1 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471216
match=109051920
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings23.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_PKH_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124551954432
match=107017666560
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings24.opClasses
srcRegsRelativeLats=0 0 0 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_SBFX_UBFX_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120521228400
match=127926352
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings25.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_SEL_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=109052080
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings26.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu3.executeFuncUnits.funcUnits1.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_RBIT_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116391984
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings27.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_REV_REV16_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471280
match=112197680
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings28.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_REVSH_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=116392112
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings29.opClasses
srcRegsRelativeLats=0 0 0 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_USAD8_USADA8_A1_Suppress
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=125829136
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings30.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu3.executeFuncUnits.funcUnits1.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422704
match=130023440
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings31.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_BFI_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124485926912
match=107162370048
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings32.opClasses
srcRegsRelativeLats=0 0 0 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=24117248
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings33.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_CMN_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=57671680
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings34.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471184
match=22020096
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings35.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_CMP_immediate_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471168
match=55574528
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings36.opClasses
srcRegsRelativeLats=3 3 3 2 2 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingNoShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493969296
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings37.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingAllowShifti
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965328
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings38.opClasses
srcRegsRelativeLats=3 3 2 2 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=23068688
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings39.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_CLZ_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064688
match=107285115008
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings40.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_DataProcessingSuppressShift
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120493965312
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings41.opClasses
srcRegsRelativeLats=
suppress=true

[system.cpu3.executeFuncUnits.funcUnits1.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_Cxxx_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=121330731008
match=17624465408
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings42.opClasses
srcRegsRelativeLats=3 3 3 2 2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings43.opClasses
srcRegsRelativeLats=2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits1.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultInt
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits1.timings44.opClasses
srcRegsRelativeLats=3 3 2 2 2 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits1.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20
cantForwardFromFUIndices=0 1 5
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits2.timings00 system.cpu3.executeFuncUnits.funcUnits2.timings01 system.cpu3.executeFuncUnits.funcUnits2.timings02 system.cpu3.executeFuncUnits.funcUnits2.timings03 system.cpu3.executeFuncUnits.funcUnits2.timings04 system.cpu3.executeFuncUnits.funcUnits2.timings05 system.cpu3.executeFuncUnits.funcUnits2.timings06 system.cpu3.executeFuncUnits.funcUnits2.timings07 system.cpu3.executeFuncUnits.funcUnits2.timings08 system.cpu3.executeFuncUnits.funcUnits2.timings09 system.cpu3.executeFuncUnits.funcUnits2.timings10 system.cpu3.executeFuncUnits.funcUnits2.timings11 system.cpu3.executeFuncUnits.funcUnits2.timings12 system.cpu3.executeFuncUnits.funcUnits2.timings13 system.cpu3.executeFuncUnits.funcUnits2.timings14 system.cpu3.executeFuncUnits.funcUnits2.timings15 system.cpu3.executeFuncUnits.funcUnits2.timings16 system.cpu3.executeFuncUnits.funcUnits2.timings17 system.cpu3.executeFuncUnits.funcUnits2.timings18 system.cpu3.executeFuncUnits.funcUnits2.timings19 system.cpu3.executeFuncUnits.funcUnits2.timings20

[system.cpu3.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.cpu3.executeFuncUnits.funcUnits2.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120525422832
match=2097296
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_MLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296320
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings02]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471408
match=6291600
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings02.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings03]
type=MinorFUTiming
children=opClasses
description=HPI_MLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003248
match=107290296336
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings03.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings04]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471312
match=16777344
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_SMLABB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003200
match=107291344896
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471344
match=18874496
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings07]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAWB_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107293442048
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings08]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=117440528
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings09]
type=MinorFUTiming
children=opClasses
description=HPI_SMLAD_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107292393472
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings10]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526532816
match=122744848
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_SMMUL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553064672
match=107295600640
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings12]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683408
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings12.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings13]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLA_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107295539200
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings13.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings14]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120526471376
match=122683600
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings14.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings15]
type=MinorFUTiming
children=opClasses
description=HPI_SMMLS_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124553003232
match=107296587776
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings15.opClasses
srcRegsRelativeLats=0 0 0 2 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings16]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=120526471408
match=4194448
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings17]
type=MinorFUTiming
children=opClasses
description=HPI_UMAAL_T1
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=124553003248
match=107304976480
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings18]
type=MinorFUTiming
children=opClasses
description=HPI_MADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=1
extraCommitLatExpr=Null
mask=122404503552
match=17632854016
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings18.opClasses
srcRegsRelativeLats=1 1 1 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings19]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings19.opClasses
srcRegsRelativeLats=0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits2.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits2.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits2.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses timings0 timings1 timings2
cantForwardFromFUIndices=
eventq_index=0
issueLat=3
opClasses=system.cpu3.executeFuncUnits.funcUnits3.opClasses
opLat=3
timings=system.cpu3.executeFuncUnits.funcUnits3.timings0 system.cpu3.executeFuncUnits.funcUnits3.timings1 system.cpu3.executeFuncUnits.funcUnits3.timings2

[system.cpu3.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.cpu3.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.cpu3.executeFuncUnits.funcUnits3.timings0]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr
mask=120526471408
match=118489104
opClasses=system.cpu3.executeFuncUnits.funcUnits3.timings0.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5 system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu3.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits3.timings1]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_UDIV_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr
mask=120526471408
match=120586256
opClasses=system.cpu3.executeFuncUnits.funcUnits3.timings1.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 expr
defns=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0 system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1 system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2 system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3 system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4
eventq_index=0
expr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg]
type=TimingExprSrcReg
eventq_index=0
index=4

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg]
type=TimingExprSrcReg
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left
op=timingExprSub
right=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left
op=timingExprEqual
right=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu3.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits3.timings2]
type=MinorFUTiming
children=extraCommitLatExpr opClasses
description=HPI_SDIV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr
mask=122404535296
match=17628662784
opClasses=system.cpu3.executeFuncUnits.funcUnits3.timings2.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr]
type=TimingExprLet
children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr
defns=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5 system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6
eventq_index=0
expr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg
eventq_index=0
op=timingExprSignExtend32To64

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg]
type=TimingExprReadIntReg
children=reg
eventq_index=0
reg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg]
type=TimingExprSrcReg
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left
op=timingExprOr
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg
eventq_index=0
op=timingExprAbs

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg]
type=TimingExprRef
eventq_index=0
index=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=1

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg
eventq_index=0
op=timingExprSizeInBits

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left]
type=TimingExprUn
children=arg
arg=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg
eventq_index=0
op=timingExprAbs

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond]
type=TimingExprRef
eventq_index=0
index=2

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr]
type=TimingExprLiteral
eventq_index=0
value=2

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left
op=timingExprSLessThan
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left
op=timingExprSub
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=3

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right]
type=TimingExprRef
eventq_index=0
index=5

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left
op=timingExprAdd
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left]
type=TimingExprRef
eventq_index=0
index=4

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right]
type=TimingExprIf
children=cond falseExpr trueExpr
cond=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond
eventq_index=0
falseExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr
trueExpr=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left
op=timingExprEqual
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left]
type=TimingExprRef
eventq_index=0
index=1

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr]
type=TimingExprBin
children=left right
eventq_index=0
left=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left
op=timingExprUDiv
right=system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left]
type=TimingExprRef
eventq_index=0
index=6

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right]
type=TimingExprLiteral
eventq_index=0
value=4

[system.cpu3.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr]
type=TimingExprLiteral
eventq_index=0
value=0

[system.cpu3.executeFuncUnits.funcUnits3.timings2.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 timings45 timings46 timings47 timings48 timings49 timings50 timings51 timings52 timings53 timings54
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.cpu3.executeFuncUnits.funcUnits4.timings00 system.cpu3.executeFuncUnits.funcUnits4.timings01 system.cpu3.executeFuncUnits.funcUnits4.timings02 system.cpu3.executeFuncUnits.funcUnits4.timings03 system.cpu3.executeFuncUnits.funcUnits4.timings04 system.cpu3.executeFuncUnits.funcUnits4.timings05 system.cpu3.executeFuncUnits.funcUnits4.timings06 system.cpu3.executeFuncUnits.funcUnits4.timings07 system.cpu3.executeFuncUnits.funcUnits4.timings08 system.cpu3.executeFuncUnits.funcUnits4.timings09 system.cpu3.executeFuncUnits.funcUnits4.timings10 system.cpu3.executeFuncUnits.funcUnits4.timings11 system.cpu3.executeFuncUnits.funcUnits4.timings12 system.cpu3.executeFuncUnits.funcUnits4.timings13 system.cpu3.executeFuncUnits.funcUnits4.timings14 system.cpu3.executeFuncUnits.funcUnits4.timings15 system.cpu3.executeFuncUnits.funcUnits4.timings16 system.cpu3.executeFuncUnits.funcUnits4.timings17 system.cpu3.executeFuncUnits.funcUnits4.timings18 system.cpu3.executeFuncUnits.funcUnits4.timings19 system.cpu3.executeFuncUnits.funcUnits4.timings20 system.cpu3.executeFuncUnits.funcUnits4.timings21 system.cpu3.executeFuncUnits.funcUnits4.timings22 system.cpu3.executeFuncUnits.funcUnits4.timings23 system.cpu3.executeFuncUnits.funcUnits4.timings24 system.cpu3.executeFuncUnits.funcUnits4.timings25 system.cpu3.executeFuncUnits.funcUnits4.timings26 system.cpu3.executeFuncUnits.funcUnits4.timings27 system.cpu3.executeFuncUnits.funcUnits4.timings28 system.cpu3.executeFuncUnits.funcUnits4.timings29 system.cpu3.executeFuncUnits.funcUnits4.timings30 system.cpu3.executeFuncUnits.funcUnits4.timings31 system.cpu3.executeFuncUnits.funcUnits4.timings32 system.cpu3.executeFuncUnits.funcUnits4.timings33 system.cpu3.executeFuncUnits.funcUnits4.timings34 system.cpu3.executeFuncUnits.funcUnits4.timings35 system.cpu3.executeFuncUnits.funcUnits4.timings36 system.cpu3.executeFuncUnits.funcUnits4.timings37 system.cpu3.executeFuncUnits.funcUnits4.timings38 system.cpu3.executeFuncUnits.funcUnits4.timings39 system.cpu3.executeFuncUnits.funcUnits4.timings40 system.cpu3.executeFuncUnits.funcUnits4.timings41 system.cpu3.executeFuncUnits.funcUnits4.timings42 system.cpu3.executeFuncUnits.funcUnits4.timings43 system.cpu3.executeFuncUnits.funcUnits4.timings44 system.cpu3.executeFuncUnits.funcUnits4.timings45 system.cpu3.executeFuncUnits.funcUnits4.timings46 system.cpu3.executeFuncUnits.funcUnits4.timings47 system.cpu3.executeFuncUnits.funcUnits4.timings48 system.cpu3.executeFuncUnits.funcUnits4.timings49 system.cpu3.executeFuncUnits.funcUnits4.timings50 system.cpu3.executeFuncUnits.funcUnits4.timings51 system.cpu3.executeFuncUnits.funcUnits4.timings52 system.cpu3.executeFuncUnits.funcUnits4.timings53 system.cpu3.executeFuncUnits.funcUnits4.timings54

[system.cpu3.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses27

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.cpu3.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.cpu3.executeFuncUnits.funcUnits4.timings00]
type=MinorFUTiming
children=opClasses
description=HPI_VUZP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529152
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings00.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings00.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings01]
type=MinorFUTiming
children=opClasses
description=HPI_VZIP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529280
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings01.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings01.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings02]
type=MinorFUTiming
children=opClasses
description=Vadd2hALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088320
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings02.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings02.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings03]
type=MinorFUTiming
children=opClasses
description=VaddhnALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4068475904
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings03.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings03.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings04]
type=MinorFUTiming
children=opClasses
description=VaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068474880
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings04.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings04.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings05]
type=MinorFUTiming
children=opClasses
description=HPI_VADDW_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889680
match=4068475136
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings05.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings05.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings06]
type=MinorFUTiming
children=opClasses
description=HPI_VHADD_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889104
match=4060086272
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings06.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings06.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings07]
type=MinorFUTiming
children=opClasses
description=VpadalALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088399360
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings07.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings07.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings08]
type=MinorFUTiming
children=opClasses
description=VpaddhALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060089104
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings08.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings08.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings09]
type=MinorFUTiming
children=opClasses
description=VpaddsALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4076866816
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings09.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings09.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings10]
type=MinorFUTiming
children=opClasses
description=VpaddlALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088398336
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings10.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings10.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings11]
type=MinorFUTiming
children=opClasses
description=HPI_VRADDHN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666896
match=4085253120
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings11.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings11.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings12]
type=MinorFUTiming
children=opClasses
description=VrhaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086528
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings12.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings12.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings13]
type=MinorFUTiming
children=opClasses
description=VqaddALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060086288
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings13.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings13.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings14]
type=MinorFUTiming
children=opClasses
description=VandqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4060086544
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings14.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings14.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings15]
type=MinorFUTiming
children=opClasses
description=VbicALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4061135120
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings15.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings15.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings16]
type=MinorFUTiming
children=opClasses
description=VbifALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076863760
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings16.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings16.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings17]
type=MinorFUTiming
children=opClasses
description=VacgeALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867088
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings17.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings17.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings18]
type=MinorFUTiming
children=opClasses
description=VceqALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547763984
match=4060089856
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings18.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings18.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings19]
type=MinorFUTiming
children=opClasses
description=VceqiALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076865552
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings19.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings19.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings20]
type=MinorFUTiming
children=opClasses
description=HPI_VCEQII_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088463616
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings20.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings20.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings21]
type=MinorFUTiming
children=opClasses
description=HPI_VTST_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060088336
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings21.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings21.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings22]
type=MinorFUTiming
children=opClasses
description=HPI_VCLZ_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088398976
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings22.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings22.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings23]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399104
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings23.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings23.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings24]
type=MinorFUTiming
children=opClasses
description=HPI_VCNT_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548808720
match=4071620608
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings24.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings24.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings25]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060087808
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings25.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings25.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings26]
type=MinorFUTiming
children=opClasses
description=HPI_VMAXS_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4060090112
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings26.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings26.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings27]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGI_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008272
match=4088464256
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings27.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings27.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings28]
type=MinorFUTiming
children=opClasses
description=HPI_VNEGF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246483520
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings28.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings28.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings29]
type=MinorFUTiming
children=opClasses
description=HPI_VREVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549008912
match=4088397824
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings29.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings29.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings30]
type=MinorFUTiming
children=opClasses
description=HPI_VQNEG_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088399744
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings30.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings30.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings31]
type=MinorFUTiming
children=opClasses
description=HPI_VSWP_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088528896
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings31.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings31.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings32]
type=MinorFUTiming
children=opClasses
description=HPI_VTRN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009296
match=4088529024
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings32.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings32.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings33]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAX_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889600
match=4060088832
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings33.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings33.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings34]
type=MinorFUTiming
children=opClasses
description=HPI_VPMAXF_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124545666832
match=4076867328
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings34.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings34.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings35]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009360
match=4088529408
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings35.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings35.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings36]
type=MinorFUTiming
children=opClasses
description=HPI_VMRS_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120527458064
match=250677776
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings36.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings36.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings37]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A1
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124548812560
match=4062183696
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings37.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings37.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings38]
type=MinorFUTiming
children=opClasses
description=HPI_VMOV_register_A2
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=120523263696
match=246417984
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings38.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings38.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings39]
type=MinorFUTiming
children=opClasses
description=HPI_VQMOVN_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549009168
match=4088529408
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings39.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings39.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings40]
type=MinorFUTiming
children=opClasses
description=HPI_VMOVL_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124529348560
match=4068477456
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings40.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings40.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings41]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120522280784
match=243272192
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings41.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings41.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings42]
type=MinorFUTiming
children=opClasses
description=HPI_VDIV64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120522280784
match=243272448
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings42.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings42.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings43]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT32_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=9
extraCommitLatExpr=Null
mask=120523263952
match=246483648
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings43.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings43.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings44]
type=MinorFUTiming
children=opClasses
description=HPI_VSQRT64_A32
eventq_index=0
extraAssumedLat=0
extraCommitLat=18
extraCommitLatExpr=Null
mask=120523263952
match=246483904
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings44.opClasses
srcRegsRelativeLats=
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings44.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings45]
type=MinorFUTiming
children=opClasses
description=VmuliALU
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124528889616
match=4060088592
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings45.opClasses
srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings45.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings46]
type=MinorFUTiming
children=opClasses
description=HPI_FMADD_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699962880
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings46.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings46.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings47]
type=MinorFUTiming
children=opClasses
description=HPI_FMSUB_D_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124547792896
match=17699995648
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings47.opClasses
srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings47.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings48]
type=MinorFUTiming
children=opClasses
description=HPI_FMOV_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124549856256
match=17685299200
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings48.opClasses
srcRegsRelativeLats=5 5 5 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings48.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings49]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_scalar_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=124002565120
match=18759058432
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings49.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings49.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings50]
type=MinorFUTiming
children=opClasses
description=HPI_ADD_SUB_vector_vector_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=122928823296
match=17416881152
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings50.opClasses
srcRegsRelativeLats=5 5 5 4
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings50.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings51]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_32_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=6
extraCommitLatExpr=Null
mask=124552018944
match=17685288960
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings51.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings51.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings52]
type=MinorFUTiming
children=opClasses
description=HPI_FDIV_scalar_64_A64
eventq_index=0
extraAssumedLat=0
extraCommitLat=15
extraCommitLatExpr=Null
mask=124552018944
match=17689483264
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings52.opClasses
srcRegsRelativeLats=0 0 0 20 4
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings52.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings53]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultA64Vfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings53.opClasses
srcRegsRelativeLats=5 5 5 2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings53.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits4.timings54]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultVfp
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits4.timings54.opClasses
srcRegsRelativeLats=5 5 5 5 5 5 2 2 2 2 2 2 2 2 0
suppress=false

[system.cpu3.executeFuncUnits.funcUnits4.timings54.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings0 timings1
cantForwardFromFUIndices=5
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits5.opClasses
opLat=1
timings=system.cpu3.executeFuncUnits.funcUnits5.timings0 system.cpu3.executeFuncUnits.funcUnits5.timings1

[system.cpu3.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses3

[system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.cpu3.executeFuncUnits.funcUnits5.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.cpu3.executeFuncUnits.funcUnits5.timings0]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=0
opClasses=system.cpu3.executeFuncUnits.funcUnits5.timings0.opClasses
srcRegsRelativeLats=1 1 1 1 1 2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits5.timings0.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits5.timings1]
type=MinorFUTiming
children=opClasses
description=HPI_DefaultMem64
eventq_index=0
extraAssumedLat=3
extraCommitLat=0
extraCommitLatExpr=Null
mask=17179869184
match=17179869184
opClasses=system.cpu3.executeFuncUnits.funcUnits5.timings1.opClasses
srcRegsRelativeLats=2
suppress=false

[system.cpu3.executeFuncUnits.funcUnits5.timings1.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.cpu3.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.cpu3.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=

[system.cpu3.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses1

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.cpu3.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.cpu3.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.icache.replacement_policy
response_latency=4
sequential_access=false
size=16384
system=system
tag_latency=4
tags=system.cpu3.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu3.icache_port
mem_side=system.tol2bus.slave[12]

[system.cpu3.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu3.icache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=4
warmup_percentage=0

[system.cpu3.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=16384

[system.cpu3.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu3.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=1091551472
pmu=Null
sve_vl_se=1
system=system

[system.cpu3.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu3.istage2_mmu.stage2_tlb
sys=system
tlb=system.cpu3.itb

[system.cpu3.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu3.istage2_mmu.stage2_tlb.walker

[system.cpu3.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu3.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=256
sys=system
walker=system.cpu3.itb.walker

[system.cpu3.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.cpu3.itb_walker_cache.cpu_side

[system.cpu3.itb_walker_cache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=6
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=system
tag_latency=4
tags=system.cpu3.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.cpu3.itb.walker.port
mem_side=system.tol2bus.slave[14]

[system.cpu3.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.itb_walker_cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu3.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=4
warmup_percentage=0

[system.cpu3.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.cpu3.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=714
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.disk2]
type=IdeDisk
children=image
delay=1000000
driveID=master
eventq_index=0
image=system.disk2.image

[system.disk2.image]
type=CowDiskImage
children=child
child=system.disk2.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.disk2.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/labvant/fs/disks/workloads.img
read_only=true

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.intrctrl]
type=IntrControl
eventq_index=0
sys=system

[system.iobus]
type=NoncoherentXBar
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=1
frontend_latency=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=16
master=system.realview.realview_io.pio system.realview.uart.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.rtc.pio system.realview.pci_host.pio system.realview.energy_ctrl.pio system.realview.vio0.pio system.realview.vio1.pio system.pci_ide.pio system.iocache.cpu_side
slave=system.bridge.master system.pci_ide.dma

[system.iocache]
type=Cache
children=replacement_policy tags
addr_ranges=2147483648:3221225471
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=system
tag_latency=50
tags=system.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.iobus.master[10]
mem_side=system.membus.slave[2]

[system.iocache.replacement_policy]
type=LRURP
eventq_index=0

[system.iocache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.iocache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.iocache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=50
warmup_percentage=0

[system.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=18
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.l2.replacement_policy
response_latency=5
sequential_access=false
size=524288
system=system
tag_latency=18
tags=system.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[3]

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=524288
system=system
tag_latency=18
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=524288

[system.mem_ctrls]
type=DRAMCtrl
IDD0=0.015
IDD02=0.07
IDD2N=0.002
IDD2N2=0.03
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0006
IDD2P12=0.0008
IDD3N=0.0025
IDD3N2=0.03
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0012
IDD3P12=0.008
IDD4R=0.003
IDD4R2=0.22
IDD4W=0.01
IDD4W2=0.19
IDD5=0.04
IDD52=0.15
IDD6=0.001
IDD62=0.0032
VDD=1.8
VDD2=1.2
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=1
dll=false
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2147483648:3221225471
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=7500
tCCD_L=0
tCCD_L_WR=0
tCK=1876
tCL=15000
tCS=3750
tRAS=42000
tRCD=15000
tREFI=3900000
tRFC=130000
tRP=15000
tRRD=10000
tRRD_L=0
tRTP=7500
tRTW=3750
tWR=15000
tWTR=7500
tXAW=50000
tXP=7500
tXPDLL=0
tXS=140000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[6]

[system.membus]
type=CoherentXBar
children=badaddr_responder snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
default=system.membus.badaddr_responder.pio
master=system.bridge.slave system.bootmem.port system.realview.gic.pio system.realview.vgic.pio system.realview.gicv2m.pio system.realview.hdlcd.pio system.mem_ctrls.port
slave=system.realview.hdlcd.dma system.system_port system.iocache.mem_side system.l2.mem_side

[system.membus.badaddr_responder]
type=IsaFake
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=warn
pio=system.membus.default

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pci_ide]
type=IdeController
BAR0=1
BAR0LegacyIO=false
BAR0Size=8
BAR1=1
BAR1LegacyIO=false
BAR1Size=4
BAR2=1
BAR2LegacyIO=false
BAR2Size=8
BAR3=1
BAR3LegacyIO=false
BAR3Size=4
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=31
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=133
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=system.clk_domain
config_latency=20000
ctrl_offset=0
default_p_state=UNDEFINED
disks=system.cf0 system.disk2
eventq_index=0
host=system.realview.pci_host
io_shift=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
sid=0
ssid=0
system=system
dma=system.iobus.slave[1]
pio=system.iobus.master[9]

[system.realview]
type=RealView
children=clock24MHz dcc energy_ctrl generic_timer gic gicv2m hdlcd kmi0 kmi1 mcc pci_host realview_io rtc uart vgic vio0 vio1
eventq_index=0
intrctrl=system.intrctrl
system=system

[system.realview.clock24MHz]
type=SrcClockDomain
children=voltage_domain
clock=41667
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.clock24MHz.voltage_domain

[system.realview.clock24MHz.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=3.3

[system.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[system.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16667
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16667
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.energy_ctrl]
type=EnergyCtrl
clk_domain=system.clk_domain
default_p_state=UNDEFINED
dvfs_handler=system.dvfs_handler
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=268435456
pio_latency=100000
power_model=
system=system
pio=system.iobus.master[6]

[system.realview.generic_timer]
type=GenericTimer
children=int_hyp int_phys_ns int_phys_s int_virt
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_hyp=system.realview.generic_timer.int_hyp
int_phys_ns=system.realview.generic_timer.int_phys_ns
int_phys_s=system.realview.generic_timer.int_phys_s
int_virt=system.realview.generic_timer.int_virt
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system

[system.realview.generic_timer.int_hyp]
type=ArmPPI
eventq_index=0
num=26
platform=system.realview

[system.realview.generic_timer.int_phys_ns]
type=ArmPPI
eventq_index=0
num=30
platform=system.realview

[system.realview.generic_timer.int_phys_s]
type=ArmPPI
eventq_index=0
num=29
platform=system.realview

[system.realview.generic_timer.int_virt]
type=ArmPPI
eventq_index=0
num=27
platform=system.realview

[system.realview.gic]
type=GicV2
clk_domain=system.clk_domain
cpu_addr=738205696
cpu_pio_delay=10000
cpu_size=8192
default_p_state=UNDEFINED
dist_addr=738201600
dist_pio_delay=10000
eventq_index=0
gem5_extensions=false
gicc_iidr=33690683
gicd_iidr=33559611
gicd_pidr=2864272
gicv_iidr=33690683
int_latency=10000
it_lines=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
platform=system.realview
power_model=
system=system
pio=system.membus.master[2]

[system.realview.gicv2m]
type=Gicv2m
children=frames
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
frames=system.realview.gicv2m.frames
gic=system.realview.gic
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_delay=10000
power_model=
system=system
pio=system.membus.master[4]

[system.realview.gicv2m.frames]
type=Gicv2mFrame
addr=740032512
eventq_index=0
spi_base=256
spi_len=64

[system.realview.hdlcd]
type=HDLcd
children=encoder
amba_id=1314816
clk_domain=system.clk_domain
default_p_state=UNDEFINED
enable_capture=true
encoder=system.realview.hdlcd.encoder
eventq_index=0
frame_format=Auto
gic=system.realview.gic
int_num=95
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=721420288
pio_latency=10000
pixel_buffer_size=2048
pixel_chunk=32
power_model=
pxl_clk=system.realview.dcc.osc_pxl
sid=0
ssid=0
system=system
virt_refresh_rate=50000000000
vnc=system.vncserver
workaround_dma_line_count=true
workaround_swap_rb=false
dma=system.membus.slave[0]
pio=system.membus.master[5]

[system.realview.hdlcd.encoder]
type=Display
clock_frequency=148500000
eventq_index=0
hactive=1920
hback_porch=88
hfront_porch=148
hsync_len=44
vactive=1080
vback_porch=4
vfront_porch=36
vsync_len=5

[system.realview.kmi0]
type=Pl050
children=ps2
amba_id=1314896
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=system.realview.gic
int_delay=100000
int_num=44
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470155264
pio_latency=100000
power_model=
ps2=system.realview.kmi0.ps2
system=system
pio=system.iobus.master[2]

[system.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=system.vncserver

[system.realview.kmi1]
type=Pl050
children=ps2
amba_id=1314896
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=system.realview.gic
int_delay=100000
int_num=45
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470220800
pio_latency=100000
power_model=
ps2=system.realview.kmi1.ps2
system=system
pio=system.iobus.master[3]

[system.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=system.vncserver

[system.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[system.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41667
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41667
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=system.realview.realview_io
position=0
site=0
system=system

[system.realview.pci_host]
type=GenericArmPciHost
clk_domain=system.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
default_p_state=UNDEFINED
eventq_index=0
int_base=100
int_count=4
int_policy=ARM_PCI_INT_DEV
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pci_dma_base=0
pci_mem_base=0
pci_pio_base=788529152
platform=system.realview
power_model=
system=system
pio=system.iobus.master[5]

[system.realview.realview_io]
type=RealViewCtrl
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
idreg=35979264
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=469827584
pio_latency=100000
power_model=
proc_id0=335544320
proc_id1=335544320
system=system
pio=system.iobus.master[0]

[system.realview.rtc]
type=PL031
amba_id=3412017
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=system.realview.gic
int_delay=100000
int_num=36
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=471269376
pio_latency=100000
power_model=
system=system
time=Thu Jan  1 00:00:00 2009
pio=system.iobus.master[4]

[system.realview.uart]
type=Pl011
clk_domain=system.clk_domain
default_p_state=UNDEFINED
device=system.terminal
end_on_eot=false
eventq_index=0
gic=system.realview.gic
int_delay=100000
int_num=37
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=470351872
pio_latency=100000
platform=system.realview
power_model=
system=system
pio=system.iobus.master[1]

[system.realview.vgic]
type=VGic
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
gic=system.realview.gic
gicv_iidr=33690683
hv_addr=738213888
maint_int=25
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_delay=10000
platform=system.realview
power_model=
system=system
vcpu_addr=738222080
pio=system.membus.master[3]

[system.realview.vio0]
type=MmioVirtIO
children=interrupt vio
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
interrupt=system.realview.vio0.interrupt
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=471007232
pio_latency=100000
pio_size=4096
power_model=
system=system
vio=system.realview.vio0.vio
pio=system.iobus.master[7]

[system.realview.vio0.interrupt]
type=ArmSPI
eventq_index=0
num=74
platform=system.realview

[system.realview.vio0.vio]
type=VirtIODummyDevice
eventq_index=0
subsystem=0
system=system

[system.realview.vio1]
type=MmioVirtIO
children=interrupt vio
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
interrupt=system.realview.vio1.interrupt
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=471072768
pio_latency=100000
pio_size=4096
power_model=
system=system
vio=system.realview.vio1.vio
pio=system.iobus.master[8]

[system.realview.vio1.interrupt]
type=ArmSPI
eventq_index=0
num=75
platform=system.realview

[system.realview.vio1.vio]
type=VirtIODummyDevice
eventq_index=0
subsystem=0
system=system

[system.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.l2.cpu_side
slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb_walker_cache.mem_side system.cpu0.dtb_walker_cache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb_walker_cache.mem_side system.cpu1.dtb_walker_cache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu2.itb_walker_cache.mem_side system.cpu2.dtb_walker_cache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side system.cpu3.itb_walker_cache.mem_side system.cpu3.dtb_walker_cache.mem_side

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=5900

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

