Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 18:05:08 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     6 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             267 |          145 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           27 |
| Yes          | No                    | No                     |            2361 |          820 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2257 |         1001 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/or_ln131_2_reg_15383[0]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/m_state_has_no_dest_2_fu_360                                                  |                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_from_e_hart_fu_368                                                          |                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                    |                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                    |                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                        |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_fetch_pc_2_fu_720                                                     |                                                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                |                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/start_pc_ce0_local                                                                                 |                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                     |                                                                                                                                                             |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                     |                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_to_d_is_valid_reg_1765[0]_i_2_n_0                                           | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_1777209_out |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                           |                                                                                                                                                             |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                |                                                                                                                                                             |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                             |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/d_state_is_full_1_fu_7401                                                     |                                                                                                                                                             |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                             |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/e_state_d_i_has_no_dest_2_fu_376                                              |                                                                                                                                                             |               15 |             27 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/E[0]                                 |                                                                                                                                                             |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_60_fu_1472[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_61_fu_1476[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_62_fu_1480[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_53_fu_1444[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_54_fu_1448[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_21_fu_1316[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                               |                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_1_fu_1236[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_51_fu_1436[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_50_fu_1432[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_13_fu_1284[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_27_fu_1340[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_26_fu_1336[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_35_fu_1372[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_55_fu_1452[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_34_fu_1368[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_33_fu_1364[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_4_fu_1248[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_25_fu_1332[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_39_fu_1388[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_22_fu_1320[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                   |                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_3_fu_1244[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_40_fu_1392[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_58_fu_1464[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_56_fu_1456[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_57_fu_1460[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_14_fu_1288[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_fu_1232[31]_i_1_n_0                                                  | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_9_fu_1268[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_42_fu_1400[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_43_fu_1404[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_29_fu_1348[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_59_fu_1468[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_24_fu_1328[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_41_fu_1396[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_38_fu_1384[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_28_fu_1344[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_63_fu_1484[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                | design_1_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_47_fu_1420[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_48_fu_1424[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_49_fu_1428[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_46_fu_1416[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_44_fu_1408[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_45_fu_1412[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_31_fu_1356[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_32_fu_1360[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_5_fu_1252[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_12_fu_1280[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_11_fu_1276[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_52_fu_1440[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_36_fu_1376[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_19_fu_1308[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_18_fu_1304[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_17_fu_1300[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_37_fu_1380[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_20_fu_1312[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_23_fu_1324[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               28 |             32 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_8_fu_1264[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_2_fu_1240[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_30_fu_1352[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_10_fu_1272[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_16_fu_1296[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_15_fu_1292[31]_i_1_n_0                                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_6_fu_1256[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/reg_file_7_fu_1260[31]_i_1_n_0                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               29 |             32 |         1.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |               14 |             35 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/w_state_is_ret_2_fu_1500[0]_i_1_n_0                                           |                                                                                                                                                             |               22 |             39 |         1.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/f_state_fetch_pc_3_fu_1600[14]_i_1_n_0                                        |                                                                                                                                                             |               17 |             59 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_enable_reg_pp0_iter10                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state5                                                                                                                | design_1_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/E[0]                                                                          |                                                                                                                                                             |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                             |              146 |            268 |         1.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/or_ln131_2_reg_15383[0]_i_1_n_0                                               |                                                                                                                                                             |              161 |            385 |         2.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_enable_reg_pp0_iter10                                                      |                                                                                                                                                             |              174 |            519 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123/ap_CS_fsm_pp0_stage1                                                          |                                                                                                                                                             |              247 |            693 |         2.81 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


