

================================================================
== Vitis HLS Report for 'hwmm_layer1'
================================================================
* Date:           Tue Nov 11 15:29:38 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AI_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3584|     3584|  35.840 us|  35.840 us|  3584|  3584|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        |- prod    |      110|      110|        12|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 12
  * Pipeline-4: initiation interval (II) = 1, depth = 12
  * Pipeline-5: initiation interval (II) = 1, depth = 12
  * Pipeline-6: initiation interval (II) = 1, depth = 12
  * Pipeline-7: initiation interval (II) = 1, depth = 12
  * Pipeline-8: initiation interval (II) = 1, depth = 12
  * Pipeline-9: initiation interval (II) = 1, depth = 12
  * Pipeline-10: initiation interval (II) = 1, depth = 12
  * Pipeline-11: initiation interval (II) = 1, depth = 12
  * Pipeline-12: initiation interval (II) = 1, depth = 12
  * Pipeline-13: initiation interval (II) = 1, depth = 12
  * Pipeline-14: initiation interval (II) = 1, depth = 12
  * Pipeline-15: initiation interval (II) = 1, depth = 12
  * Pipeline-16: initiation interval (II) = 1, depth = 12
  * Pipeline-17: initiation interval (II) = 1, depth = 12
  * Pipeline-18: initiation interval (II) = 1, depth = 12
  * Pipeline-19: initiation interval (II) = 1, depth = 12
  * Pipeline-20: initiation interval (II) = 1, depth = 12
  * Pipeline-21: initiation interval (II) = 1, depth = 12
  * Pipeline-22: initiation interval (II) = 1, depth = 12
  * Pipeline-23: initiation interval (II) = 1, depth = 12
  * Pipeline-24: initiation interval (II) = 1, depth = 12
  * Pipeline-25: initiation interval (II) = 1, depth = 12
  * Pipeline-26: initiation interval (II) = 1, depth = 12
  * Pipeline-27: initiation interval (II) = 1, depth = 12
  * Pipeline-28: initiation interval (II) = 1, depth = 12
  * Pipeline-29: initiation interval (II) = 1, depth = 12
  * Pipeline-30: initiation interval (II) = 1, depth = 12
  * Pipeline-31: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 417
* Pipeline : 32
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
  Pipeline-1 : II = 1, D = 12, States = { 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-2 : II = 1, D = 12, States = { 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 12, States = { 41 42 43 44 45 46 47 48 49 50 51 52 }
  Pipeline-4 : II = 1, D = 12, States = { 54 55 56 57 58 59 60 61 62 63 64 65 }
  Pipeline-5 : II = 1, D = 12, States = { 67 68 69 70 71 72 73 74 75 76 77 78 }
  Pipeline-6 : II = 1, D = 12, States = { 80 81 82 83 84 85 86 87 88 89 90 91 }
  Pipeline-7 : II = 1, D = 12, States = { 93 94 95 96 97 98 99 100 101 102 103 104 }
  Pipeline-8 : II = 1, D = 12, States = { 106 107 108 109 110 111 112 113 114 115 116 117 }
  Pipeline-9 : II = 1, D = 12, States = { 119 120 121 122 123 124 125 126 127 128 129 130 }
  Pipeline-10 : II = 1, D = 12, States = { 132 133 134 135 136 137 138 139 140 141 142 143 }
  Pipeline-11 : II = 1, D = 12, States = { 145 146 147 148 149 150 151 152 153 154 155 156 }
  Pipeline-12 : II = 1, D = 12, States = { 158 159 160 161 162 163 164 165 166 167 168 169 }
  Pipeline-13 : II = 1, D = 12, States = { 171 172 173 174 175 176 177 178 179 180 181 182 }
  Pipeline-14 : II = 1, D = 12, States = { 184 185 186 187 188 189 190 191 192 193 194 195 }
  Pipeline-15 : II = 1, D = 12, States = { 197 198 199 200 201 202 203 204 205 206 207 208 }
  Pipeline-16 : II = 1, D = 12, States = { 210 211 212 213 214 215 216 217 218 219 220 221 }
  Pipeline-17 : II = 1, D = 12, States = { 223 224 225 226 227 228 229 230 231 232 233 234 }
  Pipeline-18 : II = 1, D = 12, States = { 236 237 238 239 240 241 242 243 244 245 246 247 }
  Pipeline-19 : II = 1, D = 12, States = { 249 250 251 252 253 254 255 256 257 258 259 260 }
  Pipeline-20 : II = 1, D = 12, States = { 262 263 264 265 266 267 268 269 270 271 272 273 }
  Pipeline-21 : II = 1, D = 12, States = { 275 276 277 278 279 280 281 282 283 284 285 286 }
  Pipeline-22 : II = 1, D = 12, States = { 288 289 290 291 292 293 294 295 296 297 298 299 }
  Pipeline-23 : II = 1, D = 12, States = { 301 302 303 304 305 306 307 308 309 310 311 312 }
  Pipeline-24 : II = 1, D = 12, States = { 314 315 316 317 318 319 320 321 322 323 324 325 }
  Pipeline-25 : II = 1, D = 12, States = { 327 328 329 330 331 332 333 334 335 336 337 338 }
  Pipeline-26 : II = 1, D = 12, States = { 340 341 342 343 344 345 346 347 348 349 350 351 }
  Pipeline-27 : II = 1, D = 12, States = { 353 354 355 356 357 358 359 360 361 362 363 364 }
  Pipeline-28 : II = 1, D = 12, States = { 366 367 368 369 370 371 372 373 374 375 376 377 }
  Pipeline-29 : II = 1, D = 12, States = { 379 380 381 382 383 384 385 386 387 388 389 390 }
  Pipeline-30 : II = 1, D = 12, States = { 392 393 394 395 396 397 398 399 400 401 402 403 }
  Pipeline-31 : II = 1, D = 12, States = { 405 406 407 408 409 410 411 412 413 414 415 416 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 15 
15 --> 27 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 15 
27 --> 28 
28 --> 40 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 28 
40 --> 41 
41 --> 53 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 41 
53 --> 54 
54 --> 66 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 54 
66 --> 67 
67 --> 79 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 67 
79 --> 80 
80 --> 92 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 80 
92 --> 93 
93 --> 105 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 93 
105 --> 106 
106 --> 118 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 106 
118 --> 119 
119 --> 131 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 119 
131 --> 132 
132 --> 144 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 132 
144 --> 145 
145 --> 157 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 145 
157 --> 158 
158 --> 170 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 158 
170 --> 171 
171 --> 183 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 171 
183 --> 184 
184 --> 196 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 184 
196 --> 197 
197 --> 209 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 197 
209 --> 210 
210 --> 222 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 210 
222 --> 223 
223 --> 235 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 223 
235 --> 236 
236 --> 248 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 236 
248 --> 249 
249 --> 261 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 249 
261 --> 262 
262 --> 274 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 262 
274 --> 275 
275 --> 287 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 275 
287 --> 288 
288 --> 300 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 288 
300 --> 301 
301 --> 313 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 301 
313 --> 314 
314 --> 326 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 314 
326 --> 327 
327 --> 339 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 327 
339 --> 340 
340 --> 352 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 340 
352 --> 353 
353 --> 365 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 353 
365 --> 366 
366 --> 378 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 366 
378 --> 379 
379 --> 391 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 379 
391 --> 392 
392 --> 404 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 392 
404 --> 405 
405 --> 417 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 405 
417 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 419 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln10, void %.split63, i7 0, void" [matmul.cpp:10]   --->   Operation 420 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %.split63, i32 0, void"   --->   Operation 421 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %k, i7 1" [matmul.cpp:10]   --->   Operation 422 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 423 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp_eq  i7 %k, i7 100" [matmul.cpp:10]   --->   Operation 424 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 425 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split63, void" [matmul.cpp:10]   --->   Operation 426 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%k_cast = zext i7 %k" [matmul.cpp:10]   --->   Operation 427 'zext' 'k_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast" [matmul.cpp:12]   --->   Operation 428 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 429 [2/2] (3.25ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:12]   --->   Operation 429 'load' 'input_img_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i32 %layer1_weights_0, i64 0, i64 %k_cast" [matmul.cpp:12]   --->   Operation 430 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 431 [2/2] (3.25ns)   --->   "%layer1_weights_0_load = load i7 %layer1_weights_0_addr" [matmul.cpp:12]   --->   Operation 431 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 432 [1/2] (3.25ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:12]   --->   Operation 432 'load' 'input_img_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 433 [1/2] (3.25ns)   --->   "%layer1_weights_0_load = load i7 %layer1_weights_0_addr" [matmul.cpp:12]   --->   Operation 433 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_3 : Operation 434 [1/1] (1.48ns)   --->   "%icmp_ln12 = icmp_eq  i7 %add_ln10, i7 100" [matmul.cpp:12]   --->   Operation 434 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %input_img_load" [matmul.cpp:12]   --->   Operation 435 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 436 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load" [matmul.cpp:12]   --->   Operation 436 'fmul' 'mul' <Predicate = (!icmp_ln10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 437 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load" [matmul.cpp:12]   --->   Operation 437 'fmul' 'mul' <Predicate = (!icmp_ln10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 438 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load" [matmul.cpp:12]   --->   Operation 438 'fmul' 'mul' <Predicate = (!icmp_ln10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 439 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln12, i32 %layer1_weights_0_load" [matmul.cpp:12]   --->   Operation 439 'fmul' 'mul' <Predicate = (!icmp_ln10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.53>
ST_8 : Operation 440 [6/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 440 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.53>
ST_9 : Operation 441 [5/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 441 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.53>
ST_10 : Operation 442 [4/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 442 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.53>
ST_11 : Operation 443 [3/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 443 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.53>
ST_12 : Operation 444 [2/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 444 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.53>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 445 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 446 [1/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln12" [matmul.cpp:12]   --->   Operation 446 'facc' 'sum_1' <Predicate = (!icmp_ln10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 447 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 3.25>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 0" [matmul.cpp:14]   --->   Operation 448 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum, i5 %output_0_addr" [matmul.cpp:14]   --->   Operation 449 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 450 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 450 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 15 <SV = 3> <Delay = 3.25>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%k_1 = phi i7 %add_ln10_1, void %.split61, i7 0, void" [matmul.cpp:10]   --->   Operation 451 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%sum_2 = phi i32 %sum_3, void %.split61, i32 0, void"   --->   Operation 452 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (1.87ns)   --->   "%add_ln10_1 = add i7 %k_1, i7 1" [matmul.cpp:10]   --->   Operation 453 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 454 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (1.48ns)   --->   "%icmp_ln10_1 = icmp_eq  i7 %k_1, i7 100" [matmul.cpp:10]   --->   Operation 455 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 456 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %.split61, void" [matmul.cpp:10]   --->   Operation 457 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%k_1_cast = zext i7 %k_1" [matmul.cpp:10]   --->   Operation 458 'zext' 'k_1_cast' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%input_img_addr_1 = getelementptr i32 %input_img, i64 0, i64 %k_1_cast" [matmul.cpp:12]   --->   Operation 459 'getelementptr' 'input_img_addr_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_15 : Operation 460 [2/2] (3.25ns)   --->   "%input_img_load_1 = load i7 %input_img_addr_1" [matmul.cpp:12]   --->   Operation 460 'load' 'input_img_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i32 %layer1_weights_1, i64 0, i64 %k_1_cast" [matmul.cpp:12]   --->   Operation 461 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_15 : Operation 462 [2/2] (3.25ns)   --->   "%layer1_weights_1_load = load i7 %layer1_weights_1_addr" [matmul.cpp:12]   --->   Operation 462 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln10_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 16 <SV = 4> <Delay = 3.25>
ST_16 : Operation 463 [1/2] (3.25ns)   --->   "%input_img_load_1 = load i7 %input_img_addr_1" [matmul.cpp:12]   --->   Operation 463 'load' 'input_img_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 464 [1/2] (3.25ns)   --->   "%layer1_weights_1_load = load i7 %layer1_weights_1_addr" [matmul.cpp:12]   --->   Operation 464 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln10_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_16 : Operation 465 [1/1] (1.48ns)   --->   "%icmp_ln12_1 = icmp_eq  i7 %add_ln10_1, i7 100" [matmul.cpp:12]   --->   Operation 465 'icmp' 'icmp_ln12_1' <Predicate = (!icmp_ln10_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 5.70>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i32 %input_img_load_1" [matmul.cpp:12]   --->   Operation 466 'bitcast' 'bitcast_ln12_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_17 : Operation 467 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load" [matmul.cpp:12]   --->   Operation 467 'fmul' 'mul_1' <Predicate = (!icmp_ln10_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 5.70>
ST_18 : Operation 468 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load" [matmul.cpp:12]   --->   Operation 468 'fmul' 'mul_1' <Predicate = (!icmp_ln10_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 5.70>
ST_19 : Operation 469 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load" [matmul.cpp:12]   --->   Operation 469 'fmul' 'mul_1' <Predicate = (!icmp_ln10_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 5.70>
ST_20 : Operation 470 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln12_1, i32 %layer1_weights_1_load" [matmul.cpp:12]   --->   Operation 470 'fmul' 'mul_1' <Predicate = (!icmp_ln10_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 6.53>
ST_21 : Operation 471 [6/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 471 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 6.53>
ST_22 : Operation 472 [5/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 472 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 6.53>
ST_23 : Operation 473 [4/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 473 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.53>
ST_24 : Operation 474 [3/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 474 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.53>
ST_25 : Operation 475 [2/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 475 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.53>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 476 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_26 : Operation 477 [1/6] (6.53ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %mul_1, i1 %icmp_ln12_1" [matmul.cpp:12]   --->   Operation 477 'facc' 'sum_3' <Predicate = (!icmp_ln10_1)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 478 'br' 'br_ln0' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 3.25>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1" [matmul.cpp:14]   --->   Operation 479 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 480 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_2, i5 %output_0_addr_1" [matmul.cpp:14]   --->   Operation 480 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 481 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 481 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 28 <SV = 5> <Delay = 3.25>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%k_2 = phi i7 %add_ln10_2, void %.split59, i7 0, void" [matmul.cpp:10]   --->   Operation 482 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%sum_4 = phi i32 %sum_5, void %.split59, i32 0, void"   --->   Operation 483 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (1.87ns)   --->   "%add_ln10_2 = add i7 %k_2, i7 1" [matmul.cpp:10]   --->   Operation 484 'add' 'add_ln10_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 485 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (1.48ns)   --->   "%icmp_ln10_2 = icmp_eq  i7 %k_2, i7 100" [matmul.cpp:10]   --->   Operation 486 'icmp' 'icmp_ln10_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 487 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_2, void %.split59, void" [matmul.cpp:10]   --->   Operation 488 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%k_2_cast = zext i7 %k_2" [matmul.cpp:10]   --->   Operation 489 'zext' 'k_2_cast' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%input_img_addr_2 = getelementptr i32 %input_img, i64 0, i64 %k_2_cast" [matmul.cpp:12]   --->   Operation 490 'getelementptr' 'input_img_addr_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_28 : Operation 491 [2/2] (3.25ns)   --->   "%input_img_load_2 = load i7 %input_img_addr_2" [matmul.cpp:12]   --->   Operation 491 'load' 'input_img_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i32 %layer1_weights_2, i64 0, i64 %k_2_cast" [matmul.cpp:12]   --->   Operation 492 'getelementptr' 'layer1_weights_2_addr' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_28 : Operation 493 [2/2] (3.25ns)   --->   "%layer1_weights_2_load = load i7 %layer1_weights_2_addr" [matmul.cpp:12]   --->   Operation 493 'load' 'layer1_weights_2_load' <Predicate = (!icmp_ln10_2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 29 <SV = 6> <Delay = 3.25>
ST_29 : Operation 494 [1/2] (3.25ns)   --->   "%input_img_load_2 = load i7 %input_img_addr_2" [matmul.cpp:12]   --->   Operation 494 'load' 'input_img_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_29 : Operation 495 [1/2] (3.25ns)   --->   "%layer1_weights_2_load = load i7 %layer1_weights_2_addr" [matmul.cpp:12]   --->   Operation 495 'load' 'layer1_weights_2_load' <Predicate = (!icmp_ln10_2)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_29 : Operation 496 [1/1] (1.48ns)   --->   "%icmp_ln12_2 = icmp_eq  i7 %add_ln10_2, i7 100" [matmul.cpp:12]   --->   Operation 496 'icmp' 'icmp_ln12_2' <Predicate = (!icmp_ln10_2)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 7> <Delay = 5.70>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln12_2 = bitcast i32 %input_img_load_2" [matmul.cpp:12]   --->   Operation 497 'bitcast' 'bitcast_ln12_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_30 : Operation 498 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load" [matmul.cpp:12]   --->   Operation 498 'fmul' 'mul_2' <Predicate = (!icmp_ln10_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 8> <Delay = 5.70>
ST_31 : Operation 499 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load" [matmul.cpp:12]   --->   Operation 499 'fmul' 'mul_2' <Predicate = (!icmp_ln10_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 9> <Delay = 5.70>
ST_32 : Operation 500 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load" [matmul.cpp:12]   --->   Operation 500 'fmul' 'mul_2' <Predicate = (!icmp_ln10_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 10> <Delay = 5.70>
ST_33 : Operation 501 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln12_2, i32 %layer1_weights_2_load" [matmul.cpp:12]   --->   Operation 501 'fmul' 'mul_2' <Predicate = (!icmp_ln10_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 11> <Delay = 6.53>
ST_34 : Operation 502 [6/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 502 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 12> <Delay = 6.53>
ST_35 : Operation 503 [5/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 503 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 13> <Delay = 6.53>
ST_36 : Operation 504 [4/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 504 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 6.53>
ST_37 : Operation 505 [3/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 505 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 6.53>
ST_38 : Operation 506 [2/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 506 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 6.53>
ST_39 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 507 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_39 : Operation 508 [1/6] (6.53ns)   --->   "%sum_5 = facc i32 @_ssdm_op_FACC, i32 %mul_2, i1 %icmp_ln12_2" [matmul.cpp:12]   --->   Operation 508 'facc' 'sum_5' <Predicate = (!icmp_ln10_2)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 509 'br' 'br_ln0' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>

State 40 <SV = 6> <Delay = 3.25>
ST_40 : Operation 510 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2" [matmul.cpp:14]   --->   Operation 510 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 511 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_4, i5 %output_0_addr_2" [matmul.cpp:14]   --->   Operation 511 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 512 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 41 <SV = 7> <Delay = 3.25>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%k_3 = phi i7 %add_ln10_3, void %.split57, i7 0, void" [matmul.cpp:10]   --->   Operation 513 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%sum_6 = phi i32 %sum_7, void %.split57, i32 0, void"   --->   Operation 514 'phi' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (1.87ns)   --->   "%add_ln10_3 = add i7 %k_3, i7 1" [matmul.cpp:10]   --->   Operation 515 'add' 'add_ln10_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 516 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 516 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 517 [1/1] (1.48ns)   --->   "%icmp_ln10_3 = icmp_eq  i7 %k_3, i7 100" [matmul.cpp:10]   --->   Operation 517 'icmp' 'icmp_ln10_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 518 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 518 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_3, void %.split57, void" [matmul.cpp:10]   --->   Operation 519 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%k_3_cast = zext i7 %k_3" [matmul.cpp:10]   --->   Operation 520 'zext' 'k_3_cast' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%input_img_addr_3 = getelementptr i32 %input_img, i64 0, i64 %k_3_cast" [matmul.cpp:12]   --->   Operation 521 'getelementptr' 'input_img_addr_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_41 : Operation 522 [2/2] (3.25ns)   --->   "%input_img_load_3 = load i7 %input_img_addr_3" [matmul.cpp:12]   --->   Operation 522 'load' 'input_img_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 523 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i32 %layer1_weights_3, i64 0, i64 %k_3_cast" [matmul.cpp:12]   --->   Operation 523 'getelementptr' 'layer1_weights_3_addr' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_41 : Operation 524 [2/2] (3.25ns)   --->   "%layer1_weights_3_load = load i7 %layer1_weights_3_addr" [matmul.cpp:12]   --->   Operation 524 'load' 'layer1_weights_3_load' <Predicate = (!icmp_ln10_3)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 42 <SV = 8> <Delay = 3.25>
ST_42 : Operation 525 [1/2] (3.25ns)   --->   "%input_img_load_3 = load i7 %input_img_addr_3" [matmul.cpp:12]   --->   Operation 525 'load' 'input_img_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_42 : Operation 526 [1/2] (3.25ns)   --->   "%layer1_weights_3_load = load i7 %layer1_weights_3_addr" [matmul.cpp:12]   --->   Operation 526 'load' 'layer1_weights_3_load' <Predicate = (!icmp_ln10_3)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_42 : Operation 527 [1/1] (1.48ns)   --->   "%icmp_ln12_3 = icmp_eq  i7 %add_ln10_3, i7 100" [matmul.cpp:12]   --->   Operation 527 'icmp' 'icmp_ln12_3' <Predicate = (!icmp_ln10_3)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 9> <Delay = 5.70>
ST_43 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln12_3 = bitcast i32 %input_img_load_3" [matmul.cpp:12]   --->   Operation 528 'bitcast' 'bitcast_ln12_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_43 : Operation 529 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load" [matmul.cpp:12]   --->   Operation 529 'fmul' 'mul_3' <Predicate = (!icmp_ln10_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 10> <Delay = 5.70>
ST_44 : Operation 530 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load" [matmul.cpp:12]   --->   Operation 530 'fmul' 'mul_3' <Predicate = (!icmp_ln10_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 11> <Delay = 5.70>
ST_45 : Operation 531 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load" [matmul.cpp:12]   --->   Operation 531 'fmul' 'mul_3' <Predicate = (!icmp_ln10_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 12> <Delay = 5.70>
ST_46 : Operation 532 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln12_3, i32 %layer1_weights_3_load" [matmul.cpp:12]   --->   Operation 532 'fmul' 'mul_3' <Predicate = (!icmp_ln10_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 13> <Delay = 6.53>
ST_47 : Operation 533 [6/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 533 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 14> <Delay = 6.53>
ST_48 : Operation 534 [5/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 534 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 15> <Delay = 6.53>
ST_49 : Operation 535 [4/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 535 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 16> <Delay = 6.53>
ST_50 : Operation 536 [3/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 536 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 6.53>
ST_51 : Operation 537 [2/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 537 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 18> <Delay = 6.53>
ST_52 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 538 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_52 : Operation 539 [1/6] (6.53ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %mul_3, i1 %icmp_ln12_3" [matmul.cpp:12]   --->   Operation 539 'facc' 'sum_7' <Predicate = (!icmp_ln10_3)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 540 'br' 'br_ln0' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>

State 53 <SV = 8> <Delay = 3.25>
ST_53 : Operation 541 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 3" [matmul.cpp:14]   --->   Operation 541 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 542 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_6, i5 %output_0_addr_3" [matmul.cpp:14]   --->   Operation 542 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 543 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 543 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 54 <SV = 9> <Delay = 3.25>
ST_54 : Operation 544 [1/1] (0.00ns)   --->   "%k_4 = phi i7 %add_ln10_4, void %.split55, i7 0, void" [matmul.cpp:10]   --->   Operation 544 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 545 [1/1] (0.00ns)   --->   "%sum_8 = phi i32 %sum_9, void %.split55, i32 0, void"   --->   Operation 545 'phi' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 546 [1/1] (1.87ns)   --->   "%add_ln10_4 = add i7 %k_4, i7 1" [matmul.cpp:10]   --->   Operation 546 'add' 'add_ln10_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 547 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 547 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 548 [1/1] (1.48ns)   --->   "%icmp_ln10_4 = icmp_eq  i7 %k_4, i7 100" [matmul.cpp:10]   --->   Operation 548 'icmp' 'icmp_ln10_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 549 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 549 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_4, void %.split55, void" [matmul.cpp:10]   --->   Operation 550 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 551 [1/1] (0.00ns)   --->   "%k_4_cast = zext i7 %k_4" [matmul.cpp:10]   --->   Operation 551 'zext' 'k_4_cast' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_54 : Operation 552 [1/1] (0.00ns)   --->   "%input_img_addr_4 = getelementptr i32 %input_img, i64 0, i64 %k_4_cast" [matmul.cpp:12]   --->   Operation 552 'getelementptr' 'input_img_addr_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_54 : Operation 553 [2/2] (3.25ns)   --->   "%input_img_load_4 = load i7 %input_img_addr_4" [matmul.cpp:12]   --->   Operation 553 'load' 'input_img_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_54 : Operation 554 [1/1] (0.00ns)   --->   "%layer1_weights_4_addr = getelementptr i32 %layer1_weights_4, i64 0, i64 %k_4_cast" [matmul.cpp:12]   --->   Operation 554 'getelementptr' 'layer1_weights_4_addr' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_54 : Operation 555 [2/2] (3.25ns)   --->   "%layer1_weights_4_load = load i7 %layer1_weights_4_addr" [matmul.cpp:12]   --->   Operation 555 'load' 'layer1_weights_4_load' <Predicate = (!icmp_ln10_4)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 55 <SV = 10> <Delay = 3.25>
ST_55 : Operation 556 [1/2] (3.25ns)   --->   "%input_img_load_4 = load i7 %input_img_addr_4" [matmul.cpp:12]   --->   Operation 556 'load' 'input_img_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_55 : Operation 557 [1/2] (3.25ns)   --->   "%layer1_weights_4_load = load i7 %layer1_weights_4_addr" [matmul.cpp:12]   --->   Operation 557 'load' 'layer1_weights_4_load' <Predicate = (!icmp_ln10_4)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_55 : Operation 558 [1/1] (1.48ns)   --->   "%icmp_ln12_4 = icmp_eq  i7 %add_ln10_4, i7 100" [matmul.cpp:12]   --->   Operation 558 'icmp' 'icmp_ln12_4' <Predicate = (!icmp_ln10_4)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 11> <Delay = 5.70>
ST_56 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln12_4 = bitcast i32 %input_img_load_4" [matmul.cpp:12]   --->   Operation 559 'bitcast' 'bitcast_ln12_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_56 : Operation 560 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load" [matmul.cpp:12]   --->   Operation 560 'fmul' 'mul_4' <Predicate = (!icmp_ln10_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 12> <Delay = 5.70>
ST_57 : Operation 561 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load" [matmul.cpp:12]   --->   Operation 561 'fmul' 'mul_4' <Predicate = (!icmp_ln10_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 13> <Delay = 5.70>
ST_58 : Operation 562 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load" [matmul.cpp:12]   --->   Operation 562 'fmul' 'mul_4' <Predicate = (!icmp_ln10_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 14> <Delay = 5.70>
ST_59 : Operation 563 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln12_4, i32 %layer1_weights_4_load" [matmul.cpp:12]   --->   Operation 563 'fmul' 'mul_4' <Predicate = (!icmp_ln10_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 15> <Delay = 6.53>
ST_60 : Operation 564 [6/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 564 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 16> <Delay = 6.53>
ST_61 : Operation 565 [5/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 565 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 17> <Delay = 6.53>
ST_62 : Operation 566 [4/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 566 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 18> <Delay = 6.53>
ST_63 : Operation 567 [3/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 567 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 19> <Delay = 6.53>
ST_64 : Operation 568 [2/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 568 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 6.53>
ST_65 : Operation 569 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 569 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_65 : Operation 570 [1/6] (6.53ns)   --->   "%sum_9 = facc i32 @_ssdm_op_FACC, i32 %mul_4, i1 %icmp_ln12_4" [matmul.cpp:12]   --->   Operation 570 'facc' 'sum_9' <Predicate = (!icmp_ln10_4)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 571 'br' 'br_ln0' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>

State 66 <SV = 10> <Delay = 3.25>
ST_66 : Operation 572 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i32 %output_0, i64 0, i64 4" [matmul.cpp:14]   --->   Operation 572 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_8, i5 %output_0_addr_4" [matmul.cpp:14]   --->   Operation 573 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : Operation 574 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 574 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 67 <SV = 11> <Delay = 3.25>
ST_67 : Operation 575 [1/1] (0.00ns)   --->   "%k_5 = phi i7 %add_ln10_5, void %.split53, i7 0, void" [matmul.cpp:10]   --->   Operation 575 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 576 [1/1] (0.00ns)   --->   "%sum_10 = phi i32 %sum_11, void %.split53, i32 0, void"   --->   Operation 576 'phi' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 577 [1/1] (1.87ns)   --->   "%add_ln10_5 = add i7 %k_5, i7 1" [matmul.cpp:10]   --->   Operation 577 'add' 'add_ln10_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 578 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 578 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 579 [1/1] (1.48ns)   --->   "%icmp_ln10_5 = icmp_eq  i7 %k_5, i7 100" [matmul.cpp:10]   --->   Operation 579 'icmp' 'icmp_ln10_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 580 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 580 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_5, void %.split53, void" [matmul.cpp:10]   --->   Operation 581 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 582 [1/1] (0.00ns)   --->   "%k_5_cast = zext i7 %k_5" [matmul.cpp:10]   --->   Operation 582 'zext' 'k_5_cast' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_67 : Operation 583 [1/1] (0.00ns)   --->   "%input_img_addr_5 = getelementptr i32 %input_img, i64 0, i64 %k_5_cast" [matmul.cpp:12]   --->   Operation 583 'getelementptr' 'input_img_addr_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_67 : Operation 584 [2/2] (3.25ns)   --->   "%input_img_load_5 = load i7 %input_img_addr_5" [matmul.cpp:12]   --->   Operation 584 'load' 'input_img_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_67 : Operation 585 [1/1] (0.00ns)   --->   "%layer1_weights_5_addr = getelementptr i32 %layer1_weights_5, i64 0, i64 %k_5_cast" [matmul.cpp:12]   --->   Operation 585 'getelementptr' 'layer1_weights_5_addr' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_67 : Operation 586 [2/2] (3.25ns)   --->   "%layer1_weights_5_load = load i7 %layer1_weights_5_addr" [matmul.cpp:12]   --->   Operation 586 'load' 'layer1_weights_5_load' <Predicate = (!icmp_ln10_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 68 <SV = 12> <Delay = 3.25>
ST_68 : Operation 587 [1/2] (3.25ns)   --->   "%input_img_load_5 = load i7 %input_img_addr_5" [matmul.cpp:12]   --->   Operation 587 'load' 'input_img_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_68 : Operation 588 [1/2] (3.25ns)   --->   "%layer1_weights_5_load = load i7 %layer1_weights_5_addr" [matmul.cpp:12]   --->   Operation 588 'load' 'layer1_weights_5_load' <Predicate = (!icmp_ln10_5)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_68 : Operation 589 [1/1] (1.48ns)   --->   "%icmp_ln12_5 = icmp_eq  i7 %add_ln10_5, i7 100" [matmul.cpp:12]   --->   Operation 589 'icmp' 'icmp_ln12_5' <Predicate = (!icmp_ln10_5)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 13> <Delay = 5.70>
ST_69 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln12_5 = bitcast i32 %input_img_load_5" [matmul.cpp:12]   --->   Operation 590 'bitcast' 'bitcast_ln12_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_69 : Operation 591 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load" [matmul.cpp:12]   --->   Operation 591 'fmul' 'mul_5' <Predicate = (!icmp_ln10_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 14> <Delay = 5.70>
ST_70 : Operation 592 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load" [matmul.cpp:12]   --->   Operation 592 'fmul' 'mul_5' <Predicate = (!icmp_ln10_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 15> <Delay = 5.70>
ST_71 : Operation 593 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load" [matmul.cpp:12]   --->   Operation 593 'fmul' 'mul_5' <Predicate = (!icmp_ln10_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 16> <Delay = 5.70>
ST_72 : Operation 594 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln12_5, i32 %layer1_weights_5_load" [matmul.cpp:12]   --->   Operation 594 'fmul' 'mul_5' <Predicate = (!icmp_ln10_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 17> <Delay = 6.53>
ST_73 : Operation 595 [6/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 595 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 18> <Delay = 6.53>
ST_74 : Operation 596 [5/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 596 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 19> <Delay = 6.53>
ST_75 : Operation 597 [4/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 597 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 20> <Delay = 6.53>
ST_76 : Operation 598 [3/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 598 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 21> <Delay = 6.53>
ST_77 : Operation 599 [2/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 599 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 22> <Delay = 6.53>
ST_78 : Operation 600 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 600 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_78 : Operation 601 [1/6] (6.53ns)   --->   "%sum_11 = facc i32 @_ssdm_op_FACC, i32 %mul_5, i1 %icmp_ln12_5" [matmul.cpp:12]   --->   Operation 601 'facc' 'sum_11' <Predicate = (!icmp_ln10_5)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 602 'br' 'br_ln0' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>

State 79 <SV = 12> <Delay = 3.25>
ST_79 : Operation 603 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i32 %output_0, i64 0, i64 5" [matmul.cpp:14]   --->   Operation 603 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 604 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_10, i5 %output_0_addr_5" [matmul.cpp:14]   --->   Operation 604 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 605 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 605 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 80 <SV = 13> <Delay = 3.25>
ST_80 : Operation 606 [1/1] (0.00ns)   --->   "%k_6 = phi i7 %add_ln10_6, void %.split51, i7 0, void" [matmul.cpp:10]   --->   Operation 606 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 607 [1/1] (0.00ns)   --->   "%sum_12 = phi i32 %sum_13, void %.split51, i32 0, void"   --->   Operation 607 'phi' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 608 [1/1] (1.87ns)   --->   "%add_ln10_6 = add i7 %k_6, i7 1" [matmul.cpp:10]   --->   Operation 608 'add' 'add_ln10_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 609 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 609 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 610 [1/1] (1.48ns)   --->   "%icmp_ln10_6 = icmp_eq  i7 %k_6, i7 100" [matmul.cpp:10]   --->   Operation 610 'icmp' 'icmp_ln10_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 611 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 611 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_6, void %.split51, void" [matmul.cpp:10]   --->   Operation 612 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 613 [1/1] (0.00ns)   --->   "%k_6_cast = zext i7 %k_6" [matmul.cpp:10]   --->   Operation 613 'zext' 'k_6_cast' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_80 : Operation 614 [1/1] (0.00ns)   --->   "%input_img_addr_6 = getelementptr i32 %input_img, i64 0, i64 %k_6_cast" [matmul.cpp:12]   --->   Operation 614 'getelementptr' 'input_img_addr_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_80 : Operation 615 [2/2] (3.25ns)   --->   "%input_img_load_6 = load i7 %input_img_addr_6" [matmul.cpp:12]   --->   Operation 615 'load' 'input_img_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_80 : Operation 616 [1/1] (0.00ns)   --->   "%layer1_weights_6_addr = getelementptr i32 %layer1_weights_6, i64 0, i64 %k_6_cast" [matmul.cpp:12]   --->   Operation 616 'getelementptr' 'layer1_weights_6_addr' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_80 : Operation 617 [2/2] (3.25ns)   --->   "%layer1_weights_6_load = load i7 %layer1_weights_6_addr" [matmul.cpp:12]   --->   Operation 617 'load' 'layer1_weights_6_load' <Predicate = (!icmp_ln10_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 81 <SV = 14> <Delay = 3.25>
ST_81 : Operation 618 [1/2] (3.25ns)   --->   "%input_img_load_6 = load i7 %input_img_addr_6" [matmul.cpp:12]   --->   Operation 618 'load' 'input_img_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_81 : Operation 619 [1/2] (3.25ns)   --->   "%layer1_weights_6_load = load i7 %layer1_weights_6_addr" [matmul.cpp:12]   --->   Operation 619 'load' 'layer1_weights_6_load' <Predicate = (!icmp_ln10_6)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_81 : Operation 620 [1/1] (1.48ns)   --->   "%icmp_ln12_6 = icmp_eq  i7 %add_ln10_6, i7 100" [matmul.cpp:12]   --->   Operation 620 'icmp' 'icmp_ln12_6' <Predicate = (!icmp_ln10_6)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 15> <Delay = 5.70>
ST_82 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln12_6 = bitcast i32 %input_img_load_6" [matmul.cpp:12]   --->   Operation 621 'bitcast' 'bitcast_ln12_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_82 : Operation 622 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load" [matmul.cpp:12]   --->   Operation 622 'fmul' 'mul_6' <Predicate = (!icmp_ln10_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 16> <Delay = 5.70>
ST_83 : Operation 623 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load" [matmul.cpp:12]   --->   Operation 623 'fmul' 'mul_6' <Predicate = (!icmp_ln10_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 17> <Delay = 5.70>
ST_84 : Operation 624 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load" [matmul.cpp:12]   --->   Operation 624 'fmul' 'mul_6' <Predicate = (!icmp_ln10_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 18> <Delay = 5.70>
ST_85 : Operation 625 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln12_6, i32 %layer1_weights_6_load" [matmul.cpp:12]   --->   Operation 625 'fmul' 'mul_6' <Predicate = (!icmp_ln10_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 19> <Delay = 6.53>
ST_86 : Operation 626 [6/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 626 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 20> <Delay = 6.53>
ST_87 : Operation 627 [5/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 627 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 21> <Delay = 6.53>
ST_88 : Operation 628 [4/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 628 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 22> <Delay = 6.53>
ST_89 : Operation 629 [3/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 629 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 23> <Delay = 6.53>
ST_90 : Operation 630 [2/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 630 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 24> <Delay = 6.53>
ST_91 : Operation 631 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 631 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_91 : Operation 632 [1/6] (6.53ns)   --->   "%sum_13 = facc i32 @_ssdm_op_FACC, i32 %mul_6, i1 %icmp_ln12_6" [matmul.cpp:12]   --->   Operation 632 'facc' 'sum_13' <Predicate = (!icmp_ln10_6)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 633 'br' 'br_ln0' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>

State 92 <SV = 14> <Delay = 3.25>
ST_92 : Operation 634 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i32 %output_0, i64 0, i64 6" [matmul.cpp:14]   --->   Operation 634 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 635 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_12, i5 %output_0_addr_6" [matmul.cpp:14]   --->   Operation 635 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_92 : Operation 636 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 636 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 93 <SV = 15> <Delay = 3.25>
ST_93 : Operation 637 [1/1] (0.00ns)   --->   "%k_7 = phi i7 %add_ln10_7, void %.split49, i7 0, void" [matmul.cpp:10]   --->   Operation 637 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 638 [1/1] (0.00ns)   --->   "%sum_14 = phi i32 %sum_15, void %.split49, i32 0, void"   --->   Operation 638 'phi' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 639 [1/1] (1.87ns)   --->   "%add_ln10_7 = add i7 %k_7, i7 1" [matmul.cpp:10]   --->   Operation 639 'add' 'add_ln10_7' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 640 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 640 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 641 [1/1] (1.48ns)   --->   "%icmp_ln10_7 = icmp_eq  i7 %k_7, i7 100" [matmul.cpp:10]   --->   Operation 641 'icmp' 'icmp_ln10_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 642 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 642 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_7, void %.split49, void" [matmul.cpp:10]   --->   Operation 643 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 644 [1/1] (0.00ns)   --->   "%k_7_cast = zext i7 %k_7" [matmul.cpp:10]   --->   Operation 644 'zext' 'k_7_cast' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_93 : Operation 645 [1/1] (0.00ns)   --->   "%input_img_addr_7 = getelementptr i32 %input_img, i64 0, i64 %k_7_cast" [matmul.cpp:12]   --->   Operation 645 'getelementptr' 'input_img_addr_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_93 : Operation 646 [2/2] (3.25ns)   --->   "%input_img_load_7 = load i7 %input_img_addr_7" [matmul.cpp:12]   --->   Operation 646 'load' 'input_img_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_93 : Operation 647 [1/1] (0.00ns)   --->   "%layer1_weights_7_addr = getelementptr i32 %layer1_weights_7, i64 0, i64 %k_7_cast" [matmul.cpp:12]   --->   Operation 647 'getelementptr' 'layer1_weights_7_addr' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_93 : Operation 648 [2/2] (3.25ns)   --->   "%layer1_weights_7_load = load i7 %layer1_weights_7_addr" [matmul.cpp:12]   --->   Operation 648 'load' 'layer1_weights_7_load' <Predicate = (!icmp_ln10_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 94 <SV = 16> <Delay = 3.25>
ST_94 : Operation 649 [1/2] (3.25ns)   --->   "%input_img_load_7 = load i7 %input_img_addr_7" [matmul.cpp:12]   --->   Operation 649 'load' 'input_img_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_94 : Operation 650 [1/2] (3.25ns)   --->   "%layer1_weights_7_load = load i7 %layer1_weights_7_addr" [matmul.cpp:12]   --->   Operation 650 'load' 'layer1_weights_7_load' <Predicate = (!icmp_ln10_7)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_94 : Operation 651 [1/1] (1.48ns)   --->   "%icmp_ln12_7 = icmp_eq  i7 %add_ln10_7, i7 100" [matmul.cpp:12]   --->   Operation 651 'icmp' 'icmp_ln12_7' <Predicate = (!icmp_ln10_7)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 17> <Delay = 5.70>
ST_95 : Operation 652 [1/1] (0.00ns)   --->   "%bitcast_ln12_7 = bitcast i32 %input_img_load_7" [matmul.cpp:12]   --->   Operation 652 'bitcast' 'bitcast_ln12_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_95 : Operation 653 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load" [matmul.cpp:12]   --->   Operation 653 'fmul' 'mul_7' <Predicate = (!icmp_ln10_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 5.70>
ST_96 : Operation 654 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load" [matmul.cpp:12]   --->   Operation 654 'fmul' 'mul_7' <Predicate = (!icmp_ln10_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 19> <Delay = 5.70>
ST_97 : Operation 655 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load" [matmul.cpp:12]   --->   Operation 655 'fmul' 'mul_7' <Predicate = (!icmp_ln10_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 20> <Delay = 5.70>
ST_98 : Operation 656 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln12_7, i32 %layer1_weights_7_load" [matmul.cpp:12]   --->   Operation 656 'fmul' 'mul_7' <Predicate = (!icmp_ln10_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 21> <Delay = 6.53>
ST_99 : Operation 657 [6/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 657 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 22> <Delay = 6.53>
ST_100 : Operation 658 [5/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 658 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 23> <Delay = 6.53>
ST_101 : Operation 659 [4/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 659 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 24> <Delay = 6.53>
ST_102 : Operation 660 [3/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 660 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 25> <Delay = 6.53>
ST_103 : Operation 661 [2/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 661 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 26> <Delay = 6.53>
ST_104 : Operation 662 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 662 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_104 : Operation 663 [1/6] (6.53ns)   --->   "%sum_15 = facc i32 @_ssdm_op_FACC, i32 %mul_7, i1 %icmp_ln12_7" [matmul.cpp:12]   --->   Operation 663 'facc' 'sum_15' <Predicate = (!icmp_ln10_7)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 664 'br' 'br_ln0' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>

State 105 <SV = 16> <Delay = 3.25>
ST_105 : Operation 665 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i32 %output_0, i64 0, i64 7" [matmul.cpp:14]   --->   Operation 665 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 666 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_14, i5 %output_0_addr_7" [matmul.cpp:14]   --->   Operation 666 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_105 : Operation 667 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 667 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 106 <SV = 17> <Delay = 3.25>
ST_106 : Operation 668 [1/1] (0.00ns)   --->   "%k_8 = phi i7 %add_ln10_8, void %.split47, i7 0, void" [matmul.cpp:10]   --->   Operation 668 'phi' 'k_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 669 [1/1] (0.00ns)   --->   "%sum_16 = phi i32 %sum_17, void %.split47, i32 0, void"   --->   Operation 669 'phi' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 670 [1/1] (1.87ns)   --->   "%add_ln10_8 = add i7 %k_8, i7 1" [matmul.cpp:10]   --->   Operation 670 'add' 'add_ln10_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 671 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 671 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 672 [1/1] (1.48ns)   --->   "%icmp_ln10_8 = icmp_eq  i7 %k_8, i7 100" [matmul.cpp:10]   --->   Operation 672 'icmp' 'icmp_ln10_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 673 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 673 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_8, void %.split47, void" [matmul.cpp:10]   --->   Operation 674 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 675 [1/1] (0.00ns)   --->   "%k_8_cast = zext i7 %k_8" [matmul.cpp:10]   --->   Operation 675 'zext' 'k_8_cast' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>
ST_106 : Operation 676 [1/1] (0.00ns)   --->   "%input_img_addr_8 = getelementptr i32 %input_img, i64 0, i64 %k_8_cast" [matmul.cpp:12]   --->   Operation 676 'getelementptr' 'input_img_addr_8' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>
ST_106 : Operation 677 [2/2] (3.25ns)   --->   "%input_img_load_8 = load i7 %input_img_addr_8" [matmul.cpp:12]   --->   Operation 677 'load' 'input_img_load_8' <Predicate = (!icmp_ln10_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_106 : Operation 678 [1/1] (0.00ns)   --->   "%layer1_weights_8_addr = getelementptr i32 %layer1_weights_8, i64 0, i64 %k_8_cast" [matmul.cpp:12]   --->   Operation 678 'getelementptr' 'layer1_weights_8_addr' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>
ST_106 : Operation 679 [2/2] (3.25ns)   --->   "%layer1_weights_8_load = load i7 %layer1_weights_8_addr" [matmul.cpp:12]   --->   Operation 679 'load' 'layer1_weights_8_load' <Predicate = (!icmp_ln10_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 107 <SV = 18> <Delay = 3.25>
ST_107 : Operation 680 [1/2] (3.25ns)   --->   "%input_img_load_8 = load i7 %input_img_addr_8" [matmul.cpp:12]   --->   Operation 680 'load' 'input_img_load_8' <Predicate = (!icmp_ln10_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_107 : Operation 681 [1/2] (3.25ns)   --->   "%layer1_weights_8_load = load i7 %layer1_weights_8_addr" [matmul.cpp:12]   --->   Operation 681 'load' 'layer1_weights_8_load' <Predicate = (!icmp_ln10_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_107 : Operation 682 [1/1] (1.48ns)   --->   "%icmp_ln12_8 = icmp_eq  i7 %add_ln10_8, i7 100" [matmul.cpp:12]   --->   Operation 682 'icmp' 'icmp_ln12_8' <Predicate = (!icmp_ln10_8)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 19> <Delay = 5.70>
ST_108 : Operation 683 [1/1] (0.00ns)   --->   "%bitcast_ln12_8 = bitcast i32 %input_img_load_8" [matmul.cpp:12]   --->   Operation 683 'bitcast' 'bitcast_ln12_8' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>
ST_108 : Operation 684 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load" [matmul.cpp:12]   --->   Operation 684 'fmul' 'mul_8' <Predicate = (!icmp_ln10_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 20> <Delay = 5.70>
ST_109 : Operation 685 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load" [matmul.cpp:12]   --->   Operation 685 'fmul' 'mul_8' <Predicate = (!icmp_ln10_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 21> <Delay = 5.70>
ST_110 : Operation 686 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load" [matmul.cpp:12]   --->   Operation 686 'fmul' 'mul_8' <Predicate = (!icmp_ln10_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 22> <Delay = 5.70>
ST_111 : Operation 687 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %bitcast_ln12_8, i32 %layer1_weights_8_load" [matmul.cpp:12]   --->   Operation 687 'fmul' 'mul_8' <Predicate = (!icmp_ln10_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 23> <Delay = 6.53>
ST_112 : Operation 688 [6/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 688 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 24> <Delay = 6.53>
ST_113 : Operation 689 [5/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 689 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 25> <Delay = 6.53>
ST_114 : Operation 690 [4/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 690 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 26> <Delay = 6.53>
ST_115 : Operation 691 [3/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 691 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 27> <Delay = 6.53>
ST_116 : Operation 692 [2/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 692 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 28> <Delay = 6.53>
ST_117 : Operation 693 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 693 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>
ST_117 : Operation 694 [1/6] (6.53ns)   --->   "%sum_17 = facc i32 @_ssdm_op_FACC, i32 %mul_8, i1 %icmp_ln12_8" [matmul.cpp:12]   --->   Operation 694 'facc' 'sum_17' <Predicate = (!icmp_ln10_8)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 695 'br' 'br_ln0' <Predicate = (!icmp_ln10_8)> <Delay = 0.00>

State 118 <SV = 18> <Delay = 3.25>
ST_118 : Operation 696 [1/1] (0.00ns)   --->   "%output_0_addr_8 = getelementptr i32 %output_0, i64 0, i64 8" [matmul.cpp:14]   --->   Operation 696 'getelementptr' 'output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_16, i5 %output_0_addr_8" [matmul.cpp:14]   --->   Operation 697 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 698 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 698 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 119 <SV = 19> <Delay = 3.25>
ST_119 : Operation 699 [1/1] (0.00ns)   --->   "%k_9 = phi i7 %add_ln10_9, void %.split45, i7 0, void" [matmul.cpp:10]   --->   Operation 699 'phi' 'k_9' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 700 [1/1] (0.00ns)   --->   "%sum_18 = phi i32 %sum_19, void %.split45, i32 0, void"   --->   Operation 700 'phi' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 701 [1/1] (1.87ns)   --->   "%add_ln10_9 = add i7 %k_9, i7 1" [matmul.cpp:10]   --->   Operation 701 'add' 'add_ln10_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 702 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 702 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 703 [1/1] (1.48ns)   --->   "%icmp_ln10_9 = icmp_eq  i7 %k_9, i7 100" [matmul.cpp:10]   --->   Operation 703 'icmp' 'icmp_ln10_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 704 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 704 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_9, void %.split45, void" [matmul.cpp:10]   --->   Operation 705 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 706 [1/1] (0.00ns)   --->   "%k_9_cast = zext i7 %k_9" [matmul.cpp:10]   --->   Operation 706 'zext' 'k_9_cast' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>
ST_119 : Operation 707 [1/1] (0.00ns)   --->   "%input_img_addr_9 = getelementptr i32 %input_img, i64 0, i64 %k_9_cast" [matmul.cpp:12]   --->   Operation 707 'getelementptr' 'input_img_addr_9' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>
ST_119 : Operation 708 [2/2] (3.25ns)   --->   "%input_img_load_9 = load i7 %input_img_addr_9" [matmul.cpp:12]   --->   Operation 708 'load' 'input_img_load_9' <Predicate = (!icmp_ln10_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_119 : Operation 709 [1/1] (0.00ns)   --->   "%layer1_weights_9_addr = getelementptr i32 %layer1_weights_9, i64 0, i64 %k_9_cast" [matmul.cpp:12]   --->   Operation 709 'getelementptr' 'layer1_weights_9_addr' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>
ST_119 : Operation 710 [2/2] (3.25ns)   --->   "%layer1_weights_9_load = load i7 %layer1_weights_9_addr" [matmul.cpp:12]   --->   Operation 710 'load' 'layer1_weights_9_load' <Predicate = (!icmp_ln10_9)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 120 <SV = 20> <Delay = 3.25>
ST_120 : Operation 711 [1/2] (3.25ns)   --->   "%input_img_load_9 = load i7 %input_img_addr_9" [matmul.cpp:12]   --->   Operation 711 'load' 'input_img_load_9' <Predicate = (!icmp_ln10_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_120 : Operation 712 [1/2] (3.25ns)   --->   "%layer1_weights_9_load = load i7 %layer1_weights_9_addr" [matmul.cpp:12]   --->   Operation 712 'load' 'layer1_weights_9_load' <Predicate = (!icmp_ln10_9)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_120 : Operation 713 [1/1] (1.48ns)   --->   "%icmp_ln12_9 = icmp_eq  i7 %add_ln10_9, i7 100" [matmul.cpp:12]   --->   Operation 713 'icmp' 'icmp_ln12_9' <Predicate = (!icmp_ln10_9)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 21> <Delay = 5.70>
ST_121 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln12_9 = bitcast i32 %input_img_load_9" [matmul.cpp:12]   --->   Operation 714 'bitcast' 'bitcast_ln12_9' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>
ST_121 : Operation 715 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load" [matmul.cpp:12]   --->   Operation 715 'fmul' 'mul_9' <Predicate = (!icmp_ln10_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 22> <Delay = 5.70>
ST_122 : Operation 716 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load" [matmul.cpp:12]   --->   Operation 716 'fmul' 'mul_9' <Predicate = (!icmp_ln10_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 23> <Delay = 5.70>
ST_123 : Operation 717 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load" [matmul.cpp:12]   --->   Operation 717 'fmul' 'mul_9' <Predicate = (!icmp_ln10_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 24> <Delay = 5.70>
ST_124 : Operation 718 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %bitcast_ln12_9, i32 %layer1_weights_9_load" [matmul.cpp:12]   --->   Operation 718 'fmul' 'mul_9' <Predicate = (!icmp_ln10_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 25> <Delay = 6.53>
ST_125 : Operation 719 [6/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 719 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 26> <Delay = 6.53>
ST_126 : Operation 720 [5/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 720 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 27> <Delay = 6.53>
ST_127 : Operation 721 [4/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 721 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 28> <Delay = 6.53>
ST_128 : Operation 722 [3/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 722 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 29> <Delay = 6.53>
ST_129 : Operation 723 [2/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 723 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 30> <Delay = 6.53>
ST_130 : Operation 724 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 724 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>
ST_130 : Operation 725 [1/6] (6.53ns)   --->   "%sum_19 = facc i32 @_ssdm_op_FACC, i32 %mul_9, i1 %icmp_ln12_9" [matmul.cpp:12]   --->   Operation 725 'facc' 'sum_19' <Predicate = (!icmp_ln10_9)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 726 'br' 'br_ln0' <Predicate = (!icmp_ln10_9)> <Delay = 0.00>

State 131 <SV = 20> <Delay = 3.25>
ST_131 : Operation 727 [1/1] (0.00ns)   --->   "%output_0_addr_9 = getelementptr i32 %output_0, i64 0, i64 9" [matmul.cpp:14]   --->   Operation 727 'getelementptr' 'output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 728 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_18, i5 %output_0_addr_9" [matmul.cpp:14]   --->   Operation 728 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 729 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 729 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 132 <SV = 21> <Delay = 3.25>
ST_132 : Operation 730 [1/1] (0.00ns)   --->   "%k_10 = phi i7 %add_ln10_10, void %.split43, i7 0, void" [matmul.cpp:10]   --->   Operation 730 'phi' 'k_10' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 731 [1/1] (0.00ns)   --->   "%sum_20 = phi i32 %sum_21, void %.split43, i32 0, void"   --->   Operation 731 'phi' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 732 [1/1] (1.87ns)   --->   "%add_ln10_10 = add i7 %k_10, i7 1" [matmul.cpp:10]   --->   Operation 732 'add' 'add_ln10_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 733 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 733 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 734 [1/1] (1.48ns)   --->   "%icmp_ln10_10 = icmp_eq  i7 %k_10, i7 100" [matmul.cpp:10]   --->   Operation 734 'icmp' 'icmp_ln10_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 735 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 735 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_10, void %.split43, void" [matmul.cpp:10]   --->   Operation 736 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 737 [1/1] (0.00ns)   --->   "%k_10_cast = zext i7 %k_10" [matmul.cpp:10]   --->   Operation 737 'zext' 'k_10_cast' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>
ST_132 : Operation 738 [1/1] (0.00ns)   --->   "%input_img_addr_10 = getelementptr i32 %input_img, i64 0, i64 %k_10_cast" [matmul.cpp:12]   --->   Operation 738 'getelementptr' 'input_img_addr_10' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>
ST_132 : Operation 739 [2/2] (3.25ns)   --->   "%input_img_load_10 = load i7 %input_img_addr_10" [matmul.cpp:12]   --->   Operation 739 'load' 'input_img_load_10' <Predicate = (!icmp_ln10_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_132 : Operation 740 [1/1] (0.00ns)   --->   "%layer1_weights_10_addr = getelementptr i32 %layer1_weights_10, i64 0, i64 %k_10_cast" [matmul.cpp:12]   --->   Operation 740 'getelementptr' 'layer1_weights_10_addr' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>
ST_132 : Operation 741 [2/2] (3.25ns)   --->   "%layer1_weights_10_load = load i7 %layer1_weights_10_addr" [matmul.cpp:12]   --->   Operation 741 'load' 'layer1_weights_10_load' <Predicate = (!icmp_ln10_10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 133 <SV = 22> <Delay = 3.25>
ST_133 : Operation 742 [1/2] (3.25ns)   --->   "%input_img_load_10 = load i7 %input_img_addr_10" [matmul.cpp:12]   --->   Operation 742 'load' 'input_img_load_10' <Predicate = (!icmp_ln10_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_133 : Operation 743 [1/2] (3.25ns)   --->   "%layer1_weights_10_load = load i7 %layer1_weights_10_addr" [matmul.cpp:12]   --->   Operation 743 'load' 'layer1_weights_10_load' <Predicate = (!icmp_ln10_10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_133 : Operation 744 [1/1] (1.48ns)   --->   "%icmp_ln12_10 = icmp_eq  i7 %add_ln10_10, i7 100" [matmul.cpp:12]   --->   Operation 744 'icmp' 'icmp_ln12_10' <Predicate = (!icmp_ln10_10)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 23> <Delay = 5.70>
ST_134 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln12_10 = bitcast i32 %input_img_load_10" [matmul.cpp:12]   --->   Operation 745 'bitcast' 'bitcast_ln12_10' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>
ST_134 : Operation 746 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load" [matmul.cpp:12]   --->   Operation 746 'fmul' 'mul_s' <Predicate = (!icmp_ln10_10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 24> <Delay = 5.70>
ST_135 : Operation 747 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load" [matmul.cpp:12]   --->   Operation 747 'fmul' 'mul_s' <Predicate = (!icmp_ln10_10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 25> <Delay = 5.70>
ST_136 : Operation 748 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load" [matmul.cpp:12]   --->   Operation 748 'fmul' 'mul_s' <Predicate = (!icmp_ln10_10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 26> <Delay = 5.70>
ST_137 : Operation 749 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln12_10, i32 %layer1_weights_10_load" [matmul.cpp:12]   --->   Operation 749 'fmul' 'mul_s' <Predicate = (!icmp_ln10_10)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 27> <Delay = 6.53>
ST_138 : Operation 750 [6/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 750 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 28> <Delay = 6.53>
ST_139 : Operation 751 [5/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 751 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 29> <Delay = 6.53>
ST_140 : Operation 752 [4/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 752 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 30> <Delay = 6.53>
ST_141 : Operation 753 [3/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 753 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 31> <Delay = 6.53>
ST_142 : Operation 754 [2/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 754 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 32> <Delay = 6.53>
ST_143 : Operation 755 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 755 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>
ST_143 : Operation 756 [1/6] (6.53ns)   --->   "%sum_21 = facc i32 @_ssdm_op_FACC, i32 %mul_s, i1 %icmp_ln12_10" [matmul.cpp:12]   --->   Operation 756 'facc' 'sum_21' <Predicate = (!icmp_ln10_10)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 757 'br' 'br_ln0' <Predicate = (!icmp_ln10_10)> <Delay = 0.00>

State 144 <SV = 22> <Delay = 3.25>
ST_144 : Operation 758 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr i32 %output_0, i64 0, i64 10" [matmul.cpp:14]   --->   Operation 758 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 759 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_20, i5 %output_0_addr_10" [matmul.cpp:14]   --->   Operation 759 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_144 : Operation 760 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 760 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 145 <SV = 23> <Delay = 3.25>
ST_145 : Operation 761 [1/1] (0.00ns)   --->   "%k_11 = phi i7 %add_ln10_11, void %.split41, i7 0, void" [matmul.cpp:10]   --->   Operation 761 'phi' 'k_11' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 762 [1/1] (0.00ns)   --->   "%sum_22 = phi i32 %sum_23, void %.split41, i32 0, void"   --->   Operation 762 'phi' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 763 [1/1] (1.87ns)   --->   "%add_ln10_11 = add i7 %k_11, i7 1" [matmul.cpp:10]   --->   Operation 763 'add' 'add_ln10_11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 764 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 764 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 765 [1/1] (1.48ns)   --->   "%icmp_ln10_11 = icmp_eq  i7 %k_11, i7 100" [matmul.cpp:10]   --->   Operation 765 'icmp' 'icmp_ln10_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 766 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 766 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_11, void %.split41, void" [matmul.cpp:10]   --->   Operation 767 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 768 [1/1] (0.00ns)   --->   "%k_11_cast = zext i7 %k_11" [matmul.cpp:10]   --->   Operation 768 'zext' 'k_11_cast' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>
ST_145 : Operation 769 [1/1] (0.00ns)   --->   "%input_img_addr_11 = getelementptr i32 %input_img, i64 0, i64 %k_11_cast" [matmul.cpp:12]   --->   Operation 769 'getelementptr' 'input_img_addr_11' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>
ST_145 : Operation 770 [2/2] (3.25ns)   --->   "%input_img_load_11 = load i7 %input_img_addr_11" [matmul.cpp:12]   --->   Operation 770 'load' 'input_img_load_11' <Predicate = (!icmp_ln10_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_145 : Operation 771 [1/1] (0.00ns)   --->   "%layer1_weights_11_addr = getelementptr i32 %layer1_weights_11, i64 0, i64 %k_11_cast" [matmul.cpp:12]   --->   Operation 771 'getelementptr' 'layer1_weights_11_addr' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>
ST_145 : Operation 772 [2/2] (3.25ns)   --->   "%layer1_weights_11_load = load i7 %layer1_weights_11_addr" [matmul.cpp:12]   --->   Operation 772 'load' 'layer1_weights_11_load' <Predicate = (!icmp_ln10_11)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 146 <SV = 24> <Delay = 3.25>
ST_146 : Operation 773 [1/2] (3.25ns)   --->   "%input_img_load_11 = load i7 %input_img_addr_11" [matmul.cpp:12]   --->   Operation 773 'load' 'input_img_load_11' <Predicate = (!icmp_ln10_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_146 : Operation 774 [1/2] (3.25ns)   --->   "%layer1_weights_11_load = load i7 %layer1_weights_11_addr" [matmul.cpp:12]   --->   Operation 774 'load' 'layer1_weights_11_load' <Predicate = (!icmp_ln10_11)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_146 : Operation 775 [1/1] (1.48ns)   --->   "%icmp_ln12_11 = icmp_eq  i7 %add_ln10_11, i7 100" [matmul.cpp:12]   --->   Operation 775 'icmp' 'icmp_ln12_11' <Predicate = (!icmp_ln10_11)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 25> <Delay = 5.70>
ST_147 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln12_11 = bitcast i32 %input_img_load_11" [matmul.cpp:12]   --->   Operation 776 'bitcast' 'bitcast_ln12_11' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>
ST_147 : Operation 777 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load" [matmul.cpp:12]   --->   Operation 777 'fmul' 'mul_10' <Predicate = (!icmp_ln10_11)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 26> <Delay = 5.70>
ST_148 : Operation 778 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load" [matmul.cpp:12]   --->   Operation 778 'fmul' 'mul_10' <Predicate = (!icmp_ln10_11)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 27> <Delay = 5.70>
ST_149 : Operation 779 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load" [matmul.cpp:12]   --->   Operation 779 'fmul' 'mul_10' <Predicate = (!icmp_ln10_11)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 28> <Delay = 5.70>
ST_150 : Operation 780 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %bitcast_ln12_11, i32 %layer1_weights_11_load" [matmul.cpp:12]   --->   Operation 780 'fmul' 'mul_10' <Predicate = (!icmp_ln10_11)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 29> <Delay = 6.53>
ST_151 : Operation 781 [6/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 781 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 30> <Delay = 6.53>
ST_152 : Operation 782 [5/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 782 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 31> <Delay = 6.53>
ST_153 : Operation 783 [4/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 783 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 32> <Delay = 6.53>
ST_154 : Operation 784 [3/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 784 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 33> <Delay = 6.53>
ST_155 : Operation 785 [2/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 785 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 34> <Delay = 6.53>
ST_156 : Operation 786 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 786 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>
ST_156 : Operation 787 [1/6] (6.53ns)   --->   "%sum_23 = facc i32 @_ssdm_op_FACC, i32 %mul_10, i1 %icmp_ln12_11" [matmul.cpp:12]   --->   Operation 787 'facc' 'sum_23' <Predicate = (!icmp_ln10_11)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 788 'br' 'br_ln0' <Predicate = (!icmp_ln10_11)> <Delay = 0.00>

State 157 <SV = 24> <Delay = 3.25>
ST_157 : Operation 789 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr i32 %output_0, i64 0, i64 11" [matmul.cpp:14]   --->   Operation 789 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 790 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_22, i5 %output_0_addr_11" [matmul.cpp:14]   --->   Operation 790 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_157 : Operation 791 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 791 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 158 <SV = 25> <Delay = 3.25>
ST_158 : Operation 792 [1/1] (0.00ns)   --->   "%k_12 = phi i7 %add_ln10_12, void %.split39, i7 0, void" [matmul.cpp:10]   --->   Operation 792 'phi' 'k_12' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 793 [1/1] (0.00ns)   --->   "%sum_24 = phi i32 %sum_25, void %.split39, i32 0, void"   --->   Operation 793 'phi' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 794 [1/1] (1.87ns)   --->   "%add_ln10_12 = add i7 %k_12, i7 1" [matmul.cpp:10]   --->   Operation 794 'add' 'add_ln10_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 795 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 795 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 796 [1/1] (1.48ns)   --->   "%icmp_ln10_12 = icmp_eq  i7 %k_12, i7 100" [matmul.cpp:10]   --->   Operation 796 'icmp' 'icmp_ln10_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 797 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 797 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_12, void %.split39, void" [matmul.cpp:10]   --->   Operation 798 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 799 [1/1] (0.00ns)   --->   "%k_12_cast = zext i7 %k_12" [matmul.cpp:10]   --->   Operation 799 'zext' 'k_12_cast' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>
ST_158 : Operation 800 [1/1] (0.00ns)   --->   "%input_img_addr_12 = getelementptr i32 %input_img, i64 0, i64 %k_12_cast" [matmul.cpp:12]   --->   Operation 800 'getelementptr' 'input_img_addr_12' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>
ST_158 : Operation 801 [2/2] (3.25ns)   --->   "%input_img_load_12 = load i7 %input_img_addr_12" [matmul.cpp:12]   --->   Operation 801 'load' 'input_img_load_12' <Predicate = (!icmp_ln10_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_158 : Operation 802 [1/1] (0.00ns)   --->   "%layer1_weights_12_addr = getelementptr i32 %layer1_weights_12, i64 0, i64 %k_12_cast" [matmul.cpp:12]   --->   Operation 802 'getelementptr' 'layer1_weights_12_addr' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>
ST_158 : Operation 803 [2/2] (3.25ns)   --->   "%layer1_weights_12_load = load i7 %layer1_weights_12_addr" [matmul.cpp:12]   --->   Operation 803 'load' 'layer1_weights_12_load' <Predicate = (!icmp_ln10_12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 159 <SV = 26> <Delay = 3.25>
ST_159 : Operation 804 [1/2] (3.25ns)   --->   "%input_img_load_12 = load i7 %input_img_addr_12" [matmul.cpp:12]   --->   Operation 804 'load' 'input_img_load_12' <Predicate = (!icmp_ln10_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_159 : Operation 805 [1/2] (3.25ns)   --->   "%layer1_weights_12_load = load i7 %layer1_weights_12_addr" [matmul.cpp:12]   --->   Operation 805 'load' 'layer1_weights_12_load' <Predicate = (!icmp_ln10_12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_159 : Operation 806 [1/1] (1.48ns)   --->   "%icmp_ln12_12 = icmp_eq  i7 %add_ln10_12, i7 100" [matmul.cpp:12]   --->   Operation 806 'icmp' 'icmp_ln12_12' <Predicate = (!icmp_ln10_12)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 27> <Delay = 5.70>
ST_160 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln12_12 = bitcast i32 %input_img_load_12" [matmul.cpp:12]   --->   Operation 807 'bitcast' 'bitcast_ln12_12' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>
ST_160 : Operation 808 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load" [matmul.cpp:12]   --->   Operation 808 'fmul' 'mul_11' <Predicate = (!icmp_ln10_12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 28> <Delay = 5.70>
ST_161 : Operation 809 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load" [matmul.cpp:12]   --->   Operation 809 'fmul' 'mul_11' <Predicate = (!icmp_ln10_12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 29> <Delay = 5.70>
ST_162 : Operation 810 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load" [matmul.cpp:12]   --->   Operation 810 'fmul' 'mul_11' <Predicate = (!icmp_ln10_12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 30> <Delay = 5.70>
ST_163 : Operation 811 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %bitcast_ln12_12, i32 %layer1_weights_12_load" [matmul.cpp:12]   --->   Operation 811 'fmul' 'mul_11' <Predicate = (!icmp_ln10_12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 31> <Delay = 6.53>
ST_164 : Operation 812 [6/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 812 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 32> <Delay = 6.53>
ST_165 : Operation 813 [5/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 813 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 33> <Delay = 6.53>
ST_166 : Operation 814 [4/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 814 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 34> <Delay = 6.53>
ST_167 : Operation 815 [3/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 815 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 35> <Delay = 6.53>
ST_168 : Operation 816 [2/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 816 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 36> <Delay = 6.53>
ST_169 : Operation 817 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 817 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>
ST_169 : Operation 818 [1/6] (6.53ns)   --->   "%sum_25 = facc i32 @_ssdm_op_FACC, i32 %mul_11, i1 %icmp_ln12_12" [matmul.cpp:12]   --->   Operation 818 'facc' 'sum_25' <Predicate = (!icmp_ln10_12)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 819 'br' 'br_ln0' <Predicate = (!icmp_ln10_12)> <Delay = 0.00>

State 170 <SV = 26> <Delay = 3.25>
ST_170 : Operation 820 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr i32 %output_0, i64 0, i64 12" [matmul.cpp:14]   --->   Operation 820 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 821 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_24, i5 %output_0_addr_12" [matmul.cpp:14]   --->   Operation 821 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : Operation 822 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 822 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 171 <SV = 27> <Delay = 3.25>
ST_171 : Operation 823 [1/1] (0.00ns)   --->   "%k_13 = phi i7 %add_ln10_13, void %.split37, i7 0, void" [matmul.cpp:10]   --->   Operation 823 'phi' 'k_13' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 824 [1/1] (0.00ns)   --->   "%sum_26 = phi i32 %sum_27, void %.split37, i32 0, void"   --->   Operation 824 'phi' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 825 [1/1] (1.87ns)   --->   "%add_ln10_13 = add i7 %k_13, i7 1" [matmul.cpp:10]   --->   Operation 825 'add' 'add_ln10_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 826 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 826 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 827 [1/1] (1.48ns)   --->   "%icmp_ln10_13 = icmp_eq  i7 %k_13, i7 100" [matmul.cpp:10]   --->   Operation 827 'icmp' 'icmp_ln10_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 828 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 828 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 829 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_13, void %.split37, void" [matmul.cpp:10]   --->   Operation 829 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 830 [1/1] (0.00ns)   --->   "%k_13_cast = zext i7 %k_13" [matmul.cpp:10]   --->   Operation 830 'zext' 'k_13_cast' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>
ST_171 : Operation 831 [1/1] (0.00ns)   --->   "%input_img_addr_13 = getelementptr i32 %input_img, i64 0, i64 %k_13_cast" [matmul.cpp:12]   --->   Operation 831 'getelementptr' 'input_img_addr_13' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>
ST_171 : Operation 832 [2/2] (3.25ns)   --->   "%input_img_load_13 = load i7 %input_img_addr_13" [matmul.cpp:12]   --->   Operation 832 'load' 'input_img_load_13' <Predicate = (!icmp_ln10_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_171 : Operation 833 [1/1] (0.00ns)   --->   "%layer1_weights_13_addr = getelementptr i32 %layer1_weights_13, i64 0, i64 %k_13_cast" [matmul.cpp:12]   --->   Operation 833 'getelementptr' 'layer1_weights_13_addr' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>
ST_171 : Operation 834 [2/2] (3.25ns)   --->   "%layer1_weights_13_load = load i7 %layer1_weights_13_addr" [matmul.cpp:12]   --->   Operation 834 'load' 'layer1_weights_13_load' <Predicate = (!icmp_ln10_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 172 <SV = 28> <Delay = 3.25>
ST_172 : Operation 835 [1/2] (3.25ns)   --->   "%input_img_load_13 = load i7 %input_img_addr_13" [matmul.cpp:12]   --->   Operation 835 'load' 'input_img_load_13' <Predicate = (!icmp_ln10_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_172 : Operation 836 [1/2] (3.25ns)   --->   "%layer1_weights_13_load = load i7 %layer1_weights_13_addr" [matmul.cpp:12]   --->   Operation 836 'load' 'layer1_weights_13_load' <Predicate = (!icmp_ln10_13)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_172 : Operation 837 [1/1] (1.48ns)   --->   "%icmp_ln12_13 = icmp_eq  i7 %add_ln10_13, i7 100" [matmul.cpp:12]   --->   Operation 837 'icmp' 'icmp_ln12_13' <Predicate = (!icmp_ln10_13)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 29> <Delay = 5.70>
ST_173 : Operation 838 [1/1] (0.00ns)   --->   "%bitcast_ln12_13 = bitcast i32 %input_img_load_13" [matmul.cpp:12]   --->   Operation 838 'bitcast' 'bitcast_ln12_13' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>
ST_173 : Operation 839 [4/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load" [matmul.cpp:12]   --->   Operation 839 'fmul' 'mul_12' <Predicate = (!icmp_ln10_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 30> <Delay = 5.70>
ST_174 : Operation 840 [3/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load" [matmul.cpp:12]   --->   Operation 840 'fmul' 'mul_12' <Predicate = (!icmp_ln10_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 31> <Delay = 5.70>
ST_175 : Operation 841 [2/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load" [matmul.cpp:12]   --->   Operation 841 'fmul' 'mul_12' <Predicate = (!icmp_ln10_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 32> <Delay = 5.70>
ST_176 : Operation 842 [1/4] (5.70ns)   --->   "%mul_12 = fmul i32 %bitcast_ln12_13, i32 %layer1_weights_13_load" [matmul.cpp:12]   --->   Operation 842 'fmul' 'mul_12' <Predicate = (!icmp_ln10_13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 33> <Delay = 6.53>
ST_177 : Operation 843 [6/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 843 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 34> <Delay = 6.53>
ST_178 : Operation 844 [5/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 844 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 35> <Delay = 6.53>
ST_179 : Operation 845 [4/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 845 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 36> <Delay = 6.53>
ST_180 : Operation 846 [3/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 846 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 37> <Delay = 6.53>
ST_181 : Operation 847 [2/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 847 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 38> <Delay = 6.53>
ST_182 : Operation 848 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 848 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>
ST_182 : Operation 849 [1/6] (6.53ns)   --->   "%sum_27 = facc i32 @_ssdm_op_FACC, i32 %mul_12, i1 %icmp_ln12_13" [matmul.cpp:12]   --->   Operation 849 'facc' 'sum_27' <Predicate = (!icmp_ln10_13)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 850 'br' 'br_ln0' <Predicate = (!icmp_ln10_13)> <Delay = 0.00>

State 183 <SV = 28> <Delay = 3.25>
ST_183 : Operation 851 [1/1] (0.00ns)   --->   "%output_0_addr_13 = getelementptr i32 %output_0, i64 0, i64 13" [matmul.cpp:14]   --->   Operation 851 'getelementptr' 'output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 852 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_26, i5 %output_0_addr_13" [matmul.cpp:14]   --->   Operation 852 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_183 : Operation 853 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 853 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 184 <SV = 29> <Delay = 3.25>
ST_184 : Operation 854 [1/1] (0.00ns)   --->   "%k_14 = phi i7 %add_ln10_14, void %.split35, i7 0, void" [matmul.cpp:10]   --->   Operation 854 'phi' 'k_14' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 855 [1/1] (0.00ns)   --->   "%sum_28 = phi i32 %sum_29, void %.split35, i32 0, void"   --->   Operation 855 'phi' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 856 [1/1] (1.87ns)   --->   "%add_ln10_14 = add i7 %k_14, i7 1" [matmul.cpp:10]   --->   Operation 856 'add' 'add_ln10_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 857 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 857 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 858 [1/1] (1.48ns)   --->   "%icmp_ln10_14 = icmp_eq  i7 %k_14, i7 100" [matmul.cpp:10]   --->   Operation 858 'icmp' 'icmp_ln10_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 859 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 859 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_14, void %.split35, void" [matmul.cpp:10]   --->   Operation 860 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 861 [1/1] (0.00ns)   --->   "%k_14_cast = zext i7 %k_14" [matmul.cpp:10]   --->   Operation 861 'zext' 'k_14_cast' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>
ST_184 : Operation 862 [1/1] (0.00ns)   --->   "%input_img_addr_14 = getelementptr i32 %input_img, i64 0, i64 %k_14_cast" [matmul.cpp:12]   --->   Operation 862 'getelementptr' 'input_img_addr_14' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>
ST_184 : Operation 863 [2/2] (3.25ns)   --->   "%input_img_load_14 = load i7 %input_img_addr_14" [matmul.cpp:12]   --->   Operation 863 'load' 'input_img_load_14' <Predicate = (!icmp_ln10_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_184 : Operation 864 [1/1] (0.00ns)   --->   "%layer1_weights_14_addr = getelementptr i32 %layer1_weights_14, i64 0, i64 %k_14_cast" [matmul.cpp:12]   --->   Operation 864 'getelementptr' 'layer1_weights_14_addr' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>
ST_184 : Operation 865 [2/2] (3.25ns)   --->   "%layer1_weights_14_load = load i7 %layer1_weights_14_addr" [matmul.cpp:12]   --->   Operation 865 'load' 'layer1_weights_14_load' <Predicate = (!icmp_ln10_14)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 185 <SV = 30> <Delay = 3.25>
ST_185 : Operation 866 [1/2] (3.25ns)   --->   "%input_img_load_14 = load i7 %input_img_addr_14" [matmul.cpp:12]   --->   Operation 866 'load' 'input_img_load_14' <Predicate = (!icmp_ln10_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_185 : Operation 867 [1/2] (3.25ns)   --->   "%layer1_weights_14_load = load i7 %layer1_weights_14_addr" [matmul.cpp:12]   --->   Operation 867 'load' 'layer1_weights_14_load' <Predicate = (!icmp_ln10_14)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_185 : Operation 868 [1/1] (1.48ns)   --->   "%icmp_ln12_14 = icmp_eq  i7 %add_ln10_14, i7 100" [matmul.cpp:12]   --->   Operation 868 'icmp' 'icmp_ln12_14' <Predicate = (!icmp_ln10_14)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 31> <Delay = 5.70>
ST_186 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln12_14 = bitcast i32 %input_img_load_14" [matmul.cpp:12]   --->   Operation 869 'bitcast' 'bitcast_ln12_14' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>
ST_186 : Operation 870 [4/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load" [matmul.cpp:12]   --->   Operation 870 'fmul' 'mul_13' <Predicate = (!icmp_ln10_14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 32> <Delay = 5.70>
ST_187 : Operation 871 [3/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load" [matmul.cpp:12]   --->   Operation 871 'fmul' 'mul_13' <Predicate = (!icmp_ln10_14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 33> <Delay = 5.70>
ST_188 : Operation 872 [2/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load" [matmul.cpp:12]   --->   Operation 872 'fmul' 'mul_13' <Predicate = (!icmp_ln10_14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 34> <Delay = 5.70>
ST_189 : Operation 873 [1/4] (5.70ns)   --->   "%mul_13 = fmul i32 %bitcast_ln12_14, i32 %layer1_weights_14_load" [matmul.cpp:12]   --->   Operation 873 'fmul' 'mul_13' <Predicate = (!icmp_ln10_14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 35> <Delay = 6.53>
ST_190 : Operation 874 [6/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 874 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 36> <Delay = 6.53>
ST_191 : Operation 875 [5/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 875 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 37> <Delay = 6.53>
ST_192 : Operation 876 [4/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 876 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 38> <Delay = 6.53>
ST_193 : Operation 877 [3/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 877 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 39> <Delay = 6.53>
ST_194 : Operation 878 [2/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 878 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 40> <Delay = 6.53>
ST_195 : Operation 879 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 879 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>
ST_195 : Operation 880 [1/6] (6.53ns)   --->   "%sum_29 = facc i32 @_ssdm_op_FACC, i32 %mul_13, i1 %icmp_ln12_14" [matmul.cpp:12]   --->   Operation 880 'facc' 'sum_29' <Predicate = (!icmp_ln10_14)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 881 'br' 'br_ln0' <Predicate = (!icmp_ln10_14)> <Delay = 0.00>

State 196 <SV = 30> <Delay = 3.25>
ST_196 : Operation 882 [1/1] (0.00ns)   --->   "%output_0_addr_14 = getelementptr i32 %output_0, i64 0, i64 14" [matmul.cpp:14]   --->   Operation 882 'getelementptr' 'output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 883 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_28, i5 %output_0_addr_14" [matmul.cpp:14]   --->   Operation 883 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_196 : Operation 884 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 884 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 197 <SV = 31> <Delay = 3.25>
ST_197 : Operation 885 [1/1] (0.00ns)   --->   "%k_15 = phi i7 %add_ln10_15, void %.split33, i7 0, void" [matmul.cpp:10]   --->   Operation 885 'phi' 'k_15' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 886 [1/1] (0.00ns)   --->   "%sum_30 = phi i32 %sum_31, void %.split33, i32 0, void"   --->   Operation 886 'phi' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 887 [1/1] (1.87ns)   --->   "%add_ln10_15 = add i7 %k_15, i7 1" [matmul.cpp:10]   --->   Operation 887 'add' 'add_ln10_15' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 888 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 888 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 889 [1/1] (1.48ns)   --->   "%icmp_ln10_15 = icmp_eq  i7 %k_15, i7 100" [matmul.cpp:10]   --->   Operation 889 'icmp' 'icmp_ln10_15' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 890 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 890 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 891 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_15, void %.split33, void" [matmul.cpp:10]   --->   Operation 891 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 892 [1/1] (0.00ns)   --->   "%k_15_cast = zext i7 %k_15" [matmul.cpp:10]   --->   Operation 892 'zext' 'k_15_cast' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>
ST_197 : Operation 893 [1/1] (0.00ns)   --->   "%input_img_addr_15 = getelementptr i32 %input_img, i64 0, i64 %k_15_cast" [matmul.cpp:12]   --->   Operation 893 'getelementptr' 'input_img_addr_15' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>
ST_197 : Operation 894 [2/2] (3.25ns)   --->   "%input_img_load_15 = load i7 %input_img_addr_15" [matmul.cpp:12]   --->   Operation 894 'load' 'input_img_load_15' <Predicate = (!icmp_ln10_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_197 : Operation 895 [1/1] (0.00ns)   --->   "%layer1_weights_15_addr = getelementptr i32 %layer1_weights_15, i64 0, i64 %k_15_cast" [matmul.cpp:12]   --->   Operation 895 'getelementptr' 'layer1_weights_15_addr' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>
ST_197 : Operation 896 [2/2] (3.25ns)   --->   "%layer1_weights_15_load = load i7 %layer1_weights_15_addr" [matmul.cpp:12]   --->   Operation 896 'load' 'layer1_weights_15_load' <Predicate = (!icmp_ln10_15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 198 <SV = 32> <Delay = 3.25>
ST_198 : Operation 897 [1/2] (3.25ns)   --->   "%input_img_load_15 = load i7 %input_img_addr_15" [matmul.cpp:12]   --->   Operation 897 'load' 'input_img_load_15' <Predicate = (!icmp_ln10_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_198 : Operation 898 [1/2] (3.25ns)   --->   "%layer1_weights_15_load = load i7 %layer1_weights_15_addr" [matmul.cpp:12]   --->   Operation 898 'load' 'layer1_weights_15_load' <Predicate = (!icmp_ln10_15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_198 : Operation 899 [1/1] (1.48ns)   --->   "%icmp_ln12_15 = icmp_eq  i7 %add_ln10_15, i7 100" [matmul.cpp:12]   --->   Operation 899 'icmp' 'icmp_ln12_15' <Predicate = (!icmp_ln10_15)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 33> <Delay = 5.70>
ST_199 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln12_15 = bitcast i32 %input_img_load_15" [matmul.cpp:12]   --->   Operation 900 'bitcast' 'bitcast_ln12_15' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>
ST_199 : Operation 901 [4/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load" [matmul.cpp:12]   --->   Operation 901 'fmul' 'mul_14' <Predicate = (!icmp_ln10_15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 34> <Delay = 5.70>
ST_200 : Operation 902 [3/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load" [matmul.cpp:12]   --->   Operation 902 'fmul' 'mul_14' <Predicate = (!icmp_ln10_15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 35> <Delay = 5.70>
ST_201 : Operation 903 [2/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load" [matmul.cpp:12]   --->   Operation 903 'fmul' 'mul_14' <Predicate = (!icmp_ln10_15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 36> <Delay = 5.70>
ST_202 : Operation 904 [1/4] (5.70ns)   --->   "%mul_14 = fmul i32 %bitcast_ln12_15, i32 %layer1_weights_15_load" [matmul.cpp:12]   --->   Operation 904 'fmul' 'mul_14' <Predicate = (!icmp_ln10_15)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 37> <Delay = 6.53>
ST_203 : Operation 905 [6/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 905 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 38> <Delay = 6.53>
ST_204 : Operation 906 [5/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 906 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 39> <Delay = 6.53>
ST_205 : Operation 907 [4/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 907 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 40> <Delay = 6.53>
ST_206 : Operation 908 [3/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 908 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 41> <Delay = 6.53>
ST_207 : Operation 909 [2/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 909 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 42> <Delay = 6.53>
ST_208 : Operation 910 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 910 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>
ST_208 : Operation 911 [1/6] (6.53ns)   --->   "%sum_31 = facc i32 @_ssdm_op_FACC, i32 %mul_14, i1 %icmp_ln12_15" [matmul.cpp:12]   --->   Operation 911 'facc' 'sum_31' <Predicate = (!icmp_ln10_15)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 912 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 912 'br' 'br_ln0' <Predicate = (!icmp_ln10_15)> <Delay = 0.00>

State 209 <SV = 32> <Delay = 3.25>
ST_209 : Operation 913 [1/1] (0.00ns)   --->   "%output_0_addr_15 = getelementptr i32 %output_0, i64 0, i64 15" [matmul.cpp:14]   --->   Operation 913 'getelementptr' 'output_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 914 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_30, i5 %output_0_addr_15" [matmul.cpp:14]   --->   Operation 914 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_209 : Operation 915 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 915 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 210 <SV = 33> <Delay = 3.25>
ST_210 : Operation 916 [1/1] (0.00ns)   --->   "%k_16 = phi i7 %add_ln10_16, void %.split31, i7 0, void" [matmul.cpp:10]   --->   Operation 916 'phi' 'k_16' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 917 [1/1] (0.00ns)   --->   "%sum_32 = phi i32 %sum_33, void %.split31, i32 0, void"   --->   Operation 917 'phi' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 918 [1/1] (1.87ns)   --->   "%add_ln10_16 = add i7 %k_16, i7 1" [matmul.cpp:10]   --->   Operation 918 'add' 'add_ln10_16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 919 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 919 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 920 [1/1] (1.48ns)   --->   "%icmp_ln10_16 = icmp_eq  i7 %k_16, i7 100" [matmul.cpp:10]   --->   Operation 920 'icmp' 'icmp_ln10_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 921 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 921 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_16, void %.split31, void" [matmul.cpp:10]   --->   Operation 922 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 923 [1/1] (0.00ns)   --->   "%k_16_cast = zext i7 %k_16" [matmul.cpp:10]   --->   Operation 923 'zext' 'k_16_cast' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>
ST_210 : Operation 924 [1/1] (0.00ns)   --->   "%input_img_addr_16 = getelementptr i32 %input_img, i64 0, i64 %k_16_cast" [matmul.cpp:12]   --->   Operation 924 'getelementptr' 'input_img_addr_16' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>
ST_210 : Operation 925 [2/2] (3.25ns)   --->   "%input_img_load_16 = load i7 %input_img_addr_16" [matmul.cpp:12]   --->   Operation 925 'load' 'input_img_load_16' <Predicate = (!icmp_ln10_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_210 : Operation 926 [1/1] (0.00ns)   --->   "%layer1_weights_16_addr = getelementptr i32 %layer1_weights_16, i64 0, i64 %k_16_cast" [matmul.cpp:12]   --->   Operation 926 'getelementptr' 'layer1_weights_16_addr' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>
ST_210 : Operation 927 [2/2] (3.25ns)   --->   "%layer1_weights_16_load = load i7 %layer1_weights_16_addr" [matmul.cpp:12]   --->   Operation 927 'load' 'layer1_weights_16_load' <Predicate = (!icmp_ln10_16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 211 <SV = 34> <Delay = 3.25>
ST_211 : Operation 928 [1/2] (3.25ns)   --->   "%input_img_load_16 = load i7 %input_img_addr_16" [matmul.cpp:12]   --->   Operation 928 'load' 'input_img_load_16' <Predicate = (!icmp_ln10_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_211 : Operation 929 [1/2] (3.25ns)   --->   "%layer1_weights_16_load = load i7 %layer1_weights_16_addr" [matmul.cpp:12]   --->   Operation 929 'load' 'layer1_weights_16_load' <Predicate = (!icmp_ln10_16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_211 : Operation 930 [1/1] (1.48ns)   --->   "%icmp_ln12_16 = icmp_eq  i7 %add_ln10_16, i7 100" [matmul.cpp:12]   --->   Operation 930 'icmp' 'icmp_ln12_16' <Predicate = (!icmp_ln10_16)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 35> <Delay = 5.70>
ST_212 : Operation 931 [1/1] (0.00ns)   --->   "%bitcast_ln12_16 = bitcast i32 %input_img_load_16" [matmul.cpp:12]   --->   Operation 931 'bitcast' 'bitcast_ln12_16' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>
ST_212 : Operation 932 [4/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load" [matmul.cpp:12]   --->   Operation 932 'fmul' 'mul_15' <Predicate = (!icmp_ln10_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 36> <Delay = 5.70>
ST_213 : Operation 933 [3/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load" [matmul.cpp:12]   --->   Operation 933 'fmul' 'mul_15' <Predicate = (!icmp_ln10_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 37> <Delay = 5.70>
ST_214 : Operation 934 [2/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load" [matmul.cpp:12]   --->   Operation 934 'fmul' 'mul_15' <Predicate = (!icmp_ln10_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 38> <Delay = 5.70>
ST_215 : Operation 935 [1/4] (5.70ns)   --->   "%mul_15 = fmul i32 %bitcast_ln12_16, i32 %layer1_weights_16_load" [matmul.cpp:12]   --->   Operation 935 'fmul' 'mul_15' <Predicate = (!icmp_ln10_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 39> <Delay = 6.53>
ST_216 : Operation 936 [6/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 936 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 40> <Delay = 6.53>
ST_217 : Operation 937 [5/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 937 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 41> <Delay = 6.53>
ST_218 : Operation 938 [4/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 938 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 42> <Delay = 6.53>
ST_219 : Operation 939 [3/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 939 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 43> <Delay = 6.53>
ST_220 : Operation 940 [2/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 940 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 44> <Delay = 6.53>
ST_221 : Operation 941 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 941 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>
ST_221 : Operation 942 [1/6] (6.53ns)   --->   "%sum_33 = facc i32 @_ssdm_op_FACC, i32 %mul_15, i1 %icmp_ln12_16" [matmul.cpp:12]   --->   Operation 942 'facc' 'sum_33' <Predicate = (!icmp_ln10_16)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 943 'br' 'br_ln0' <Predicate = (!icmp_ln10_16)> <Delay = 0.00>

State 222 <SV = 34> <Delay = 3.25>
ST_222 : Operation 944 [1/1] (0.00ns)   --->   "%output_0_addr_16 = getelementptr i32 %output_0, i64 0, i64 16" [matmul.cpp:14]   --->   Operation 944 'getelementptr' 'output_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 945 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_32, i5 %output_0_addr_16" [matmul.cpp:14]   --->   Operation 945 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 946 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 946 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 223 <SV = 35> <Delay = 3.25>
ST_223 : Operation 947 [1/1] (0.00ns)   --->   "%k_17 = phi i7 %add_ln10_17, void %.split29, i7 0, void" [matmul.cpp:10]   --->   Operation 947 'phi' 'k_17' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 948 [1/1] (0.00ns)   --->   "%sum_34 = phi i32 %sum_35, void %.split29, i32 0, void"   --->   Operation 948 'phi' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 949 [1/1] (1.87ns)   --->   "%add_ln10_17 = add i7 %k_17, i7 1" [matmul.cpp:10]   --->   Operation 949 'add' 'add_ln10_17' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 950 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 950 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 951 [1/1] (1.48ns)   --->   "%icmp_ln10_17 = icmp_eq  i7 %k_17, i7 100" [matmul.cpp:10]   --->   Operation 951 'icmp' 'icmp_ln10_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 952 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 952 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 953 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_17, void %.split29, void" [matmul.cpp:10]   --->   Operation 953 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 954 [1/1] (0.00ns)   --->   "%k_17_cast = zext i7 %k_17" [matmul.cpp:10]   --->   Operation 954 'zext' 'k_17_cast' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>
ST_223 : Operation 955 [1/1] (0.00ns)   --->   "%input_img_addr_17 = getelementptr i32 %input_img, i64 0, i64 %k_17_cast" [matmul.cpp:12]   --->   Operation 955 'getelementptr' 'input_img_addr_17' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>
ST_223 : Operation 956 [2/2] (3.25ns)   --->   "%input_img_load_17 = load i7 %input_img_addr_17" [matmul.cpp:12]   --->   Operation 956 'load' 'input_img_load_17' <Predicate = (!icmp_ln10_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_223 : Operation 957 [1/1] (0.00ns)   --->   "%layer1_weights_17_addr = getelementptr i32 %layer1_weights_17, i64 0, i64 %k_17_cast" [matmul.cpp:12]   --->   Operation 957 'getelementptr' 'layer1_weights_17_addr' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>
ST_223 : Operation 958 [2/2] (3.25ns)   --->   "%layer1_weights_17_load = load i7 %layer1_weights_17_addr" [matmul.cpp:12]   --->   Operation 958 'load' 'layer1_weights_17_load' <Predicate = (!icmp_ln10_17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 224 <SV = 36> <Delay = 3.25>
ST_224 : Operation 959 [1/2] (3.25ns)   --->   "%input_img_load_17 = load i7 %input_img_addr_17" [matmul.cpp:12]   --->   Operation 959 'load' 'input_img_load_17' <Predicate = (!icmp_ln10_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_224 : Operation 960 [1/2] (3.25ns)   --->   "%layer1_weights_17_load = load i7 %layer1_weights_17_addr" [matmul.cpp:12]   --->   Operation 960 'load' 'layer1_weights_17_load' <Predicate = (!icmp_ln10_17)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_224 : Operation 961 [1/1] (1.48ns)   --->   "%icmp_ln12_17 = icmp_eq  i7 %add_ln10_17, i7 100" [matmul.cpp:12]   --->   Operation 961 'icmp' 'icmp_ln12_17' <Predicate = (!icmp_ln10_17)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 37> <Delay = 5.70>
ST_225 : Operation 962 [1/1] (0.00ns)   --->   "%bitcast_ln12_17 = bitcast i32 %input_img_load_17" [matmul.cpp:12]   --->   Operation 962 'bitcast' 'bitcast_ln12_17' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>
ST_225 : Operation 963 [4/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load" [matmul.cpp:12]   --->   Operation 963 'fmul' 'mul_16' <Predicate = (!icmp_ln10_17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 38> <Delay = 5.70>
ST_226 : Operation 964 [3/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load" [matmul.cpp:12]   --->   Operation 964 'fmul' 'mul_16' <Predicate = (!icmp_ln10_17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 39> <Delay = 5.70>
ST_227 : Operation 965 [2/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load" [matmul.cpp:12]   --->   Operation 965 'fmul' 'mul_16' <Predicate = (!icmp_ln10_17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 40> <Delay = 5.70>
ST_228 : Operation 966 [1/4] (5.70ns)   --->   "%mul_16 = fmul i32 %bitcast_ln12_17, i32 %layer1_weights_17_load" [matmul.cpp:12]   --->   Operation 966 'fmul' 'mul_16' <Predicate = (!icmp_ln10_17)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 41> <Delay = 6.53>
ST_229 : Operation 967 [6/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 967 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 42> <Delay = 6.53>
ST_230 : Operation 968 [5/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 968 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 43> <Delay = 6.53>
ST_231 : Operation 969 [4/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 969 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 44> <Delay = 6.53>
ST_232 : Operation 970 [3/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 970 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 45> <Delay = 6.53>
ST_233 : Operation 971 [2/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 971 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 46> <Delay = 6.53>
ST_234 : Operation 972 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 972 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>
ST_234 : Operation 973 [1/6] (6.53ns)   --->   "%sum_35 = facc i32 @_ssdm_op_FACC, i32 %mul_16, i1 %icmp_ln12_17" [matmul.cpp:12]   --->   Operation 973 'facc' 'sum_35' <Predicate = (!icmp_ln10_17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 974 'br' 'br_ln0' <Predicate = (!icmp_ln10_17)> <Delay = 0.00>

State 235 <SV = 36> <Delay = 3.25>
ST_235 : Operation 975 [1/1] (0.00ns)   --->   "%output_0_addr_17 = getelementptr i32 %output_0, i64 0, i64 17" [matmul.cpp:14]   --->   Operation 975 'getelementptr' 'output_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 976 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_34, i5 %output_0_addr_17" [matmul.cpp:14]   --->   Operation 976 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_235 : Operation 977 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 977 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 236 <SV = 37> <Delay = 3.25>
ST_236 : Operation 978 [1/1] (0.00ns)   --->   "%k_18 = phi i7 %add_ln10_18, void %.split27, i7 0, void" [matmul.cpp:10]   --->   Operation 978 'phi' 'k_18' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 979 [1/1] (0.00ns)   --->   "%sum_36 = phi i32 %sum_37, void %.split27, i32 0, void"   --->   Operation 979 'phi' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 980 [1/1] (1.87ns)   --->   "%add_ln10_18 = add i7 %k_18, i7 1" [matmul.cpp:10]   --->   Operation 980 'add' 'add_ln10_18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 981 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 981 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 982 [1/1] (1.48ns)   --->   "%icmp_ln10_18 = icmp_eq  i7 %k_18, i7 100" [matmul.cpp:10]   --->   Operation 982 'icmp' 'icmp_ln10_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 983 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 983 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_18, void %.split27, void" [matmul.cpp:10]   --->   Operation 984 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 985 [1/1] (0.00ns)   --->   "%k_18_cast = zext i7 %k_18" [matmul.cpp:10]   --->   Operation 985 'zext' 'k_18_cast' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>
ST_236 : Operation 986 [1/1] (0.00ns)   --->   "%input_img_addr_18 = getelementptr i32 %input_img, i64 0, i64 %k_18_cast" [matmul.cpp:12]   --->   Operation 986 'getelementptr' 'input_img_addr_18' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>
ST_236 : Operation 987 [2/2] (3.25ns)   --->   "%input_img_load_18 = load i7 %input_img_addr_18" [matmul.cpp:12]   --->   Operation 987 'load' 'input_img_load_18' <Predicate = (!icmp_ln10_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_236 : Operation 988 [1/1] (0.00ns)   --->   "%layer1_weights_18_addr = getelementptr i32 %layer1_weights_18, i64 0, i64 %k_18_cast" [matmul.cpp:12]   --->   Operation 988 'getelementptr' 'layer1_weights_18_addr' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>
ST_236 : Operation 989 [2/2] (3.25ns)   --->   "%layer1_weights_18_load = load i7 %layer1_weights_18_addr" [matmul.cpp:12]   --->   Operation 989 'load' 'layer1_weights_18_load' <Predicate = (!icmp_ln10_18)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 237 <SV = 38> <Delay = 3.25>
ST_237 : Operation 990 [1/2] (3.25ns)   --->   "%input_img_load_18 = load i7 %input_img_addr_18" [matmul.cpp:12]   --->   Operation 990 'load' 'input_img_load_18' <Predicate = (!icmp_ln10_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_237 : Operation 991 [1/2] (3.25ns)   --->   "%layer1_weights_18_load = load i7 %layer1_weights_18_addr" [matmul.cpp:12]   --->   Operation 991 'load' 'layer1_weights_18_load' <Predicate = (!icmp_ln10_18)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_237 : Operation 992 [1/1] (1.48ns)   --->   "%icmp_ln12_18 = icmp_eq  i7 %add_ln10_18, i7 100" [matmul.cpp:12]   --->   Operation 992 'icmp' 'icmp_ln12_18' <Predicate = (!icmp_ln10_18)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 39> <Delay = 5.70>
ST_238 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln12_18 = bitcast i32 %input_img_load_18" [matmul.cpp:12]   --->   Operation 993 'bitcast' 'bitcast_ln12_18' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>
ST_238 : Operation 994 [4/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load" [matmul.cpp:12]   --->   Operation 994 'fmul' 'mul_17' <Predicate = (!icmp_ln10_18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 40> <Delay = 5.70>
ST_239 : Operation 995 [3/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load" [matmul.cpp:12]   --->   Operation 995 'fmul' 'mul_17' <Predicate = (!icmp_ln10_18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 41> <Delay = 5.70>
ST_240 : Operation 996 [2/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load" [matmul.cpp:12]   --->   Operation 996 'fmul' 'mul_17' <Predicate = (!icmp_ln10_18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 42> <Delay = 5.70>
ST_241 : Operation 997 [1/4] (5.70ns)   --->   "%mul_17 = fmul i32 %bitcast_ln12_18, i32 %layer1_weights_18_load" [matmul.cpp:12]   --->   Operation 997 'fmul' 'mul_17' <Predicate = (!icmp_ln10_18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 43> <Delay = 6.53>
ST_242 : Operation 998 [6/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 998 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 44> <Delay = 6.53>
ST_243 : Operation 999 [5/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 999 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 45> <Delay = 6.53>
ST_244 : Operation 1000 [4/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 1000 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 46> <Delay = 6.53>
ST_245 : Operation 1001 [3/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 1001 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 47> <Delay = 6.53>
ST_246 : Operation 1002 [2/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 1002 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 48> <Delay = 6.53>
ST_247 : Operation 1003 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1003 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>
ST_247 : Operation 1004 [1/6] (6.53ns)   --->   "%sum_37 = facc i32 @_ssdm_op_FACC, i32 %mul_17, i1 %icmp_ln12_18" [matmul.cpp:12]   --->   Operation 1004 'facc' 'sum_37' <Predicate = (!icmp_ln10_18)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1005 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1005 'br' 'br_ln0' <Predicate = (!icmp_ln10_18)> <Delay = 0.00>

State 248 <SV = 38> <Delay = 3.25>
ST_248 : Operation 1006 [1/1] (0.00ns)   --->   "%output_0_addr_18 = getelementptr i32 %output_0, i64 0, i64 18" [matmul.cpp:14]   --->   Operation 1006 'getelementptr' 'output_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1007 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_36, i5 %output_0_addr_18" [matmul.cpp:14]   --->   Operation 1007 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_248 : Operation 1008 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1008 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 249 <SV = 39> <Delay = 3.25>
ST_249 : Operation 1009 [1/1] (0.00ns)   --->   "%k_19 = phi i7 %add_ln10_19, void %.split25, i7 0, void" [matmul.cpp:10]   --->   Operation 1009 'phi' 'k_19' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1010 [1/1] (0.00ns)   --->   "%sum_38 = phi i32 %sum_39, void %.split25, i32 0, void"   --->   Operation 1010 'phi' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1011 [1/1] (1.87ns)   --->   "%add_ln10_19 = add i7 %k_19, i7 1" [matmul.cpp:10]   --->   Operation 1011 'add' 'add_ln10_19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1012 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1012 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1013 [1/1] (1.48ns)   --->   "%icmp_ln10_19 = icmp_eq  i7 %k_19, i7 100" [matmul.cpp:10]   --->   Operation 1013 'icmp' 'icmp_ln10_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1014 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1014 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1015 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_19, void %.split25, void" [matmul.cpp:10]   --->   Operation 1015 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1016 [1/1] (0.00ns)   --->   "%k_19_cast = zext i7 %k_19" [matmul.cpp:10]   --->   Operation 1016 'zext' 'k_19_cast' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>
ST_249 : Operation 1017 [1/1] (0.00ns)   --->   "%input_img_addr_19 = getelementptr i32 %input_img, i64 0, i64 %k_19_cast" [matmul.cpp:12]   --->   Operation 1017 'getelementptr' 'input_img_addr_19' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>
ST_249 : Operation 1018 [2/2] (3.25ns)   --->   "%input_img_load_19 = load i7 %input_img_addr_19" [matmul.cpp:12]   --->   Operation 1018 'load' 'input_img_load_19' <Predicate = (!icmp_ln10_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_249 : Operation 1019 [1/1] (0.00ns)   --->   "%layer1_weights_19_addr = getelementptr i32 %layer1_weights_19, i64 0, i64 %k_19_cast" [matmul.cpp:12]   --->   Operation 1019 'getelementptr' 'layer1_weights_19_addr' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>
ST_249 : Operation 1020 [2/2] (3.25ns)   --->   "%layer1_weights_19_load = load i7 %layer1_weights_19_addr" [matmul.cpp:12]   --->   Operation 1020 'load' 'layer1_weights_19_load' <Predicate = (!icmp_ln10_19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 250 <SV = 40> <Delay = 3.25>
ST_250 : Operation 1021 [1/2] (3.25ns)   --->   "%input_img_load_19 = load i7 %input_img_addr_19" [matmul.cpp:12]   --->   Operation 1021 'load' 'input_img_load_19' <Predicate = (!icmp_ln10_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_250 : Operation 1022 [1/2] (3.25ns)   --->   "%layer1_weights_19_load = load i7 %layer1_weights_19_addr" [matmul.cpp:12]   --->   Operation 1022 'load' 'layer1_weights_19_load' <Predicate = (!icmp_ln10_19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_250 : Operation 1023 [1/1] (1.48ns)   --->   "%icmp_ln12_19 = icmp_eq  i7 %add_ln10_19, i7 100" [matmul.cpp:12]   --->   Operation 1023 'icmp' 'icmp_ln12_19' <Predicate = (!icmp_ln10_19)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 41> <Delay = 5.70>
ST_251 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln12_19 = bitcast i32 %input_img_load_19" [matmul.cpp:12]   --->   Operation 1024 'bitcast' 'bitcast_ln12_19' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>
ST_251 : Operation 1025 [4/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load" [matmul.cpp:12]   --->   Operation 1025 'fmul' 'mul_18' <Predicate = (!icmp_ln10_19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 42> <Delay = 5.70>
ST_252 : Operation 1026 [3/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load" [matmul.cpp:12]   --->   Operation 1026 'fmul' 'mul_18' <Predicate = (!icmp_ln10_19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 43> <Delay = 5.70>
ST_253 : Operation 1027 [2/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load" [matmul.cpp:12]   --->   Operation 1027 'fmul' 'mul_18' <Predicate = (!icmp_ln10_19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 44> <Delay = 5.70>
ST_254 : Operation 1028 [1/4] (5.70ns)   --->   "%mul_18 = fmul i32 %bitcast_ln12_19, i32 %layer1_weights_19_load" [matmul.cpp:12]   --->   Operation 1028 'fmul' 'mul_18' <Predicate = (!icmp_ln10_19)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 45> <Delay = 6.53>
ST_255 : Operation 1029 [6/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1029 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 46> <Delay = 6.53>
ST_256 : Operation 1030 [5/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1030 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 47> <Delay = 6.53>
ST_257 : Operation 1031 [4/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1031 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 48> <Delay = 6.53>
ST_258 : Operation 1032 [3/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1032 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 49> <Delay = 6.53>
ST_259 : Operation 1033 [2/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1033 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 50> <Delay = 6.53>
ST_260 : Operation 1034 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1034 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>
ST_260 : Operation 1035 [1/6] (6.53ns)   --->   "%sum_39 = facc i32 @_ssdm_op_FACC, i32 %mul_18, i1 %icmp_ln12_19" [matmul.cpp:12]   --->   Operation 1035 'facc' 'sum_39' <Predicate = (!icmp_ln10_19)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1036 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1036 'br' 'br_ln0' <Predicate = (!icmp_ln10_19)> <Delay = 0.00>

State 261 <SV = 40> <Delay = 3.25>
ST_261 : Operation 1037 [1/1] (0.00ns)   --->   "%output_0_addr_19 = getelementptr i32 %output_0, i64 0, i64 19" [matmul.cpp:14]   --->   Operation 1037 'getelementptr' 'output_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1038 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_38, i5 %output_0_addr_19" [matmul.cpp:14]   --->   Operation 1038 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_261 : Operation 1039 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1039 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 262 <SV = 41> <Delay = 3.25>
ST_262 : Operation 1040 [1/1] (0.00ns)   --->   "%k_20 = phi i7 %add_ln10_20, void %.split23, i7 0, void" [matmul.cpp:10]   --->   Operation 1040 'phi' 'k_20' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1041 [1/1] (0.00ns)   --->   "%sum_40 = phi i32 %sum_41, void %.split23, i32 0, void"   --->   Operation 1041 'phi' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1042 [1/1] (1.87ns)   --->   "%add_ln10_20 = add i7 %k_20, i7 1" [matmul.cpp:10]   --->   Operation 1042 'add' 'add_ln10_20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1043 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1043 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1044 [1/1] (1.48ns)   --->   "%icmp_ln10_20 = icmp_eq  i7 %k_20, i7 100" [matmul.cpp:10]   --->   Operation 1044 'icmp' 'icmp_ln10_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1045 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1045 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_20, void %.split23, void" [matmul.cpp:10]   --->   Operation 1046 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1047 [1/1] (0.00ns)   --->   "%k_20_cast = zext i7 %k_20" [matmul.cpp:10]   --->   Operation 1047 'zext' 'k_20_cast' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>
ST_262 : Operation 1048 [1/1] (0.00ns)   --->   "%input_img_addr_20 = getelementptr i32 %input_img, i64 0, i64 %k_20_cast" [matmul.cpp:12]   --->   Operation 1048 'getelementptr' 'input_img_addr_20' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>
ST_262 : Operation 1049 [2/2] (3.25ns)   --->   "%input_img_load_20 = load i7 %input_img_addr_20" [matmul.cpp:12]   --->   Operation 1049 'load' 'input_img_load_20' <Predicate = (!icmp_ln10_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_262 : Operation 1050 [1/1] (0.00ns)   --->   "%layer1_weights_20_addr = getelementptr i32 %layer1_weights_20, i64 0, i64 %k_20_cast" [matmul.cpp:12]   --->   Operation 1050 'getelementptr' 'layer1_weights_20_addr' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>
ST_262 : Operation 1051 [2/2] (3.25ns)   --->   "%layer1_weights_20_load = load i7 %layer1_weights_20_addr" [matmul.cpp:12]   --->   Operation 1051 'load' 'layer1_weights_20_load' <Predicate = (!icmp_ln10_20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 263 <SV = 42> <Delay = 3.25>
ST_263 : Operation 1052 [1/2] (3.25ns)   --->   "%input_img_load_20 = load i7 %input_img_addr_20" [matmul.cpp:12]   --->   Operation 1052 'load' 'input_img_load_20' <Predicate = (!icmp_ln10_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_263 : Operation 1053 [1/2] (3.25ns)   --->   "%layer1_weights_20_load = load i7 %layer1_weights_20_addr" [matmul.cpp:12]   --->   Operation 1053 'load' 'layer1_weights_20_load' <Predicate = (!icmp_ln10_20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_263 : Operation 1054 [1/1] (1.48ns)   --->   "%icmp_ln12_20 = icmp_eq  i7 %add_ln10_20, i7 100" [matmul.cpp:12]   --->   Operation 1054 'icmp' 'icmp_ln12_20' <Predicate = (!icmp_ln10_20)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 43> <Delay = 5.70>
ST_264 : Operation 1055 [1/1] (0.00ns)   --->   "%bitcast_ln12_20 = bitcast i32 %input_img_load_20" [matmul.cpp:12]   --->   Operation 1055 'bitcast' 'bitcast_ln12_20' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>
ST_264 : Operation 1056 [4/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load" [matmul.cpp:12]   --->   Operation 1056 'fmul' 'mul_19' <Predicate = (!icmp_ln10_20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 44> <Delay = 5.70>
ST_265 : Operation 1057 [3/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load" [matmul.cpp:12]   --->   Operation 1057 'fmul' 'mul_19' <Predicate = (!icmp_ln10_20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 45> <Delay = 5.70>
ST_266 : Operation 1058 [2/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load" [matmul.cpp:12]   --->   Operation 1058 'fmul' 'mul_19' <Predicate = (!icmp_ln10_20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 46> <Delay = 5.70>
ST_267 : Operation 1059 [1/4] (5.70ns)   --->   "%mul_19 = fmul i32 %bitcast_ln12_20, i32 %layer1_weights_20_load" [matmul.cpp:12]   --->   Operation 1059 'fmul' 'mul_19' <Predicate = (!icmp_ln10_20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 47> <Delay = 6.53>
ST_268 : Operation 1060 [6/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1060 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 48> <Delay = 6.53>
ST_269 : Operation 1061 [5/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1061 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 49> <Delay = 6.53>
ST_270 : Operation 1062 [4/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1062 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 50> <Delay = 6.53>
ST_271 : Operation 1063 [3/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1063 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 51> <Delay = 6.53>
ST_272 : Operation 1064 [2/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1064 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 52> <Delay = 6.53>
ST_273 : Operation 1065 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1065 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>
ST_273 : Operation 1066 [1/6] (6.53ns)   --->   "%sum_41 = facc i32 @_ssdm_op_FACC, i32 %mul_19, i1 %icmp_ln12_20" [matmul.cpp:12]   --->   Operation 1066 'facc' 'sum_41' <Predicate = (!icmp_ln10_20)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1067 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1067 'br' 'br_ln0' <Predicate = (!icmp_ln10_20)> <Delay = 0.00>

State 274 <SV = 42> <Delay = 3.25>
ST_274 : Operation 1068 [1/1] (0.00ns)   --->   "%output_0_addr_20 = getelementptr i32 %output_0, i64 0, i64 20" [matmul.cpp:14]   --->   Operation 1068 'getelementptr' 'output_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1069 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_40, i5 %output_0_addr_20" [matmul.cpp:14]   --->   Operation 1069 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_274 : Operation 1070 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1070 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 275 <SV = 43> <Delay = 3.25>
ST_275 : Operation 1071 [1/1] (0.00ns)   --->   "%k_21 = phi i7 %add_ln10_21, void %.split21, i7 0, void" [matmul.cpp:10]   --->   Operation 1071 'phi' 'k_21' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1072 [1/1] (0.00ns)   --->   "%sum_42 = phi i32 %sum_43, void %.split21, i32 0, void"   --->   Operation 1072 'phi' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1073 [1/1] (1.87ns)   --->   "%add_ln10_21 = add i7 %k_21, i7 1" [matmul.cpp:10]   --->   Operation 1073 'add' 'add_ln10_21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1074 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1074 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1075 [1/1] (1.48ns)   --->   "%icmp_ln10_21 = icmp_eq  i7 %k_21, i7 100" [matmul.cpp:10]   --->   Operation 1075 'icmp' 'icmp_ln10_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1076 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1076 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1077 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_21, void %.split21, void" [matmul.cpp:10]   --->   Operation 1077 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1078 [1/1] (0.00ns)   --->   "%k_21_cast = zext i7 %k_21" [matmul.cpp:10]   --->   Operation 1078 'zext' 'k_21_cast' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>
ST_275 : Operation 1079 [1/1] (0.00ns)   --->   "%input_img_addr_21 = getelementptr i32 %input_img, i64 0, i64 %k_21_cast" [matmul.cpp:12]   --->   Operation 1079 'getelementptr' 'input_img_addr_21' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>
ST_275 : Operation 1080 [2/2] (3.25ns)   --->   "%input_img_load_21 = load i7 %input_img_addr_21" [matmul.cpp:12]   --->   Operation 1080 'load' 'input_img_load_21' <Predicate = (!icmp_ln10_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_275 : Operation 1081 [1/1] (0.00ns)   --->   "%layer1_weights_21_addr = getelementptr i32 %layer1_weights_21, i64 0, i64 %k_21_cast" [matmul.cpp:12]   --->   Operation 1081 'getelementptr' 'layer1_weights_21_addr' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>
ST_275 : Operation 1082 [2/2] (3.25ns)   --->   "%layer1_weights_21_load = load i7 %layer1_weights_21_addr" [matmul.cpp:12]   --->   Operation 1082 'load' 'layer1_weights_21_load' <Predicate = (!icmp_ln10_21)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 276 <SV = 44> <Delay = 3.25>
ST_276 : Operation 1083 [1/2] (3.25ns)   --->   "%input_img_load_21 = load i7 %input_img_addr_21" [matmul.cpp:12]   --->   Operation 1083 'load' 'input_img_load_21' <Predicate = (!icmp_ln10_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_276 : Operation 1084 [1/2] (3.25ns)   --->   "%layer1_weights_21_load = load i7 %layer1_weights_21_addr" [matmul.cpp:12]   --->   Operation 1084 'load' 'layer1_weights_21_load' <Predicate = (!icmp_ln10_21)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_276 : Operation 1085 [1/1] (1.48ns)   --->   "%icmp_ln12_21 = icmp_eq  i7 %add_ln10_21, i7 100" [matmul.cpp:12]   --->   Operation 1085 'icmp' 'icmp_ln12_21' <Predicate = (!icmp_ln10_21)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 45> <Delay = 5.70>
ST_277 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln12_21 = bitcast i32 %input_img_load_21" [matmul.cpp:12]   --->   Operation 1086 'bitcast' 'bitcast_ln12_21' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>
ST_277 : Operation 1087 [4/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load" [matmul.cpp:12]   --->   Operation 1087 'fmul' 'mul_20' <Predicate = (!icmp_ln10_21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 46> <Delay = 5.70>
ST_278 : Operation 1088 [3/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load" [matmul.cpp:12]   --->   Operation 1088 'fmul' 'mul_20' <Predicate = (!icmp_ln10_21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 47> <Delay = 5.70>
ST_279 : Operation 1089 [2/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load" [matmul.cpp:12]   --->   Operation 1089 'fmul' 'mul_20' <Predicate = (!icmp_ln10_21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 48> <Delay = 5.70>
ST_280 : Operation 1090 [1/4] (5.70ns)   --->   "%mul_20 = fmul i32 %bitcast_ln12_21, i32 %layer1_weights_21_load" [matmul.cpp:12]   --->   Operation 1090 'fmul' 'mul_20' <Predicate = (!icmp_ln10_21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 49> <Delay = 6.53>
ST_281 : Operation 1091 [6/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1091 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 50> <Delay = 6.53>
ST_282 : Operation 1092 [5/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1092 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 51> <Delay = 6.53>
ST_283 : Operation 1093 [4/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1093 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 52> <Delay = 6.53>
ST_284 : Operation 1094 [3/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1094 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 53> <Delay = 6.53>
ST_285 : Operation 1095 [2/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1095 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 54> <Delay = 6.53>
ST_286 : Operation 1096 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1096 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>
ST_286 : Operation 1097 [1/6] (6.53ns)   --->   "%sum_43 = facc i32 @_ssdm_op_FACC, i32 %mul_20, i1 %icmp_ln12_21" [matmul.cpp:12]   --->   Operation 1097 'facc' 'sum_43' <Predicate = (!icmp_ln10_21)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1098 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1098 'br' 'br_ln0' <Predicate = (!icmp_ln10_21)> <Delay = 0.00>

State 287 <SV = 44> <Delay = 3.25>
ST_287 : Operation 1099 [1/1] (0.00ns)   --->   "%output_0_addr_21 = getelementptr i32 %output_0, i64 0, i64 21" [matmul.cpp:14]   --->   Operation 1099 'getelementptr' 'output_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1100 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_42, i5 %output_0_addr_21" [matmul.cpp:14]   --->   Operation 1100 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_287 : Operation 1101 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1101 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 288 <SV = 45> <Delay = 3.25>
ST_288 : Operation 1102 [1/1] (0.00ns)   --->   "%k_22 = phi i7 %add_ln10_22, void %.split19, i7 0, void" [matmul.cpp:10]   --->   Operation 1102 'phi' 'k_22' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1103 [1/1] (0.00ns)   --->   "%sum_44 = phi i32 %sum_45, void %.split19, i32 0, void"   --->   Operation 1103 'phi' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1104 [1/1] (1.87ns)   --->   "%add_ln10_22 = add i7 %k_22, i7 1" [matmul.cpp:10]   --->   Operation 1104 'add' 'add_ln10_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1106 [1/1] (1.48ns)   --->   "%icmp_ln10_22 = icmp_eq  i7 %k_22, i7 100" [matmul.cpp:10]   --->   Operation 1106 'icmp' 'icmp_ln10_22' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1107 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1107 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1108 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_22, void %.split19, void" [matmul.cpp:10]   --->   Operation 1108 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1109 [1/1] (0.00ns)   --->   "%k_22_cast = zext i7 %k_22" [matmul.cpp:10]   --->   Operation 1109 'zext' 'k_22_cast' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>
ST_288 : Operation 1110 [1/1] (0.00ns)   --->   "%input_img_addr_22 = getelementptr i32 %input_img, i64 0, i64 %k_22_cast" [matmul.cpp:12]   --->   Operation 1110 'getelementptr' 'input_img_addr_22' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>
ST_288 : Operation 1111 [2/2] (3.25ns)   --->   "%input_img_load_22 = load i7 %input_img_addr_22" [matmul.cpp:12]   --->   Operation 1111 'load' 'input_img_load_22' <Predicate = (!icmp_ln10_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_288 : Operation 1112 [1/1] (0.00ns)   --->   "%layer1_weights_22_addr = getelementptr i32 %layer1_weights_22, i64 0, i64 %k_22_cast" [matmul.cpp:12]   --->   Operation 1112 'getelementptr' 'layer1_weights_22_addr' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>
ST_288 : Operation 1113 [2/2] (3.25ns)   --->   "%layer1_weights_22_load = load i7 %layer1_weights_22_addr" [matmul.cpp:12]   --->   Operation 1113 'load' 'layer1_weights_22_load' <Predicate = (!icmp_ln10_22)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 289 <SV = 46> <Delay = 3.25>
ST_289 : Operation 1114 [1/2] (3.25ns)   --->   "%input_img_load_22 = load i7 %input_img_addr_22" [matmul.cpp:12]   --->   Operation 1114 'load' 'input_img_load_22' <Predicate = (!icmp_ln10_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_289 : Operation 1115 [1/2] (3.25ns)   --->   "%layer1_weights_22_load = load i7 %layer1_weights_22_addr" [matmul.cpp:12]   --->   Operation 1115 'load' 'layer1_weights_22_load' <Predicate = (!icmp_ln10_22)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_289 : Operation 1116 [1/1] (1.48ns)   --->   "%icmp_ln12_22 = icmp_eq  i7 %add_ln10_22, i7 100" [matmul.cpp:12]   --->   Operation 1116 'icmp' 'icmp_ln12_22' <Predicate = (!icmp_ln10_22)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 47> <Delay = 5.70>
ST_290 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln12_22 = bitcast i32 %input_img_load_22" [matmul.cpp:12]   --->   Operation 1117 'bitcast' 'bitcast_ln12_22' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>
ST_290 : Operation 1118 [4/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load" [matmul.cpp:12]   --->   Operation 1118 'fmul' 'mul_21' <Predicate = (!icmp_ln10_22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 48> <Delay = 5.70>
ST_291 : Operation 1119 [3/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load" [matmul.cpp:12]   --->   Operation 1119 'fmul' 'mul_21' <Predicate = (!icmp_ln10_22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 49> <Delay = 5.70>
ST_292 : Operation 1120 [2/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load" [matmul.cpp:12]   --->   Operation 1120 'fmul' 'mul_21' <Predicate = (!icmp_ln10_22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 50> <Delay = 5.70>
ST_293 : Operation 1121 [1/4] (5.70ns)   --->   "%mul_21 = fmul i32 %bitcast_ln12_22, i32 %layer1_weights_22_load" [matmul.cpp:12]   --->   Operation 1121 'fmul' 'mul_21' <Predicate = (!icmp_ln10_22)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 51> <Delay = 6.53>
ST_294 : Operation 1122 [6/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1122 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 52> <Delay = 6.53>
ST_295 : Operation 1123 [5/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1123 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 53> <Delay = 6.53>
ST_296 : Operation 1124 [4/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1124 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 54> <Delay = 6.53>
ST_297 : Operation 1125 [3/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1125 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 55> <Delay = 6.53>
ST_298 : Operation 1126 [2/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1126 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 56> <Delay = 6.53>
ST_299 : Operation 1127 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1127 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>
ST_299 : Operation 1128 [1/6] (6.53ns)   --->   "%sum_45 = facc i32 @_ssdm_op_FACC, i32 %mul_21, i1 %icmp_ln12_22" [matmul.cpp:12]   --->   Operation 1128 'facc' 'sum_45' <Predicate = (!icmp_ln10_22)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1129 'br' 'br_ln0' <Predicate = (!icmp_ln10_22)> <Delay = 0.00>

State 300 <SV = 46> <Delay = 3.25>
ST_300 : Operation 1130 [1/1] (0.00ns)   --->   "%output_0_addr_22 = getelementptr i32 %output_0, i64 0, i64 22" [matmul.cpp:14]   --->   Operation 1130 'getelementptr' 'output_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1131 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_44, i5 %output_0_addr_22" [matmul.cpp:14]   --->   Operation 1131 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_300 : Operation 1132 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1132 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 301 <SV = 47> <Delay = 3.25>
ST_301 : Operation 1133 [1/1] (0.00ns)   --->   "%k_23 = phi i7 %add_ln10_23, void %.split17, i7 0, void" [matmul.cpp:10]   --->   Operation 1133 'phi' 'k_23' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1134 [1/1] (0.00ns)   --->   "%sum_46 = phi i32 %sum_47, void %.split17, i32 0, void"   --->   Operation 1134 'phi' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1135 [1/1] (1.87ns)   --->   "%add_ln10_23 = add i7 %k_23, i7 1" [matmul.cpp:10]   --->   Operation 1135 'add' 'add_ln10_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1137 [1/1] (1.48ns)   --->   "%icmp_ln10_23 = icmp_eq  i7 %k_23, i7 100" [matmul.cpp:10]   --->   Operation 1137 'icmp' 'icmp_ln10_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1138 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1138 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_23, void %.split17, void" [matmul.cpp:10]   --->   Operation 1139 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1140 [1/1] (0.00ns)   --->   "%k_23_cast = zext i7 %k_23" [matmul.cpp:10]   --->   Operation 1140 'zext' 'k_23_cast' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>
ST_301 : Operation 1141 [1/1] (0.00ns)   --->   "%input_img_addr_23 = getelementptr i32 %input_img, i64 0, i64 %k_23_cast" [matmul.cpp:12]   --->   Operation 1141 'getelementptr' 'input_img_addr_23' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>
ST_301 : Operation 1142 [2/2] (3.25ns)   --->   "%input_img_load_23 = load i7 %input_img_addr_23" [matmul.cpp:12]   --->   Operation 1142 'load' 'input_img_load_23' <Predicate = (!icmp_ln10_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_301 : Operation 1143 [1/1] (0.00ns)   --->   "%layer1_weights_23_addr = getelementptr i32 %layer1_weights_23, i64 0, i64 %k_23_cast" [matmul.cpp:12]   --->   Operation 1143 'getelementptr' 'layer1_weights_23_addr' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>
ST_301 : Operation 1144 [2/2] (3.25ns)   --->   "%layer1_weights_23_load = load i7 %layer1_weights_23_addr" [matmul.cpp:12]   --->   Operation 1144 'load' 'layer1_weights_23_load' <Predicate = (!icmp_ln10_23)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 302 <SV = 48> <Delay = 3.25>
ST_302 : Operation 1145 [1/2] (3.25ns)   --->   "%input_img_load_23 = load i7 %input_img_addr_23" [matmul.cpp:12]   --->   Operation 1145 'load' 'input_img_load_23' <Predicate = (!icmp_ln10_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_302 : Operation 1146 [1/2] (3.25ns)   --->   "%layer1_weights_23_load = load i7 %layer1_weights_23_addr" [matmul.cpp:12]   --->   Operation 1146 'load' 'layer1_weights_23_load' <Predicate = (!icmp_ln10_23)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_302 : Operation 1147 [1/1] (1.48ns)   --->   "%icmp_ln12_23 = icmp_eq  i7 %add_ln10_23, i7 100" [matmul.cpp:12]   --->   Operation 1147 'icmp' 'icmp_ln12_23' <Predicate = (!icmp_ln10_23)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 49> <Delay = 5.70>
ST_303 : Operation 1148 [1/1] (0.00ns)   --->   "%bitcast_ln12_23 = bitcast i32 %input_img_load_23" [matmul.cpp:12]   --->   Operation 1148 'bitcast' 'bitcast_ln12_23' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>
ST_303 : Operation 1149 [4/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load" [matmul.cpp:12]   --->   Operation 1149 'fmul' 'mul_22' <Predicate = (!icmp_ln10_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 50> <Delay = 5.70>
ST_304 : Operation 1150 [3/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load" [matmul.cpp:12]   --->   Operation 1150 'fmul' 'mul_22' <Predicate = (!icmp_ln10_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 51> <Delay = 5.70>
ST_305 : Operation 1151 [2/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load" [matmul.cpp:12]   --->   Operation 1151 'fmul' 'mul_22' <Predicate = (!icmp_ln10_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 52> <Delay = 5.70>
ST_306 : Operation 1152 [1/4] (5.70ns)   --->   "%mul_22 = fmul i32 %bitcast_ln12_23, i32 %layer1_weights_23_load" [matmul.cpp:12]   --->   Operation 1152 'fmul' 'mul_22' <Predicate = (!icmp_ln10_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 53> <Delay = 6.53>
ST_307 : Operation 1153 [6/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1153 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 54> <Delay = 6.53>
ST_308 : Operation 1154 [5/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1154 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 55> <Delay = 6.53>
ST_309 : Operation 1155 [4/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1155 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 56> <Delay = 6.53>
ST_310 : Operation 1156 [3/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1156 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 57> <Delay = 6.53>
ST_311 : Operation 1157 [2/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1157 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 58> <Delay = 6.53>
ST_312 : Operation 1158 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1158 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>
ST_312 : Operation 1159 [1/6] (6.53ns)   --->   "%sum_47 = facc i32 @_ssdm_op_FACC, i32 %mul_22, i1 %icmp_ln12_23" [matmul.cpp:12]   --->   Operation 1159 'facc' 'sum_47' <Predicate = (!icmp_ln10_23)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1160 'br' 'br_ln0' <Predicate = (!icmp_ln10_23)> <Delay = 0.00>

State 313 <SV = 48> <Delay = 3.25>
ST_313 : Operation 1161 [1/1] (0.00ns)   --->   "%output_0_addr_23 = getelementptr i32 %output_0, i64 0, i64 23" [matmul.cpp:14]   --->   Operation 1161 'getelementptr' 'output_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 1162 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_46, i5 %output_0_addr_23" [matmul.cpp:14]   --->   Operation 1162 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_313 : Operation 1163 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1163 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 314 <SV = 49> <Delay = 3.25>
ST_314 : Operation 1164 [1/1] (0.00ns)   --->   "%k_24 = phi i7 %add_ln10_24, void %.split15, i7 0, void" [matmul.cpp:10]   --->   Operation 1164 'phi' 'k_24' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1165 [1/1] (0.00ns)   --->   "%sum_48 = phi i32 %sum_49, void %.split15, i32 0, void"   --->   Operation 1165 'phi' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1166 [1/1] (1.87ns)   --->   "%add_ln10_24 = add i7 %k_24, i7 1" [matmul.cpp:10]   --->   Operation 1166 'add' 'add_ln10_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1168 [1/1] (1.48ns)   --->   "%icmp_ln10_24 = icmp_eq  i7 %k_24, i7 100" [matmul.cpp:10]   --->   Operation 1168 'icmp' 'icmp_ln10_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1169 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1169 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_24, void %.split15, void" [matmul.cpp:10]   --->   Operation 1170 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1171 [1/1] (0.00ns)   --->   "%k_24_cast = zext i7 %k_24" [matmul.cpp:10]   --->   Operation 1171 'zext' 'k_24_cast' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>
ST_314 : Operation 1172 [1/1] (0.00ns)   --->   "%input_img_addr_24 = getelementptr i32 %input_img, i64 0, i64 %k_24_cast" [matmul.cpp:12]   --->   Operation 1172 'getelementptr' 'input_img_addr_24' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>
ST_314 : Operation 1173 [2/2] (3.25ns)   --->   "%input_img_load_24 = load i7 %input_img_addr_24" [matmul.cpp:12]   --->   Operation 1173 'load' 'input_img_load_24' <Predicate = (!icmp_ln10_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_314 : Operation 1174 [1/1] (0.00ns)   --->   "%layer1_weights_24_addr = getelementptr i32 %layer1_weights_24, i64 0, i64 %k_24_cast" [matmul.cpp:12]   --->   Operation 1174 'getelementptr' 'layer1_weights_24_addr' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>
ST_314 : Operation 1175 [2/2] (3.25ns)   --->   "%layer1_weights_24_load = load i7 %layer1_weights_24_addr" [matmul.cpp:12]   --->   Operation 1175 'load' 'layer1_weights_24_load' <Predicate = (!icmp_ln10_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 315 <SV = 50> <Delay = 3.25>
ST_315 : Operation 1176 [1/2] (3.25ns)   --->   "%input_img_load_24 = load i7 %input_img_addr_24" [matmul.cpp:12]   --->   Operation 1176 'load' 'input_img_load_24' <Predicate = (!icmp_ln10_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_315 : Operation 1177 [1/2] (3.25ns)   --->   "%layer1_weights_24_load = load i7 %layer1_weights_24_addr" [matmul.cpp:12]   --->   Operation 1177 'load' 'layer1_weights_24_load' <Predicate = (!icmp_ln10_24)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_315 : Operation 1178 [1/1] (1.48ns)   --->   "%icmp_ln12_24 = icmp_eq  i7 %add_ln10_24, i7 100" [matmul.cpp:12]   --->   Operation 1178 'icmp' 'icmp_ln12_24' <Predicate = (!icmp_ln10_24)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 51> <Delay = 5.70>
ST_316 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln12_24 = bitcast i32 %input_img_load_24" [matmul.cpp:12]   --->   Operation 1179 'bitcast' 'bitcast_ln12_24' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>
ST_316 : Operation 1180 [4/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load" [matmul.cpp:12]   --->   Operation 1180 'fmul' 'mul_23' <Predicate = (!icmp_ln10_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 52> <Delay = 5.70>
ST_317 : Operation 1181 [3/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load" [matmul.cpp:12]   --->   Operation 1181 'fmul' 'mul_23' <Predicate = (!icmp_ln10_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 53> <Delay = 5.70>
ST_318 : Operation 1182 [2/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load" [matmul.cpp:12]   --->   Operation 1182 'fmul' 'mul_23' <Predicate = (!icmp_ln10_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 54> <Delay = 5.70>
ST_319 : Operation 1183 [1/4] (5.70ns)   --->   "%mul_23 = fmul i32 %bitcast_ln12_24, i32 %layer1_weights_24_load" [matmul.cpp:12]   --->   Operation 1183 'fmul' 'mul_23' <Predicate = (!icmp_ln10_24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 55> <Delay = 6.53>
ST_320 : Operation 1184 [6/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1184 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 56> <Delay = 6.53>
ST_321 : Operation 1185 [5/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1185 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 57> <Delay = 6.53>
ST_322 : Operation 1186 [4/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1186 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 58> <Delay = 6.53>
ST_323 : Operation 1187 [3/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1187 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 59> <Delay = 6.53>
ST_324 : Operation 1188 [2/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1188 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 60> <Delay = 6.53>
ST_325 : Operation 1189 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1189 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>
ST_325 : Operation 1190 [1/6] (6.53ns)   --->   "%sum_49 = facc i32 @_ssdm_op_FACC, i32 %mul_23, i1 %icmp_ln12_24" [matmul.cpp:12]   --->   Operation 1190 'facc' 'sum_49' <Predicate = (!icmp_ln10_24)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1191 'br' 'br_ln0' <Predicate = (!icmp_ln10_24)> <Delay = 0.00>

State 326 <SV = 50> <Delay = 3.25>
ST_326 : Operation 1192 [1/1] (0.00ns)   --->   "%output_0_addr_24 = getelementptr i32 %output_0, i64 0, i64 24" [matmul.cpp:14]   --->   Operation 1192 'getelementptr' 'output_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1193 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_48, i5 %output_0_addr_24" [matmul.cpp:14]   --->   Operation 1193 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_326 : Operation 1194 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1194 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 327 <SV = 51> <Delay = 3.25>
ST_327 : Operation 1195 [1/1] (0.00ns)   --->   "%k_25 = phi i7 %add_ln10_25, void %.split13, i7 0, void" [matmul.cpp:10]   --->   Operation 1195 'phi' 'k_25' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1196 [1/1] (0.00ns)   --->   "%sum_50 = phi i32 %sum_51, void %.split13, i32 0, void"   --->   Operation 1196 'phi' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1197 [1/1] (1.87ns)   --->   "%add_ln10_25 = add i7 %k_25, i7 1" [matmul.cpp:10]   --->   Operation 1197 'add' 'add_ln10_25' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1199 [1/1] (1.48ns)   --->   "%icmp_ln10_25 = icmp_eq  i7 %k_25, i7 100" [matmul.cpp:10]   --->   Operation 1199 'icmp' 'icmp_ln10_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1200 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_25, void %.split13, void" [matmul.cpp:10]   --->   Operation 1201 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1202 [1/1] (0.00ns)   --->   "%k_25_cast = zext i7 %k_25" [matmul.cpp:10]   --->   Operation 1202 'zext' 'k_25_cast' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>
ST_327 : Operation 1203 [1/1] (0.00ns)   --->   "%input_img_addr_25 = getelementptr i32 %input_img, i64 0, i64 %k_25_cast" [matmul.cpp:12]   --->   Operation 1203 'getelementptr' 'input_img_addr_25' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>
ST_327 : Operation 1204 [2/2] (3.25ns)   --->   "%input_img_load_25 = load i7 %input_img_addr_25" [matmul.cpp:12]   --->   Operation 1204 'load' 'input_img_load_25' <Predicate = (!icmp_ln10_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_327 : Operation 1205 [1/1] (0.00ns)   --->   "%layer1_weights_25_addr = getelementptr i32 %layer1_weights_25, i64 0, i64 %k_25_cast" [matmul.cpp:12]   --->   Operation 1205 'getelementptr' 'layer1_weights_25_addr' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>
ST_327 : Operation 1206 [2/2] (3.25ns)   --->   "%layer1_weights_25_load = load i7 %layer1_weights_25_addr" [matmul.cpp:12]   --->   Operation 1206 'load' 'layer1_weights_25_load' <Predicate = (!icmp_ln10_25)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 328 <SV = 52> <Delay = 3.25>
ST_328 : Operation 1207 [1/2] (3.25ns)   --->   "%input_img_load_25 = load i7 %input_img_addr_25" [matmul.cpp:12]   --->   Operation 1207 'load' 'input_img_load_25' <Predicate = (!icmp_ln10_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_328 : Operation 1208 [1/2] (3.25ns)   --->   "%layer1_weights_25_load = load i7 %layer1_weights_25_addr" [matmul.cpp:12]   --->   Operation 1208 'load' 'layer1_weights_25_load' <Predicate = (!icmp_ln10_25)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_328 : Operation 1209 [1/1] (1.48ns)   --->   "%icmp_ln12_25 = icmp_eq  i7 %add_ln10_25, i7 100" [matmul.cpp:12]   --->   Operation 1209 'icmp' 'icmp_ln12_25' <Predicate = (!icmp_ln10_25)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 53> <Delay = 5.70>
ST_329 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln12_25 = bitcast i32 %input_img_load_25" [matmul.cpp:12]   --->   Operation 1210 'bitcast' 'bitcast_ln12_25' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>
ST_329 : Operation 1211 [4/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load" [matmul.cpp:12]   --->   Operation 1211 'fmul' 'mul_24' <Predicate = (!icmp_ln10_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 54> <Delay = 5.70>
ST_330 : Operation 1212 [3/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load" [matmul.cpp:12]   --->   Operation 1212 'fmul' 'mul_24' <Predicate = (!icmp_ln10_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 55> <Delay = 5.70>
ST_331 : Operation 1213 [2/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load" [matmul.cpp:12]   --->   Operation 1213 'fmul' 'mul_24' <Predicate = (!icmp_ln10_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 56> <Delay = 5.70>
ST_332 : Operation 1214 [1/4] (5.70ns)   --->   "%mul_24 = fmul i32 %bitcast_ln12_25, i32 %layer1_weights_25_load" [matmul.cpp:12]   --->   Operation 1214 'fmul' 'mul_24' <Predicate = (!icmp_ln10_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 57> <Delay = 6.53>
ST_333 : Operation 1215 [6/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1215 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 58> <Delay = 6.53>
ST_334 : Operation 1216 [5/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1216 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 59> <Delay = 6.53>
ST_335 : Operation 1217 [4/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1217 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 60> <Delay = 6.53>
ST_336 : Operation 1218 [3/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1218 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 61> <Delay = 6.53>
ST_337 : Operation 1219 [2/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1219 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 62> <Delay = 6.53>
ST_338 : Operation 1220 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1220 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>
ST_338 : Operation 1221 [1/6] (6.53ns)   --->   "%sum_51 = facc i32 @_ssdm_op_FACC, i32 %mul_24, i1 %icmp_ln12_25" [matmul.cpp:12]   --->   Operation 1221 'facc' 'sum_51' <Predicate = (!icmp_ln10_25)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1222 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1222 'br' 'br_ln0' <Predicate = (!icmp_ln10_25)> <Delay = 0.00>

State 339 <SV = 52> <Delay = 3.25>
ST_339 : Operation 1223 [1/1] (0.00ns)   --->   "%output_0_addr_25 = getelementptr i32 %output_0, i64 0, i64 25" [matmul.cpp:14]   --->   Operation 1223 'getelementptr' 'output_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 1224 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_50, i5 %output_0_addr_25" [matmul.cpp:14]   --->   Operation 1224 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_339 : Operation 1225 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1225 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 340 <SV = 53> <Delay = 3.25>
ST_340 : Operation 1226 [1/1] (0.00ns)   --->   "%k_26 = phi i7 %add_ln10_26, void %.split11, i7 0, void" [matmul.cpp:10]   --->   Operation 1226 'phi' 'k_26' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1227 [1/1] (0.00ns)   --->   "%sum_52 = phi i32 %sum_53, void %.split11, i32 0, void"   --->   Operation 1227 'phi' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1228 [1/1] (1.87ns)   --->   "%add_ln10_26 = add i7 %k_26, i7 1" [matmul.cpp:10]   --->   Operation 1228 'add' 'add_ln10_26' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1229 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1229 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1230 [1/1] (1.48ns)   --->   "%icmp_ln10_26 = icmp_eq  i7 %k_26, i7 100" [matmul.cpp:10]   --->   Operation 1230 'icmp' 'icmp_ln10_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1231 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1231 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1232 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_26, void %.split11, void" [matmul.cpp:10]   --->   Operation 1232 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1233 [1/1] (0.00ns)   --->   "%k_26_cast = zext i7 %k_26" [matmul.cpp:10]   --->   Operation 1233 'zext' 'k_26_cast' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>
ST_340 : Operation 1234 [1/1] (0.00ns)   --->   "%input_img_addr_26 = getelementptr i32 %input_img, i64 0, i64 %k_26_cast" [matmul.cpp:12]   --->   Operation 1234 'getelementptr' 'input_img_addr_26' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>
ST_340 : Operation 1235 [2/2] (3.25ns)   --->   "%input_img_load_26 = load i7 %input_img_addr_26" [matmul.cpp:12]   --->   Operation 1235 'load' 'input_img_load_26' <Predicate = (!icmp_ln10_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_340 : Operation 1236 [1/1] (0.00ns)   --->   "%layer1_weights_26_addr = getelementptr i32 %layer1_weights_26, i64 0, i64 %k_26_cast" [matmul.cpp:12]   --->   Operation 1236 'getelementptr' 'layer1_weights_26_addr' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>
ST_340 : Operation 1237 [2/2] (3.25ns)   --->   "%layer1_weights_26_load = load i7 %layer1_weights_26_addr" [matmul.cpp:12]   --->   Operation 1237 'load' 'layer1_weights_26_load' <Predicate = (!icmp_ln10_26)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 341 <SV = 54> <Delay = 3.25>
ST_341 : Operation 1238 [1/2] (3.25ns)   --->   "%input_img_load_26 = load i7 %input_img_addr_26" [matmul.cpp:12]   --->   Operation 1238 'load' 'input_img_load_26' <Predicate = (!icmp_ln10_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_341 : Operation 1239 [1/2] (3.25ns)   --->   "%layer1_weights_26_load = load i7 %layer1_weights_26_addr" [matmul.cpp:12]   --->   Operation 1239 'load' 'layer1_weights_26_load' <Predicate = (!icmp_ln10_26)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_341 : Operation 1240 [1/1] (1.48ns)   --->   "%icmp_ln12_26 = icmp_eq  i7 %add_ln10_26, i7 100" [matmul.cpp:12]   --->   Operation 1240 'icmp' 'icmp_ln12_26' <Predicate = (!icmp_ln10_26)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 55> <Delay = 5.70>
ST_342 : Operation 1241 [1/1] (0.00ns)   --->   "%bitcast_ln12_26 = bitcast i32 %input_img_load_26" [matmul.cpp:12]   --->   Operation 1241 'bitcast' 'bitcast_ln12_26' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>
ST_342 : Operation 1242 [4/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load" [matmul.cpp:12]   --->   Operation 1242 'fmul' 'mul_25' <Predicate = (!icmp_ln10_26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 56> <Delay = 5.70>
ST_343 : Operation 1243 [3/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load" [matmul.cpp:12]   --->   Operation 1243 'fmul' 'mul_25' <Predicate = (!icmp_ln10_26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 57> <Delay = 5.70>
ST_344 : Operation 1244 [2/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load" [matmul.cpp:12]   --->   Operation 1244 'fmul' 'mul_25' <Predicate = (!icmp_ln10_26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 58> <Delay = 5.70>
ST_345 : Operation 1245 [1/4] (5.70ns)   --->   "%mul_25 = fmul i32 %bitcast_ln12_26, i32 %layer1_weights_26_load" [matmul.cpp:12]   --->   Operation 1245 'fmul' 'mul_25' <Predicate = (!icmp_ln10_26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 59> <Delay = 6.53>
ST_346 : Operation 1246 [6/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1246 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 60> <Delay = 6.53>
ST_347 : Operation 1247 [5/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1247 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 61> <Delay = 6.53>
ST_348 : Operation 1248 [4/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1248 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 62> <Delay = 6.53>
ST_349 : Operation 1249 [3/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1249 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 63> <Delay = 6.53>
ST_350 : Operation 1250 [2/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1250 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 64> <Delay = 6.53>
ST_351 : Operation 1251 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1251 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>
ST_351 : Operation 1252 [1/6] (6.53ns)   --->   "%sum_53 = facc i32 @_ssdm_op_FACC, i32 %mul_25, i1 %icmp_ln12_26" [matmul.cpp:12]   --->   Operation 1252 'facc' 'sum_53' <Predicate = (!icmp_ln10_26)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1253 'br' 'br_ln0' <Predicate = (!icmp_ln10_26)> <Delay = 0.00>

State 352 <SV = 54> <Delay = 3.25>
ST_352 : Operation 1254 [1/1] (0.00ns)   --->   "%output_0_addr_26 = getelementptr i32 %output_0, i64 0, i64 26" [matmul.cpp:14]   --->   Operation 1254 'getelementptr' 'output_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 1255 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_52, i5 %output_0_addr_26" [matmul.cpp:14]   --->   Operation 1255 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_352 : Operation 1256 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1256 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 353 <SV = 55> <Delay = 3.25>
ST_353 : Operation 1257 [1/1] (0.00ns)   --->   "%k_27 = phi i7 %add_ln10_27, void %.split9, i7 0, void" [matmul.cpp:10]   --->   Operation 1257 'phi' 'k_27' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1258 [1/1] (0.00ns)   --->   "%sum_54 = phi i32 %sum_55, void %.split9, i32 0, void"   --->   Operation 1258 'phi' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1259 [1/1] (1.87ns)   --->   "%add_ln10_27 = add i7 %k_27, i7 1" [matmul.cpp:10]   --->   Operation 1259 'add' 'add_ln10_27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1261 [1/1] (1.48ns)   --->   "%icmp_ln10_27 = icmp_eq  i7 %k_27, i7 100" [matmul.cpp:10]   --->   Operation 1261 'icmp' 'icmp_ln10_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1262 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1262 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1263 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_27, void %.split9, void" [matmul.cpp:10]   --->   Operation 1263 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1264 [1/1] (0.00ns)   --->   "%k_27_cast = zext i7 %k_27" [matmul.cpp:10]   --->   Operation 1264 'zext' 'k_27_cast' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>
ST_353 : Operation 1265 [1/1] (0.00ns)   --->   "%input_img_addr_27 = getelementptr i32 %input_img, i64 0, i64 %k_27_cast" [matmul.cpp:12]   --->   Operation 1265 'getelementptr' 'input_img_addr_27' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>
ST_353 : Operation 1266 [2/2] (3.25ns)   --->   "%input_img_load_27 = load i7 %input_img_addr_27" [matmul.cpp:12]   --->   Operation 1266 'load' 'input_img_load_27' <Predicate = (!icmp_ln10_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_353 : Operation 1267 [1/1] (0.00ns)   --->   "%layer1_weights_27_addr = getelementptr i32 %layer1_weights_27, i64 0, i64 %k_27_cast" [matmul.cpp:12]   --->   Operation 1267 'getelementptr' 'layer1_weights_27_addr' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>
ST_353 : Operation 1268 [2/2] (3.25ns)   --->   "%layer1_weights_27_load = load i7 %layer1_weights_27_addr" [matmul.cpp:12]   --->   Operation 1268 'load' 'layer1_weights_27_load' <Predicate = (!icmp_ln10_27)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 354 <SV = 56> <Delay = 3.25>
ST_354 : Operation 1269 [1/2] (3.25ns)   --->   "%input_img_load_27 = load i7 %input_img_addr_27" [matmul.cpp:12]   --->   Operation 1269 'load' 'input_img_load_27' <Predicate = (!icmp_ln10_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_354 : Operation 1270 [1/2] (3.25ns)   --->   "%layer1_weights_27_load = load i7 %layer1_weights_27_addr" [matmul.cpp:12]   --->   Operation 1270 'load' 'layer1_weights_27_load' <Predicate = (!icmp_ln10_27)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_354 : Operation 1271 [1/1] (1.48ns)   --->   "%icmp_ln12_27 = icmp_eq  i7 %add_ln10_27, i7 100" [matmul.cpp:12]   --->   Operation 1271 'icmp' 'icmp_ln12_27' <Predicate = (!icmp_ln10_27)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 57> <Delay = 5.70>
ST_355 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln12_27 = bitcast i32 %input_img_load_27" [matmul.cpp:12]   --->   Operation 1272 'bitcast' 'bitcast_ln12_27' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>
ST_355 : Operation 1273 [4/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load" [matmul.cpp:12]   --->   Operation 1273 'fmul' 'mul_26' <Predicate = (!icmp_ln10_27)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 58> <Delay = 5.70>
ST_356 : Operation 1274 [3/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load" [matmul.cpp:12]   --->   Operation 1274 'fmul' 'mul_26' <Predicate = (!icmp_ln10_27)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 59> <Delay = 5.70>
ST_357 : Operation 1275 [2/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load" [matmul.cpp:12]   --->   Operation 1275 'fmul' 'mul_26' <Predicate = (!icmp_ln10_27)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 60> <Delay = 5.70>
ST_358 : Operation 1276 [1/4] (5.70ns)   --->   "%mul_26 = fmul i32 %bitcast_ln12_27, i32 %layer1_weights_27_load" [matmul.cpp:12]   --->   Operation 1276 'fmul' 'mul_26' <Predicate = (!icmp_ln10_27)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 61> <Delay = 6.53>
ST_359 : Operation 1277 [6/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1277 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 62> <Delay = 6.53>
ST_360 : Operation 1278 [5/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1278 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 63> <Delay = 6.53>
ST_361 : Operation 1279 [4/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1279 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 64> <Delay = 6.53>
ST_362 : Operation 1280 [3/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1280 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 65> <Delay = 6.53>
ST_363 : Operation 1281 [2/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1281 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 66> <Delay = 6.53>
ST_364 : Operation 1282 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1282 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>
ST_364 : Operation 1283 [1/6] (6.53ns)   --->   "%sum_55 = facc i32 @_ssdm_op_FACC, i32 %mul_26, i1 %icmp_ln12_27" [matmul.cpp:12]   --->   Operation 1283 'facc' 'sum_55' <Predicate = (!icmp_ln10_27)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1284 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1284 'br' 'br_ln0' <Predicate = (!icmp_ln10_27)> <Delay = 0.00>

State 365 <SV = 56> <Delay = 3.25>
ST_365 : Operation 1285 [1/1] (0.00ns)   --->   "%output_0_addr_27 = getelementptr i32 %output_0, i64 0, i64 27" [matmul.cpp:14]   --->   Operation 1285 'getelementptr' 'output_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1286 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_54, i5 %output_0_addr_27" [matmul.cpp:14]   --->   Operation 1286 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_365 : Operation 1287 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1287 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 366 <SV = 57> <Delay = 3.25>
ST_366 : Operation 1288 [1/1] (0.00ns)   --->   "%k_28 = phi i7 %add_ln10_28, void %.split7, i7 0, void" [matmul.cpp:10]   --->   Operation 1288 'phi' 'k_28' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1289 [1/1] (0.00ns)   --->   "%sum_56 = phi i32 %sum_57, void %.split7, i32 0, void"   --->   Operation 1289 'phi' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1290 [1/1] (1.87ns)   --->   "%add_ln10_28 = add i7 %k_28, i7 1" [matmul.cpp:10]   --->   Operation 1290 'add' 'add_ln10_28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1291 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1291 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1292 [1/1] (1.48ns)   --->   "%icmp_ln10_28 = icmp_eq  i7 %k_28, i7 100" [matmul.cpp:10]   --->   Operation 1292 'icmp' 'icmp_ln10_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1293 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1293 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1294 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_28, void %.split7, void" [matmul.cpp:10]   --->   Operation 1294 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 1295 [1/1] (0.00ns)   --->   "%k_28_cast = zext i7 %k_28" [matmul.cpp:10]   --->   Operation 1295 'zext' 'k_28_cast' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>
ST_366 : Operation 1296 [1/1] (0.00ns)   --->   "%input_img_addr_28 = getelementptr i32 %input_img, i64 0, i64 %k_28_cast" [matmul.cpp:12]   --->   Operation 1296 'getelementptr' 'input_img_addr_28' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>
ST_366 : Operation 1297 [2/2] (3.25ns)   --->   "%input_img_load_28 = load i7 %input_img_addr_28" [matmul.cpp:12]   --->   Operation 1297 'load' 'input_img_load_28' <Predicate = (!icmp_ln10_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_366 : Operation 1298 [1/1] (0.00ns)   --->   "%layer1_weights_28_addr = getelementptr i32 %layer1_weights_28, i64 0, i64 %k_28_cast" [matmul.cpp:12]   --->   Operation 1298 'getelementptr' 'layer1_weights_28_addr' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>
ST_366 : Operation 1299 [2/2] (3.25ns)   --->   "%layer1_weights_28_load = load i7 %layer1_weights_28_addr" [matmul.cpp:12]   --->   Operation 1299 'load' 'layer1_weights_28_load' <Predicate = (!icmp_ln10_28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 367 <SV = 58> <Delay = 3.25>
ST_367 : Operation 1300 [1/2] (3.25ns)   --->   "%input_img_load_28 = load i7 %input_img_addr_28" [matmul.cpp:12]   --->   Operation 1300 'load' 'input_img_load_28' <Predicate = (!icmp_ln10_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_367 : Operation 1301 [1/2] (3.25ns)   --->   "%layer1_weights_28_load = load i7 %layer1_weights_28_addr" [matmul.cpp:12]   --->   Operation 1301 'load' 'layer1_weights_28_load' <Predicate = (!icmp_ln10_28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_367 : Operation 1302 [1/1] (1.48ns)   --->   "%icmp_ln12_28 = icmp_eq  i7 %add_ln10_28, i7 100" [matmul.cpp:12]   --->   Operation 1302 'icmp' 'icmp_ln12_28' <Predicate = (!icmp_ln10_28)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 59> <Delay = 5.70>
ST_368 : Operation 1303 [1/1] (0.00ns)   --->   "%bitcast_ln12_28 = bitcast i32 %input_img_load_28" [matmul.cpp:12]   --->   Operation 1303 'bitcast' 'bitcast_ln12_28' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>
ST_368 : Operation 1304 [4/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load" [matmul.cpp:12]   --->   Operation 1304 'fmul' 'mul_27' <Predicate = (!icmp_ln10_28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 60> <Delay = 5.70>
ST_369 : Operation 1305 [3/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load" [matmul.cpp:12]   --->   Operation 1305 'fmul' 'mul_27' <Predicate = (!icmp_ln10_28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 61> <Delay = 5.70>
ST_370 : Operation 1306 [2/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load" [matmul.cpp:12]   --->   Operation 1306 'fmul' 'mul_27' <Predicate = (!icmp_ln10_28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 62> <Delay = 5.70>
ST_371 : Operation 1307 [1/4] (5.70ns)   --->   "%mul_27 = fmul i32 %bitcast_ln12_28, i32 %layer1_weights_28_load" [matmul.cpp:12]   --->   Operation 1307 'fmul' 'mul_27' <Predicate = (!icmp_ln10_28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 63> <Delay = 6.53>
ST_372 : Operation 1308 [6/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1308 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 64> <Delay = 6.53>
ST_373 : Operation 1309 [5/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1309 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 65> <Delay = 6.53>
ST_374 : Operation 1310 [4/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1310 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 66> <Delay = 6.53>
ST_375 : Operation 1311 [3/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1311 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 67> <Delay = 6.53>
ST_376 : Operation 1312 [2/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1312 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 68> <Delay = 6.53>
ST_377 : Operation 1313 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1313 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>
ST_377 : Operation 1314 [1/6] (6.53ns)   --->   "%sum_57 = facc i32 @_ssdm_op_FACC, i32 %mul_27, i1 %icmp_ln12_28" [matmul.cpp:12]   --->   Operation 1314 'facc' 'sum_57' <Predicate = (!icmp_ln10_28)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 1315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1315 'br' 'br_ln0' <Predicate = (!icmp_ln10_28)> <Delay = 0.00>

State 378 <SV = 58> <Delay = 3.25>
ST_378 : Operation 1316 [1/1] (0.00ns)   --->   "%output_0_addr_28 = getelementptr i32 %output_0, i64 0, i64 28" [matmul.cpp:14]   --->   Operation 1316 'getelementptr' 'output_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 1317 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_56, i5 %output_0_addr_28" [matmul.cpp:14]   --->   Operation 1317 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_378 : Operation 1318 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1318 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 379 <SV = 59> <Delay = 3.25>
ST_379 : Operation 1319 [1/1] (0.00ns)   --->   "%k_29 = phi i7 %add_ln10_29, void %.split5, i7 0, void" [matmul.cpp:10]   --->   Operation 1319 'phi' 'k_29' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1320 [1/1] (0.00ns)   --->   "%sum_58 = phi i32 %sum_59, void %.split5, i32 0, void"   --->   Operation 1320 'phi' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1321 [1/1] (1.87ns)   --->   "%add_ln10_29 = add i7 %k_29, i7 1" [matmul.cpp:10]   --->   Operation 1321 'add' 'add_ln10_29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1323 [1/1] (1.48ns)   --->   "%icmp_ln10_29 = icmp_eq  i7 %k_29, i7 100" [matmul.cpp:10]   --->   Operation 1323 'icmp' 'icmp_ln10_29' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 1324 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1324 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1325 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_29, void %.split5, void" [matmul.cpp:10]   --->   Operation 1325 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 1326 [1/1] (0.00ns)   --->   "%k_29_cast = zext i7 %k_29" [matmul.cpp:10]   --->   Operation 1326 'zext' 'k_29_cast' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>
ST_379 : Operation 1327 [1/1] (0.00ns)   --->   "%input_img_addr_29 = getelementptr i32 %input_img, i64 0, i64 %k_29_cast" [matmul.cpp:12]   --->   Operation 1327 'getelementptr' 'input_img_addr_29' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>
ST_379 : Operation 1328 [2/2] (3.25ns)   --->   "%input_img_load_29 = load i7 %input_img_addr_29" [matmul.cpp:12]   --->   Operation 1328 'load' 'input_img_load_29' <Predicate = (!icmp_ln10_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_379 : Operation 1329 [1/1] (0.00ns)   --->   "%layer1_weights_29_addr = getelementptr i32 %layer1_weights_29, i64 0, i64 %k_29_cast" [matmul.cpp:12]   --->   Operation 1329 'getelementptr' 'layer1_weights_29_addr' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>
ST_379 : Operation 1330 [2/2] (3.25ns)   --->   "%layer1_weights_29_load = load i7 %layer1_weights_29_addr" [matmul.cpp:12]   --->   Operation 1330 'load' 'layer1_weights_29_load' <Predicate = (!icmp_ln10_29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 380 <SV = 60> <Delay = 3.25>
ST_380 : Operation 1331 [1/2] (3.25ns)   --->   "%input_img_load_29 = load i7 %input_img_addr_29" [matmul.cpp:12]   --->   Operation 1331 'load' 'input_img_load_29' <Predicate = (!icmp_ln10_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_380 : Operation 1332 [1/2] (3.25ns)   --->   "%layer1_weights_29_load = load i7 %layer1_weights_29_addr" [matmul.cpp:12]   --->   Operation 1332 'load' 'layer1_weights_29_load' <Predicate = (!icmp_ln10_29)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_380 : Operation 1333 [1/1] (1.48ns)   --->   "%icmp_ln12_29 = icmp_eq  i7 %add_ln10_29, i7 100" [matmul.cpp:12]   --->   Operation 1333 'icmp' 'icmp_ln12_29' <Predicate = (!icmp_ln10_29)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 61> <Delay = 5.70>
ST_381 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln12_29 = bitcast i32 %input_img_load_29" [matmul.cpp:12]   --->   Operation 1334 'bitcast' 'bitcast_ln12_29' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>
ST_381 : Operation 1335 [4/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load" [matmul.cpp:12]   --->   Operation 1335 'fmul' 'mul_28' <Predicate = (!icmp_ln10_29)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 62> <Delay = 5.70>
ST_382 : Operation 1336 [3/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load" [matmul.cpp:12]   --->   Operation 1336 'fmul' 'mul_28' <Predicate = (!icmp_ln10_29)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 63> <Delay = 5.70>
ST_383 : Operation 1337 [2/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load" [matmul.cpp:12]   --->   Operation 1337 'fmul' 'mul_28' <Predicate = (!icmp_ln10_29)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 64> <Delay = 5.70>
ST_384 : Operation 1338 [1/4] (5.70ns)   --->   "%mul_28 = fmul i32 %bitcast_ln12_29, i32 %layer1_weights_29_load" [matmul.cpp:12]   --->   Operation 1338 'fmul' 'mul_28' <Predicate = (!icmp_ln10_29)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 65> <Delay = 6.53>
ST_385 : Operation 1339 [6/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1339 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 66> <Delay = 6.53>
ST_386 : Operation 1340 [5/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1340 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 67> <Delay = 6.53>
ST_387 : Operation 1341 [4/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1341 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 68> <Delay = 6.53>
ST_388 : Operation 1342 [3/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1342 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 69> <Delay = 6.53>
ST_389 : Operation 1343 [2/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1343 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 70> <Delay = 6.53>
ST_390 : Operation 1344 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1344 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>
ST_390 : Operation 1345 [1/6] (6.53ns)   --->   "%sum_59 = facc i32 @_ssdm_op_FACC, i32 %mul_28, i1 %icmp_ln12_29" [matmul.cpp:12]   --->   Operation 1345 'facc' 'sum_59' <Predicate = (!icmp_ln10_29)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1346 'br' 'br_ln0' <Predicate = (!icmp_ln10_29)> <Delay = 0.00>

State 391 <SV = 60> <Delay = 3.25>
ST_391 : Operation 1347 [1/1] (0.00ns)   --->   "%output_0_addr_29 = getelementptr i32 %output_0, i64 0, i64 29" [matmul.cpp:14]   --->   Operation 1347 'getelementptr' 'output_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1348 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_58, i5 %output_0_addr_29" [matmul.cpp:14]   --->   Operation 1348 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_391 : Operation 1349 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1349 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 392 <SV = 61> <Delay = 3.25>
ST_392 : Operation 1350 [1/1] (0.00ns)   --->   "%k_30 = phi i7 %add_ln10_30, void %.split2, i7 0, void" [matmul.cpp:10]   --->   Operation 1350 'phi' 'k_30' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1351 [1/1] (0.00ns)   --->   "%sum_60 = phi i32 %sum_61, void %.split2, i32 0, void"   --->   Operation 1351 'phi' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1352 [1/1] (1.87ns)   --->   "%add_ln10_30 = add i7 %k_30, i7 1" [matmul.cpp:10]   --->   Operation 1352 'add' 'add_ln10_30' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1353 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1353 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1354 [1/1] (1.48ns)   --->   "%icmp_ln10_30 = icmp_eq  i7 %k_30, i7 100" [matmul.cpp:10]   --->   Operation 1354 'icmp' 'icmp_ln10_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1355 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1355 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1356 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_30, void %.split2, void" [matmul.cpp:10]   --->   Operation 1356 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1357 [1/1] (0.00ns)   --->   "%k_30_cast = zext i7 %k_30" [matmul.cpp:10]   --->   Operation 1357 'zext' 'k_30_cast' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>
ST_392 : Operation 1358 [1/1] (0.00ns)   --->   "%input_img_addr_30 = getelementptr i32 %input_img, i64 0, i64 %k_30_cast" [matmul.cpp:12]   --->   Operation 1358 'getelementptr' 'input_img_addr_30' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>
ST_392 : Operation 1359 [2/2] (3.25ns)   --->   "%input_img_load_30 = load i7 %input_img_addr_30" [matmul.cpp:12]   --->   Operation 1359 'load' 'input_img_load_30' <Predicate = (!icmp_ln10_30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_392 : Operation 1360 [1/1] (0.00ns)   --->   "%layer1_weights_30_addr = getelementptr i32 %layer1_weights_30, i64 0, i64 %k_30_cast" [matmul.cpp:12]   --->   Operation 1360 'getelementptr' 'layer1_weights_30_addr' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>
ST_392 : Operation 1361 [2/2] (3.25ns)   --->   "%layer1_weights_30_load = load i7 %layer1_weights_30_addr" [matmul.cpp:12]   --->   Operation 1361 'load' 'layer1_weights_30_load' <Predicate = (!icmp_ln10_30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 393 <SV = 62> <Delay = 3.25>
ST_393 : Operation 1362 [1/2] (3.25ns)   --->   "%input_img_load_30 = load i7 %input_img_addr_30" [matmul.cpp:12]   --->   Operation 1362 'load' 'input_img_load_30' <Predicate = (!icmp_ln10_30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_393 : Operation 1363 [1/2] (3.25ns)   --->   "%layer1_weights_30_load = load i7 %layer1_weights_30_addr" [matmul.cpp:12]   --->   Operation 1363 'load' 'layer1_weights_30_load' <Predicate = (!icmp_ln10_30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_393 : Operation 1364 [1/1] (1.48ns)   --->   "%icmp_ln12_30 = icmp_eq  i7 %add_ln10_30, i7 100" [matmul.cpp:12]   --->   Operation 1364 'icmp' 'icmp_ln12_30' <Predicate = (!icmp_ln10_30)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 63> <Delay = 5.70>
ST_394 : Operation 1365 [1/1] (0.00ns)   --->   "%bitcast_ln12_30 = bitcast i32 %input_img_load_30" [matmul.cpp:12]   --->   Operation 1365 'bitcast' 'bitcast_ln12_30' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>
ST_394 : Operation 1366 [4/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load" [matmul.cpp:12]   --->   Operation 1366 'fmul' 'mul_29' <Predicate = (!icmp_ln10_30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 64> <Delay = 5.70>
ST_395 : Operation 1367 [3/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load" [matmul.cpp:12]   --->   Operation 1367 'fmul' 'mul_29' <Predicate = (!icmp_ln10_30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 65> <Delay = 5.70>
ST_396 : Operation 1368 [2/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load" [matmul.cpp:12]   --->   Operation 1368 'fmul' 'mul_29' <Predicate = (!icmp_ln10_30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 66> <Delay = 5.70>
ST_397 : Operation 1369 [1/4] (5.70ns)   --->   "%mul_29 = fmul i32 %bitcast_ln12_30, i32 %layer1_weights_30_load" [matmul.cpp:12]   --->   Operation 1369 'fmul' 'mul_29' <Predicate = (!icmp_ln10_30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 67> <Delay = 6.53>
ST_398 : Operation 1370 [6/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1370 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 68> <Delay = 6.53>
ST_399 : Operation 1371 [5/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1371 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 69> <Delay = 6.53>
ST_400 : Operation 1372 [4/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1372 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 70> <Delay = 6.53>
ST_401 : Operation 1373 [3/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1373 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 71> <Delay = 6.53>
ST_402 : Operation 1374 [2/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1374 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 72> <Delay = 6.53>
ST_403 : Operation 1375 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1375 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>
ST_403 : Operation 1376 [1/6] (6.53ns)   --->   "%sum_61 = facc i32 @_ssdm_op_FACC, i32 %mul_29, i1 %icmp_ln12_30" [matmul.cpp:12]   --->   Operation 1376 'facc' 'sum_61' <Predicate = (!icmp_ln10_30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1377 'br' 'br_ln0' <Predicate = (!icmp_ln10_30)> <Delay = 0.00>

State 404 <SV = 62> <Delay = 3.25>
ST_404 : Operation 1378 [1/1] (0.00ns)   --->   "%output_0_addr_30 = getelementptr i32 %output_0, i64 0, i64 30" [matmul.cpp:14]   --->   Operation 1378 'getelementptr' 'output_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 1379 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_60, i5 %output_0_addr_30" [matmul.cpp:14]   --->   Operation 1379 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_404 : Operation 1380 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [matmul.cpp:10]   --->   Operation 1380 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 405 <SV = 63> <Delay = 3.25>
ST_405 : Operation 1381 [1/1] (0.00ns)   --->   "%k_31 = phi i7 %add_ln10_31, void %.split, i7 0, void" [matmul.cpp:10]   --->   Operation 1381 'phi' 'k_31' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1382 [1/1] (0.00ns)   --->   "%sum_62 = phi i32 %sum_63, void %.split, i32 0, void"   --->   Operation 1382 'phi' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1383 [1/1] (1.87ns)   --->   "%add_ln10_31 = add i7 %k_31, i7 1" [matmul.cpp:10]   --->   Operation 1383 'add' 'add_ln10_31' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 1384 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1384 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1385 [1/1] (1.48ns)   --->   "%icmp_ln10_31 = icmp_eq  i7 %k_31, i7 100" [matmul.cpp:10]   --->   Operation 1385 'icmp' 'icmp_ln10_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 1386 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1386 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1387 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_31, void %.split, void" [matmul.cpp:10]   --->   Operation 1387 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 1388 [1/1] (0.00ns)   --->   "%k_31_cast = zext i7 %k_31" [matmul.cpp:10]   --->   Operation 1388 'zext' 'k_31_cast' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>
ST_405 : Operation 1389 [1/1] (0.00ns)   --->   "%input_img_addr_31 = getelementptr i32 %input_img, i64 0, i64 %k_31_cast" [matmul.cpp:12]   --->   Operation 1389 'getelementptr' 'input_img_addr_31' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>
ST_405 : Operation 1390 [2/2] (3.25ns)   --->   "%input_img_load_31 = load i7 %input_img_addr_31" [matmul.cpp:12]   --->   Operation 1390 'load' 'input_img_load_31' <Predicate = (!icmp_ln10_31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_405 : Operation 1391 [1/1] (0.00ns)   --->   "%layer1_weights_31_addr = getelementptr i32 %layer1_weights_31, i64 0, i64 %k_31_cast" [matmul.cpp:12]   --->   Operation 1391 'getelementptr' 'layer1_weights_31_addr' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>
ST_405 : Operation 1392 [2/2] (3.25ns)   --->   "%layer1_weights_31_load = load i7 %layer1_weights_31_addr" [matmul.cpp:12]   --->   Operation 1392 'load' 'layer1_weights_31_load' <Predicate = (!icmp_ln10_31)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>

State 406 <SV = 64> <Delay = 3.25>
ST_406 : Operation 1393 [1/2] (3.25ns)   --->   "%input_img_load_31 = load i7 %input_img_addr_31" [matmul.cpp:12]   --->   Operation 1393 'load' 'input_img_load_31' <Predicate = (!icmp_ln10_31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_406 : Operation 1394 [1/2] (3.25ns)   --->   "%layer1_weights_31_load = load i7 %layer1_weights_31_addr" [matmul.cpp:12]   --->   Operation 1394 'load' 'layer1_weights_31_load' <Predicate = (!icmp_ln10_31)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_406 : Operation 1395 [1/1] (1.48ns)   --->   "%icmp_ln12_31 = icmp_eq  i7 %add_ln10_31, i7 100" [matmul.cpp:12]   --->   Operation 1395 'icmp' 'icmp_ln12_31' <Predicate = (!icmp_ln10_31)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 65> <Delay = 5.70>
ST_407 : Operation 1396 [1/1] (0.00ns)   --->   "%bitcast_ln12_31 = bitcast i32 %input_img_load_31" [matmul.cpp:12]   --->   Operation 1396 'bitcast' 'bitcast_ln12_31' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>
ST_407 : Operation 1397 [4/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load" [matmul.cpp:12]   --->   Operation 1397 'fmul' 'mul_30' <Predicate = (!icmp_ln10_31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 66> <Delay = 5.70>
ST_408 : Operation 1398 [3/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load" [matmul.cpp:12]   --->   Operation 1398 'fmul' 'mul_30' <Predicate = (!icmp_ln10_31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 67> <Delay = 5.70>
ST_409 : Operation 1399 [2/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load" [matmul.cpp:12]   --->   Operation 1399 'fmul' 'mul_30' <Predicate = (!icmp_ln10_31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 68> <Delay = 5.70>
ST_410 : Operation 1400 [1/4] (5.70ns)   --->   "%mul_30 = fmul i32 %bitcast_ln12_31, i32 %layer1_weights_31_load" [matmul.cpp:12]   --->   Operation 1400 'fmul' 'mul_30' <Predicate = (!icmp_ln10_31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 69> <Delay = 6.53>
ST_411 : Operation 1401 [6/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1401 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 70> <Delay = 6.53>
ST_412 : Operation 1402 [5/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1402 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 71> <Delay = 6.53>
ST_413 : Operation 1403 [4/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1403 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 72> <Delay = 6.53>
ST_414 : Operation 1404 [3/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1404 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 73> <Delay = 6.53>
ST_415 : Operation 1405 [2/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1405 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 74> <Delay = 6.53>
ST_416 : Operation 1406 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:8]   --->   Operation 1406 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>
ST_416 : Operation 1407 [1/6] (6.53ns)   --->   "%sum_63 = facc i32 @_ssdm_op_FACC, i32 %mul_30, i1 %icmp_ln12_31" [matmul.cpp:12]   --->   Operation 1407 'facc' 'sum_63' <Predicate = (!icmp_ln10_31)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 1408 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1408 'br' 'br_ln0' <Predicate = (!icmp_ln10_31)> <Delay = 0.00>

State 417 <SV = 64> <Delay = 3.25>
ST_417 : Operation 1409 [1/1] (0.00ns)   --->   "%output_0_addr_31 = getelementptr i32 %output_0, i64 0, i64 31" [matmul.cpp:14]   --->   Operation 1409 'getelementptr' 'output_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 1410 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_62, i5 %output_0_addr_31" [matmul.cpp:14]   --->   Operation 1410 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_417 : Operation 1411 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [matmul.cpp:17]   --->   Operation 1411 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10', matmul.cpp:10) [70]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10', matmul.cpp:10) [70]  (0 ns)
	'getelementptr' operation ('input_img_addr', matmul.cpp:12) [80]  (0 ns)
	'load' operation ('input_img_load', matmul.cpp:12) on array 'input_img' [81]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load', matmul.cpp:12) on array 'input_img' [81]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matmul.cpp:12) [85]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matmul.cpp:12) [85]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matmul.cpp:12) [85]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', matmul.cpp:12) [85]  (5.7 ns)

 <State 8>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 9>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 10>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 11>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 12>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 13>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [87]  (6.54 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', matmul.cpp:14) [90]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [91]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_1', matmul.cpp:10) [94]  (0 ns)
	'getelementptr' operation ('input_img_addr_1', matmul.cpp:12) [104]  (0 ns)
	'load' operation ('input_img_load_1', matmul.cpp:12) on array 'input_img' [105]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_1', matmul.cpp:12) on array 'input_img' [105]  (3.25 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', matmul.cpp:12) [109]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', matmul.cpp:12) [109]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', matmul.cpp:12) [109]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', matmul.cpp:12) [109]  (5.7 ns)

 <State 21>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 22>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 23>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 24>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 25>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 26>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [111]  (6.54 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_1', matmul.cpp:14) [114]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [115]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_2', matmul.cpp:10) [118]  (0 ns)
	'getelementptr' operation ('input_img_addr_2', matmul.cpp:12) [128]  (0 ns)
	'load' operation ('input_img_load_2', matmul.cpp:12) on array 'input_img' [129]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_2', matmul.cpp:12) on array 'input_img' [129]  (3.25 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', matmul.cpp:12) [133]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', matmul.cpp:12) [133]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', matmul.cpp:12) [133]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', matmul.cpp:12) [133]  (5.7 ns)

 <State 34>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 35>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 36>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 37>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 38>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 39>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [135]  (6.54 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_2', matmul.cpp:14) [138]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [139]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_3', matmul.cpp:10) [142]  (0 ns)
	'getelementptr' operation ('input_img_addr_3', matmul.cpp:12) [152]  (0 ns)
	'load' operation ('input_img_load_3', matmul.cpp:12) on array 'input_img' [153]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_3', matmul.cpp:12) on array 'input_img' [153]  (3.25 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', matmul.cpp:12) [157]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', matmul.cpp:12) [157]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', matmul.cpp:12) [157]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', matmul.cpp:12) [157]  (5.7 ns)

 <State 47>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 48>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 49>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 50>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 51>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 52>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [159]  (6.54 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_3', matmul.cpp:14) [162]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [163]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_4', matmul.cpp:10) [166]  (0 ns)
	'getelementptr' operation ('input_img_addr_4', matmul.cpp:12) [176]  (0 ns)
	'load' operation ('input_img_load_4', matmul.cpp:12) on array 'input_img' [177]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_4', matmul.cpp:12) on array 'input_img' [177]  (3.25 ns)

 <State 56>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', matmul.cpp:12) [181]  (5.7 ns)

 <State 57>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', matmul.cpp:12) [181]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', matmul.cpp:12) [181]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', matmul.cpp:12) [181]  (5.7 ns)

 <State 60>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 61>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 62>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 63>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 64>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 65>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [183]  (6.54 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_4', matmul.cpp:14) [186]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [187]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_5', matmul.cpp:10) [190]  (0 ns)
	'getelementptr' operation ('input_img_addr_5', matmul.cpp:12) [200]  (0 ns)
	'load' operation ('input_img_load_5', matmul.cpp:12) on array 'input_img' [201]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_5', matmul.cpp:12) on array 'input_img' [201]  (3.25 ns)

 <State 69>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', matmul.cpp:12) [205]  (5.7 ns)

 <State 70>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', matmul.cpp:12) [205]  (5.7 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', matmul.cpp:12) [205]  (5.7 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', matmul.cpp:12) [205]  (5.7 ns)

 <State 73>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 74>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 75>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 76>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 77>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 78>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [207]  (6.54 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_5', matmul.cpp:14) [210]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [211]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_6', matmul.cpp:10) [214]  (0 ns)
	'getelementptr' operation ('input_img_addr_6', matmul.cpp:12) [224]  (0 ns)
	'load' operation ('input_img_load_6', matmul.cpp:12) on array 'input_img' [225]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_6', matmul.cpp:12) on array 'input_img' [225]  (3.25 ns)

 <State 82>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', matmul.cpp:12) [229]  (5.7 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', matmul.cpp:12) [229]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', matmul.cpp:12) [229]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', matmul.cpp:12) [229]  (5.7 ns)

 <State 86>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 87>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 88>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 89>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 90>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 91>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [231]  (6.54 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_6', matmul.cpp:14) [234]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [235]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_7', matmul.cpp:10) [238]  (0 ns)
	'getelementptr' operation ('input_img_addr_7', matmul.cpp:12) [248]  (0 ns)
	'load' operation ('input_img_load_7', matmul.cpp:12) on array 'input_img' [249]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_7', matmul.cpp:12) on array 'input_img' [249]  (3.25 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', matmul.cpp:12) [253]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', matmul.cpp:12) [253]  (5.7 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', matmul.cpp:12) [253]  (5.7 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', matmul.cpp:12) [253]  (5.7 ns)

 <State 99>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 100>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 101>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 102>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 103>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 104>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [255]  (6.54 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_7', matmul.cpp:14) [258]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [259]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_8', matmul.cpp:10) [262]  (0 ns)
	'getelementptr' operation ('input_img_addr_8', matmul.cpp:12) [272]  (0 ns)
	'load' operation ('input_img_load_8', matmul.cpp:12) on array 'input_img' [273]  (3.25 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_8', matmul.cpp:12) on array 'input_img' [273]  (3.25 ns)

 <State 108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', matmul.cpp:12) [277]  (5.7 ns)

 <State 109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', matmul.cpp:12) [277]  (5.7 ns)

 <State 110>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', matmul.cpp:12) [277]  (5.7 ns)

 <State 111>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', matmul.cpp:12) [277]  (5.7 ns)

 <State 112>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 113>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 114>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 115>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 116>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 117>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [279]  (6.54 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_8', matmul.cpp:14) [282]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [283]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_9', matmul.cpp:10) [286]  (0 ns)
	'getelementptr' operation ('input_img_addr_9', matmul.cpp:12) [296]  (0 ns)
	'load' operation ('input_img_load_9', matmul.cpp:12) on array 'input_img' [297]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_9', matmul.cpp:12) on array 'input_img' [297]  (3.25 ns)

 <State 121>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', matmul.cpp:12) [301]  (5.7 ns)

 <State 122>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', matmul.cpp:12) [301]  (5.7 ns)

 <State 123>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', matmul.cpp:12) [301]  (5.7 ns)

 <State 124>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', matmul.cpp:12) [301]  (5.7 ns)

 <State 125>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 126>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 127>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 128>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 129>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 130>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [303]  (6.54 ns)

 <State 131>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_9', matmul.cpp:14) [306]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [307]  (3.25 ns)

 <State 132>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_10', matmul.cpp:10) [310]  (0 ns)
	'getelementptr' operation ('input_img_addr_10', matmul.cpp:12) [320]  (0 ns)
	'load' operation ('input_img_load_10', matmul.cpp:12) on array 'input_img' [321]  (3.25 ns)

 <State 133>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_10', matmul.cpp:12) on array 'input_img' [321]  (3.25 ns)

 <State 134>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', matmul.cpp:12) [325]  (5.7 ns)

 <State 135>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', matmul.cpp:12) [325]  (5.7 ns)

 <State 136>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', matmul.cpp:12) [325]  (5.7 ns)

 <State 137>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', matmul.cpp:12) [325]  (5.7 ns)

 <State 138>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 139>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 140>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 141>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 142>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 143>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [327]  (6.54 ns)

 <State 144>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_10', matmul.cpp:14) [330]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [331]  (3.25 ns)

 <State 145>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_11', matmul.cpp:10) [334]  (0 ns)
	'getelementptr' operation ('input_img_addr_11', matmul.cpp:12) [344]  (0 ns)
	'load' operation ('input_img_load_11', matmul.cpp:12) on array 'input_img' [345]  (3.25 ns)

 <State 146>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_11', matmul.cpp:12) on array 'input_img' [345]  (3.25 ns)

 <State 147>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_10', matmul.cpp:12) [349]  (5.7 ns)

 <State 148>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_10', matmul.cpp:12) [349]  (5.7 ns)

 <State 149>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_10', matmul.cpp:12) [349]  (5.7 ns)

 <State 150>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_10', matmul.cpp:12) [349]  (5.7 ns)

 <State 151>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 152>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 153>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 154>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 155>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 156>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [351]  (6.54 ns)

 <State 157>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_11', matmul.cpp:14) [354]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [355]  (3.25 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_12', matmul.cpp:10) [358]  (0 ns)
	'getelementptr' operation ('input_img_addr_12', matmul.cpp:12) [368]  (0 ns)
	'load' operation ('input_img_load_12', matmul.cpp:12) on array 'input_img' [369]  (3.25 ns)

 <State 159>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_12', matmul.cpp:12) on array 'input_img' [369]  (3.25 ns)

 <State 160>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_11', matmul.cpp:12) [373]  (5.7 ns)

 <State 161>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_11', matmul.cpp:12) [373]  (5.7 ns)

 <State 162>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_11', matmul.cpp:12) [373]  (5.7 ns)

 <State 163>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_11', matmul.cpp:12) [373]  (5.7 ns)

 <State 164>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 165>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 166>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 167>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 168>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 169>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [375]  (6.54 ns)

 <State 170>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_12', matmul.cpp:14) [378]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [379]  (3.25 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_13', matmul.cpp:10) [382]  (0 ns)
	'getelementptr' operation ('input_img_addr_13', matmul.cpp:12) [392]  (0 ns)
	'load' operation ('input_img_load_13', matmul.cpp:12) on array 'input_img' [393]  (3.25 ns)

 <State 172>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_13', matmul.cpp:12) on array 'input_img' [393]  (3.25 ns)

 <State 173>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_12', matmul.cpp:12) [397]  (5.7 ns)

 <State 174>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_12', matmul.cpp:12) [397]  (5.7 ns)

 <State 175>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_12', matmul.cpp:12) [397]  (5.7 ns)

 <State 176>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_12', matmul.cpp:12) [397]  (5.7 ns)

 <State 177>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 178>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 179>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 180>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 181>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 182>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [399]  (6.54 ns)

 <State 183>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_13', matmul.cpp:14) [402]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [403]  (3.25 ns)

 <State 184>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_14', matmul.cpp:10) [406]  (0 ns)
	'getelementptr' operation ('input_img_addr_14', matmul.cpp:12) [416]  (0 ns)
	'load' operation ('input_img_load_14', matmul.cpp:12) on array 'input_img' [417]  (3.25 ns)

 <State 185>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_14', matmul.cpp:12) on array 'input_img' [417]  (3.25 ns)

 <State 186>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_13', matmul.cpp:12) [421]  (5.7 ns)

 <State 187>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_13', matmul.cpp:12) [421]  (5.7 ns)

 <State 188>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_13', matmul.cpp:12) [421]  (5.7 ns)

 <State 189>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_13', matmul.cpp:12) [421]  (5.7 ns)

 <State 190>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 191>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 192>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 193>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 194>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 195>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [423]  (6.54 ns)

 <State 196>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_14', matmul.cpp:14) [426]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [427]  (3.25 ns)

 <State 197>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_15', matmul.cpp:10) [430]  (0 ns)
	'getelementptr' operation ('input_img_addr_15', matmul.cpp:12) [440]  (0 ns)
	'load' operation ('input_img_load_15', matmul.cpp:12) on array 'input_img' [441]  (3.25 ns)

 <State 198>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_15', matmul.cpp:12) on array 'input_img' [441]  (3.25 ns)

 <State 199>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_14', matmul.cpp:12) [445]  (5.7 ns)

 <State 200>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_14', matmul.cpp:12) [445]  (5.7 ns)

 <State 201>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_14', matmul.cpp:12) [445]  (5.7 ns)

 <State 202>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_14', matmul.cpp:12) [445]  (5.7 ns)

 <State 203>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 204>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 205>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 206>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 207>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 208>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [447]  (6.54 ns)

 <State 209>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_15', matmul.cpp:14) [450]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [451]  (3.25 ns)

 <State 210>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_16', matmul.cpp:10) [454]  (0 ns)
	'getelementptr' operation ('input_img_addr_16', matmul.cpp:12) [464]  (0 ns)
	'load' operation ('input_img_load_16', matmul.cpp:12) on array 'input_img' [465]  (3.25 ns)

 <State 211>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_16', matmul.cpp:12) on array 'input_img' [465]  (3.25 ns)

 <State 212>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_15', matmul.cpp:12) [469]  (5.7 ns)

 <State 213>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_15', matmul.cpp:12) [469]  (5.7 ns)

 <State 214>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_15', matmul.cpp:12) [469]  (5.7 ns)

 <State 215>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_15', matmul.cpp:12) [469]  (5.7 ns)

 <State 216>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 217>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 218>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 219>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 220>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 221>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [471]  (6.54 ns)

 <State 222>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_16', matmul.cpp:14) [474]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [475]  (3.25 ns)

 <State 223>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_17', matmul.cpp:10) [478]  (0 ns)
	'getelementptr' operation ('input_img_addr_17', matmul.cpp:12) [488]  (0 ns)
	'load' operation ('input_img_load_17', matmul.cpp:12) on array 'input_img' [489]  (3.25 ns)

 <State 224>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_17', matmul.cpp:12) on array 'input_img' [489]  (3.25 ns)

 <State 225>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_16', matmul.cpp:12) [493]  (5.7 ns)

 <State 226>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_16', matmul.cpp:12) [493]  (5.7 ns)

 <State 227>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_16', matmul.cpp:12) [493]  (5.7 ns)

 <State 228>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_16', matmul.cpp:12) [493]  (5.7 ns)

 <State 229>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 230>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 231>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 232>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 233>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 234>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [495]  (6.54 ns)

 <State 235>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_17', matmul.cpp:14) [498]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [499]  (3.25 ns)

 <State 236>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_18', matmul.cpp:10) [502]  (0 ns)
	'getelementptr' operation ('input_img_addr_18', matmul.cpp:12) [512]  (0 ns)
	'load' operation ('input_img_load_18', matmul.cpp:12) on array 'input_img' [513]  (3.25 ns)

 <State 237>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_18', matmul.cpp:12) on array 'input_img' [513]  (3.25 ns)

 <State 238>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_17', matmul.cpp:12) [517]  (5.7 ns)

 <State 239>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_17', matmul.cpp:12) [517]  (5.7 ns)

 <State 240>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_17', matmul.cpp:12) [517]  (5.7 ns)

 <State 241>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_17', matmul.cpp:12) [517]  (5.7 ns)

 <State 242>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 243>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 244>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 245>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 246>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 247>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [519]  (6.54 ns)

 <State 248>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_18', matmul.cpp:14) [522]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [523]  (3.25 ns)

 <State 249>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_19', matmul.cpp:10) [526]  (0 ns)
	'getelementptr' operation ('input_img_addr_19', matmul.cpp:12) [536]  (0 ns)
	'load' operation ('input_img_load_19', matmul.cpp:12) on array 'input_img' [537]  (3.25 ns)

 <State 250>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_19', matmul.cpp:12) on array 'input_img' [537]  (3.25 ns)

 <State 251>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_18', matmul.cpp:12) [541]  (5.7 ns)

 <State 252>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_18', matmul.cpp:12) [541]  (5.7 ns)

 <State 253>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_18', matmul.cpp:12) [541]  (5.7 ns)

 <State 254>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_18', matmul.cpp:12) [541]  (5.7 ns)

 <State 255>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 256>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 257>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 258>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 259>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 260>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [543]  (6.54 ns)

 <State 261>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_19', matmul.cpp:14) [546]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [547]  (3.25 ns)

 <State 262>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_20', matmul.cpp:10) [550]  (0 ns)
	'getelementptr' operation ('input_img_addr_20', matmul.cpp:12) [560]  (0 ns)
	'load' operation ('input_img_load_20', matmul.cpp:12) on array 'input_img' [561]  (3.25 ns)

 <State 263>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_20', matmul.cpp:12) on array 'input_img' [561]  (3.25 ns)

 <State 264>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_19', matmul.cpp:12) [565]  (5.7 ns)

 <State 265>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_19', matmul.cpp:12) [565]  (5.7 ns)

 <State 266>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_19', matmul.cpp:12) [565]  (5.7 ns)

 <State 267>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_19', matmul.cpp:12) [565]  (5.7 ns)

 <State 268>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 269>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 270>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 271>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 272>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 273>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [567]  (6.54 ns)

 <State 274>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_20', matmul.cpp:14) [570]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [571]  (3.25 ns)

 <State 275>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_21', matmul.cpp:10) [574]  (0 ns)
	'getelementptr' operation ('input_img_addr_21', matmul.cpp:12) [584]  (0 ns)
	'load' operation ('input_img_load_21', matmul.cpp:12) on array 'input_img' [585]  (3.25 ns)

 <State 276>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_21', matmul.cpp:12) on array 'input_img' [585]  (3.25 ns)

 <State 277>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_20', matmul.cpp:12) [589]  (5.7 ns)

 <State 278>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_20', matmul.cpp:12) [589]  (5.7 ns)

 <State 279>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_20', matmul.cpp:12) [589]  (5.7 ns)

 <State 280>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_20', matmul.cpp:12) [589]  (5.7 ns)

 <State 281>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 282>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 283>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 284>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 285>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 286>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [591]  (6.54 ns)

 <State 287>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_21', matmul.cpp:14) [594]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [595]  (3.25 ns)

 <State 288>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_22', matmul.cpp:10) [598]  (0 ns)
	'getelementptr' operation ('input_img_addr_22', matmul.cpp:12) [608]  (0 ns)
	'load' operation ('input_img_load_22', matmul.cpp:12) on array 'input_img' [609]  (3.25 ns)

 <State 289>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_22', matmul.cpp:12) on array 'input_img' [609]  (3.25 ns)

 <State 290>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_21', matmul.cpp:12) [613]  (5.7 ns)

 <State 291>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_21', matmul.cpp:12) [613]  (5.7 ns)

 <State 292>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_21', matmul.cpp:12) [613]  (5.7 ns)

 <State 293>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_21', matmul.cpp:12) [613]  (5.7 ns)

 <State 294>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 295>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 296>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 297>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 298>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 299>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [615]  (6.54 ns)

 <State 300>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_22', matmul.cpp:14) [618]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [619]  (3.25 ns)

 <State 301>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_23', matmul.cpp:10) [622]  (0 ns)
	'getelementptr' operation ('input_img_addr_23', matmul.cpp:12) [632]  (0 ns)
	'load' operation ('input_img_load_23', matmul.cpp:12) on array 'input_img' [633]  (3.25 ns)

 <State 302>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_23', matmul.cpp:12) on array 'input_img' [633]  (3.25 ns)

 <State 303>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_22', matmul.cpp:12) [637]  (5.7 ns)

 <State 304>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_22', matmul.cpp:12) [637]  (5.7 ns)

 <State 305>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_22', matmul.cpp:12) [637]  (5.7 ns)

 <State 306>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_22', matmul.cpp:12) [637]  (5.7 ns)

 <State 307>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 308>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 309>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 310>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 311>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 312>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [639]  (6.54 ns)

 <State 313>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_23', matmul.cpp:14) [642]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [643]  (3.25 ns)

 <State 314>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_24', matmul.cpp:10) [646]  (0 ns)
	'getelementptr' operation ('input_img_addr_24', matmul.cpp:12) [656]  (0 ns)
	'load' operation ('input_img_load_24', matmul.cpp:12) on array 'input_img' [657]  (3.25 ns)

 <State 315>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_24', matmul.cpp:12) on array 'input_img' [657]  (3.25 ns)

 <State 316>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_23', matmul.cpp:12) [661]  (5.7 ns)

 <State 317>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_23', matmul.cpp:12) [661]  (5.7 ns)

 <State 318>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_23', matmul.cpp:12) [661]  (5.7 ns)

 <State 319>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_23', matmul.cpp:12) [661]  (5.7 ns)

 <State 320>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 321>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 322>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 323>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 324>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 325>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [663]  (6.54 ns)

 <State 326>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_24', matmul.cpp:14) [666]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [667]  (3.25 ns)

 <State 327>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_25', matmul.cpp:10) [670]  (0 ns)
	'getelementptr' operation ('input_img_addr_25', matmul.cpp:12) [680]  (0 ns)
	'load' operation ('input_img_load_25', matmul.cpp:12) on array 'input_img' [681]  (3.25 ns)

 <State 328>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_25', matmul.cpp:12) on array 'input_img' [681]  (3.25 ns)

 <State 329>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_24', matmul.cpp:12) [685]  (5.7 ns)

 <State 330>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_24', matmul.cpp:12) [685]  (5.7 ns)

 <State 331>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_24', matmul.cpp:12) [685]  (5.7 ns)

 <State 332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_24', matmul.cpp:12) [685]  (5.7 ns)

 <State 333>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 334>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 335>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 336>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 337>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 338>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [687]  (6.54 ns)

 <State 339>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_25', matmul.cpp:14) [690]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [691]  (3.25 ns)

 <State 340>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_26', matmul.cpp:10) [694]  (0 ns)
	'getelementptr' operation ('input_img_addr_26', matmul.cpp:12) [704]  (0 ns)
	'load' operation ('input_img_load_26', matmul.cpp:12) on array 'input_img' [705]  (3.25 ns)

 <State 341>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_26', matmul.cpp:12) on array 'input_img' [705]  (3.25 ns)

 <State 342>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_25', matmul.cpp:12) [709]  (5.7 ns)

 <State 343>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_25', matmul.cpp:12) [709]  (5.7 ns)

 <State 344>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_25', matmul.cpp:12) [709]  (5.7 ns)

 <State 345>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_25', matmul.cpp:12) [709]  (5.7 ns)

 <State 346>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 347>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 348>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 349>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 350>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 351>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [711]  (6.54 ns)

 <State 352>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_26', matmul.cpp:14) [714]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [715]  (3.25 ns)

 <State 353>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_27', matmul.cpp:10) [718]  (0 ns)
	'getelementptr' operation ('input_img_addr_27', matmul.cpp:12) [728]  (0 ns)
	'load' operation ('input_img_load_27', matmul.cpp:12) on array 'input_img' [729]  (3.25 ns)

 <State 354>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_27', matmul.cpp:12) on array 'input_img' [729]  (3.25 ns)

 <State 355>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_26', matmul.cpp:12) [733]  (5.7 ns)

 <State 356>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_26', matmul.cpp:12) [733]  (5.7 ns)

 <State 357>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_26', matmul.cpp:12) [733]  (5.7 ns)

 <State 358>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_26', matmul.cpp:12) [733]  (5.7 ns)

 <State 359>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 360>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 361>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 362>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 363>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 364>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [735]  (6.54 ns)

 <State 365>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_27', matmul.cpp:14) [738]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [739]  (3.25 ns)

 <State 366>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_28', matmul.cpp:10) [742]  (0 ns)
	'getelementptr' operation ('input_img_addr_28', matmul.cpp:12) [752]  (0 ns)
	'load' operation ('input_img_load_28', matmul.cpp:12) on array 'input_img' [753]  (3.25 ns)

 <State 367>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_28', matmul.cpp:12) on array 'input_img' [753]  (3.25 ns)

 <State 368>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_27', matmul.cpp:12) [757]  (5.7 ns)

 <State 369>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_27', matmul.cpp:12) [757]  (5.7 ns)

 <State 370>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_27', matmul.cpp:12) [757]  (5.7 ns)

 <State 371>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_27', matmul.cpp:12) [757]  (5.7 ns)

 <State 372>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 373>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 374>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 375>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 376>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 377>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [759]  (6.54 ns)

 <State 378>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_28', matmul.cpp:14) [762]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [763]  (3.25 ns)

 <State 379>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_29', matmul.cpp:10) [766]  (0 ns)
	'getelementptr' operation ('input_img_addr_29', matmul.cpp:12) [776]  (0 ns)
	'load' operation ('input_img_load_29', matmul.cpp:12) on array 'input_img' [777]  (3.25 ns)

 <State 380>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_29', matmul.cpp:12) on array 'input_img' [777]  (3.25 ns)

 <State 381>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_28', matmul.cpp:12) [781]  (5.7 ns)

 <State 382>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_28', matmul.cpp:12) [781]  (5.7 ns)

 <State 383>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_28', matmul.cpp:12) [781]  (5.7 ns)

 <State 384>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_28', matmul.cpp:12) [781]  (5.7 ns)

 <State 385>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 386>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 387>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 388>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 389>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 390>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [783]  (6.54 ns)

 <State 391>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_29', matmul.cpp:14) [786]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [787]  (3.25 ns)

 <State 392>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_30', matmul.cpp:10) [790]  (0 ns)
	'getelementptr' operation ('input_img_addr_30', matmul.cpp:12) [800]  (0 ns)
	'load' operation ('input_img_load_30', matmul.cpp:12) on array 'input_img' [801]  (3.25 ns)

 <State 393>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_30', matmul.cpp:12) on array 'input_img' [801]  (3.25 ns)

 <State 394>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_29', matmul.cpp:12) [805]  (5.7 ns)

 <State 395>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_29', matmul.cpp:12) [805]  (5.7 ns)

 <State 396>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_29', matmul.cpp:12) [805]  (5.7 ns)

 <State 397>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_29', matmul.cpp:12) [805]  (5.7 ns)

 <State 398>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 399>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 400>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 401>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 402>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 403>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [807]  (6.54 ns)

 <State 404>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_30', matmul.cpp:14) [810]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [811]  (3.25 ns)

 <State 405>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:10) with incoming values : ('add_ln10_31', matmul.cpp:10) [814]  (0 ns)
	'getelementptr' operation ('input_img_addr_31', matmul.cpp:12) [824]  (0 ns)
	'load' operation ('input_img_load_31', matmul.cpp:12) on array 'input_img' [825]  (3.25 ns)

 <State 406>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load_31', matmul.cpp:12) on array 'input_img' [825]  (3.25 ns)

 <State 407>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_30', matmul.cpp:12) [829]  (5.7 ns)

 <State 408>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_30', matmul.cpp:12) [829]  (5.7 ns)

 <State 409>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_30', matmul.cpp:12) [829]  (5.7 ns)

 <State 410>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_30', matmul.cpp:12) [829]  (5.7 ns)

 <State 411>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 412>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 413>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 414>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 415>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 416>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', matmul.cpp:12) [831]  (6.54 ns)

 <State 417>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_31', matmul.cpp:14) [834]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum' on array 'output_0' [835]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
