MODULE Circuit(z)
VAR
  x: boolean;
  y: boolean;
ASSIGN
   init(x) := TRUE;
   init(y) := TRUE;
   init(z) := TRUE;
   

   next(x) :=
	case
	   (x=z)&(x=y) : {x, !x};
	   (x=z)&!(y=z)   : !x;
	   TRUE        : x;	
        esac;
   next(y) :=
	case
          (y=z)&(y=x) : {y, !y};
          (y=z)&!(x=z) : !y;
          TRUE : y;
	esac;
   next(z) :=
       case
        TRUE : z = (next(x)&next(y) | next(x)&z | next(y)&z);
       esac;

DEFINE
   n := x=y;	

MODULE Join(z1, z2, z3)


ASSIGN
   init(z3) := TRUE;
  
   next(z3) := ((z1 & z2) | (z2 & z3) | (z1 & z3) );
    
        

MODULE main
VAR 
  o1 : boolean;
  o2 : boolean;
  o3 : boolean;
  o4 : boolean;
  o5 : boolean;
  o6 : boolean; 
  o7 : boolean;
  o8 : boolean;
  o9 : boolean;
  o10 : boolean;
  o11 : boolean;
  o12 : boolean;
  o13 : boolean; 
  o14 : boolean; 
  o15 : boolean; 
  c1 : process Circuit(o1);
  c2 : process Circuit(o2);
  c3 : process Circuit(o3);
  c4 : process Circuit(o4);
  c5 : process Circuit(o5);
  c6 : process Circuit(o6);
  c7 : process Circuit(o7);
  c8 : process Circuit(o8);

  j1 : process Join(o1, o2, o9);
  j2 : process Join(o3, o4, o10);
  j3 : process Join(o5, o6, o11);
  j4 : process Join(o7, o8, o12);
  j5 : process Join(o9, o10,o13);
  j6 : process Join(o11,o12,o14);
  j7 : process Join(o13, o14, o15);



SPEC
--P1:
 !E[c1.n U c1.n & (((c1.x | c1.y) & !c1.z) | (!c1.z & (E[!c1.z & c1.n U c1.n & (c1.x | c1.y) & (EG c1.n)])))]

--P2:
--AG(!c1.n -> AF(c1.n))
  
