 
****************************************
Report : area
Design : xed_decoder_9
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:49:55 2025
****************************************

Library(s) Used:

    saed14rvt_base_tt0p8v25c (File: /home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db)

Number of ports:                         3483
Number of nets:                         10074
Number of cells:                         7632
Number of combinational cells:           7615
Number of sequential cells:                 8
Number of macros/black boxes:               0
Number of buf/inv:                       1634
Number of references:                     100

Combinational area:               5413.603180
Buf/Inv area:                      913.352384
Noncombinational area:               8.524800
Macro/Black Box area:                0.000000
Net Interconnect area:            2999.343507

Total cell area:                  5422.127981
Total area:                       8421.471487

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  --------------
xed_decoder_9                     5422.1280    100.0  2600.0196     8.5248  0.0000  xed_decoder_9
crc_check0                         317.5488      5.9   317.5488     0.0000  0.0000  crc_atm_8bit_0
crc_check1                         315.0624      5.8   315.0624     0.0000  0.0000  crc_atm_8bit_8
crc_check2                         320.2128      5.9   320.2128     0.0000  0.0000  crc_atm_8bit_7
crc_check3                         330.6024      6.1   330.6024     0.0000  0.0000  crc_atm_8bit_6
crc_check4                         310.2672      5.7   310.2672     0.0000  0.0000  crc_atm_8bit_5
crc_check5                         341.8356      6.3   341.8356     0.0000  0.0000  crc_atm_8bit_4
crc_check6                         325.9848      6.0   325.9848     0.0000  0.0000  crc_atm_8bit_3
crc_check7                         334.9980      6.2   334.9980     0.0000  0.0000  crc_atm_8bit_2
crc_xor_check                      217.0716      4.0   217.0716     0.0000  0.0000  crc_atm_8bit_1
--------------------------------  ---------  -------  ---------  ---------  ------  --------------
Total                                                 5413.6032     8.5248  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                            Estimated  Perc. of
  Module    Implem.  Count       Area cell area
  --------- -------  ----- ---------- ---------
  DW01_add      rpl      4     8.5692      0.2%
  DW01_cmp6     rpl     10    57.2760      1.1%
  --------- -------  ----- ---------- ---------
  Total:                14    65.8452      1.2%

Total synthetic cell area:              65.8452  1.2%  (estimated)

1
