/*******************************************************************************
    Verilog netlist generated by IPGEN Lattice Propel (64-bit)
    2025.1.0.2509231446_sp1
    Soft IP Version: 2.0.1
    2025 12 08 21:09:07
*******************************************************************************/
/*******************************************************************************
    Wrapper Module generated per user settings.
*******************************************************************************/
module SPI_4wire_inst (clk_i, rst_n_i, sclk_i, PSEL, PENABLE, PADDR, PWRITE,
    PWDATA, PRDATA, PREADY, PSLVERR, SCLK, DC, CS, SDIN, RST)/* synthesis ORIG_MODULE_NAME="SPI_4wire_inst" */ /* synthesis LATTICE_IP_GENERATED="1" */;
    input  clk_i;
    input  rst_n_i;
    input  sclk_i;
    input  PSEL;
    input  PENABLE;
    input  [7:0]  PADDR;
    input  PWRITE;
    input  [31:0]  PWDATA;
    output  [31:0]  PRDATA;
    output  PREADY;
    output  PSLVERR;
    output  SCLK;
    output  DC;
    output  CS;
    output  SDIN;
    output  RST;
    apb_to_spi apb_to_spi_inst(.clk_i(clk_i),
        .rst_n_i(rst_n_i),
        .sclk_i(sclk_i),
        .PSEL(PSEL),
        .PENABLE(PENABLE),
        .PADDR(PADDR[7:0]),
        .PWRITE(PWRITE),
        .PWDATA(PWDATA[31:0]),
        .PRDATA(PRDATA[31:0]),
        .PREADY(PREADY),
        .PSLVERR(PSLVERR),
        .SCLK(SCLK),
        .DC(DC),
        .CS(CS),
        .SDIN(SDIN),
        .RST(RST));
endmodule