# PROCESSOR DISSECTION REPORT
An in-depth investigation of *Intel Core i3-8300* and *ARM Cortex R5* processors(one from CISC architecture and the other from RISC architecture) covering the areas given below:

* Instruction Set Architecture of the Processor (Instruction Set, Instruction classes and Instruction Format)
* Micro-Architecture (Data Path and the Controller)
* ALU functions
* Cache Memory and Memory Interfacing
* Timing related to Memory

**Click [Here](https://github.com/bimalka98/EN2030-Processor-Dissection/blob/master/Group32_processor_dissection_180609_180616_180631.pdf) to view the report.**

## Composed by,
1. [SIRITHUNGA M.R.A.](https://github.com/SIRITHUNGA98)
2. [SOMARATHNE P.M.P.H.](https://github.com/PamudithaSomarathne)
3. [THALAGALA B.P.](https://github.com/bimalka98)

## Dissected processors

### *Intel Core i3-8300*
Core i3-8300 is a desktop processor released in Q'2 of 2018 by Intel Corporation. It is based on Coffee Lake
microarchitecture and manufactured using 14nm process. This processor is developed as a low-end performance
processor with four cores, 4 threads, 3.7GHz base frequency, 8MB Intel Smart Cache and 62 W Thermal Design
Power(TDP).

![i3](https://github.com/bimalka98/EN2030-Processor-Dissection/blob/master/Source%20Files/figures/int3.JPG)

### *ARM Cortex R5*
Cortex-R5 is a 32-bit processor by Arm Holdings, optimized for embedded real-time mission critical applications. The
processor was introduced in 2011.

![r5](https://github.com/bimalka98/EN2030-Processor-Dissection/blob/master/Source%20Files/figures/r5.JPG)

## Referenes


1. [Arm architecture reference manual(armv7-a and armv7-r edition)](https://developer.arm.com/documentation/ddi0406/latest/)
2. [Arm cortex-r series programmer's guide](https://developer.arm.com/documentation/den0042/a/)
3. [Coffee Lake - Microarchitectures - Intel - WikiChip](https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake)
4. [Cortex-r5 technical reference manual](https://developer.arm.com/documentation/ddi0460/d)
5. [Denition of microarchitecture](https://www.pcmag.com/encyclopedia/term/microarchitecture)
6. [Intel® 64 and IA-32 Architectures Developer's Manual: Vol. 2A](https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-vol-2a-manual.html)
7. [Intel® 64 and IA-32 Architectures Optimization Reference Manual](https://www.intel.com/content/www/us/en/develop/download/intel-64-and-ia-32-architectures-optimization-reference-manual.html)
8. [Intel® Core™ i3-8300 Processor (8M Cache, 3.70 GHz) Product Specications](https://ark.intel.com/content/www/us/en/ark/products/129942/intel-core-i3-8300-processor-8m-cache-3-70-ghz.html)
9. [Introduction to x64 Assembly](https://www.intel.com/content/www/us/en/develop/articles/introduction-to-x64-assembly.html)
10. [Kaby Lake - Microarchitectures - Intel - WikiChip](https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake)
11. [Skylake (client) - Microarchitectures - Intel - WikiChip](https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client))
12. [Software Techniques for Shared-Cache Multi-Core Systems](https://www.intel.com/content/www/us/en/develop/articles/software-techniques-for-shared-cache-multi-core-systems.html)
13. [How Microprocessors Work](https://computer.howstuffworks.com/microprocessor.htm,)
14. [ARM Cortex-R](https://en.wikipedia.org/w/index.php?title=ARM_Cortex-R&oldid=977947427,)
16. [Arm Ltd. Cortex-R5](https://developer.arm.com/ip-products/processors/cortex-r/cortex-r5)
