{
  "module_name": "intel-ipu3.h",
  "hash_id": "8dfe68dc3ecb8e2ae445a8d328eb8588aa2079647d48fe2a6ab9bb62fd891c4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/ipu3/include/uapi/intel-ipu3.h",
  "human_readable_source": " \n \n\n#ifndef __IPU3_UAPI_H\n#define __IPU3_UAPI_H\n\n#include <linux/types.h>\n\n \n\n \n \n#define V4L2_META_FMT_IPU3_PARAMS\tv4l2_fourcc('i', 'p', '3', 'p')\n \n#define V4L2_META_FMT_IPU3_STAT_3A\tv4l2_fourcc('i', 'p', '3', 's')\n\n \n#define V4L2_CID_INTEL_IPU3_BASE\t(V4L2_CID_USER_BASE + 0x10c0)\n#define V4L2_CID_INTEL_IPU3_MODE\t(V4L2_CID_INTEL_IPU3_BASE + 1)\n\n \n\n#define IPU3_UAPI_MAX_STRIPES\t\t\t\t2\n#define IPU3_UAPI_MAX_BUBBLE_SIZE\t\t\t10\n\n#define IPU3_UAPI_GRID_START_MASK\t\t\t((1 << 12) - 1)\n#define IPU3_UAPI_GRID_Y_START_EN\t\t\t(1 << 15)\n\n \n#define IPU3_UAPI_AWB_RGBS_THR_B_EN\t\t\t(1 << 14)\n#define IPU3_UAPI_AWB_RGBS_THR_B_INCL_SAT\t\t(1 << 15)\n\n \nstruct ipu3_uapi_grid_config {\n\t__u8 width;\n\t__u8 height;\n\t__u16 block_width_log2:3;\n\t__u16 block_height_log2:3;\n\t__u16 height_per_slice:8;\n\t__u16 x_start;\n\t__u16 y_start;\n\t__u16 x_end;\n\t__u16 y_end;\n} __packed;\n\n \nstruct ipu3_uapi_awb_set_item {\n\t__u8 Gr_avg;\n\t__u8 R_avg;\n\t__u8 B_avg;\n\t__u8 Gb_avg;\n\t__u8 sat_ratio;\n\t__u8 padding0;\n\t__u8 padding1;\n\t__u8 padding2;\n} __attribute__((packed));\n\n \n#define IPU3_UAPI_AWB_MAX_SETS\t\t\t\t60\n \n#define IPU3_UAPI_AWB_SET_SIZE\t\t\t\t160\n#define IPU3_UAPI_AWB_SPARE_FOR_BUBBLES \\\n\t(IPU3_UAPI_MAX_BUBBLE_SIZE * IPU3_UAPI_MAX_STRIPES)\n#define IPU3_UAPI_AWB_MAX_BUFFER_SIZE \\\n\t(IPU3_UAPI_AWB_MAX_SETS * \\\n\t (IPU3_UAPI_AWB_SET_SIZE + IPU3_UAPI_AWB_SPARE_FOR_BUBBLES))\n\n \nstruct ipu3_uapi_awb_raw_buffer {\n\tstruct ipu3_uapi_awb_set_item meta_data[IPU3_UAPI_AWB_MAX_BUFFER_SIZE]\n\t\t__attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_awb_config_s {\n\t__u16 rgbs_thr_gr;\n\t__u16 rgbs_thr_r;\n\t__u16 rgbs_thr_gb;\n\t__u16 rgbs_thr_b;\n\tstruct ipu3_uapi_grid_config grid;\n} __attribute__((aligned(32))) __packed;\n\n \nstruct ipu3_uapi_awb_config {\n\tstruct ipu3_uapi_awb_config_s config __attribute__((aligned(32)));\n} __packed;\n\n#define IPU3_UAPI_AE_COLORS\t\t\t\t4\t \n#define IPU3_UAPI_AE_BINS\t\t\t\t256\n#define IPU3_UAPI_AE_WEIGHTS\t\t\t\t96\n\n \nstruct ipu3_uapi_ae_raw_buffer {\n\t__u32 vals[IPU3_UAPI_AE_BINS * IPU3_UAPI_AE_COLORS];\n} __packed;\n\n \nstruct ipu3_uapi_ae_raw_buffer_aligned {\n\tstruct ipu3_uapi_ae_raw_buffer buff __attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_ae_grid_config {\n\t__u8 width;\n\t__u8 height;\n\t__u8 block_width_log2:4;\n\t__u8 block_height_log2:4;\n\t__u8 reserved0:5;\n\t__u8 ae_en:1;\n\t__u8 rst_hist_array:1;\n\t__u8 done_rst_hist_array:1;\n\t__u16 x_start;\n\t__u16 y_start;\n\t__u16 x_end;\n\t__u16 y_end;\n} __packed;\n\n \nstruct ipu3_uapi_ae_weight_elem {\n\t__u32 cell0:4;\n\t__u32 cell1:4;\n\t__u32 cell2:4;\n\t__u32 cell3:4;\n\t__u32 cell4:4;\n\t__u32 cell5:4;\n\t__u32 cell6:4;\n\t__u32 cell7:4;\n} __packed;\n\n \nstruct ipu3_uapi_ae_ccm {\n\t__u16 gain_gr;\n\t__u16 gain_r;\n\t__u16 gain_b;\n\t__u16 gain_gb;\n\t__s16 mat[16];\n} __packed;\n\n \nstruct ipu3_uapi_ae_config {\n\tstruct ipu3_uapi_ae_grid_config grid_cfg __attribute__((aligned(32)));\n\tstruct ipu3_uapi_ae_weight_elem weights[IPU3_UAPI_AE_WEIGHTS]\n\t\t\t\t\t\t__attribute__((aligned(32)));\n\tstruct ipu3_uapi_ae_ccm ae_ccm __attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_af_filter_config {\n\tstruct {\n\t\t__u8 a1;\n\t\t__u8 a2;\n\t\t__u8 a3;\n\t\t__u8 a4;\n\t} y1_coeff_0;\n\tstruct {\n\t\t__u8 a5;\n\t\t__u8 a6;\n\t\t__u8 a7;\n\t\t__u8 a8;\n\t} y1_coeff_1;\n\tstruct {\n\t\t__u8 a9;\n\t\t__u8 a10;\n\t\t__u8 a11;\n\t\t__u8 a12;\n\t} y1_coeff_2;\n\n\t__u32 y1_sign_vec;\n\n\tstruct {\n\t\t__u8 a1;\n\t\t__u8 a2;\n\t\t__u8 a3;\n\t\t__u8 a4;\n\t} y2_coeff_0;\n\tstruct {\n\t\t__u8 a5;\n\t\t__u8 a6;\n\t\t__u8 a7;\n\t\t__u8 a8;\n\t} y2_coeff_1;\n\tstruct {\n\t\t__u8 a9;\n\t\t__u8 a10;\n\t\t__u8 a11;\n\t\t__u8 a12;\n\t} y2_coeff_2;\n\n\t__u32 y2_sign_vec;\n\n\tstruct {\n\t\t__u8 y_gen_rate_gr;\n\t\t__u8 y_gen_rate_r;\n\t\t__u8 y_gen_rate_b;\n\t\t__u8 y_gen_rate_gb;\n\t} y_calc;\n\n\tstruct {\n\t\t__u32 reserved0:8;\n\t\t__u32 y1_nf:4;\n\t\t__u32 reserved1:4;\n\t\t__u32 y2_nf:4;\n\t\t__u32 reserved2:12;\n\t} nf;\n} __packed;\n\n#define IPU3_UAPI_AF_MAX_SETS\t\t\t\t24\n#define IPU3_UAPI_AF_MD_ITEM_SIZE\t\t\t4\n#define IPU3_UAPI_AF_SPARE_FOR_BUBBLES \\\n\t(IPU3_UAPI_MAX_BUBBLE_SIZE * IPU3_UAPI_MAX_STRIPES * \\\n\t IPU3_UAPI_AF_MD_ITEM_SIZE)\n#define IPU3_UAPI_AF_Y_TABLE_SET_SIZE\t\t\t128\n#define IPU3_UAPI_AF_Y_TABLE_MAX_SIZE \\\n\t(IPU3_UAPI_AF_MAX_SETS * \\\n\t (IPU3_UAPI_AF_Y_TABLE_SET_SIZE + IPU3_UAPI_AF_SPARE_FOR_BUBBLES) * \\\n\t IPU3_UAPI_MAX_STRIPES)\n\n \nstruct ipu3_uapi_af_raw_buffer {\n\t__u8 y_table[IPU3_UAPI_AF_Y_TABLE_MAX_SIZE] __attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_af_config_s {\n\tstruct ipu3_uapi_af_filter_config filter_config __attribute__((aligned(32)));\n\t__u8 padding[4];\n\tstruct ipu3_uapi_grid_config grid_cfg __attribute__((aligned(32)));\n} __packed;\n\n#define IPU3_UAPI_AWB_FR_MAX_SETS\t\t\t24\n#define IPU3_UAPI_AWB_FR_MD_ITEM_SIZE\t\t\t8\n#define IPU3_UAPI_AWB_FR_BAYER_TBL_SIZE\t\t\t256\n#define IPU3_UAPI_AWB_FR_SPARE_FOR_BUBBLES \\\n\t(IPU3_UAPI_MAX_BUBBLE_SIZE * IPU3_UAPI_MAX_STRIPES * \\\n\t IPU3_UAPI_AWB_FR_MD_ITEM_SIZE)\n#define IPU3_UAPI_AWB_FR_BAYER_TABLE_MAX_SIZE \\\n\t(IPU3_UAPI_AWB_FR_MAX_SETS * \\\n\t(IPU3_UAPI_AWB_FR_BAYER_TBL_SIZE + \\\n\t IPU3_UAPI_AWB_FR_SPARE_FOR_BUBBLES) * IPU3_UAPI_MAX_STRIPES)\n\n \nstruct ipu3_uapi_awb_fr_raw_buffer {\n\t__u8 meta_data[IPU3_UAPI_AWB_FR_BAYER_TABLE_MAX_SIZE]\n\t\t__attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_awb_fr_config_s {\n\tstruct ipu3_uapi_grid_config grid_cfg;\n\t__u8 bayer_coeff[6];\n\t__u16 reserved1;\n\t__u32 bayer_sign;\n\t__u8 bayer_nf;\n\t__u8 reserved2[7];\n} __packed;\n\n \nstruct ipu3_uapi_4a_config {\n\tstruct ipu3_uapi_awb_config_s awb_config __attribute__((aligned(32)));\n\tstruct ipu3_uapi_ae_grid_config ae_grd_config;\n\t__u8 padding[20];\n\tstruct ipu3_uapi_af_config_s af_config;\n\tstruct ipu3_uapi_awb_fr_config_s awb_fr_config\n\t\t__attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_bubble_info {\n\t__u32 num_of_stripes __attribute__((aligned(32)));\n\t__u8 padding[28];\n\t__u32 num_sets;\n\t__u8 padding1[28];\n\t__u32 size_of_set;\n\t__u8 padding2[28];\n\t__u32 bubble_size;\n\t__u8 padding3[28];\n} __packed;\n\n \nstruct ipu3_uapi_stats_3a_bubble_info_per_stripe {\n\tstruct ipu3_uapi_bubble_info awb[IPU3_UAPI_MAX_STRIPES];\n\tstruct ipu3_uapi_bubble_info af[IPU3_UAPI_MAX_STRIPES];\n\tstruct ipu3_uapi_bubble_info awb_fr[IPU3_UAPI_MAX_STRIPES];\n} __packed;\n\n \nstruct ipu3_uapi_ff_status {\n\t__u32 awb_en __attribute__((aligned(32)));\n\t__u8 padding[28];\n\t__u32 ae_en;\n\t__u8 padding1[28];\n\t__u32 af_en;\n\t__u8 padding2[28];\n\t__u32 awb_fr_en;\n\t__u8 padding3[28];\n} __packed;\n\n \nstruct ipu3_uapi_stats_3a {\n\tstruct ipu3_uapi_awb_raw_buffer awb_raw_buffer;\n\tstruct ipu3_uapi_ae_raw_buffer_aligned\n\t\t\tae_raw_buffer[IPU3_UAPI_MAX_STRIPES];\n\tstruct ipu3_uapi_af_raw_buffer af_raw_buffer;\n\tstruct ipu3_uapi_awb_fr_raw_buffer awb_fr_raw_buffer;\n\tstruct ipu3_uapi_4a_config stats_4a_config;\n\t__u32 ae_join_buffers;\n\t__u8 padding[28];\n\tstruct ipu3_uapi_stats_3a_bubble_info_per_stripe\n\t\t\tstats_3a_bubble_per_stripe;\n\tstruct ipu3_uapi_ff_status stats_3a_status;\n} __packed;\n\n \n\n#define IPU3_UAPI_ISP_VEC_ELEMS\t\t\t\t64\n#define IPU3_UAPI_ISP_TNR3_VMEM_LEN\t\t\t9\n\n#define IPU3_UAPI_BNR_LUT_SIZE\t\t\t\t32\n\n \n#define IPU3_UAPI_GAMMA_CORR_LUT_ENTRIES\t\t256\n\n \n#define IPU3_UAPI_SHD_MAX_CELLS_PER_SET\t\t\t146\n#define IPU3_UAPI_SHD_MAX_CFG_SETS\t\t\t28\n \n#define IPU3_UAPI_SHD_BLGR_NF_SHIFT\t\t\t13\n#define IPU3_UAPI_SHD_BLGR_NF_MASK\t\t\t7\n\n#define IPU3_UAPI_YUVP2_TCC_MACC_TABLE_ELEMENTS\t\t16\n#define IPU3_UAPI_YUVP2_TCC_INV_Y_LUT_ELEMENTS\t\t14\n#define IPU3_UAPI_YUVP2_TCC_GAIN_PCWL_LUT_ELEMENTS\t258\n#define IPU3_UAPI_YUVP2_TCC_R_SQR_LUT_ELEMENTS\t\t24\n\n#define IPU3_UAPI_ANR_LUT_SIZE\t\t\t\t26\n#define IPU3_UAPI_ANR_PYRAMID_SIZE\t\t\t22\n\n#define IPU3_UAPI_LIN_LUT_SIZE\t\t\t\t64\n\n \n\n \nstruct ipu3_uapi_bnr_static_config_wb_gains_config {\n\t__u16 gr;\n\t__u16 r;\n\t__u16 b;\n\t__u16 gb;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_wb_gains_thr_config {\n\t__u8 gr;\n\t__u8 r;\n\t__u8 b;\n\t__u8 gb;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_thr_coeffs_config {\n\t__u32 cf:13;\n\t__u32 reserved0:3;\n\t__u32 cg:5;\n\t__u32 ci:5;\n\t__u32 reserved1:1;\n\t__u32 r_nf:5;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_thr_ctrl_shd_config {\n\t__u8 gr;\n\t__u8 r;\n\t__u8 b;\n\t__u8 gb;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_opt_center_config {\n\t__s32 x_reset:13;\n\t__u32 reserved0:3;\n\t__s32 y_reset:13;\n\t__u32 reserved2:3;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_lut_config {\n\t__u8 values[IPU3_UAPI_BNR_LUT_SIZE];\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_bp_ctrl_config {\n\t__u32 bp_thr_gain:5;\n\t__u32 reserved0:2;\n\t__u32 defect_mode:1;\n\t__u32 bp_gain:6;\n\t__u32 reserved1:18;\n\t__u32 w0_coeff:4;\n\t__u32 reserved2:4;\n\t__u32 w1_coeff:4;\n\t__u32 reserved3:20;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_dn_detect_ctrl_config {\n\t__u32 alpha:4;\n\t__u32 beta:4;\n\t__u32 gamma:4;\n\t__u32 reserved0:4;\n\t__u32 max_inf:4;\n\t__u32 reserved1:7;\n\t__u32 gd_enable:1;\n\t__u32 bpc_enable:1;\n\t__u32 bnr_enable:1;\n\t__u32 ff_enable:1;\n\t__u32 reserved2:1;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_opt_center_sqr_config {\n\t__u32 x_sqr_reset;\n\t__u32 y_sqr_reset;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config {\n\tstruct ipu3_uapi_bnr_static_config_wb_gains_config wb_gains;\n\tstruct ipu3_uapi_bnr_static_config_wb_gains_thr_config wb_gains_thr;\n\tstruct ipu3_uapi_bnr_static_config_thr_coeffs_config thr_coeffs;\n\tstruct ipu3_uapi_bnr_static_config_thr_ctrl_shd_config thr_ctrl_shd;\n\tstruct ipu3_uapi_bnr_static_config_opt_center_config opt_center;\n\tstruct ipu3_uapi_bnr_static_config_lut_config lut;\n\tstruct ipu3_uapi_bnr_static_config_bp_ctrl_config bp_ctrl;\n\tstruct ipu3_uapi_bnr_static_config_dn_detect_ctrl_config dn_detect_ctrl;\n\t__u32 column_size;\n\tstruct ipu3_uapi_bnr_static_config_opt_center_sqr_config opt_center_sqr;\n} __packed;\n\n \nstruct ipu3_uapi_bnr_static_config_green_disparity {\n\t__u32 gd_red:6;\n\t__u32 reserved0:2;\n\t__u32 gd_green:6;\n\t__u32 reserved1:2;\n\t__u32 gd_blue:6;\n\t__u32 reserved2:10;\n\t__u32 gd_black:14;\n\t__u32 reserved3:2;\n\t__u32 gd_shading:7;\n\t__u32 reserved4:1;\n\t__u32 gd_support:2;\n\t__u32 reserved5:1;\n\t__u32 gd_clip:1;\n\t__u32 gd_central_weight:4;\n} __packed;\n\n \nstruct ipu3_uapi_dm_config {\n\t__u32 dm_en:1;\n\t__u32 ch_ar_en:1;\n\t__u32 fcc_en:1;\n\t__u32 reserved0:13;\n\t__u32 frame_width:16;\n\n\t__u32 gamma_sc:5;\n\t__u32 reserved1:3;\n\t__u32 lc_ctrl:5;\n\t__u32 reserved2:3;\n\t__u32 cr_param1:5;\n\t__u32 reserved3:3;\n\t__u32 cr_param2:5;\n\t__u32 reserved4:3;\n\n\t__u32 coring_param:5;\n\t__u32 reserved5:27;\n} __packed;\n\n \nstruct ipu3_uapi_ccm_mat_config {\n\t__s16 coeff_m11;\n\t__s16 coeff_m12;\n\t__s16 coeff_m13;\n\t__s16 coeff_o_r;\n\t__s16 coeff_m21;\n\t__s16 coeff_m22;\n\t__s16 coeff_m23;\n\t__s16 coeff_o_g;\n\t__s16 coeff_m31;\n\t__s16 coeff_m32;\n\t__s16 coeff_m33;\n\t__s16 coeff_o_b;\n} __packed;\n\n \nstruct ipu3_uapi_gamma_corr_ctrl {\n\t__u32 enable:1;\n\t__u32 reserved:31;\n} __packed;\n\n \nstruct ipu3_uapi_gamma_corr_lut {\n\t__u16 lut[IPU3_UAPI_GAMMA_CORR_LUT_ENTRIES];\n} __packed;\n\n \nstruct ipu3_uapi_gamma_config {\n\tstruct ipu3_uapi_gamma_corr_ctrl gc_ctrl __attribute__((aligned(32)));\n\tstruct ipu3_uapi_gamma_corr_lut gc_lut __attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_csc_mat_config {\n\t__s16 coeff_c11;\n\t__s16 coeff_c12;\n\t__s16 coeff_c13;\n\t__s16 coeff_b1;\n\t__s16 coeff_c21;\n\t__s16 coeff_c22;\n\t__s16 coeff_c23;\n\t__s16 coeff_b2;\n\t__s16 coeff_c31;\n\t__s16 coeff_c32;\n\t__s16 coeff_c33;\n\t__s16 coeff_b3;\n} __packed;\n\n \nstruct ipu3_uapi_cds_params {\n\t__u32 ds_c00:2;\n\t__u32 ds_c01:2;\n\t__u32 ds_c02:2;\n\t__u32 ds_c03:2;\n\t__u32 ds_c10:2;\n\t__u32 ds_c11:2;\n\t__u32 ds_c12:2;\n\t__u32 ds_c13:2;\n\t__u32 ds_nf:5;\n\t__u32 reserved0:3;\n\t__u32 csc_en:1;\n\t__u32 uv_bin_output:1;\n\t__u32 reserved1:6;\n} __packed;\n\n \nstruct ipu3_uapi_shd_grid_config {\n\t \n\t__u8 width;\n\t__u8 height;\n\t__u8 block_width_log2:3;\n\t__u8 reserved0:1;\n\t__u8 block_height_log2:3;\n\t__u8 reserved1:1;\n\t__u8 grid_height_per_slice;\n\t \n\t__s16 x_start;\n\t__s16 y_start;\n} __packed;\n\n \nstruct ipu3_uapi_shd_general_config {\n\t__u32 init_set_vrt_offst_ul:8;\n\t__u32 shd_enable:1;\n\t__u32 gain_factor:2;\n\t__u32 reserved:21;\n} __packed;\n\n \nstruct ipu3_uapi_shd_black_level_config {\n\t__s16 bl_r;\n\t__s16 bl_gr;\n\t__s16 bl_gb;\n\t__s16 bl_b;\n} __packed;\n\n \nstruct ipu3_uapi_shd_config_static {\n\tstruct ipu3_uapi_shd_grid_config grid;\n\tstruct ipu3_uapi_shd_general_config general;\n\tstruct ipu3_uapi_shd_black_level_config black_level;\n} __packed;\n\n \nstruct ipu3_uapi_shd_lut {\n\tstruct {\n\t\tstruct {\n\t\t\t__u16 r;\n\t\t\t__u16 gr;\n\t\t} r_and_gr[IPU3_UAPI_SHD_MAX_CELLS_PER_SET];\n\t\t__u8 reserved1[24];\n\t\tstruct {\n\t\t\t__u16 gb;\n\t\t\t__u16 b;\n\t\t} gb_and_b[IPU3_UAPI_SHD_MAX_CELLS_PER_SET];\n\t\t__u8 reserved2[24];\n\t} sets[IPU3_UAPI_SHD_MAX_CFG_SETS];\n} __packed;\n\n \nstruct ipu3_uapi_shd_config {\n\tstruct ipu3_uapi_shd_config_static shd __attribute__((aligned(32)));\n\tstruct ipu3_uapi_shd_lut shd_lut __attribute__((aligned(32)));\n} __packed;\n\n \n\n \nstruct ipu3_uapi_iefd_cux2 {\n\t__u32 x0:9;\n\t__u32 x1:9;\n\t__u32 a01:9;\n\t__u32 b01:5;\n} __packed;\n\n \nstruct ipu3_uapi_iefd_cux6_ed {\n\t__u32 x0:9;\n\t__u32 x1:9;\n\t__u32 x2:9;\n\t__u32 reserved0:5;\n\n\t__u32 x3:9;\n\t__u32 x4:9;\n\t__u32 x5:9;\n\t__u32 reserved1:5;\n\n\t__u32 a01:9;\n\t__u32 a12:9;\n\t__u32 a23:9;\n\t__u32 reserved2:5;\n\n\t__u32 a34:9;\n\t__u32 a45:9;\n\t__u32 reserved3:14;\n\n\t__u32 b01:9;\n\t__u32 b12:9;\n\t__u32 b23:9;\n\t__u32 reserved4:5;\n\n\t__u32 b34:9;\n\t__u32 b45:9;\n\t__u32 reserved5:14;\n} __packed;\n\n \nstruct ipu3_uapi_iefd_cux2_1 {\n\t__u32 x0:9;\n\t__u32 x1:9;\n\t__u32 a01:9;\n\t__u32 reserved1:5;\n\n\t__u32 b01:8;\n\t__u32 reserved2:24;\n} __packed;\n\n \nstruct ipu3_uapi_iefd_cux4 {\n\t__u32 x0:9;\n\t__u32 x1:9;\n\t__u32 x2:9;\n\t__u32 reserved0:5;\n\n\t__u32 x3:9;\n\t__u32 a01:9;\n\t__u32 a12:9;\n\t__u32 reserved1:5;\n\n\t__u32 a23:9;\n\t__u32 b01:8;\n\t__u32 b12:8;\n\t__u32 reserved2:7;\n\n\t__u32 b23:8;\n\t__u32 reserved3:24;\n} __packed;\n\n \nstruct ipu3_uapi_iefd_cux6_rad {\n\t__u32 x0:8;\n\t__u32 x1:8;\n\t__u32 x2:8;\n\t__u32 x3:8;\n\n\t__u32 x4:8;\n\t__u32 x5:8;\n\t__u32 reserved1:16;\n\n\t__u32 a01:16;\n\t__u32 a12:16;\n\n\t__u32 a23:16;\n\t__u32 a34:16;\n\n\t__u32 a45:16;\n\t__u32 reserved2:16;\n\n\t__u32 b01:10;\n\t__u32 b12:10;\n\t__u32 b23:10;\n\t__u32 reserved4:2;\n\n\t__u32 b34:10;\n\t__u32 b45:10;\n\t__u32 reserved5:12;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_cfg_units {\n\tstruct ipu3_uapi_iefd_cux2 cu_1;\n\tstruct ipu3_uapi_iefd_cux6_ed cu_ed;\n\tstruct ipu3_uapi_iefd_cux2 cu_3;\n\tstruct ipu3_uapi_iefd_cux2_1 cu_5;\n\tstruct ipu3_uapi_iefd_cux4 cu_6;\n\tstruct ipu3_uapi_iefd_cux2 cu_7;\n\tstruct ipu3_uapi_iefd_cux4 cu_unsharp;\n\tstruct ipu3_uapi_iefd_cux6_rad cu_radial;\n\tstruct ipu3_uapi_iefd_cux2 cu_vssnlm;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_config_s {\n\t__u32 horver_diag_coeff:7;\n\t__u32 reserved0:1;\n\t__u32 clamp_stitch:6;\n\t__u32 reserved1:2;\n\t__u32 direct_metric_update:5;\n\t__u32 reserved2:3;\n\t__u32 ed_horver_diag_coeff:7;\n\t__u32 reserved3:1;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_control {\n\t__u32 iefd_en:1;\n\t__u32 denoise_en:1;\n\t__u32 direct_smooth_en:1;\n\t__u32 rad_en:1;\n\t__u32 vssnlm_en:1;\n\t__u32 reserved:27;\n} __packed;\n\n \nstruct ipu3_uapi_sharp_cfg {\n\t__u32 nega_lmt_txt:13;\n\t__u32 reserved0:19;\n\t__u32 posi_lmt_txt:13;\n\t__u32 reserved1:19;\n\t__u32 nega_lmt_dir:13;\n\t__u32 reserved2:19;\n\t__u32 posi_lmt_dir:13;\n\t__u32 reserved3:19;\n} __packed;\n\n \nstruct ipu3_uapi_far_w {\n\t__u32 dir_shrp:7;\n\t__u32 reserved0:1;\n\t__u32 dir_dns:7;\n\t__u32 reserved1:1;\n\t__u32 ndir_dns_powr:7;\n\t__u32 reserved2:9;\n} __packed;\n\n \nstruct ipu3_uapi_unsharp_cfg {\n\t__u32 unsharp_weight:7;\n\t__u32 reserved0:1;\n\t__u32 unsharp_amount:9;\n\t__u32 reserved1:15;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_shrp_cfg {\n\tstruct ipu3_uapi_sharp_cfg cfg;\n\tstruct ipu3_uapi_far_w far_w;\n\tstruct ipu3_uapi_unsharp_cfg unshrp_cfg;\n} __packed;\n\n \nstruct ipu3_uapi_unsharp_coef0 {\n\t__u32 c00:9;\n\t__u32 c01:9;\n\t__u32 c02:9;\n\t__u32 reserved:5;\n} __packed;\n\n \nstruct ipu3_uapi_unsharp_coef1 {\n\t__u32 c11:9;\n\t__u32 c12:9;\n\t__u32 c22:9;\n\t__u32 reserved:5;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_unshrp_cfg {\n\tstruct ipu3_uapi_unsharp_coef0 unsharp_coef0;\n\tstruct ipu3_uapi_unsharp_coef1 unsharp_coef1;\n} __packed;\n\n \nstruct ipu3_uapi_radial_reset_xy {\n\t__s32 x:13;\n\t__u32 reserved0:3;\n\t__s32 y:13;\n\t__u32 reserved1:3;\n} __packed;\n\n \nstruct ipu3_uapi_radial_reset_x2 {\n\t__u32 x2:24;\n\t__u32 reserved:8;\n} __packed;\n\n \nstruct ipu3_uapi_radial_reset_y2 {\n\t__u32 y2:24;\n\t__u32 reserved:8;\n} __packed;\n\n \nstruct ipu3_uapi_radial_cfg {\n\t__u32 rad_nf:4;\n\t__u32 reserved0:4;\n\t__u32 rad_inv_r2:7;\n\t__u32 reserved1:17;\n} __packed;\n\n \nstruct ipu3_uapi_rad_far_w {\n\t__u32 rad_dir_far_sharp_w:8;\n\t__u32 rad_dir_far_dns_w:8;\n\t__u32 rad_ndir_far_dns_power:8;\n\t__u32 reserved:8;\n} __packed;\n\n \nstruct ipu3_uapi_cu_cfg0 {\n\t__u32 cu6_pow:7;\n\t__u32 reserved0:1;\n\t__u32 cu_unsharp_pow:7;\n\t__u32 reserved1:1;\n\t__u32 rad_cu6_pow:7;\n\t__u32 reserved2:1;\n\t__u32 rad_cu_unsharp_pow:6;\n\t__u32 reserved3:2;\n} __packed;\n\n \nstruct ipu3_uapi_cu_cfg1 {\n\t__u32 rad_cu6_x1:9;\n\t__u32 reserved0:1;\n\t__u32 rad_cu_unsharp_x1:9;\n\t__u32 reserved1:13;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_rad_cfg {\n\tstruct ipu3_uapi_radial_reset_xy reset_xy;\n\tstruct ipu3_uapi_radial_reset_x2 reset_x2;\n\tstruct ipu3_uapi_radial_reset_y2 reset_y2;\n\tstruct ipu3_uapi_radial_cfg cfg;\n\tstruct ipu3_uapi_rad_far_w rad_far_w;\n\tstruct ipu3_uapi_cu_cfg0 cu_cfg0;\n\tstruct ipu3_uapi_cu_cfg1 cu_cfg1;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_vss_lut_x {\n\t__u32 vs_x0:8;\n\t__u32 vs_x1:8;\n\t__u32 vs_x2:8;\n\t__u32 reserved2:8;\n} __packed;\n\n \nstruct ipu3_uapi_vss_lut_y {\n\t__u32 vs_y1:4;\n\t__u32 reserved0:4;\n\t__u32 vs_y2:4;\n\t__u32 reserved1:4;\n\t__u32 vs_y3:4;\n\t__u32 reserved2:12;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_vssnlm_cfg {\n\tstruct ipu3_uapi_vss_lut_x vss_lut_x;\n\tstruct ipu3_uapi_vss_lut_y vss_lut_y;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_iefd_config {\n\tstruct ipu3_uapi_yuvp1_iefd_cfg_units units;\n\tstruct ipu3_uapi_yuvp1_iefd_config_s config;\n\tstruct ipu3_uapi_yuvp1_iefd_control control;\n\tstruct ipu3_uapi_yuvp1_iefd_shrp_cfg sharp;\n\tstruct ipu3_uapi_yuvp1_iefd_unshrp_cfg unsharp;\n\tstruct ipu3_uapi_yuvp1_iefd_rad_cfg rad;\n\tstruct ipu3_uapi_yuvp1_iefd_vssnlm_cfg vsslnm;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_yds_config {\n\t__u32 c00:2;\n\t__u32 c01:2;\n\t__u32 c02:2;\n\t__u32 c03:2;\n\t__u32 c10:2;\n\t__u32 c11:2;\n\t__u32 c12:2;\n\t__u32 c13:2;\n\t__u32 norm_factor:5;\n\t__u32 reserved0:4;\n\t__u32 bin_output:1;\n\t__u32 reserved1:6;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_yuvp1_chnr_enable_config {\n\t__u32 enable:1;\n\t__u32 yuv_mode:1;\n\t__u32 reserved0:14;\n\t__u32 col_size:12;\n\t__u32 reserved1:4;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_chnr_coring_config {\n\t__u32 u:13;\n\t__u32 reserved0:3;\n\t__u32 v:13;\n\t__u32 reserved1:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_chnr_sense_gain_config {\n\t__u32 vy:8;\n\t__u32 vu:8;\n\t__u32 vv:8;\n\t__u32 reserved0:8;\n\n\t__u32 hy:8;\n\t__u32 hu:8;\n\t__u32 hv:8;\n\t__u32 reserved1:8;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_chnr_iir_fir_config {\n\t__u32 fir_0h:6;\n\t__u32 reserved0:2;\n\t__u32 fir_1h:6;\n\t__u32 reserved1:2;\n\t__u32 fir_2h:6;\n\t__u32 dalpha_clip_val:9;\n\t__u32 reserved2:1;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_chnr_config {\n\tstruct ipu3_uapi_yuvp1_chnr_enable_config enable;\n\tstruct ipu3_uapi_yuvp1_chnr_coring_config coring;\n\tstruct ipu3_uapi_yuvp1_chnr_sense_gain_config sense_gain;\n\tstruct ipu3_uapi_yuvp1_chnr_iir_fir_config iir_fir;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_lpf_config {\n\t__u32 a_diag:5;\n\t__u32 reserved0:3;\n\t__u32 a_periph:5;\n\t__u32 reserved1:3;\n\t__u32 a_cent:5;\n\t__u32 reserved2:9;\n\t__u32 enable:1;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_sense_config {\n\t__u32 edge_sense_0:13;\n\t__u32 reserved0:3;\n\t__u32 delta_edge_sense:13;\n\t__u32 reserved1:3;\n\t__u32 corner_sense_0:13;\n\t__u32 reserved2:3;\n\t__u32 delta_corner_sense:13;\n\t__u32 reserved3:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_gain_config {\n\t__u32 gain_pos_0:5;\n\t__u32 reserved0:3;\n\t__u32 delta_gain_posi:5;\n\t__u32 reserved1:3;\n\t__u32 gain_neg_0:5;\n\t__u32 reserved2:3;\n\t__u32 delta_gain_neg:5;\n\t__u32 reserved3:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_clip_config {\n\t__u32 clip_pos_0:5;\n\t__u32 reserved0:3;\n\t__u32 delta_clip_posi:5;\n\t__u32 reserved1:3;\n\t__u32 clip_neg_0:5;\n\t__u32 reserved2:3;\n\t__u32 delta_clip_neg:5;\n\t__u32 reserved3:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_frng_config {\n\t__u32 gain_exp:4;\n\t__u32 reserved0:28;\n\t__u32 min_edge:13;\n\t__u32 reserved1:3;\n\t__u32 lin_seg_param:4;\n\t__u32 reserved2:4;\n\t__u32 t1:1;\n\t__u32 t2:1;\n\t__u32 reserved3:6;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_diag_config {\n\t__u32 diag_disc_g:4;\n\t__u32 reserved0:4;\n\t__u32 hvw_hor:4;\n\t__u32 dw_hor:4;\n\t__u32 hvw_diag:4;\n\t__u32 dw_diag:4;\n\t__u32 reserved1:8;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_fc_coring_config {\n\t__u32 pos_0:13;\n\t__u32 reserved0:3;\n\t__u32 pos_delta:13;\n\t__u32 reserved1:3;\n\t__u32 neg_0:13;\n\t__u32 reserved2:3;\n\t__u32 neg_delta:13;\n\t__u32 reserved3:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp1_y_ee_nr_config {\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_lpf_config lpf;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_sense_config sense;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_gain_config gain;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_clip_config clip;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_frng_config frng;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_diag_config diag;\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_fc_coring_config fc_coring;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_yuvp2_tcc_gen_control_static_config {\n\t__u32 en:1;\n\t__u32 blend_shift:3;\n\t__u32 gain_according_to_y_only:1;\n\t__u32 reserved0:11;\n\t__s32 gamma:5;\n\t__u32 reserved1:3;\n\t__s32 delta:5;\n\t__u32 reserved2:3;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_macc_elem_static_config {\n\t__s32 a:12;\n\t__u32 reserved0:4;\n\t__s32 b:12;\n\t__u32 reserved1:4;\n\t__s32 c:12;\n\t__u32 reserved2:4;\n\t__s32 d:12;\n\t__u32 reserved3:4;\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_macc_table_static_config {\n\tstruct ipu3_uapi_yuvp2_tcc_macc_elem_static_config\n\t\tentries[IPU3_UAPI_YUVP2_TCC_MACC_TABLE_ELEMENTS];\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_inv_y_lut_static_config {\n\t__u16 entries[IPU3_UAPI_YUVP2_TCC_INV_Y_LUT_ELEMENTS];\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_gain_pcwl_lut_static_config {\n\t__u16 entries[IPU3_UAPI_YUVP2_TCC_GAIN_PCWL_LUT_ELEMENTS];\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_r_sqr_lut_static_config {\n\t__s16 entries[IPU3_UAPI_YUVP2_TCC_R_SQR_LUT_ELEMENTS];\n} __packed;\n\n \nstruct ipu3_uapi_yuvp2_tcc_static_config {\n\tstruct ipu3_uapi_yuvp2_tcc_gen_control_static_config gen_control;\n\tstruct ipu3_uapi_yuvp2_tcc_macc_table_static_config macc_table;\n\tstruct ipu3_uapi_yuvp2_tcc_inv_y_lut_static_config inv_y_lut;\n\tstruct ipu3_uapi_yuvp2_tcc_gain_pcwl_lut_static_config gain_pcwl;\n\tstruct ipu3_uapi_yuvp2_tcc_r_sqr_lut_static_config r_sqr_lut;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_anr_alpha {\n\t__u16 gr;\n\t__u16 r;\n\t__u16 b;\n\t__u16 gb;\n\t__u16 dc_gr;\n\t__u16 dc_r;\n\t__u16 dc_b;\n\t__u16 dc_gb;\n} __packed;\n\n \nstruct ipu3_uapi_anr_beta {\n\t__u16 beta_gr;\n\t__u16 beta_r;\n\t__u16 beta_b;\n\t__u16 beta_gb;\n} __packed;\n\n \nstruct ipu3_uapi_anr_plane_color {\n\t__u16 reg_w_gr[16];\n\t__u16 reg_w_r[16];\n\t__u16 reg_w_b[16];\n\t__u16 reg_w_gb[16];\n} __packed;\n\n \nstruct ipu3_uapi_anr_transform_config {\n\t__u32 enable:1;\t\t\t \n\t__u32 adaptive_treshhold_en:1;\t \n\n\t__u32 reserved1:30;\n\t__u8 reserved2[44];\n\n\tstruct ipu3_uapi_anr_alpha alpha[3];\n\tstruct ipu3_uapi_anr_beta beta[3];\n\tstruct ipu3_uapi_anr_plane_color color[3];\n\n\t__u16 sqrt_lut[IPU3_UAPI_ANR_LUT_SIZE];\t \n\n\t__s16 xreset:13;\n\t__u16 reserved3:3;\n\t__s16 yreset:13;\n\t__u16 reserved4:3;\n\n\t__u32 x_sqr_reset:24;\n\t__u32 r_normfactor:5;\n\t__u32 reserved5:3;\n\n\t__u32 y_sqr_reset:24;\n\t__u32 gain_scale:8;\n} __packed;\n\n \nstruct ipu3_uapi_anr_stitch_pyramid {\n\t__u32 entry0:6;\n\t__u32 entry1:6;\n\t__u32 entry2:6;\n\t__u32 reserved:14;\n} __packed;\n\n \nstruct ipu3_uapi_anr_stitch_config {\n\t__u32 anr_stitch_en;\n\t__u8 reserved[44];\n\tstruct ipu3_uapi_anr_stitch_pyramid pyramid[IPU3_UAPI_ANR_PYRAMID_SIZE];\n} __packed;\n\n \nstruct ipu3_uapi_anr_config {\n\tstruct ipu3_uapi_anr_transform_config transform __attribute__((aligned(32)));\n\tstruct ipu3_uapi_anr_stitch_config stitch __attribute__((aligned(32)));\n} __packed;\n\n \nstruct ipu3_uapi_acc_param {\n\tstruct ipu3_uapi_bnr_static_config bnr;\n\tstruct ipu3_uapi_bnr_static_config_green_disparity\n\t\t\t\tgreen_disparity __attribute__((aligned(32)));\n\tstruct ipu3_uapi_dm_config dm __attribute__((aligned(32)));\n\tstruct ipu3_uapi_ccm_mat_config ccm __attribute__((aligned(32)));\n\tstruct ipu3_uapi_gamma_config gamma __attribute__((aligned(32)));\n\tstruct ipu3_uapi_csc_mat_config csc __attribute__((aligned(32)));\n\tstruct ipu3_uapi_cds_params cds __attribute__((aligned(32)));\n\tstruct ipu3_uapi_shd_config shd __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_iefd_config iefd __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_yds_config yds_c0 __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_chnr_config chnr_c0 __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_y_ee_nr_config y_ee_nr __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_yds_config yds __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_chnr_config chnr __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp1_yds_config yds2 __attribute__((aligned(32)));\n\tstruct ipu3_uapi_yuvp2_tcc_static_config tcc __attribute__((aligned(32)));\n\tstruct ipu3_uapi_anr_config anr;\n\tstruct ipu3_uapi_awb_fr_config_s awb_fr;\n\tstruct ipu3_uapi_ae_config ae;\n\tstruct ipu3_uapi_af_config_s af;\n\tstruct ipu3_uapi_awb_config awb;\n} __packed;\n\n \nstruct ipu3_uapi_isp_lin_vmem_params {\n\t__s16 lin_lutlow_gr[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutlow_r[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutlow_b[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutlow_gb[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutdif_gr[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutdif_r[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutdif_b[IPU3_UAPI_LIN_LUT_SIZE];\n\t__s16 lin_lutdif_gb[IPU3_UAPI_LIN_LUT_SIZE];\n} __packed;\n\n \n\n \nstruct ipu3_uapi_isp_tnr3_vmem_params {\n\t__u16 slope[IPU3_UAPI_ISP_TNR3_VMEM_LEN];\n\t__u16 reserved1[IPU3_UAPI_ISP_VEC_ELEMS\n\t\t\t\t\t\t- IPU3_UAPI_ISP_TNR3_VMEM_LEN];\n\t__u16 sigma[IPU3_UAPI_ISP_TNR3_VMEM_LEN];\n\t__u16 reserved2[IPU3_UAPI_ISP_VEC_ELEMS\n\t\t\t\t\t\t- IPU3_UAPI_ISP_TNR3_VMEM_LEN];\n} __packed;\n\n \nstruct ipu3_uapi_isp_tnr3_params {\n\t__u32 knee_y1;\n\t__u32 knee_y2;\n\t__u32 maxfb_y;\n\t__u32 maxfb_u;\n\t__u32 maxfb_v;\n\t__u32 round_adj_y;\n\t__u32 round_adj_u;\n\t__u32 round_adj_v;\n\t__u32 ref_buf_select;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_isp_xnr3_vmem_params {\n\t__u16 x[IPU3_UAPI_ISP_VEC_ELEMS];\n\t__u16 a[IPU3_UAPI_ISP_VEC_ELEMS];\n\t__u16 b[IPU3_UAPI_ISP_VEC_ELEMS];\n\t__u16 c[IPU3_UAPI_ISP_VEC_ELEMS];\n} __packed;\n\n \nstruct ipu3_uapi_xnr3_alpha_params {\n\t__u32 y0;\n\t__u32 u0;\n\t__u32 v0;\n\t__u32 ydiff;\n\t__u32 udiff;\n\t__u32 vdiff;\n} __packed;\n\n \nstruct ipu3_uapi_xnr3_coring_params {\n\t__u32 u0;\n\t__u32 v0;\n\t__u32 udiff;\n\t__u32 vdiff;\n} __packed;\n\n \nstruct ipu3_uapi_xnr3_blending_params {\n\t__u32 strength;\n} __packed;\n\n \nstruct ipu3_uapi_isp_xnr3_params {\n\tstruct ipu3_uapi_xnr3_alpha_params alpha;\n\tstruct ipu3_uapi_xnr3_coring_params coring;\n\tstruct ipu3_uapi_xnr3_blending_params blending;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_obgrid_param {\n\t__u16 gr;\n\t__u16 r;\n\t__u16 b;\n\t__u16 gb;\n} __packed;\n\n \n\n \nstruct ipu3_uapi_flags {\n\t__u32 gdc:1;\n\t__u32 obgrid:1;\n\t__u32 reserved1:30;\n\n\t__u32 acc_bnr:1;\n\t__u32 acc_green_disparity:1;\n\t__u32 acc_dm:1;\n\t__u32 acc_ccm:1;\n\t__u32 acc_gamma:1;\n\t__u32 acc_csc:1;\n\t__u32 acc_cds:1;\n\t__u32 acc_shd:1;\n\t__u32 reserved2:2;\n\t__u32 acc_iefd:1;\n\t__u32 acc_yds_c0:1;\n\t__u32 acc_chnr_c0:1;\n\t__u32 acc_y_ee_nr:1;\n\t__u32 acc_yds:1;\n\t__u32 acc_chnr:1;\n\t__u32 acc_ytm:1;\n\t__u32 acc_yds2:1;\n\t__u32 acc_tcc:1;\n\t__u32 acc_dpc:1;\n\t__u32 acc_bds:1;\n\t__u32 acc_anr:1;\n\t__u32 acc_awb_fr:1;\n\t__u32 acc_ae:1;\n\t__u32 acc_af:1;\n\t__u32 acc_awb:1;\n\t__u32 reserved3:4;\n\n\t__u32 lin_vmem_params:1;\n\t__u32 tnr3_vmem_params:1;\n\t__u32 xnr3_vmem_params:1;\n\t__u32 tnr3_dmem_params:1;\n\t__u32 xnr3_dmem_params:1;\n\t__u32 reserved4:1;\n\t__u32 obgrid_param:1;\n\t__u32 reserved5:25;\n} __packed;\n\n \nstruct ipu3_uapi_params {\n\t \n\tstruct ipu3_uapi_flags use __attribute__((aligned(32)));\n\n\t \n\tstruct ipu3_uapi_acc_param acc_param;\n\n\t \n\tstruct ipu3_uapi_isp_lin_vmem_params lin_vmem_params;\n\tstruct ipu3_uapi_isp_tnr3_vmem_params tnr3_vmem_params;\n\tstruct ipu3_uapi_isp_xnr3_vmem_params xnr3_vmem_params;\n\n\t \n\tstruct ipu3_uapi_isp_tnr3_params tnr3_dmem_params;\n\tstruct ipu3_uapi_isp_xnr3_params xnr3_dmem_params;\n\n\t \n\tstruct ipu3_uapi_obgrid_param obgrid_param;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}