Reading design: fsm.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Projekt/work/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "E:/Projekt/work/fsm.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 88                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | test1                                          |
    | Power Up State     | test1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:24]> with one-hot encoding.
-------------------------------------------
 State         | Encoding
-------------------------------------------
 test1         | 000000000000000000000001
 test2         | 000000000000000000000100
 test3         | 000000000000000000010000
 test4a        | 000000000000000000100000
 test5a        | 000000000000000010000000
 test6a        | 000000000000000100000000
 test7a        | 000000000000001000000000
 test8a        | 000000000000010000000000
 test9a        | 000000000000100000000000
 test10a       | 000000000001000000000000
 test11a       | 000000000010000000000000
 test4b        | 000000000000000001000000
 test5b        | 000000001000000000000000
 test6b        | 000000010000000000000000
 test7b        | 000000100000000000000000
 test8b        | 000001000000000000000000
 test9b        | 000010000000000000000000
 test10b       | 000100000000000000000000
 test11b       | 001000000000000000000000
 testf         | 000000000100000000000000
 waitend       | 000000000000000000001000
 bad_message   | 000000000000000000000010
 right_message | 010000000000000000000000
 finish        | 100000000000000000000000
-------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.218ns (Maximum Frequency: 237.079MHz)
   Minimum input arrival time before clock: 9.046ns
   Maximum output required time after clock: 9.082ns
   Maximum combinational path delay: 12.597ns

=========================================================================
