Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.7.1.502
Wed Mar 01 16:07:08 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\Cad\lscc\diamond\3.7_x64\ispfpga\bin\nt64\scuba.exe -w -n readoutfifo -lang verilog -synth synplify -bb -arch ep5c00 -type fifodc -addr_width 5 -data_width 16 -num_words 32 -rdata_width 16 -no_enable -pe -1 -pf -1 -rfill -fill 
    Circuit name     : readoutfifo
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[15:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[15:0], WCNT[5:0], RCNT[5:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : readoutfifo.edn
    Verilog output   : readoutfifo.v
    Verilog template : readoutfifo_tmpl.v
    Verilog testbench: tb_readoutfifo_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : readoutfifo.srp
    Estimated Resource Usage:
            LUT : 85
            EBR : 1
            Reg : 74

END   SCUBA Module Synthesis

File: readoutfifo.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


