// Seed: 2183098320
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_13;
  assign id_11 = 1;
  always @(negedge id_7) begin
    if (id_8) id_1 <= id_13;
    else assume (id_12);
  end
  reg id_14;
  assign id_14 = id_13;
  assign id_10 = id_9;
endmodule
