# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_time_synth.v" \
"../../../../../opensesame.srcs/sim_1/imports/aes128lowarea/test_bench_top.v" \

# Do not sort compile order
nosort
