Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do compile_saif.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_struct_pkg
# -- Compiling package fc_struct_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fc_struct_pkg
# -- Loading package conv_struct_pkg
# -- Compiling entity cu_tot
# -- Compiling architecture behaviour of cu_tot
# -- Loading package math_real
# -- Compiling entity counter_n
# -- Compiling architecture behavior of counter_n
# -- Compiling entity counter_n_fc
# -- Compiling architecture behavior of counter_n_fc
# -- Compiling entity input_registers
# -- Compiling architecture structural of input_registers
# -- Compiling entity intermediate_registers_1
# -- Compiling architecture structural of intermediate_registers_1
# -- Compiling entity intermediate_registers_2
# -- Compiling architecture structural of intermediate_registers_2
# -- Compiling entity lenet5_top
# -- Compiling architecture structural of lenet5_top
# -- Compiling entity output_registers
# -- Compiling architecture structural of output_registers
# -- Compiling entity clock_gating
# -- Compiling architecture structural of clock_gating
# -- Compiling entity comparator
# -- Compiling architecture logicfunc of comparator
# -- Compiling entity latch_n
# -- Compiling architecture behavior of latch_n
# -- Compiling entity latch_nbit
# -- Compiling architecture behavior of latch_nbit
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mac_block
# -- Compiling architecture structural of mac_block
# -- Compiling entity mux25to1_nbit
# -- Compiling architecture behavior of mux25to1_nbit
# -- Compiling entity mux2to1
# -- Compiling architecture logicfunc of mux2to1
# -- Compiling entity mux2to1_nbit
# -- Compiling architecture behavior of mux2to1_nbit
# -- Compiling entity mux4to1_1bit
# -- Compiling architecture behavior of mux4to1_1bit
# -- Compiling entity mux4to1_nbit
# -- Compiling architecture behavior of mux4to1_nbit
# -- Compiling entity mux5to1_1bit
# -- Compiling architecture behavior of mux5to1_1bit
# -- Compiling entity mux5to1_nbit
# -- Compiling architecture behavior of mux5to1_nbit
# -- Compiling entity register_1bit
# -- Compiling architecture behavior of register_1bit
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# -- Compiling entity relu
# -- Compiling architecture behavior of relu
# -- Compiling entity saturation
# -- Compiling architecture structural of saturation
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package math_real
# -- Loading package conv_struct_pkg
# -- Compiling entity conv1_top
# -- Compiling architecture structural of conv1_top
# -- Compiling entity cu_conv1
# -- Compiling architecture behaviour of cu_conv1
# -- Compiling entity conv1_with_cu
# -- Compiling architecture structural of conv1_with_cu
# -- Compiling entity conv_layer_1
# -- Compiling architecture structural of conv_layer_1
# -- Compiling entity counter_14_c
# -- Compiling architecture behavior of counter_14_c
# -- Compiling entity comparator
# -- Compiling architecture logicfunc of comparator
# -- Compiling entity flipflop
# -- Compiling architecture behavior of flipflop
# -- Compiling entity full_adder
# -- Compiling architecture behavior of full_adder
# -- Compiling entity latch_nbit
# -- Compiling architecture behavior of latch_nbit
# -- Compiling entity max_pooling
# -- Compiling architecture structural of max_pooling
# -- Compiling entity mux25to1_nbit
# -- Compiling architecture behavior of mux25to1_nbit
# -- Compiling entity mux2to1
# -- Compiling architecture logicfunc of mux2to1
# -- Compiling entity precomputation_conv
# -- Compiling architecture behavior of precomputation_conv
# -- Compiling entity register_1bit
# -- Compiling architecture behavior of register_1bit
# -- Compiling entity relu_conv
# -- Compiling architecture structural of relu_conv
# -- Compiling entity shift_reg_32x8bit_mux
# -- Compiling architecture structural of shift_reg_32x8bit_mux
# -- Compiling entity shift_reg_5x32x8bit_4out
# -- Compiling architecture structural of shift_reg_5x32x8bit_4out
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_struct_pkg
# -- Loading package textio
# -- Compiling entity conv2_top
# -- Compiling architecture structural of conv2_top
# -- Compiling entity cu_conv2
# -- Compiling architecture behaviour of cu_conv2
# -- Compiling entity conv_layer3
# -- Compiling architecture structural of conv_layer3
# -- Compiling entity comparator
# -- Compiling architecture logicfunc of comparator
# -- Compiling entity conv2_with_cu
# -- Compiling architecture structural of conv2_with_cu
# -- Compiling entity counter
# -- Compiling architecture structure of counter
# -- Compiling entity flipflop_rst
# -- Compiling architecture behavior of flipflop_rst
# -- Compiling entity latch_nbit
# -- Compiling architecture behavior of latch_nbit
# -- Compiling entity mux14to1_nbit
# -- Compiling architecture behavior of mux14to1_nbit
# -- Compiling entity mux25to1_nbit
# -- Compiling architecture behavior of mux25to1_nbit
# -- Compiling entity mux2to1
# -- Compiling architecture logicfunc of mux2to1
# -- Compiling entity one_hot_dec
# -- Compiling architecture structural of one_hot_dec
# -- Compiling entity pooling_comparator
# -- Compiling architecture structural of pooling_comparator
# -- Compiling entity pooling_layer4
# -- Compiling architecture structural of pooling_layer4
# -- Compiling entity pooling_layer4_cu
# -- Compiling architecture structure of pooling_layer4_cu
# -- Compiling entity pooling_layer4_dp
# -- Compiling architecture structural of pooling_layer4_dp
# -- Compiling entity register_1bit
# -- Compiling architecture behavior of register_1bit
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# -- Compiling entity shift_reg_14xnbit
# -- Compiling architecture behavior of shift_reg_14xnbit
# -- Compiling entity shift_reg_5x14xnbit
# -- Compiling architecture behavior of shift_reg_5x14xnbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fc_struct_pkg
# -- Compiling entity cu_fc1
# -- Compiling architecture behaviour of cu_fc1
# -- Compiling entity fc1_top
# -- Compiling architecture structural of fc1_top
# -- Loading package math_real
# -- Compiling entity fully_connected_layer_1
# -- Compiling architecture structural of fully_connected_layer_1
# -- Compiling entity decode_3to5
# -- Compiling architecture behavioral of decode_3to5
# -- Compiling entity mux400to1_nbit
# -- Compiling architecture behavior of mux400to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fc_struct_pkg
# -- Compiling entity cu_fc2
# -- Compiling architecture behaviour of cu_fc2
# -- Compiling entity fc2_top
# -- Compiling architecture structural of fc2_top
# -- Loading package math_real
# -- Compiling entity fully_connected_layer_2
# -- Compiling architecture structural of fully_connected_layer_2
# -- Compiling entity decode_2to4
# -- Compiling architecture behavioral of decode_2to4
# -- Compiling entity mux120to1_nbit
# -- Compiling architecture behavior of mux120to1_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fc_struct_pkg
# -- Compiling entity cu_fc3
# -- Compiling architecture behaviour of cu_fc3
# -- Compiling entity fc3_top
# -- Compiling architecture structural of fc3_top
# -- Loading package math_real
# -- Compiling entity fully_connected_layer_3
# -- Compiling architecture structural of fully_connected_layer_3
# -- Compiling entity mux84to1_nbit
# -- Compiling architecture behavior of mux84to1_nbit
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module LeNet5_top
# 
# Top level modules:
# 	LeNet5_top
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fc_struct_pkg
# -- Loading package conv_struct_pkg
# -- Loading package textio
# -- Compiling entity lenet5_tb
# -- Compiling architecture behaviour of lenet5_tb
# vsim -L /software/dk/nangate45/verilog/msim6.5c -sdftyp /LeNet5_tb/UUT=../netlist/LeNet5_top.sdf -novopt work.LeNet5_tb 
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Refreshing ./work.fc_struct_pkg
# Loading work.fc_struct_pkg
# Refreshing ./work.conv_struct_pkg
# Loading work.conv_struct_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Refreshing ./work.lenet5_tb(behaviour)
# Loading work.lenet5_tb(behaviour)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Refreshing ./work.lenet5_top(structural)
# Loading work.lenet5_top(structural)
# Refreshing ./work.conv1_top(structural)
# Loading work.conv1_top(structural)
# Refreshing ./work.conv1_with_cu(structural)
# Loading work.conv1_with_cu(structural)
# Refreshing ./work.cu_conv1(behaviour)
# Loading work.cu_conv1(behaviour)
# Refreshing ./work.conv_layer_1(structural)
# Loading work.conv_layer_1(structural)
# Refreshing ./work.shift_reg_5x32x8bit_4out(structural)
# Loading work.shift_reg_5x32x8bit_4out(structural)
# Refreshing ./work.shift_reg_32x8bit_mux(structural)
# Loading work.shift_reg_32x8bit_mux(structural)
# Refreshing ./work.mux2to1_nbit(behavior)
# Loading work.mux2to1_nbit(behavior)
# Refreshing ./work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing ./work.mux25to1_nbit(behavior)
# Loading work.mux25to1_nbit(behavior)
# Refreshing ./work.precomputation_conv(behavior)
# Loading work.precomputation_conv(behavior)
# Refreshing ./work.full_adder(behavior)
# Loading work.full_adder(behavior)
# Refreshing ./work.register_1bit(behavior)
# Loading work.register_1bit(behavior)
# Refreshing ./work.max_pooling(structural)
# Loading work.max_pooling(structural)
# Refreshing ./work.mux2to1(logicfunc)
# Loading work.mux2to1(logicfunc)
# Refreshing ./work.flipflop(behavior)
# Loading work.flipflop(behavior)
# Refreshing ./work.latch_nbit(behavior)
# Loading work.latch_nbit(behavior)
# Refreshing ./work.comparator(logicfunc)
# Loading work.comparator(logicfunc)
# Refreshing ./work.counter_n(behavior)
# Loading work.counter_n(behavior)
# Refreshing ./work.counter_14_c(behavior)
# Loading work.counter_14_c(behavior)
# Refreshing ./work.mux14to1_nbit(behavior)
# Loading work.mux14to1_nbit(behavior)
# Refreshing ./work.conv2_top(structural)
# Loading work.conv2_top(structural)
# Refreshing ./work.conv2_with_cu(structural)
# Loading work.conv2_with_cu(structural)
# Refreshing ./work.conv_layer3(structural)
# Loading work.conv_layer3(structural)
# Refreshing ./work.shift_reg_5x14xnbit(behavior)
# Loading work.shift_reg_5x14xnbit(behavior)
# Refreshing ./work.shift_reg_14xnbit(behavior)
# Loading work.shift_reg_14xnbit(behavior)
# Refreshing ./work.cu_conv2(behaviour)
# Loading work.cu_conv2(behaviour)
# Refreshing ./work.pooling_layer4(structural)
# Loading work.pooling_layer4(structural)
# Refreshing ./work.pooling_layer4_dp(structural)
# Loading work.pooling_layer4_dp(structural)
# Refreshing ./work.pooling_comparator(structural)
# Loading work.pooling_comparator(structural)
# Refreshing ./work.register_file(behavioral)
# Loading work.register_file(behavioral)
# Refreshing ./work.counter(structure)
# Loading work.counter(structure)
# Refreshing ./work.pooling_layer4_cu(structure)
# Loading work.pooling_layer4_cu(structure)
# Refreshing ./work.one_hot_dec(structural)
# Loading work.one_hot_dec(structural)
# Refreshing ./work.flipflop_rst(behavior)
# Loading work.flipflop_rst(behavior)
# Refreshing ./work.fc1_top(structural)
# Loading work.fc1_top(structural)
# Refreshing ./work.fully_connected_layer_1(structural)
# Loading work.fully_connected_layer_1(structural)
# Refreshing ./work.mux400to1_nbit(behavior)
# Loading work.mux400to1_nbit(behavior)
# Refreshing ./work.relu(behavior)
# Loading work.relu(behavior)
# Refreshing ./work.decode_3to5(behavioral)
# Loading work.decode_3to5(behavioral)
# Refreshing ./work.counter_n_fc(behavior)
# Loading work.counter_n_fc(behavior)
# Refreshing ./work.cu_fc1(behaviour)
# Loading work.cu_fc1(behaviour)
# Refreshing ./work.intermediate_registers_1(structural)
# Loading work.intermediate_registers_1(structural)
# Refreshing ./work.fc2_top(structural)
# Loading work.fc2_top(structural)
# Refreshing ./work.fully_connected_layer_2(structural)
# Loading work.fully_connected_layer_2(structural)
# Refreshing ./work.mux120to1_nbit(behavior)
# Loading work.mux120to1_nbit(behavior)
# Refreshing ./work.decode_2to4(behavioral)
# Loading work.decode_2to4(behavioral)
# Refreshing ./work.cu_fc2(behaviour)
# Loading work.cu_fc2(behaviour)
# Refreshing ./work.intermediate_registers_2(structural)
# Loading work.intermediate_registers_2(structural)
# Refreshing ./work.fc3_top(structural)
# Loading work.fc3_top(structural)
# Refreshing ./work.fully_connected_layer_3(structural)
# Loading work.fully_connected_layer_3(structural)
# Refreshing ./work.mux84to1_nbit(behavior)
# Loading work.mux84to1_nbit(behavior)
# Refreshing ./work.cu_fc3(behaviour)
# Loading work.cu_fc3(behaviour)
# Refreshing ./work.output_registers(structural)
# Loading work.output_registers(structural)
# Refreshing ./work.mux5to1_nbit(behavior)
# Loading work.mux5to1_nbit(behavior)
# Refreshing ./work.mux5to1_1bit(behavior)
# Loading work.mux5to1_1bit(behavior)
# Refreshing ./work.mux4to1_nbit(behavior)
# Loading work.mux4to1_nbit(behavior)
# Refreshing ./work.mux4to1_1bit(behavior)
# Loading work.mux4to1_1bit(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.mac_block(structural)
# Loading work.mac_block(structural)
# Refreshing ./work.saturation(structural)
# Loading work.saturation(structural)
# Refreshing ./work.cu_tot(behaviour)
# Loading work.cu_tot(behaviour)
# Refreshing ./work.clock_gating(structural)
# Loading work.clock_gating(structural)
# Refreshing ./work.latch_n(behavior)
# Loading work.latch_n(behavior)
# ** Error: (vsim-SDF-3250) ../netlist/LeNet5_top.sdf(18): Failed to find INSTANCE '/lenet5_tb/uut/FC1_LAYER_FC_LAYER_Mux400to1_U3'.
# ** Error: (vsim-SDF-3250) ../netlist/LeNet5_top.sdf(19): Failed to find INSTANCE '/lenet5_tb/uut/FC1_LAYER_FC_LAYER_Mux400to1_U4'.
# ** Error: (vsim-SDF-3250) ../netlist/LeNet5_top.sdf(20): Failed to find INSTANCE '/lenet5_tb/uut/FC1_LAYER_FC_LAYER_Mux400to1_U5'.
# ** Error: (vsim-SDF-3250) ../netlist/LeNet5_top.sdf(21): Failed to find INSTANCE '/lenet5_tb/uut/FC1_LAYER_FC_LAYER_Mux400to1_U6'.
# ** Error: (vsim-SDF-3250) ../netlist/LeNet5_top.sdf(22): Failed to find INSTANCE '/lenet5_tb/uut/FC1_LAYER_FC_LAYER_Mux400to1_U7'.
# ** Warning: (vsim-SDF-3432) ../netlist/LeNet5_top.sdf: This file is probably applied to the wrong instance.
# Ignoring subsequent missing instances from this file.
# ** Warning: (vsim-SDF-3441) ../netlist/LeNet5_top.sdf: Failed to find 504683 out of the 504684 instances from this file.
# ** Error: (vsim-SDF-3445) Failed to parse SDF file "../netlist/LeNet5_top.sdf".
#    Time: 0 ns  Iteration: 0  Region: /lenet5_tb  File: ../testbench/LeNet5_tb.vhd
# Error loading design
