#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 19 11:19:48 2019
# Process ID: 1440
# Current directory: D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.runs/synth_1
# Command line: vivado.exe -log CompletFeu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CompletFeu.tcl
# Log file: D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.runs/synth_1/CompletFeu.vds
# Journal file: D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CompletFeu.tcl -notrace
Command: synth_design -top CompletFeu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.059 ; gain = 100.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CompletFeu' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:27]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'DEBOUNCE' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DEBOUNCE.vhd:27' bound to instance 'U0' of component 'DEBOUNCE' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:102]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCE' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DEBOUNCE.vhd:36]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCE' (1#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DEBOUNCE.vhd:36]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'DEBOUNCE' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DEBOUNCE.vhd:27' bound to instance 'U1' of component 'DEBOUNCE' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:108]
INFO: [Synth 8-3491] module 'PULSE_GEN' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/PULSE_GEN.vhd:4' bound to instance 'U2' of component 'PULSE_GEN' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:114]
INFO: [Synth 8-638] synthesizing module 'PULSE_GEN' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/PULSE_GEN.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'PULSE_GEN' (2#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/PULSE_GEN.vhd:11]
INFO: [Synth 8-3491] module 'TRAFIC_LIGHT' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/TRAFIC_LIGHT.vhd:5' bound to instance 'U3' of component 'TRAFIC_LIGHT' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:121]
INFO: [Synth 8-638] synthesizing module 'TRAFIC_LIGHT' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/TRAFIC_LIGHT.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'TRAFIC_LIGHT' (3#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/TRAFIC_LIGHT.vhd:20]
INFO: [Synth 8-3491] module 'DISP_7SEG' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DISP_7_SEG_LAB5.vhd:5' bound to instance 'U4' of component 'DISP_7SEG' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:135]
INFO: [Synth 8-638] synthesizing module 'DISP_7SEG' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DISP_7_SEG_LAB5.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'DISP_7SEG' (4#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/DISP_7_SEG_LAB5.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CompletFeu' (5#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/new/CompletFeu.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.156 ; gain = 156.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.156 ; gain = 156.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.156 ; gain = 156.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/constrs_1/new/LAB5.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/constrs_1/new/LAB5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/constrs_1/new/LAB5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CompletFeu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CompletFeu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.742 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.742 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CSTATE_reg' in module 'PULSE_GEN'
INFO: [Synth 8-5544] ROM "VOUT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'SEG_7_reg[7:0]' into 'SEG_3_reg[7:0]' [D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.srcs/sources_1/imports/Lab5/TRAFIC_LIGHT.vhd:52]
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'TRAFIC_LIGHT'
INFO: [Synth 8-5545] ROM "CYCLE_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURRENT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CYCLE_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CYCLE_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "INT_TO_SIG" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   pulse |                               01 |                               01
                  filter |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CSTATE_reg' using encoding 'sequential' in module 'PULSE_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                      s2 |                              011 |                              011
                      s3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'TRAFIC_LIGHT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DEBOUNCE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PULSE_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module TRAFIC_LIGHT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module DISP_7SEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U3/CURRENT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U3/CYCLE_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U3/CYCLE_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design CompletFeu has port CA driven by constant 1
WARNING: [Synth 8-3917] design CompletFeu has port CB driven by constant 1
WARNING: [Synth 8-3917] design CompletFeu has port CF driven by constant 1
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[7]' (FDE) to 'U3/SEG_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[6]' (FDE) to 'U3/SEG_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[5]' (FDE) to 'U3/SEG_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[4]' (FDE) to 'U3/SEG_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[3]' (FDE) to 'U3/SEG_3_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U3/SEG_3_reg[2] )
INFO: [Synth 8-3886] merging instance 'U3/SEG_6_reg[0]' (FDE) to 'U3/SEG_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_3_reg[0]' (FDE) to 'U3/SEG_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_2_reg[0]' (FDE) to 'U3/SEG_2_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U3/SEG_3_reg[1] )
INFO: [Synth 8-3886] merging instance 'U3/SEG_4_reg[0]' (FDE) to 'U3/SEG_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_0_reg[0]' (FDE) to 'U3/SEG_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/SEG_5_reg[1]' (FDE) to 'U3/SEG_1_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.742 ; gain = 494.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    39|
|4     |LUT2   |     7|
|5     |LUT3   |    17|
|6     |LUT4   |    12|
|7     |LUT5   |     7|
|8     |LUT6   |    33|
|9     |MUXF7  |     2|
|10    |FDCE   |     5|
|11    |FDRE   |   106|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   271|
|2     |  U0     |DEBOUNCE     |    33|
|3     |  U1     |DEBOUNCE_0   |    32|
|4     |  U2     |PULSE_GEN    |     6|
|5     |  U3     |TRAFIC_LIGHT |   143|
|6     |  U4     |DISP_7SEG    |    37|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 774.855 ; gain = 513.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 774.855 ; gain = 175.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 774.855 ; gain = 513.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 776.531 ; gain = 525.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.531 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_5/project_5.runs/synth_1/CompletFeu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CompletFeu_utilization_synth.rpt -pb CompletFeu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 11:20:18 2019...
