{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654569455354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654569455355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 23:37:35 2022 " "Processing started: Mon Jun 06 23:37:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654569455355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569455355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569455355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654569455978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654569455979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(29) " "Verilog HDL information at register_bank.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654569466466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654569466585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 416 856 1000 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466664 ""}  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654569466664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 56 856 1064 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466737 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(38) " "Verilog HDL Always Construct warning at decoder.v(38): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(38) " "Verilog HDL Always Construct warning at decoder.v(38): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(41) " "Verilog HDL Always Construct warning at decoder.v(41): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(41) " "Verilog HDL Always Construct warning at decoder.v(41): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(44) " "Verilog HDL Always Construct warning at decoder.v(44): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(51) " "Verilog HDL Always Construct warning at decoder.v(51): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(56) " "Verilog HDL Always Construct warning at decoder.v(56): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(23) " "Verilog HDL Case Statement warning at decoder.v(23): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466739 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(18) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(18) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(18) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(18) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(18) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(18) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(18) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(18) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(18) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(18) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(18) " "Inferred latch for \"Type\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(18) " "Inferred latch for \"Type\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(18) " "Inferred latch for \"Type\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(18) " "Inferred latch for \"Type\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(18) " "Inferred latch for \"Type\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(18) " "Inferred latch for \"Type\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466740 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(18) " "Inferred latch for \"Type\[6\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(18) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(18) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(18) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(18) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(18) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(18) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(18) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(18) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(18) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(18) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(18) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(18) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(18) " "Inferred latch for \"MW\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(18) " "Inferred latch for \"MR\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(18) " "Inferred latch for \"KMux\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(18) " "Inferred latch for \"SH\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(18) " "Inferred latch for \"SH\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(18) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(18) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(18) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466741 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(18) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466742 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 528 160 376 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466808 ""}  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654569466808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1591 " "Found entity 1: altsyncram_1591" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569466886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1591 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated " "Elaborating entity \"altsyncram_1591\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 152 288 488 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(15) " "Verilog HDL assignment warning at fetch.v(15): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654569466892 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 352 208 408 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(9) " "Verilog HDL Always Construct warning at Block_1.v(9): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466894 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(9) " "Inferred latch for \"B1OUT\" at Block_1.v(9)" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466894 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 416 1120 1288 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466895 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466896 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 544 1136 1280 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst2 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 776 776 1032 1016 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 904 296 512 1032 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569466930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569466930 ""}  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654569466930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1i1 " "Found entity 1: altsyncram_u1i1" {  } { { "db/altsyncram_u1i1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_u1i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654569467001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1i1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_u1i1:auto_generated " "Elaborating entity \"altsyncram_u1i1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_u1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569467001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 288 864 1056 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569467005 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k_out constant_reg.v(5) " "Verilog HDL Always Construct warning at constant_reg.v(5): inferring latch(es) for variable \"k_out\", which holds its previous value in one or more paths through the always construct" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[0\] constant_reg.v(9) " "Inferred latch for \"k_out\[0\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[1\] constant_reg.v(9) " "Inferred latch for \"k_out\[1\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[2\] constant_reg.v(9) " "Inferred latch for \"k_out\[2\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[3\] constant_reg.v(9) " "Inferred latch for \"k_out\[3\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[4\] constant_reg.v(9) " "Inferred latch for \"k_out\[4\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[5\] constant_reg.v(9) " "Inferred latch for \"k_out\[5\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[6\] constant_reg.v(9) " "Inferred latch for \"k_out\[6\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[7\] constant_reg.v(9) " "Inferred latch for \"k_out\[7\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[8\] constant_reg.v(9) " "Inferred latch for \"k_out\[8\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[9\] constant_reg.v(9) " "Inferred latch for \"k_out\[9\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[10\] constant_reg.v(9) " "Inferred latch for \"k_out\[10\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[11\] constant_reg.v(9) " "Inferred latch for \"k_out\[11\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[12\] constant_reg.v(9) " "Inferred latch for \"k_out\[12\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[13\] constant_reg.v(9) " "Inferred latch for \"k_out\[13\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467006 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[14\] constant_reg.v(9) " "Inferred latch for \"k_out\[14\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467007 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[15\] constant_reg.v(9) " "Inferred latch for \"k_out\[15\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569467007 "|uc1|constant_reg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 560 1576 1808 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569467007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 shifter.v(11) " "Verilog HDL assignment warning at shifter.v(11): truncated value with size 16 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654569467008 "|uc1|shifter:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 shifter.v(12) " "Verilog HDL assignment warning at shifter.v(12): truncated value with size 16 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654569467008 "|uc1|shifter:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 shifter.v(13) " "Verilog HDL assignment warning at shifter.v(13): truncated value with size 16 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654569467008 "|uc1|shifter:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 shifter.v(14) " "Verilog HDL assignment warning at shifter.v(14): truncated value with size 16 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654569467008 "|uc1|shifter:inst7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Block1:inst10\|B1OUT " "LATCH primitive \"Block1:inst10\|B1OUT\" is permanently enabled" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654569467693 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[1\] decoder:inst1\|Sel_B\[5\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[1\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[5\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654569468217 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654569468217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468218 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468218 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468219 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[5\] " "Latch decoder:inst1\|Sel_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468220 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468221 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468221 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468221 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468221 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468221 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654569468222 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654569468222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[4\] GND " "Pin \"Sel_B\[4\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 808 688 776 825 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654569468538 "|uc1|Sel_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[3\] GND " "Pin \"Sel_B\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 808 688 776 825 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654569468538 "|uc1|Sel_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[2\] GND " "Pin \"Sel_B\[2\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 808 688 776 825 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654569468538 "|uc1|Sel_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[0\] GND " "Pin \"Sel_B\[0\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 808 688 776 825 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654569468538 "|uc1|Sel_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654569468538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654569468715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654569470365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569470530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654569470722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654569470722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1369 " "Implemented 1369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654569470896 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654569470896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1163 " "Implemented 1163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654569470896 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654569470896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654569470896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654569470929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 23:37:50 2022 " "Processing ended: Mon Jun 06 23:37:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654569470929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654569470929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654569470929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654569470929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654569472552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654569472553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 23:37:52 2022 " "Processing started: Mon Jun 06 23:37:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654569472553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654569472553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654569472553 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654569472729 ""}
{ "Info" "0" "" "Project  = uc1" {  } {  } 0 0 "Project  = uc1" 0 0 "Fitter" 0 0 1654569472730 ""}
{ "Info" "0" "" "Revision = uc1" {  } {  } 0 0 "Revision = uc1" 0 0 "Fitter" 0 0 1654569472730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654569472832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654569472833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654569472852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654569472919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654569472919 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654569473125 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654569473132 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654569473332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654569473332 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654569473332 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654569473332 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654569473338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654569473338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654569473338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654569473338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654569473338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654569473338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654569473342 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654569473422 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "174 174 " "No exact pin location assignment(s) for 174 pins of 174 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654569473981 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "The Timing Analyzer is analyzing 58 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654569474542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654569474544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654569474545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~0  from: datac  to: combout " "Cell: inst1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654569474557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: dataa  to: combout " "Cell: inst5\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654569474557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654569474557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654569474567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654569474569 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654569474571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_reg~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_reg~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 211 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 233 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 299 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 321 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a14 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 343 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a15 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 365 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654569474803 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 48 48 224 64 "clk_reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pc~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_pc~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474803 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 24 48 224 40 "clk_pc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux16~0  " "Automatically promoted node ALU:inst5\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474803 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|KMux  " "Automatically promoted node decoder:inst1\|KMux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[15\]~0 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[15\]~0" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[14\]~1 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[14\]~1" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[13\]~2 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[13\]~2" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[12\]~3 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[12\]~3" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[11\]~4 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[11\]~4" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[10\]~5 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[10\]~5" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[9\]~6 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[9\]~6" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[8\]~7 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[8\]~7" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[7\]~8 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[7\]~8" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[6\]~9 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[6\]~9" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654569474803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654569474803 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr0~3  " "Automatically promoted node decoder:inst1\|WideOr0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[1\] " "Destination node decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[2\] " "Destination node decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[3\] " "Destination node decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654569474804 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr14~0  " "Automatically promoted node decoder:inst1\|WideOr14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474805 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654569474805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_B\[15\]~0 " "Destination node register_bank:inst2\|Data_B\[15\]~0" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654569474805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654569474805 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 0 48 224 16 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654569474805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654569475299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654569475302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654569475303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654569475307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654569475313 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654569475319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654569475319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654569475322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654569475326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654569475332 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654569475332 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "171 unused 2.5V 32 139 0 " "Number of I/O pins in group: 171 (unused VREF, 2.5V VCCIO, 32 input, 139 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654569475341 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654569475341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654569475341 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475342 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654569475342 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654569475342 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654569475344 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654569475344 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654569475344 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "171 2.5 V 146 " "Can't place 171 pins with 2.5 V I/O standard because Fitter has only 146 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1654569475345 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1654569475345 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654569475345 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1654569476224 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Sel_B\[4\] GND " "Pin Sel_B\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Sel_B[4] } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1654569476225 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Sel_B\[3\] GND " "Pin Sel_B\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Sel_B[3] } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1654569476225 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Sel_B\[2\] GND " "Pin Sel_B\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Sel_B[2] } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1654569476225 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Sel_B\[0\] GND " "Pin Sel_B\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Sel_B[0] } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1654569476225 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1654569476225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654569476423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5441 " "Peak virtual memory: 5441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654569476538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 23:37:56 2022 " "Processing ended: Mon Jun 06 23:37:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654569476538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654569476538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654569476538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654569476538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 109 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 109 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654569477268 ""}
