

================================================================
== Vitis HLS Report for 'LinearContrastStretching_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Tue Apr  9 20:00:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        vitis
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        48|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 1, D = 48, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 51 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sub24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub24"   --->   Operation 52 'read' 'sub24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sub22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub22"   --->   Operation 53 'read' 'sub22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%high_new_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_new_threshold"   --->   Operation 54 'read' 'high_new_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sub14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub14"   --->   Operation 55 'read' 'sub14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sub12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub12"   --->   Operation 56 'read' 'sub12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%high_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_threshold"   --->   Operation 57 'read' 'high_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_out_offset"   --->   Operation 58 'read' 'image_out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%low_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_threshold"   --->   Operation 59 'read' 'low_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%low_new_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_new_threshold"   --->   Operation 60 'read' 'low_new_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%image_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_length"   --->   Operation 61 'read' 'image_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln24"   --->   Operation 62 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i30 %sext_ln24_read"   --->   Operation 63 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%idx_1 = load i32 %idx" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 68 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln24 = icmp_eq  i32 %idx_1, i32 %image_length_read" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 69 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln24 = add i32 %idx_1, i32 1" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 70 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %new.body.for.body, void %for.end.loopexit.exitStub" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 71 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%shl_ln26 = shl i32 %idx_1, i32 2" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 72 'shl' 'shl_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln26 = add i32 %shl_ln26, i32 %image_out_offset_read" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 73 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %add_ln24, i32 %idx" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 74 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 75 'br' 'br_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln24_cast" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 78 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %image_in_addr" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 80 'read' 'image_in_addr_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [vitis/solution/code/LinearContrastStretching.cpp:24]   --->   Operation 81 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_ult  i32 %image_in_addr_read, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 82 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %if.else, void %if.then" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 83 'br' 'br_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_ugt  i32 %image_in_addr_read, i32 %high_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:30]   --->   Operation 84 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %if.else18, void %if.then9" [vitis/solution/code/LinearContrastStretching.cpp:30]   --->   Operation 85 'br' 'br_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%sub_ln36 = sub i32 %image_in_addr_read, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 86 'sub' 'sub_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (2.55ns)   --->   "%sub_ln32 = sub i32 %image_in_addr_read, i32 %high_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 87 'sub' 'sub_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.70ns)   --->   Input mux for Operation 88 '%mul_ln28 = mul i32 %image_in_addr_read, i32 %low_new_threshold_read'
ST_3 : Operation 88 [2/2] (5.20ns)   --->   "%mul_ln28 = mul i32 %image_in_addr_read, i32 %low_new_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 88 'mul' 'mul_ln28' <Predicate = (icmp_ln26)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : [1/1] (1.70ns)   --->   Input mux for Operation 89 '%mul_ln36 = mul i32 %sub_ln36, i32 %sub22_read'
ST_4 : Operation 89 [2/2] (5.20ns)   --->   "%mul_ln36 = mul i32 %sub_ln36, i32 %sub22_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 89 'mul' 'mul_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.70ns)   --->   Input mux for Operation 90 '%mul_ln32 = mul i32 %sub_ln32, i32 %sub12_read'
ST_4 : Operation 90 [2/2] (5.20ns)   --->   "%mul_ln32 = mul i32 %sub_ln32, i32 %sub12_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 90 'mul' 'mul_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 5.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %image_in_addr_read, i32 %low_new_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 91 'mul' 'mul_ln28' <Predicate = (icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln36 = mul i32 %sub_ln36, i32 %sub22_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 92 'mul' 'mul_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln32 = mul i32 %sub_ln32, i32 %sub12_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 93 'mul' 'mul_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [36/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 94 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 95 [36/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 95 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [36/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 96 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [35/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 97 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 98 [35/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 98 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [35/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 99 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [34/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 100 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 101 [34/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 101 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [34/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 102 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [33/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 103 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 104 [33/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 104 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [33/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 105 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [32/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 106 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 107 [32/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 107 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [32/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 108 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [31/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 109 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 110 [31/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 110 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [31/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 111 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [30/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 112 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 113 [30/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 113 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [30/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 114 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [29/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 115 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 116 [29/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 116 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [29/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 117 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [28/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 118 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 119 [28/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 119 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [28/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 120 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [27/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 121 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 122 [27/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 122 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [27/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 123 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [26/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 124 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 125 [26/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 125 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [26/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 126 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [25/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 127 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 128 [25/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 128 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [25/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 129 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [24/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 130 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 131 [24/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 131 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [24/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 132 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [23/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 133 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 134 [23/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 134 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [23/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 135 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [22/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 136 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 137 [22/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 137 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [22/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 138 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [21/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 139 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 140 [21/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 140 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [21/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 141 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [20/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 142 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 143 [20/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 143 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [20/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 144 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [19/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 145 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 146 [19/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 146 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [19/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 147 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [18/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 148 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 149 [18/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 149 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [18/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 150 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [17/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 151 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 152 [17/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 152 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 153 [17/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 153 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [16/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 154 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 155 [16/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 155 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [16/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 156 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [15/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 157 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 158 [15/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 158 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [15/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 159 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [14/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 160 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 161 [14/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 161 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [14/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 162 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [13/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 163 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 164 [13/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 164 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [13/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 165 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 166 [12/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 166 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 167 [12/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 167 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [12/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 168 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 169 [11/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 169 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 170 [11/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 170 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [11/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 171 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [10/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 172 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 173 [10/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 173 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 174 [10/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 174 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 175 [9/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 175 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 176 [9/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 176 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 177 [9/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 177 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 178 [8/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 178 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 179 [8/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 179 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 180 [8/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 180 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 181 [7/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 181 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 182 [7/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 182 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [7/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 183 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 184 [6/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 184 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 185 [6/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 185 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 186 [6/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 186 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [5/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 187 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 188 [5/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 188 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [5/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 189 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [4/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 190 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 191 [4/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 191 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 192 [4/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 192 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 193 [3/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 193 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 194 [3/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 194 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 195 [3/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 195 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 196 [2/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 196 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 197 [2/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 197 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 198 [2/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 198 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 199 [1/36] (4.33ns)   --->   "%udiv_ln28 = udiv i32 %mul_ln28, i32 %low_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 199 'udiv' 'udiv_ln28' <Predicate = (icmp_ln26)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.88>
ST_41 : Operation 200 [1/36] (4.33ns)   --->   "%udiv_ln36 = udiv i32 %mul_ln36, i32 %sub24_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 200 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 201 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %udiv_ln36, i32 %low_new_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:36]   --->   Operation 201 'add' 'add_ln36' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 202 [1/36] (4.33ns)   --->   "%udiv_ln32 = udiv i32 %mul_ln32, i32 %sub14_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 202 'udiv' 'udiv_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln32 = add i32 %udiv_ln32, i32 %high_new_threshold_read" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 203 'add' 'add_ln32' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln24 & !icmp_ln26 & !icmp_ln30)> <Delay = 1.58>
ST_42 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln33 = br void %if.end" [vitis/solution/code/LinearContrastStretching.cpp:33]   --->   Operation 205 'br' 'br_ln33' <Predicate = (!icmp_ln24 & !icmp_ln26 & icmp_ln30)> <Delay = 1.58>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln26, i32 2, i32 31" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 206 'partselect' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 207 'sext' 'p_cast_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%image_out_addr_1 = getelementptr i32 %image_out, i32 %p_cast_cast" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 208 'getelementptr' 'image_out_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (7.30ns)   --->   "%image_out_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr_1, i32 1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 209 'writereq' 'image_out_addr_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln26, i32 2, i32 31" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 210 'partselect' 'trunc_ln1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i30 %trunc_ln1" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 211 'sext' 'sext_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln28" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 212 'getelementptr' 'image_out_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (7.30ns)   --->   "%image_out_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr, i32 1" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 213 'writereq' 'image_out_addr_req' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 214 [1/1] (0.00ns)   --->   "%storereflowmerge = phi i32 %add_ln32, void %if.then9, i32 %add_ln36, void %if.else18" [vitis/solution/code/LinearContrastStretching.cpp:32]   --->   Operation 214 'phi' 'storereflowmerge' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 215 [1/1] (7.30ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr_1, i32 %storereflowmerge, i4 15" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 215 'write' 'write_ln26' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 216 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr, i32 %udiv_ln28, i4 15" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 216 'write' 'write_ln28' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 217 [5/5] (7.30ns)   --->   "%image_out_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr_1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 217 'writeresp' 'image_out_addr_1_resp' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 218 [5/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 218 'writeresp' 'image_out_addr_resp' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 219 [4/5] (7.30ns)   --->   "%image_out_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr_1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 219 'writeresp' 'image_out_addr_1_resp' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 220 [4/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 220 'writeresp' 'image_out_addr_resp' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 221 [3/5] (7.30ns)   --->   "%image_out_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr_1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 221 'writeresp' 'image_out_addr_1_resp' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 222 [3/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 222 'writeresp' 'image_out_addr_resp' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 223 [2/5] (7.30ns)   --->   "%image_out_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr_1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 223 'writeresp' 'image_out_addr_1_resp' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 224 [2/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 224 'writeresp' 'image_out_addr_resp' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 229 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 229 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 225 [1/5] (7.30ns)   --->   "%image_out_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr_1" [vitis/solution/code/LinearContrastStretching.cpp:26]   --->   Operation 225 'writeresp' 'image_out_addr_1_resp' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 227 [1/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [vitis/solution/code/LinearContrastStretching.cpp:28]   --->   Operation 227 'writeresp' 'image_out_addr_resp' <Predicate = (icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [vitis/solution/code/LinearContrastStretching.cpp:29]   --->   Operation 228 'br' 'br_ln29' <Predicate = (icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.140ns
The critical path consists of the following:
	'alloca' operation ('idx') [14]  (0.000 ns)
	'load' operation ('idx', vitis/solution/code/LinearContrastStretching.cpp:26) on local variable 'idx' [32]  (0.000 ns)
	'add' operation ('add_ln24', vitis/solution/code/LinearContrastStretching.cpp:24) [38]  (2.552 ns)
	'store' operation ('store_ln24', vitis/solution/code/LinearContrastStretching.cpp:24) of variable 'add_ln24', vitis/solution/code/LinearContrastStretching.cpp:24 on local variable 'idx' [82]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('image_in_addr', vitis/solution/code/LinearContrastStretching.cpp:24) [35]  (0.000 ns)
	bus read operation ('image_in_addr_read', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_in' (vitis/solution/code/LinearContrastStretching.cpp:26) [44]  (7.300 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.707 ns)
'mul' operation ('mul_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [72]  (5.205 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [72]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', vitis/solution/code/LinearContrastStretching.cpp:36) [52]  (6.912 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 40>: 4.336ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln28', vitis/solution/code/LinearContrastStretching.cpp:28) [73]  (4.336 ns)

 <State 41>: 6.888ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln36', vitis/solution/code/LinearContrastStretching.cpp:36) [53]  (4.336 ns)
	'add' operation ('add_ln36', vitis/solution/code/LinearContrastStretching.cpp:36) [54]  (2.552 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('image_out_addr_1', vitis/solution/code/LinearContrastStretching.cpp:26) [66]  (0.000 ns)
	bus request operation ('image_out_addr_1_req', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [67]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	'phi' operation ('storereflowmerge', vitis/solution/code/LinearContrastStretching.cpp:32) with incoming values : ('add_ln36', vitis/solution/code/LinearContrastStretching.cpp:36) ('add_ln32', vitis/solution/code/LinearContrastStretching.cpp:32) [63]  (0.000 ns)
	bus write operation ('write_ln26', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [68]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus response operation ('image_out_addr_1_resp', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [69]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('image_out_addr_1_resp', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [69]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('image_out_addr_1_resp', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [69]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('image_out_addr_1_resp', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [69]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('image_out_addr_1_resp', vitis/solution/code/LinearContrastStretching.cpp:26) on port 'image_out' (vitis/solution/code/LinearContrastStretching.cpp:26) [69]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
