#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 24 18:53:16 2023
# Process ID: 70727
# Current directory: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx
# Command line: vivado
# Log file: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado.log
# Journal file: /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado.jou
# Running On: luiscarlos-GL552VX, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/luiscarlos/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project /home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx.xpr
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/luiscarlos/Downloads/avnet/bdf/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/vivado_project/ultra96v2_dfx' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/Downloads/avnet/bdf'; using path '/home/luiscarlos/Downloads/avnet/bdf' instead.
WARNING: [Project 1-312] File not found as '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/src/design/icap_inst.v'; using path '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/design/icap_inst.v' instead.
WARNING: [Project 1-312] File not found as '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/src/constraints/IO_constraints.xdc'; using path '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/constraints/IO_constraints.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/src/design/icap_inst.v'; using path '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/design/icap_inst.v' instead.
WARNING: [Project 1-312] File not found as '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/src/design/icap_inst.v'; using path '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx/src/design/icap_inst.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 7913.445 ; gain = 226.410 ; free physical = 145 ; free virtual = 11955
update_compile_order -fileset sources_1
git init
git add .
git commit -m "first com"
INFO: [BD 5-453] Writing out BD creation steps for RP_1_IP_const as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for RP_3_IP_const as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for RP_2_IP_const as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const44 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const33 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const55 as a TCL proc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /dfx_controller_0/Data.
INFO: [BD 5-453] Writing out BD creation steps for design_1 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for RP_1_IP_const_inst_0 as a TCL proc
WARNING: [BD 5-452] The block design RP_1_IP_const_inst_0 has not been validated, therefore, a block design created using this Tcl proc may result in errors during validation.
INFO: [BD 5-453] Writing out BD creation steps for RP_3_IP_const_inst_0 as a TCL proc
WARNING: [BD 5-452] The block design RP_3_IP_const_inst_0 has not been validated, therefore, a block design created using this Tcl proc may result in errors during validation.
INFO: [BD 5-453] Writing out BD creation steps for RP_2_IP_const_inst_0 as a TCL proc
WARNING: [BD 5-452] The block design RP_2_IP_const_inst_0 has not been validated, therefore, a block design created using this Tcl proc may result in errors during validation.
INFO: [Vivado-projutils-8] Tcl script 'ultra96v2_dfx.tcl' generated in output directory '/home/luiscarlos/Desktop/ultra/secure_tiles/vivado/ultra96v2_dfx'

INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.
ultra96v2_dfx.tcl
[master (root-commit) 88ee0d1] first com
 10 files changed, 7527 insertions(+)
 create mode 100644 .gitignore
 create mode 100644 src/constraints/IO_constraints.xdc
 create mode 100644 src/design/icap_inst.v
 create mode 100644 ultra96v2_dfx.tcl
 create mode 100644 vivado.jou
 create mode 100644 vivado.log
 create mode 100644 vivado_38609.backup.jou
 create mode 100644 vivado_38609.backup.log
 create mode 100644 vivado_pid38609.zip
 create mode 100644 vivado_pid70727.str
git add .
