Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TP_FINAL -c TP_FINAL --vector_source="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/Waveform9.vwf" --testbench_file="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/Waveform9.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jan 16 19:32:53 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TP_FINAL -c TP_FINAL --vector_source="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/Waveform9.vwf" --testbench_file="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/Waveform9.vwf.vht"
Warning (125092): Tcl Script File PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE PLL.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/" TP_FINAL -c TP_FINAL

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jan 16 19:32:57 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/" TP_FINAL -c TP_FINAL
Warning (125092): Tcl Script File PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE PLL.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TP_FINAL.vho in folder "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Sat Jan 16 19:33:01 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/TP_FINAL.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vsim -c -do TP_FINAL.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do TP_FINAL.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:02 on Jan 16,2021
# vcom -work work TP_FINAL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components

# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity TP_FINAL
# -- Compiling architecture structure of TP_FINAL
# End time: 19:33:02 on Jan 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:02 on Jan 16,2021
# vcom -work work Waveform9.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TP_FINAL_vhd_vec_tst
# -- Compiling architecture TP_FINAL_arch of TP_FINAL_vhd_vec_tst

# End time: 19:33:02 on Jan 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.TP_FINAL_vhd_vec_tst 
# Start time: 19:33:03 on Jan 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tp_final_vhd_vec_tst(tp_final_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.tp_final(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading cycloneive.cycloneive_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_pll(vital_pll)
# Loading cycloneive.cycloneive_mn_cntr(behave)
# Loading cycloneive.cycloneive_scale_cntr(behave)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 20268 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33

# ** Note: Cycloneive PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /tp_final_vhd_vec_tst/i1/\inst4|altpll_component|auto_generated|pll1\
# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 5355000 ps

# Simulation time: 80541666 ps

# Simulation time: 80541666 ps

# ** Note: Cycloneive PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 100030 ns  Iteration: 3  Instance: /tp_final_vhd_vec_tst/i1/\inst4|altpll_component|auto_generated|pll1\

# End time: 19:33:29 on Jan 16,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/Waveform9.vwf...

Reading D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/TP_FINAL.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/simulation/qsim/TP_FINAL_20210116193329.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.