$version Generated by VerilatedVcd $end
$date Sat Jan  7 18:16:08 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  3 % out_q [2:0] $end
  $scope module AddCounter $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  3 % out_q [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
1$
b000 %
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
0$
#12
#13
#14
#15
#16
#17
#18
#19
#20
