module module_0 (
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input [id_1 : id_2] id_5,
    output logic id_6,
    output id_7,
    input [id_5 : id_2] id_8,
    input id_9,
    output logic id_10,
    output logic [id_7 : id_5  |  id_4] id_11,
    input logic [id_5 : id_8] id_12,
    output id_13,
    input logic id_14,
    input signed id_15,
    output id_16,
    input logic id_17,
    input [id_15 : id_12] id_18,
    output id_19,
    output id_20,
    id_21,
    input id_22,
    input logic id_23,
    input logic id_24,
    input logic [id_5 : id_22[id_5[id_13 : id_2]]] id_25,
    input id_26,
    input logic id_27,
    output logic id_28,
    input logic id_29,
    input id_30,
    input id_31,
    output [1 : id_2] id_32,
    input logic [id_30 : id_12] id_33
);
  id_34 id_35 (
      .id_20(id_33),
      .id_26(id_15),
      .id_29(id_20),
      .id_12(id_26),
      .id_13(id_3),
      .id_23(id_17),
      .id_2 (id_24)
  );
  logic id_36;
  id_37 id_38 (
      .id_6 (id_31),
      .id_33(1)
  );
endmodule
