// Seed: 3371050596
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4;
  tri id_5;
  always @(1)
    if (1'h0 == id_1) assign id_2 = id_3;
    else if (id_5) begin
      `define pp_6 0
      id_4  = 1'h0;
      `pp_6 = 1;
      id_4 <= id_1;
      `pp_6 = 1'b0 - {id_5};
      #1 begin
        disable id_7;
        if (1 - id_4) assume (id_5);
      end
      `pp_6 = id_3;
      $display(id_4, 1 + id_1, id_1);
      id_2 <= id_2;
    end
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  reg id_3;
  assign id_1 = id_3;
  assign id_3 = 1;
  always force id_1 = id_3;
  reg id_4;
  assign id_3 = 1;
  id_5(
      id_1, 1
  );
  initial id_4 = id_2;
  module_0(
      id_4, id_4, id_3
  );
  assign id_3 = id_4;
  supply1 id_6 = id_3 >= 1;
endmodule
