#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; UART_SABERTOOTH_IntClock
UART_SABERTOOTH_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_SABERTOOTH_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_SABERTOOTH_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_SABERTOOTH_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_SABERTOOTH_IntClock__INDEX EQU 0x05
UART_SABERTOOTH_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_SABERTOOTH_IntClock__PM_ACT_MSK EQU 0x20
UART_SABERTOOTH_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_SABERTOOTH_IntClock__PM_STBY_MSK EQU 0x20

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; UART_SABERTOOTH_BUART
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_SABERTOOTH_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_SABERTOOTH_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_SABERTOOTH_BUART_sTX_TxSts__0__POS EQU 0
UART_SABERTOOTH_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_SABERTOOTH_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_SABERTOOTH_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_SABERTOOTH_BUART_sTX_TxSts__1__POS EQU 1
UART_SABERTOOTH_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_SABERTOOTH_BUART_sTX_TxSts__2__POS EQU 2
UART_SABERTOOTH_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_SABERTOOTH_BUART_sTX_TxSts__3__POS EQU 3
UART_SABERTOOTH_BUART_sTX_TxSts__MASK EQU 0x0F
UART_SABERTOOTH_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_SABERTOOTH_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_SABERTOOTH_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_SABERTOOTH_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; ArmRetracted_switch
ArmRetracted_switch__0__MASK EQU 0x01
ArmRetracted_switch__0__PC EQU CYREG_PRT0_PC0
ArmRetracted_switch__0__PORT EQU 0
ArmRetracted_switch__0__SHIFT EQU 0
ArmRetracted_switch__AG EQU CYREG_PRT0_AG
ArmRetracted_switch__AMUX EQU CYREG_PRT0_AMUX
ArmRetracted_switch__BIE EQU CYREG_PRT0_BIE
ArmRetracted_switch__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ArmRetracted_switch__BYP EQU CYREG_PRT0_BYP
ArmRetracted_switch__CTL EQU CYREG_PRT0_CTL
ArmRetracted_switch__DM0 EQU CYREG_PRT0_DM0
ArmRetracted_switch__DM1 EQU CYREG_PRT0_DM1
ArmRetracted_switch__DM2 EQU CYREG_PRT0_DM2
ArmRetracted_switch__DR EQU CYREG_PRT0_DR
ArmRetracted_switch__INP_DIS EQU CYREG_PRT0_INP_DIS
ArmRetracted_switch__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ArmRetracted_switch__LCD_EN EQU CYREG_PRT0_LCD_EN
ArmRetracted_switch__MASK EQU 0x01
ArmRetracted_switch__PORT EQU 0
ArmRetracted_switch__PRT EQU CYREG_PRT0_PRT
ArmRetracted_switch__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ArmRetracted_switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ArmRetracted_switch__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ArmRetracted_switch__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ArmRetracted_switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ArmRetracted_switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ArmRetracted_switch__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ArmRetracted_switch__PS EQU CYREG_PRT0_PS
ArmRetracted_switch__SHIFT EQU 0
ArmRetracted_switch__SLW EQU CYREG_PRT0_SLW

; UART_RBTQ1_IntClock
UART_RBTQ1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_RBTQ1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_RBTQ1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_RBTQ1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RBTQ1_IntClock__INDEX EQU 0x02
UART_RBTQ1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RBTQ1_IntClock__PM_ACT_MSK EQU 0x04
UART_RBTQ1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RBTQ1_IntClock__PM_STBY_MSK EQU 0x04

; UART_RBTQ2_IntClock
UART_RBTQ2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_RBTQ2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_RBTQ2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_RBTQ2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RBTQ2_IntClock__INDEX EQU 0x03
UART_RBTQ2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RBTQ2_IntClock__PM_ACT_MSK EQU 0x08
UART_RBTQ2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RBTQ2_IntClock__PM_STBY_MSK EQU 0x08

; ArmExtended_switch
ArmExtended_switch__0__MASK EQU 0x02
ArmExtended_switch__0__PC EQU CYREG_PRT0_PC1
ArmExtended_switch__0__PORT EQU 0
ArmExtended_switch__0__SHIFT EQU 1
ArmExtended_switch__AG EQU CYREG_PRT0_AG
ArmExtended_switch__AMUX EQU CYREG_PRT0_AMUX
ArmExtended_switch__BIE EQU CYREG_PRT0_BIE
ArmExtended_switch__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ArmExtended_switch__BYP EQU CYREG_PRT0_BYP
ArmExtended_switch__CTL EQU CYREG_PRT0_CTL
ArmExtended_switch__DM0 EQU CYREG_PRT0_DM0
ArmExtended_switch__DM1 EQU CYREG_PRT0_DM1
ArmExtended_switch__DM2 EQU CYREG_PRT0_DM2
ArmExtended_switch__DR EQU CYREG_PRT0_DR
ArmExtended_switch__INP_DIS EQU CYREG_PRT0_INP_DIS
ArmExtended_switch__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ArmExtended_switch__LCD_EN EQU CYREG_PRT0_LCD_EN
ArmExtended_switch__MASK EQU 0x02
ArmExtended_switch__PORT EQU 0
ArmExtended_switch__PRT EQU CYREG_PRT0_PRT
ArmExtended_switch__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ArmExtended_switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ArmExtended_switch__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ArmExtended_switch__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ArmExtended_switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ArmExtended_switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ArmExtended_switch__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ArmExtended_switch__PS EQU CYREG_PRT0_PS
ArmExtended_switch__SHIFT EQU 1
ArmExtended_switch__SLW EQU CYREG_PRT0_SLW

; ADC_DelSig_1_DSM4
ADC_DelSig_1_DSM4__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM4__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM4__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM4__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM4__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM4__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM4__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM4__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM4__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM4__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM4__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM4__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM4__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM4__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM4__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM4__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM4__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM4__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM4__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM4__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM4__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM4__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM4__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM4__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM4__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM4__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM4__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM4__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM4__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM4__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM4__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM4__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM4__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM4__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM4__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM4__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM4__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM4__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM4__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM4__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM4__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__ES2_PATCH EQU 0
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_DelSig_1_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB11_F1

; UART_RBTQ1_BUART
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RBTQ1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RBTQ1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_RBTQ1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_RBTQ1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_RBTQ1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_RBTQ1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_RBTQ1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_RBTQ1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_RBTQ1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_RBTQ1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_RBTQ1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_RBTQ1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_RBTQ1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_RBTQ1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_RBTQ1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_RBTQ1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_RBTQ1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RBTQ1_BUART_sRX_RxSts__3__POS EQU 3
UART_RBTQ1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RBTQ1_BUART_sRX_RxSts__4__POS EQU 4
UART_RBTQ1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RBTQ1_BUART_sRX_RxSts__5__POS EQU 5
UART_RBTQ1_BUART_sRX_RxSts__MASK EQU 0x38
UART_RBTQ1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_RBTQ1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_RBTQ1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_RBTQ1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_RBTQ1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_RBTQ1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_RBTQ1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_RBTQ1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_RBTQ1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_RBTQ1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_RBTQ1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_RBTQ1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_RBTQ1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_RBTQ1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_RBTQ1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RBTQ1_BUART_sTX_TxSts__0__POS EQU 0
UART_RBTQ1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_RBTQ1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_RBTQ1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RBTQ1_BUART_sTX_TxSts__1__POS EQU 1
UART_RBTQ1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RBTQ1_BUART_sTX_TxSts__2__POS EQU 2
UART_RBTQ1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RBTQ1_BUART_sTX_TxSts__3__POS EQU 3
UART_RBTQ1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RBTQ1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_RBTQ1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_RBTQ1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_RBTQ1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1

; UART_RBTQ2_BUART
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_RBTQ2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_RBTQ2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_RBTQ2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_RBTQ2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_RBTQ2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_RBTQ2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_RBTQ2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_RBTQ2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_RBTQ2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_RBTQ2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_RBTQ2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_RBTQ2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_RBTQ2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_RBTQ2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_RBTQ2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_RBTQ2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_RBTQ2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RBTQ2_BUART_sRX_RxSts__3__POS EQU 3
UART_RBTQ2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RBTQ2_BUART_sRX_RxSts__4__POS EQU 4
UART_RBTQ2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RBTQ2_BUART_sRX_RxSts__5__POS EQU 5
UART_RBTQ2_BUART_sRX_RxSts__MASK EQU 0x38
UART_RBTQ2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_RBTQ2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_RBTQ2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_RBTQ2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_RBTQ2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_RBTQ2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_RBTQ2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_RBTQ2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_RBTQ2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_RBTQ2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_RBTQ2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RBTQ2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_RBTQ2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_RBTQ2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_RBTQ2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RBTQ2_BUART_sTX_TxSts__0__POS EQU 0
UART_RBTQ2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RBTQ2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_RBTQ2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RBTQ2_BUART_sTX_TxSts__1__POS EQU 1
UART_RBTQ2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RBTQ2_BUART_sTX_TxSts__2__POS EQU 2
UART_RBTQ2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RBTQ2_BUART_sTX_TxSts__3__POS EQU 3
UART_RBTQ2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RBTQ2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_RBTQ2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RBTQ2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_RBTQ2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1

; ArmRetractedInt
ArmRetractedInt__ES2_PATCH EQU 0
ArmRetractedInt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ArmRetractedInt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ArmRetractedInt__INTC_MASK EQU 0x02
ArmRetractedInt__INTC_NUMBER EQU 1
ArmRetractedInt__INTC_PRIOR_NUM EQU 7
ArmRetractedInt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
ArmRetractedInt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ArmRetractedInt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ArmRetractedInt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

; ArmExtendedInt
ArmExtendedInt__ES2_PATCH EQU 0
ArmExtendedInt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ArmExtendedInt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ArmExtendedInt__INTC_MASK EQU 0x01
ArmExtendedInt__INTC_NUMBER EQU 0
ArmExtendedInt__INTC_PRIOR_NUM EQU 7
ArmExtendedInt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
ArmExtendedInt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ArmExtendedInt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ArmExtendedInt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; RC_ReceiverBus
RC_ReceiverBus__0__AG EQU CYREG_PRT2_AG
RC_ReceiverBus__0__AMUX EQU CYREG_PRT2_AMUX
RC_ReceiverBus__0__BIE EQU CYREG_PRT2_BIE
RC_ReceiverBus__0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RC_ReceiverBus__0__BYP EQU CYREG_PRT2_BYP
RC_ReceiverBus__0__CTL EQU CYREG_PRT2_CTL
RC_ReceiverBus__0__DM0 EQU CYREG_PRT2_DM0
RC_ReceiverBus__0__DM1 EQU CYREG_PRT2_DM1
RC_ReceiverBus__0__DM2 EQU CYREG_PRT2_DM2
RC_ReceiverBus__0__DR EQU CYREG_PRT2_DR
RC_ReceiverBus__0__INP_DIS EQU CYREG_PRT2_INP_DIS
RC_ReceiverBus__0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RC_ReceiverBus__0__LCD_EN EQU CYREG_PRT2_LCD_EN
RC_ReceiverBus__0__MASK EQU 0x20
RC_ReceiverBus__0__PC EQU CYREG_PRT2_PC5
RC_ReceiverBus__0__PORT EQU 2
RC_ReceiverBus__0__PRT EQU CYREG_PRT2_PRT
RC_ReceiverBus__0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RC_ReceiverBus__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RC_ReceiverBus__0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RC_ReceiverBus__0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RC_ReceiverBus__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RC_ReceiverBus__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RC_ReceiverBus__0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RC_ReceiverBus__0__PS EQU CYREG_PRT2_PS
RC_ReceiverBus__0__SHIFT EQU 5
RC_ReceiverBus__0__SLW EQU CYREG_PRT2_SLW
RC_ReceiverBus__1__AG EQU CYREG_PRT2_AG
RC_ReceiverBus__1__AMUX EQU CYREG_PRT2_AMUX
RC_ReceiverBus__1__BIE EQU CYREG_PRT2_BIE
RC_ReceiverBus__1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RC_ReceiverBus__1__BYP EQU CYREG_PRT2_BYP
RC_ReceiverBus__1__CTL EQU CYREG_PRT2_CTL
RC_ReceiverBus__1__DM0 EQU CYREG_PRT2_DM0
RC_ReceiverBus__1__DM1 EQU CYREG_PRT2_DM1
RC_ReceiverBus__1__DM2 EQU CYREG_PRT2_DM2
RC_ReceiverBus__1__DR EQU CYREG_PRT2_DR
RC_ReceiverBus__1__INP_DIS EQU CYREG_PRT2_INP_DIS
RC_ReceiverBus__1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RC_ReceiverBus__1__LCD_EN EQU CYREG_PRT2_LCD_EN
RC_ReceiverBus__1__MASK EQU 0x40
RC_ReceiverBus__1__PC EQU CYREG_PRT2_PC6
RC_ReceiverBus__1__PORT EQU 2
RC_ReceiverBus__1__PRT EQU CYREG_PRT2_PRT
RC_ReceiverBus__1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RC_ReceiverBus__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RC_ReceiverBus__1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RC_ReceiverBus__1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RC_ReceiverBus__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RC_ReceiverBus__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RC_ReceiverBus__1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RC_ReceiverBus__1__PS EQU CYREG_PRT2_PS
RC_ReceiverBus__1__SHIFT EQU 6
RC_ReceiverBus__1__SLW EQU CYREG_PRT2_SLW
RC_ReceiverBus__2__AG EQU CYREG_PRT2_AG
RC_ReceiverBus__2__AMUX EQU CYREG_PRT2_AMUX
RC_ReceiverBus__2__BIE EQU CYREG_PRT2_BIE
RC_ReceiverBus__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RC_ReceiverBus__2__BYP EQU CYREG_PRT2_BYP
RC_ReceiverBus__2__CTL EQU CYREG_PRT2_CTL
RC_ReceiverBus__2__DM0 EQU CYREG_PRT2_DM0
RC_ReceiverBus__2__DM1 EQU CYREG_PRT2_DM1
RC_ReceiverBus__2__DM2 EQU CYREG_PRT2_DM2
RC_ReceiverBus__2__DR EQU CYREG_PRT2_DR
RC_ReceiverBus__2__INP_DIS EQU CYREG_PRT2_INP_DIS
RC_ReceiverBus__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RC_ReceiverBus__2__LCD_EN EQU CYREG_PRT2_LCD_EN
RC_ReceiverBus__2__MASK EQU 0x80
RC_ReceiverBus__2__PC EQU CYREG_PRT2_PC7
RC_ReceiverBus__2__PORT EQU 2
RC_ReceiverBus__2__PRT EQU CYREG_PRT2_PRT
RC_ReceiverBus__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RC_ReceiverBus__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RC_ReceiverBus__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RC_ReceiverBus__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RC_ReceiverBus__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RC_ReceiverBus__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RC_ReceiverBus__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RC_ReceiverBus__2__PS EQU CYREG_PRT2_PS
RC_ReceiverBus__2__SHIFT EQU 7
RC_ReceiverBus__2__SLW EQU CYREG_PRT2_SLW
RC_ReceiverBus__3__AG EQU CYREG_PRT6_AG
RC_ReceiverBus__3__AMUX EQU CYREG_PRT6_AMUX
RC_ReceiverBus__3__BIE EQU CYREG_PRT6_BIE
RC_ReceiverBus__3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RC_ReceiverBus__3__BYP EQU CYREG_PRT6_BYP
RC_ReceiverBus__3__CTL EQU CYREG_PRT6_CTL
RC_ReceiverBus__3__DM0 EQU CYREG_PRT6_DM0
RC_ReceiverBus__3__DM1 EQU CYREG_PRT6_DM1
RC_ReceiverBus__3__DM2 EQU CYREG_PRT6_DM2
RC_ReceiverBus__3__DR EQU CYREG_PRT6_DR
RC_ReceiverBus__3__INP_DIS EQU CYREG_PRT6_INP_DIS
RC_ReceiverBus__3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RC_ReceiverBus__3__LCD_EN EQU CYREG_PRT6_LCD_EN
RC_ReceiverBus__3__MASK EQU 0x10
RC_ReceiverBus__3__PC EQU CYREG_PRT6_PC4
RC_ReceiverBus__3__PORT EQU 6
RC_ReceiverBus__3__PRT EQU CYREG_PRT6_PRT
RC_ReceiverBus__3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RC_ReceiverBus__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RC_ReceiverBus__3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RC_ReceiverBus__3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RC_ReceiverBus__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RC_ReceiverBus__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RC_ReceiverBus__3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RC_ReceiverBus__3__PS EQU CYREG_PRT6_PS
RC_ReceiverBus__3__SHIFT EQU 4
RC_ReceiverBus__3__SLW EQU CYREG_PRT6_SLW
RC_ReceiverBus__4__AG EQU CYREG_PRT6_AG
RC_ReceiverBus__4__AMUX EQU CYREG_PRT6_AMUX
RC_ReceiverBus__4__BIE EQU CYREG_PRT6_BIE
RC_ReceiverBus__4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RC_ReceiverBus__4__BYP EQU CYREG_PRT6_BYP
RC_ReceiverBus__4__CTL EQU CYREG_PRT6_CTL
RC_ReceiverBus__4__DM0 EQU CYREG_PRT6_DM0
RC_ReceiverBus__4__DM1 EQU CYREG_PRT6_DM1
RC_ReceiverBus__4__DM2 EQU CYREG_PRT6_DM2
RC_ReceiverBus__4__DR EQU CYREG_PRT6_DR
RC_ReceiverBus__4__INP_DIS EQU CYREG_PRT6_INP_DIS
RC_ReceiverBus__4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RC_ReceiverBus__4__LCD_EN EQU CYREG_PRT6_LCD_EN
RC_ReceiverBus__4__MASK EQU 0x20
RC_ReceiverBus__4__PC EQU CYREG_PRT6_PC5
RC_ReceiverBus__4__PORT EQU 6
RC_ReceiverBus__4__PRT EQU CYREG_PRT6_PRT
RC_ReceiverBus__4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RC_ReceiverBus__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RC_ReceiverBus__4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RC_ReceiverBus__4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RC_ReceiverBus__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RC_ReceiverBus__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RC_ReceiverBus__4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RC_ReceiverBus__4__PS EQU CYREG_PRT6_PS
RC_ReceiverBus__4__SHIFT EQU 5
RC_ReceiverBus__4__SLW EQU CYREG_PRT6_SLW
RC_ReceiverBus__5__AG EQU CYREG_PRT6_AG
RC_ReceiverBus__5__AMUX EQU CYREG_PRT6_AMUX
RC_ReceiverBus__5__BIE EQU CYREG_PRT6_BIE
RC_ReceiverBus__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RC_ReceiverBus__5__BYP EQU CYREG_PRT6_BYP
RC_ReceiverBus__5__CTL EQU CYREG_PRT6_CTL
RC_ReceiverBus__5__DM0 EQU CYREG_PRT6_DM0
RC_ReceiverBus__5__DM1 EQU CYREG_PRT6_DM1
RC_ReceiverBus__5__DM2 EQU CYREG_PRT6_DM2
RC_ReceiverBus__5__DR EQU CYREG_PRT6_DR
RC_ReceiverBus__5__INP_DIS EQU CYREG_PRT6_INP_DIS
RC_ReceiverBus__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RC_ReceiverBus__5__LCD_EN EQU CYREG_PRT6_LCD_EN
RC_ReceiverBus__5__MASK EQU 0x40
RC_ReceiverBus__5__PC EQU CYREG_PRT6_PC6
RC_ReceiverBus__5__PORT EQU 6
RC_ReceiverBus__5__PRT EQU CYREG_PRT6_PRT
RC_ReceiverBus__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RC_ReceiverBus__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RC_ReceiverBus__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RC_ReceiverBus__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RC_ReceiverBus__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RC_ReceiverBus__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RC_ReceiverBus__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RC_ReceiverBus__5__PS EQU CYREG_PRT6_PS
RC_ReceiverBus__5__SHIFT EQU 6
RC_ReceiverBus__5__SLW EQU CYREG_PRT6_SLW
RC_ReceiverBus__6__AG EQU CYREG_PRT6_AG
RC_ReceiverBus__6__AMUX EQU CYREG_PRT6_AMUX
RC_ReceiverBus__6__BIE EQU CYREG_PRT6_BIE
RC_ReceiverBus__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RC_ReceiverBus__6__BYP EQU CYREG_PRT6_BYP
RC_ReceiverBus__6__CTL EQU CYREG_PRT6_CTL
RC_ReceiverBus__6__DM0 EQU CYREG_PRT6_DM0
RC_ReceiverBus__6__DM1 EQU CYREG_PRT6_DM1
RC_ReceiverBus__6__DM2 EQU CYREG_PRT6_DM2
RC_ReceiverBus__6__DR EQU CYREG_PRT6_DR
RC_ReceiverBus__6__INP_DIS EQU CYREG_PRT6_INP_DIS
RC_ReceiverBus__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RC_ReceiverBus__6__LCD_EN EQU CYREG_PRT6_LCD_EN
RC_ReceiverBus__6__MASK EQU 0x80
RC_ReceiverBus__6__PC EQU CYREG_PRT6_PC7
RC_ReceiverBus__6__PORT EQU 6
RC_ReceiverBus__6__PRT EQU CYREG_PRT6_PRT
RC_ReceiverBus__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RC_ReceiverBus__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RC_ReceiverBus__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RC_ReceiverBus__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RC_ReceiverBus__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RC_ReceiverBus__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RC_ReceiverBus__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RC_ReceiverBus__6__PS EQU CYREG_PRT6_PS
RC_ReceiverBus__6__SHIFT EQU 7
RC_ReceiverBus__6__SLW EQU CYREG_PRT6_SLW

; buzzerControl
buzzerControl_Sync_ctrl_reg__0__MASK EQU 0x01
buzzerControl_Sync_ctrl_reg__0__POS EQU 0
buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
buzzerControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
buzzerControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
buzzerControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
buzzerControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
buzzerControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
buzzerControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
buzzerControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
buzzerControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
buzzerControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
buzzerControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
buzzerControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
buzzerControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
buzzerControl_Sync_ctrl_reg__MASK EQU 0x01
buzzerControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
buzzerControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
buzzerControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Comp_1_ctComp
Comp_1_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_1_ctComp__CMP_MASK EQU 0x02
Comp_1_ctComp__CMP_NUMBER EQU 1
Comp_1_ctComp__CR EQU CYREG_CMP1_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x02
Comp_1_ctComp__LUT__MSK_SHIFT EQU 1
Comp_1_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x02
Comp_1_ctComp__LUT__SR_SHIFT EQU 1
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x02
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x02
Comp_1_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x02
Comp_1_ctComp__WRK_SHIFT EQU 1

; Tx_Sabertooth
Tx_Sabertooth__0__MASK EQU 0x20
Tx_Sabertooth__0__PC EQU CYREG_PRT3_PC5
Tx_Sabertooth__0__PORT EQU 3
Tx_Sabertooth__0__SHIFT EQU 5
Tx_Sabertooth__AG EQU CYREG_PRT3_AG
Tx_Sabertooth__AMUX EQU CYREG_PRT3_AMUX
Tx_Sabertooth__BIE EQU CYREG_PRT3_BIE
Tx_Sabertooth__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_Sabertooth__BYP EQU CYREG_PRT3_BYP
Tx_Sabertooth__CTL EQU CYREG_PRT3_CTL
Tx_Sabertooth__DM0 EQU CYREG_PRT3_DM0
Tx_Sabertooth__DM1 EQU CYREG_PRT3_DM1
Tx_Sabertooth__DM2 EQU CYREG_PRT3_DM2
Tx_Sabertooth__DR EQU CYREG_PRT3_DR
Tx_Sabertooth__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_Sabertooth__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_Sabertooth__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_Sabertooth__MASK EQU 0x20
Tx_Sabertooth__PORT EQU 3
Tx_Sabertooth__PRT EQU CYREG_PRT3_PRT
Tx_Sabertooth__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_Sabertooth__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_Sabertooth__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_Sabertooth__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_Sabertooth__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_Sabertooth__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_Sabertooth__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_Sabertooth__PS EQU CYREG_PRT3_PS
Tx_Sabertooth__SHIFT EQU 5
Tx_Sabertooth__SLW EQU CYREG_PRT3_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; BATT_LOGIC
BATT_LOGIC__0__MASK EQU 0x01
BATT_LOGIC__0__PC EQU CYREG_PRT3_PC0
BATT_LOGIC__0__PORT EQU 3
BATT_LOGIC__0__SHIFT EQU 0
BATT_LOGIC__AG EQU CYREG_PRT3_AG
BATT_LOGIC__AMUX EQU CYREG_PRT3_AMUX
BATT_LOGIC__BIE EQU CYREG_PRT3_BIE
BATT_LOGIC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BATT_LOGIC__BYP EQU CYREG_PRT3_BYP
BATT_LOGIC__CTL EQU CYREG_PRT3_CTL
BATT_LOGIC__DM0 EQU CYREG_PRT3_DM0
BATT_LOGIC__DM1 EQU CYREG_PRT3_DM1
BATT_LOGIC__DM2 EQU CYREG_PRT3_DM2
BATT_LOGIC__DR EQU CYREG_PRT3_DR
BATT_LOGIC__INP_DIS EQU CYREG_PRT3_INP_DIS
BATT_LOGIC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BATT_LOGIC__LCD_EN EQU CYREG_PRT3_LCD_EN
BATT_LOGIC__MASK EQU 0x01
BATT_LOGIC__PORT EQU 3
BATT_LOGIC__PRT EQU CYREG_PRT3_PRT
BATT_LOGIC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BATT_LOGIC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BATT_LOGIC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BATT_LOGIC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BATT_LOGIC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BATT_LOGIC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BATT_LOGIC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BATT_LOGIC__PS EQU CYREG_PRT3_PS
BATT_LOGIC__SHIFT EQU 0
BATT_LOGIC__SLW EQU CYREG_PRT3_SLW

; BATT_MOTOR
BATT_MOTOR__0__MASK EQU 0x02
BATT_MOTOR__0__PC EQU CYREG_PRT3_PC1
BATT_MOTOR__0__PORT EQU 3
BATT_MOTOR__0__SHIFT EQU 1
BATT_MOTOR__AG EQU CYREG_PRT3_AG
BATT_MOTOR__AMUX EQU CYREG_PRT3_AMUX
BATT_MOTOR__BIE EQU CYREG_PRT3_BIE
BATT_MOTOR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BATT_MOTOR__BYP EQU CYREG_PRT3_BYP
BATT_MOTOR__CTL EQU CYREG_PRT3_CTL
BATT_MOTOR__DM0 EQU CYREG_PRT3_DM0
BATT_MOTOR__DM1 EQU CYREG_PRT3_DM1
BATT_MOTOR__DM2 EQU CYREG_PRT3_DM2
BATT_MOTOR__DR EQU CYREG_PRT3_DR
BATT_MOTOR__INP_DIS EQU CYREG_PRT3_INP_DIS
BATT_MOTOR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BATT_MOTOR__LCD_EN EQU CYREG_PRT3_LCD_EN
BATT_MOTOR__MASK EQU 0x02
BATT_MOTOR__PORT EQU 3
BATT_MOTOR__PRT EQU CYREG_PRT3_PRT
BATT_MOTOR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BATT_MOTOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BATT_MOTOR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BATT_MOTOR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BATT_MOTOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BATT_MOTOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BATT_MOTOR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BATT_MOTOR__PS EQU CYREG_PRT3_PS
BATT_MOTOR__SHIFT EQU 1
BATT_MOTOR__SLW EQU CYREG_PRT3_SLW

; LaunchSol
LaunchSol__0__MASK EQU 0x08
LaunchSol__0__PC EQU CYREG_PRT4_PC3
LaunchSol__0__PORT EQU 4
LaunchSol__0__SHIFT EQU 3
LaunchSol__AG EQU CYREG_PRT4_AG
LaunchSol__AMUX EQU CYREG_PRT4_AMUX
LaunchSol__BIE EQU CYREG_PRT4_BIE
LaunchSol__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LaunchSol__BYP EQU CYREG_PRT4_BYP
LaunchSol__CTL EQU CYREG_PRT4_CTL
LaunchSol__DM0 EQU CYREG_PRT4_DM0
LaunchSol__DM1 EQU CYREG_PRT4_DM1
LaunchSol__DM2 EQU CYREG_PRT4_DM2
LaunchSol__DR EQU CYREG_PRT4_DR
LaunchSol__INP_DIS EQU CYREG_PRT4_INP_DIS
LaunchSol__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LaunchSol__LCD_EN EQU CYREG_PRT4_LCD_EN
LaunchSol__MASK EQU 0x08
LaunchSol__PORT EQU 4
LaunchSol__PRT EQU CYREG_PRT4_PRT
LaunchSol__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LaunchSol__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LaunchSol__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LaunchSol__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LaunchSol__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LaunchSol__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LaunchSol__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LaunchSol__PS EQU CYREG_PRT4_PS
LaunchSol__SHIFT EQU 3
LaunchSol__SLW EQU CYREG_PRT4_SLW

; nerf_fire
nerf_fire__0__MASK EQU 0x80
nerf_fire__0__PC EQU CYREG_PRT0_PC7
nerf_fire__0__PORT EQU 0
nerf_fire__0__SHIFT EQU 7
nerf_fire__AG EQU CYREG_PRT0_AG
nerf_fire__AMUX EQU CYREG_PRT0_AMUX
nerf_fire__BIE EQU CYREG_PRT0_BIE
nerf_fire__BIT_MASK EQU CYREG_PRT0_BIT_MASK
nerf_fire__BYP EQU CYREG_PRT0_BYP
nerf_fire__CTL EQU CYREG_PRT0_CTL
nerf_fire__DM0 EQU CYREG_PRT0_DM0
nerf_fire__DM1 EQU CYREG_PRT0_DM1
nerf_fire__DM2 EQU CYREG_PRT0_DM2
nerf_fire__DR EQU CYREG_PRT0_DR
nerf_fire__INP_DIS EQU CYREG_PRT0_INP_DIS
nerf_fire__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
nerf_fire__LCD_EN EQU CYREG_PRT0_LCD_EN
nerf_fire__MASK EQU 0x80
nerf_fire__PORT EQU 0
nerf_fire__PRT EQU CYREG_PRT0_PRT
nerf_fire__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
nerf_fire__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
nerf_fire__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
nerf_fire__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
nerf_fire__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
nerf_fire__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
nerf_fire__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
nerf_fire__PS EQU CYREG_PRT0_PS
nerf_fire__SHIFT EQU 7
nerf_fire__SLW EQU CYREG_PRT0_SLW

; nerf_reed
nerf_reed__0__MASK EQU 0x20
nerf_reed__0__PC EQU CYREG_PRT5_PC5
nerf_reed__0__PORT EQU 5
nerf_reed__0__SHIFT EQU 5
nerf_reed__AG EQU CYREG_PRT5_AG
nerf_reed__AMUX EQU CYREG_PRT5_AMUX
nerf_reed__BIE EQU CYREG_PRT5_BIE
nerf_reed__BIT_MASK EQU CYREG_PRT5_BIT_MASK
nerf_reed__BYP EQU CYREG_PRT5_BYP
nerf_reed__CTL EQU CYREG_PRT5_CTL
nerf_reed__DM0 EQU CYREG_PRT5_DM0
nerf_reed__DM1 EQU CYREG_PRT5_DM1
nerf_reed__DM2 EQU CYREG_PRT5_DM2
nerf_reed__DR EQU CYREG_PRT5_DR
nerf_reed__INP_DIS EQU CYREG_PRT5_INP_DIS
nerf_reed__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
nerf_reed__LCD_EN EQU CYREG_PRT5_LCD_EN
nerf_reed__MASK EQU 0x20
nerf_reed__PORT EQU 5
nerf_reed__PRT EQU CYREG_PRT5_PRT
nerf_reed__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
nerf_reed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
nerf_reed__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
nerf_reed__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
nerf_reed__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
nerf_reed__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
nerf_reed__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
nerf_reed__PS EQU CYREG_PRT5_PS
nerf_reed__SHIFT EQU 5
nerf_reed__SLW EQU CYREG_PRT5_SLW

; Reset_Ref
Reset_Ref__0__MASK EQU 0x40
Reset_Ref__0__PC EQU CYREG_PRT5_PC6
Reset_Ref__0__PORT EQU 5
Reset_Ref__0__SHIFT EQU 6
Reset_Ref__AG EQU CYREG_PRT5_AG
Reset_Ref__AMUX EQU CYREG_PRT5_AMUX
Reset_Ref__BIE EQU CYREG_PRT5_BIE
Reset_Ref__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Reset_Ref__BYP EQU CYREG_PRT5_BYP
Reset_Ref__CTL EQU CYREG_PRT5_CTL
Reset_Ref__DM0 EQU CYREG_PRT5_DM0
Reset_Ref__DM1 EQU CYREG_PRT5_DM1
Reset_Ref__DM2 EQU CYREG_PRT5_DM2
Reset_Ref__DR EQU CYREG_PRT5_DR
Reset_Ref__INP_DIS EQU CYREG_PRT5_INP_DIS
Reset_Ref__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Reset_Ref__LCD_EN EQU CYREG_PRT5_LCD_EN
Reset_Ref__MASK EQU 0x40
Reset_Ref__PORT EQU 5
Reset_Ref__PRT EQU CYREG_PRT5_PRT
Reset_Ref__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Reset_Ref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Reset_Ref__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Reset_Ref__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Reset_Ref__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Reset_Ref__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Reset_Ref__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Reset_Ref__PS EQU CYREG_PRT5_PS
Reset_Ref__SHIFT EQU 6
Reset_Ref__SLW EQU CYREG_PRT5_SLW

; Actuator
Actuator__0__MASK EQU 0x10
Actuator__0__PC EQU CYREG_PRT3_PC4
Actuator__0__PORT EQU 3
Actuator__0__SHIFT EQU 4
Actuator__AG EQU CYREG_PRT3_AG
Actuator__AMUX EQU CYREG_PRT3_AMUX
Actuator__BIE EQU CYREG_PRT3_BIE
Actuator__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Actuator__BYP EQU CYREG_PRT3_BYP
Actuator__CTL EQU CYREG_PRT3_CTL
Actuator__DM0 EQU CYREG_PRT3_DM0
Actuator__DM1 EQU CYREG_PRT3_DM1
Actuator__DM2 EQU CYREG_PRT3_DM2
Actuator__DR EQU CYREG_PRT3_DR
Actuator__INP_DIS EQU CYREG_PRT3_INP_DIS
Actuator__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Actuator__LCD_EN EQU CYREG_PRT3_LCD_EN
Actuator__MASK EQU 0x10
Actuator__PORT EQU 3
Actuator__PRT EQU CYREG_PRT3_PRT
Actuator__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Actuator__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Actuator__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Actuator__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Actuator__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Actuator__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Actuator__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Actuator__PS EQU CYREG_PRT3_PS
Actuator__SHIFT EQU 4
Actuator__SLW EQU CYREG_PRT3_SLW

; external
external__0__MASK EQU 0x04
external__0__PC EQU CYREG_PRT0_PC2
external__0__PORT EQU 0
external__0__SHIFT EQU 2
external__AG EQU CYREG_PRT0_AG
external__AMUX EQU CYREG_PRT0_AMUX
external__BIE EQU CYREG_PRT0_BIE
external__BIT_MASK EQU CYREG_PRT0_BIT_MASK
external__BYP EQU CYREG_PRT0_BYP
external__CTL EQU CYREG_PRT0_CTL
external__DM0 EQU CYREG_PRT0_DM0
external__DM1 EQU CYREG_PRT0_DM1
external__DM2 EQU CYREG_PRT0_DM2
external__DR EQU CYREG_PRT0_DR
external__INP_DIS EQU CYREG_PRT0_INP_DIS
external__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
external__LCD_EN EQU CYREG_PRT0_LCD_EN
external__MASK EQU 0x04
external__PORT EQU 0
external__PRT EQU CYREG_PRT0_PRT
external__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
external__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
external__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
external__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
external__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
external__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
external__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
external__PS EQU CYREG_PRT0_PS
external__SHIFT EQU 2
external__SLW EQU CYREG_PRT0_SLW

; isr_RC1N
isr_RC1N__ES2_PATCH EQU 0
isr_RC1N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC1N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC1N__INTC_MASK EQU 0x04
isr_RC1N__INTC_NUMBER EQU 2
isr_RC1N__INTC_PRIOR_NUM EQU 6
isr_RC1N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
isr_RC1N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC1N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC1N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; isr_RC1P
isr_RC1P__ES2_PATCH EQU 0
isr_RC1P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC1P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC1P__INTC_MASK EQU 0x08
isr_RC1P__INTC_NUMBER EQU 3
isr_RC1P__INTC_PRIOR_NUM EQU 5
isr_RC1P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
isr_RC1P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC1P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC1P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; isr_RC2N
isr_RC2N__ES2_PATCH EQU 0
isr_RC2N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC2N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC2N__INTC_MASK EQU 0x10
isr_RC2N__INTC_NUMBER EQU 4
isr_RC2N__INTC_PRIOR_NUM EQU 6
isr_RC2N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
isr_RC2N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC2N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC2N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; isr_RC2P
isr_RC2P__ES2_PATCH EQU 0
isr_RC2P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC2P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC2P__INTC_MASK EQU 0x20
isr_RC2P__INTC_NUMBER EQU 5
isr_RC2P__INTC_PRIOR_NUM EQU 5
isr_RC2P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
isr_RC2P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC2P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC2P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; isr_RC3N
isr_RC3N__ES2_PATCH EQU 0
isr_RC3N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC3N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC3N__INTC_MASK EQU 0x40
isr_RC3N__INTC_NUMBER EQU 6
isr_RC3N__INTC_PRIOR_NUM EQU 6
isr_RC3N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR6
isr_RC3N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC3N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC3N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0C)

; isr_RC3P
isr_RC3P__ES2_PATCH EQU 0
isr_RC3P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_RC3P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_RC3P__INTC_MASK EQU 0x80
isr_RC3P__INTC_NUMBER EQU 7
isr_RC3P__INTC_PRIOR_NUM EQU 5
isr_RC3P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR7
isr_RC3P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_RC3P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_RC3P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0E)

; isr_RC4N
isr_RC4N__ES2_PATCH EQU 0
isr_RC4N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC4N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC4N__INTC_MASK EQU 0x01
isr_RC4N__INTC_NUMBER EQU 8
isr_RC4N__INTC_PRIOR_NUM EQU 6
isr_RC4N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR8
isr_RC4N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC4N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC4N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x10)

; isr_RC4P
isr_RC4P__ES2_PATCH EQU 0
isr_RC4P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC4P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC4P__INTC_MASK EQU 0x02
isr_RC4P__INTC_NUMBER EQU 9
isr_RC4P__INTC_PRIOR_NUM EQU 5
isr_RC4P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR9
isr_RC4P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC4P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC4P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x12)

; isr_RC5N
isr_RC5N__ES2_PATCH EQU 0
isr_RC5N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC5N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC5N__INTC_MASK EQU 0x04
isr_RC5N__INTC_NUMBER EQU 10
isr_RC5N__INTC_PRIOR_NUM EQU 6
isr_RC5N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR10
isr_RC5N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC5N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC5N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x14)

; isr_RC5P
isr_RC5P__ES2_PATCH EQU 0
isr_RC5P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC5P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC5P__INTC_MASK EQU 0x08
isr_RC5P__INTC_NUMBER EQU 11
isr_RC5P__INTC_PRIOR_NUM EQU 5
isr_RC5P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR11
isr_RC5P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC5P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC5P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x16)

; isr_RC6N
isr_RC6N__ES2_PATCH EQU 0
isr_RC6N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC6N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC6N__INTC_MASK EQU 0x10
isr_RC6N__INTC_NUMBER EQU 12
isr_RC6N__INTC_PRIOR_NUM EQU 6
isr_RC6N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR12
isr_RC6N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC6N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC6N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x18)

; isr_RC6P
isr_RC6P__ES2_PATCH EQU 0
isr_RC6P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC6P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC6P__INTC_MASK EQU 0x20
isr_RC6P__INTC_NUMBER EQU 13
isr_RC6P__INTC_PRIOR_NUM EQU 5
isr_RC6P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR13
isr_RC6P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC6P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC6P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1A)

; isr_RC7N
isr_RC7N__ES2_PATCH EQU 0
isr_RC7N__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC7N__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC7N__INTC_MASK EQU 0x40
isr_RC7N__INTC_NUMBER EQU 14
isr_RC7N__INTC_PRIOR_NUM EQU 6
isr_RC7N__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR14
isr_RC7N__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC7N__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC7N__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1C)

; isr_RC7P
isr_RC7P__ES2_PATCH EQU 0
isr_RC7P__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_RC7P__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_RC7P__INTC_MASK EQU 0x80
isr_RC7P__INTC_NUMBER EQU 15
isr_RC7P__INTC_PRIOR_NUM EQU 5
isr_RC7P__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR15
isr_RC7P__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_RC7P__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_RC7P__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1E)

; nerf_int
nerf_int__ES2_PATCH EQU 0
nerf_int__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
nerf_int__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
nerf_int__INTC_MASK EQU 0x02
nerf_int__INTC_NUMBER EQU 17
nerf_int__INTC_PRIOR_NUM EQU 7
nerf_int__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR17
nerf_int__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
nerf_int__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
nerf_int__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x22)

; Rx_RBTQ1
Rx_RBTQ1__0__MASK EQU 0x02
Rx_RBTQ1__0__PC EQU CYREG_PRT4_PC1
Rx_RBTQ1__0__PORT EQU 4
Rx_RBTQ1__0__SHIFT EQU 1
Rx_RBTQ1__AG EQU CYREG_PRT4_AG
Rx_RBTQ1__AMUX EQU CYREG_PRT4_AMUX
Rx_RBTQ1__BIE EQU CYREG_PRT4_BIE
Rx_RBTQ1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_RBTQ1__BYP EQU CYREG_PRT4_BYP
Rx_RBTQ1__CTL EQU CYREG_PRT4_CTL
Rx_RBTQ1__DM0 EQU CYREG_PRT4_DM0
Rx_RBTQ1__DM1 EQU CYREG_PRT4_DM1
Rx_RBTQ1__DM2 EQU CYREG_PRT4_DM2
Rx_RBTQ1__DR EQU CYREG_PRT4_DR
Rx_RBTQ1__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_RBTQ1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_RBTQ1__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_RBTQ1__MASK EQU 0x02
Rx_RBTQ1__PORT EQU 4
Rx_RBTQ1__PRT EQU CYREG_PRT4_PRT
Rx_RBTQ1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_RBTQ1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_RBTQ1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_RBTQ1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_RBTQ1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_RBTQ1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_RBTQ1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_RBTQ1__PS EQU CYREG_PRT4_PS
Rx_RBTQ1__SHIFT EQU 1
Rx_RBTQ1__SLW EQU CYREG_PRT4_SLW

; Rx_RBTQ2
Rx_RBTQ2__0__MASK EQU 0x80
Rx_RBTQ2__0__PC EQU CYREG_PRT3_PC7
Rx_RBTQ2__0__PORT EQU 3
Rx_RBTQ2__0__SHIFT EQU 7
Rx_RBTQ2__AG EQU CYREG_PRT3_AG
Rx_RBTQ2__AMUX EQU CYREG_PRT3_AMUX
Rx_RBTQ2__BIE EQU CYREG_PRT3_BIE
Rx_RBTQ2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_RBTQ2__BYP EQU CYREG_PRT3_BYP
Rx_RBTQ2__CTL EQU CYREG_PRT3_CTL
Rx_RBTQ2__DM0 EQU CYREG_PRT3_DM0
Rx_RBTQ2__DM1 EQU CYREG_PRT3_DM1
Rx_RBTQ2__DM2 EQU CYREG_PRT3_DM2
Rx_RBTQ2__DR EQU CYREG_PRT3_DR
Rx_RBTQ2__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_RBTQ2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_RBTQ2__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_RBTQ2__MASK EQU 0x80
Rx_RBTQ2__PORT EQU 3
Rx_RBTQ2__PRT EQU CYREG_PRT3_PRT
Rx_RBTQ2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_RBTQ2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_RBTQ2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_RBTQ2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_RBTQ2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_RBTQ2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_RBTQ2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_RBTQ2__PS EQU CYREG_PRT3_PS
Rx_RBTQ2__SHIFT EQU 7
Rx_RBTQ2__SLW EQU CYREG_PRT3_SLW

; status_1
status_1__0__MASK EQU 0x20
status_1__0__PC EQU CYREG_PRT1_PC5
status_1__0__PORT EQU 1
status_1__0__SHIFT EQU 5
status_1__AG EQU CYREG_PRT1_AG
status_1__AMUX EQU CYREG_PRT1_AMUX
status_1__BIE EQU CYREG_PRT1_BIE
status_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
status_1__BYP EQU CYREG_PRT1_BYP
status_1__CTL EQU CYREG_PRT1_CTL
status_1__DM0 EQU CYREG_PRT1_DM0
status_1__DM1 EQU CYREG_PRT1_DM1
status_1__DM2 EQU CYREG_PRT1_DM2
status_1__DR EQU CYREG_PRT1_DR
status_1__INP_DIS EQU CYREG_PRT1_INP_DIS
status_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
status_1__LCD_EN EQU CYREG_PRT1_LCD_EN
status_1__MASK EQU 0x20
status_1__PORT EQU 1
status_1__PRT EQU CYREG_PRT1_PRT
status_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
status_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
status_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
status_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
status_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
status_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
status_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
status_1__PS EQU CYREG_PRT1_PS
status_1__SHIFT EQU 5
status_1__SLW EQU CYREG_PRT1_SLW

; status_2
status_2__0__MASK EQU 0x10
status_2__0__PC EQU CYREG_PRT1_PC4
status_2__0__PORT EQU 1
status_2__0__SHIFT EQU 4
status_2__AG EQU CYREG_PRT1_AG
status_2__AMUX EQU CYREG_PRT1_AMUX
status_2__BIE EQU CYREG_PRT1_BIE
status_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
status_2__BYP EQU CYREG_PRT1_BYP
status_2__CTL EQU CYREG_PRT1_CTL
status_2__DM0 EQU CYREG_PRT1_DM0
status_2__DM1 EQU CYREG_PRT1_DM1
status_2__DM2 EQU CYREG_PRT1_DM2
status_2__DR EQU CYREG_PRT1_DR
status_2__INP_DIS EQU CYREG_PRT1_INP_DIS
status_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
status_2__LCD_EN EQU CYREG_PRT1_LCD_EN
status_2__MASK EQU 0x10
status_2__PORT EQU 1
status_2__PRT EQU CYREG_PRT1_PRT
status_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
status_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
status_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
status_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
status_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
status_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
status_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
status_2__PS EQU CYREG_PRT1_PS
status_2__SHIFT EQU 4
status_2__SLW EQU CYREG_PRT1_SLW

; Tx_RBTQ1
Tx_RBTQ1__0__MASK EQU 0x01
Tx_RBTQ1__0__PC EQU CYREG_PRT4_PC0
Tx_RBTQ1__0__PORT EQU 4
Tx_RBTQ1__0__SHIFT EQU 0
Tx_RBTQ1__AG EQU CYREG_PRT4_AG
Tx_RBTQ1__AMUX EQU CYREG_PRT4_AMUX
Tx_RBTQ1__BIE EQU CYREG_PRT4_BIE
Tx_RBTQ1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_RBTQ1__BYP EQU CYREG_PRT4_BYP
Tx_RBTQ1__CTL EQU CYREG_PRT4_CTL
Tx_RBTQ1__DM0 EQU CYREG_PRT4_DM0
Tx_RBTQ1__DM1 EQU CYREG_PRT4_DM1
Tx_RBTQ1__DM2 EQU CYREG_PRT4_DM2
Tx_RBTQ1__DR EQU CYREG_PRT4_DR
Tx_RBTQ1__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_RBTQ1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_RBTQ1__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_RBTQ1__MASK EQU 0x01
Tx_RBTQ1__PORT EQU 4
Tx_RBTQ1__PRT EQU CYREG_PRT4_PRT
Tx_RBTQ1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_RBTQ1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_RBTQ1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_RBTQ1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_RBTQ1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_RBTQ1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_RBTQ1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_RBTQ1__PS EQU CYREG_PRT4_PS
Tx_RBTQ1__SHIFT EQU 0
Tx_RBTQ1__SLW EQU CYREG_PRT4_SLW

; Tx_RBTQ2
Tx_RBTQ2__0__MASK EQU 0x40
Tx_RBTQ2__0__PC EQU CYREG_PRT3_PC6
Tx_RBTQ2__0__PORT EQU 3
Tx_RBTQ2__0__SHIFT EQU 6
Tx_RBTQ2__AG EQU CYREG_PRT3_AG
Tx_RBTQ2__AMUX EQU CYREG_PRT3_AMUX
Tx_RBTQ2__BIE EQU CYREG_PRT3_BIE
Tx_RBTQ2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_RBTQ2__BYP EQU CYREG_PRT3_BYP
Tx_RBTQ2__CTL EQU CYREG_PRT3_CTL
Tx_RBTQ2__DM0 EQU CYREG_PRT3_DM0
Tx_RBTQ2__DM1 EQU CYREG_PRT3_DM1
Tx_RBTQ2__DM2 EQU CYREG_PRT3_DM2
Tx_RBTQ2__DR EQU CYREG_PRT3_DR
Tx_RBTQ2__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_RBTQ2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_RBTQ2__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_RBTQ2__MASK EQU 0x40
Tx_RBTQ2__PORT EQU 3
Tx_RBTQ2__PRT EQU CYREG_PRT3_PRT
Tx_RBTQ2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_RBTQ2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_RBTQ2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_RBTQ2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_RBTQ2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_RBTQ2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_RBTQ2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_RBTQ2__PS EQU CYREG_PRT3_PS
Tx_RBTQ2__SHIFT EQU 6
Tx_RBTQ2__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x06
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x40
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x40

; buzzer
buzzer__0__MASK EQU 0x10
buzzer__0__PC EQU CYREG_PRT5_PC4
buzzer__0__PORT EQU 5
buzzer__0__SHIFT EQU 4
buzzer__AG EQU CYREG_PRT5_AG
buzzer__AMUX EQU CYREG_PRT5_AMUX
buzzer__BIE EQU CYREG_PRT5_BIE
buzzer__BIT_MASK EQU CYREG_PRT5_BIT_MASK
buzzer__BYP EQU CYREG_PRT5_BYP
buzzer__CTL EQU CYREG_PRT5_CTL
buzzer__DM0 EQU CYREG_PRT5_DM0
buzzer__DM1 EQU CYREG_PRT5_DM1
buzzer__DM2 EQU CYREG_PRT5_DM2
buzzer__DR EQU CYREG_PRT5_DR
buzzer__INP_DIS EQU CYREG_PRT5_INP_DIS
buzzer__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
buzzer__LCD_EN EQU CYREG_PRT5_LCD_EN
buzzer__MASK EQU 0x10
buzzer__PORT EQU 5
buzzer__PRT EQU CYREG_PRT5_PRT
buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
buzzer__PS EQU CYREG_PRT5_PS
buzzer__SHIFT EQU 4
buzzer__SLW EQU CYREG_PRT5_SLW

; isr_Rx
isr_Rx__ES2_PATCH EQU 0
isr_Rx__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
isr_Rx__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
isr_Rx__INTC_MASK EQU 0x01
isr_Rx__INTC_NUMBER EQU 16
isr_Rx__INTC_PRIOR_NUM EQU 7
isr_Rx__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR16
isr_Rx__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
isr_Rx__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
isr_Rx__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x20)

; strobe
strobe__0__MASK EQU 0x40
strobe__0__PC EQU CYREG_PRT0_PC6
strobe__0__PORT EQU 0
strobe__0__SHIFT EQU 6
strobe__AG EQU CYREG_PRT0_AG
strobe__AMUX EQU CYREG_PRT0_AMUX
strobe__BIE EQU CYREG_PRT0_BIE
strobe__BIT_MASK EQU CYREG_PRT0_BIT_MASK
strobe__BYP EQU CYREG_PRT0_BYP
strobe__CTL EQU CYREG_PRT0_CTL
strobe__DM0 EQU CYREG_PRT0_DM0
strobe__DM1 EQU CYREG_PRT0_DM1
strobe__DM2 EQU CYREG_PRT0_DM2
strobe__DR EQU CYREG_PRT0_DR
strobe__INP_DIS EQU CYREG_PRT0_INP_DIS
strobe__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
strobe__LCD_EN EQU CYREG_PRT0_LCD_EN
strobe__MASK EQU 0x40
strobe__PORT EQU 0
strobe__PRT EQU CYREG_PRT0_PRT
strobe__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
strobe__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
strobe__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
strobe__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
strobe__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
strobe__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
strobe__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
strobe__PS EQU CYREG_PRT0_PS
strobe__SHIFT EQU 6
strobe__SLW EQU CYREG_PRT0_SLW

; Reset
Reset__0__MASK EQU 0x80
Reset__0__PC EQU CYREG_PRT5_PC7
Reset__0__PORT EQU 5
Reset__0__SHIFT EQU 7
Reset__AG EQU CYREG_PRT5_AG
Reset__AMUX EQU CYREG_PRT5_AMUX
Reset__BIE EQU CYREG_PRT5_BIE
Reset__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Reset__BYP EQU CYREG_PRT5_BYP
Reset__CTL EQU CYREG_PRT5_CTL
Reset__DM0 EQU CYREG_PRT5_DM0
Reset__DM1 EQU CYREG_PRT5_DM1
Reset__DM2 EQU CYREG_PRT5_DM2
Reset__DR EQU CYREG_PRT5_DR
Reset__INP_DIS EQU CYREG_PRT5_INP_DIS
Reset__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Reset__LCD_EN EQU CYREG_PRT5_LCD_EN
Reset__MASK EQU 0x80
Reset__PORT EQU 5
Reset__PRT EQU CYREG_PRT5_PRT
Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Reset__PS EQU CYREG_PRT5_PS
Reset__SHIFT EQU 7
Reset__SLW EQU CYREG_PRT5_SLW

; pump
pump__0__MASK EQU 0x08
pump__0__PC EQU CYREG_PRT0_PC3
pump__0__PORT EQU 0
pump__0__SHIFT EQU 3
pump__AG EQU CYREG_PRT0_AG
pump__AMUX EQU CYREG_PRT0_AMUX
pump__BIE EQU CYREG_PRT0_BIE
pump__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pump__BYP EQU CYREG_PRT0_BYP
pump__CTL EQU CYREG_PRT0_CTL
pump__DM0 EQU CYREG_PRT0_DM0
pump__DM1 EQU CYREG_PRT0_DM1
pump__DM2 EQU CYREG_PRT0_DM2
pump__DR EQU CYREG_PRT0_DR
pump__INP_DIS EQU CYREG_PRT0_INP_DIS
pump__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pump__LCD_EN EQU CYREG_PRT0_LCD_EN
pump__MASK EQU 0x08
pump__PORT EQU 0
pump__PRT EQU CYREG_PRT0_PRT
pump__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pump__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pump__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pump__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pump__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pump__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pump__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pump__PS EQU CYREG_PRT0_PS
pump__SHIFT EQU 3
pump__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__MASK EQU 0x10
Rx_1__0__PC EQU CYREG_PRT0_PC4
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 4
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x10
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 4
Rx_1__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT0_PC5
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 5
Tx_1__SLW EQU CYREG_PRT0_SLW

; VIN
VIN__0__MASK EQU 0x80
VIN__0__PC EQU CYREG_PRT1_PC7
VIN__0__PORT EQU 1
VIN__0__SHIFT EQU 7
VIN__AG EQU CYREG_PRT1_AG
VIN__AMUX EQU CYREG_PRT1_AMUX
VIN__BIE EQU CYREG_PRT1_BIE
VIN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
VIN__BYP EQU CYREG_PRT1_BYP
VIN__CTL EQU CYREG_PRT1_CTL
VIN__DM0 EQU CYREG_PRT1_DM0
VIN__DM1 EQU CYREG_PRT1_DM1
VIN__DM2 EQU CYREG_PRT1_DM2
VIN__DR EQU CYREG_PRT1_DR
VIN__INP_DIS EQU CYREG_PRT1_INP_DIS
VIN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
VIN__LCD_EN EQU CYREG_PRT1_LCD_EN
VIN__MASK EQU 0x80
VIN__PORT EQU 1
VIN__PRT EQU CYREG_PRT1_PRT
VIN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
VIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
VIN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
VIN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
VIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
VIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
VIN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
VIN__PS EQU CYREG_PRT1_PS
VIN__SHIFT EQU 7
VIN__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0003FFFF
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
