# compile vhdl design source files
vhdl xbip_utils_v3_0_5  "../../../simulation.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_1  "../../../simulation.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0_10  "../../../simulation.ip_user_files/ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_10  "../../../simulation.ip_user_files/ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../simulation.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../simulation.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd"
vhdl dds_compiler_v6_0_11  "../../../simulation.ip_user_files/ipstatic/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd"
vhdl dds_compiler_v6_0_11  "../../../simulation.ip_user_files/ipstatic/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd"
vhdl xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_dds_compiler_0_0/sim/DUT_dds_compiler_0_0.vhd"
vhdl xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT/ip/DUT_dds_compiler_0_0/demo_tb/tb_DUT_dds_compiler_0_0.vhd"
vhdl fifo_generator_v13_0_1  "../../../simulation.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_1  "../../../simulation.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd"
vhdl xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_2/ip/DUT_2_dds_compiler_0_0/sim/DUT_2_dds_compiler_0_0.vhd"

# Do not sort compile order
nosort
