// Seed: 430092238
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output logic id_3
);
  parameter id_5 = 1 != $signed(20);
  ;
  bufif0 primCall (id_3, id_1, id_5);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  localparam id_6 = -1;
  initial begin : LABEL_0
    id_3 <= -1'b0;
    $clog2(94);
    ;
    wait (-1);
  end
  wire id_7;
  ;
endmodule
