=====
SETUP
-6.779
29.353
22.574
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.695
cpu_1/n2037_s18
15.916
16.178
cpu_1/n2037_s21
16.671
16.933
cpu_1/n2037_s8
17.437
17.702
cpu_1/n2037_s5
17.840
18.102
programMemory_inst/wen0_s4
19.303
19.718
bu/screen_wen_Z_s5
21.892
22.157
bu/n109_s7
22.903
23.166
bu/data_read_31_s6
24.037
24.300
bu/data_read_17_s2
28.167
28.430
bu/data_read_17_s
28.837
29.353
cpu_1/MEMWB_DMemOut_17_s0
29.353
=====
SETUP
-6.773
29.367
22.594
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/data_out_24_s14
23.625
23.915
bu/data_out_24_s11
24.251
24.486
bu/data_read_20_s1
26.843
27.365
bu/data_read_20_s
29.105
29.367
cpu_1/MEMWB_DMemOut_20_s0
29.367
=====
SETUP
-6.768
29.340
22.572
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.695
cpu_1/n2037_s18
15.916
16.178
cpu_1/n2037_s21
16.671
16.933
cpu_1/n2037_s8
17.437
17.702
cpu_1/n2037_s5
17.840
18.102
programMemory_inst/wen0_s4
19.303
19.718
bu/screen_wen_Z_s5
21.892
22.157
bu/n109_s7
22.903
23.166
bu/data_read_31_s6
24.037
24.300
bu/data_read_27_s2
26.573
27.100
bu/data_read_27_s
28.823
29.340
cpu_1/MEMWB_DMemOut_27_s0
29.340
=====
SETUP
-6.767
29.338
22.572
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
15.095
cpu_1/n2029_s19
15.657
15.947
cpu_1/n2029_s21
15.952
16.367
cpu_1/n2029_s10
16.370
16.896
cpu_1/n2029_s4
17.053
17.570
cpu_1/n2029_s3
17.727
18.243
bu/screen_wen_Z_s2
21.541
21.803
bu/btn_ren_Z_s1
22.153
22.675
bu/n182_s7
23.237
23.652
bu/n182_s36
24.010
24.272
bu/data_read_9_s1
26.571
26.986
bu/data_read_9_s
28.822
29.338
cpu_1/MEMWB_DMemOut_9_s0
29.338
=====
SETUP
-6.762
29.292
22.530
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/screen_wen_Z_s1
23.625
23.887
bu/data_out_0_s8
24.240
24.502
mem/n355_s4
25.580
26.096
mem/data_mem_1_s5
26.983
27.246
mem/data_mem_1_data_mem_1_0_0_s
29.292
=====
SETUP
-6.750
29.271
22.521
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/screen_wen_Z_s1
23.625
23.887
bu/data_out_0_s8
24.240
24.502
mem/n355_s4
25.580
26.096
mem/data_mem_0_s5
27.173
27.700
mem/data_mem_0_data_mem_0_0_0_s0
29.271
=====
SETUP
-6.746
29.303
22.558
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
14.998
cpu_1/cpu_alu/n403_s
14.998
15.048
cpu_1/cpu_alu/n402_s
15.048
15.292
cpu_1/n2024_s20
15.783
16.073
cpu_1/n2024_s18
16.216
16.677
cpu_1/n2024_s11
16.680
16.942
cpu_1/n2024_s5
17.486
17.983
cpu_1/n2024_s3
17.986
18.401
bu/n182_s30
21.898
22.161
bu/n182_s19
22.163
22.680
bu/n109_s4
22.877
23.393
bu/n109_s2
24.353
24.588
mem/n245_s5
26.917
27.180
mem/n245_s3
29.041
29.303
mem/data_out_24_s0
29.303
=====
SETUP
-6.736
29.293
22.558
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
14.998
cpu_1/cpu_alu/n403_s
14.998
15.048
cpu_1/cpu_alu/n402_s
15.048
15.292
cpu_1/n2024_s20
15.783
16.073
cpu_1/n2024_s18
16.216
16.677
cpu_1/n2024_s11
16.680
16.942
cpu_1/n2024_s5
17.486
17.983
cpu_1/n2024_s3
17.986
18.401
bu/n182_s30
21.898
22.161
bu/n182_s19
22.163
22.680
bu/n109_s4
22.877
23.393
bu/n109_s2
24.353
24.588
mem/n242_s5
26.733
26.996
mem/n242_s3
28.777
29.293
mem/data_out_27_s0
29.293
=====
SETUP
-6.712
29.255
22.543
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
14.998
cpu_1/cpu_alu/n403_s
14.998
15.048
cpu_1/cpu_alu/n402_s
15.048
15.292
cpu_1/n2024_s20
15.783
16.073
cpu_1/n2024_s18
16.216
16.677
cpu_1/n2024_s11
16.680
16.942
cpu_1/n2024_s5
17.486
17.983
cpu_1/n2024_s3
17.986
18.401
bu/n182_s30
21.898
22.161
bu/n182_s19
22.163
22.680
bu/n109_s4
22.877
23.393
bu/n109_s2
24.353
24.616
bu/data_read_7_s0
28.376
28.791
bu/data_read_7_s
28.793
29.255
cpu_1/MEMWB_DMemOut_7_s0
29.255
=====
SETUP
-6.707
29.257
22.550
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/data_out_24_s14
23.625
23.915
bu/data_out_24_s11
24.251
24.513
bu/data_read_14_s1
28.112
28.638
bu/data_read_14_s
28.796
29.257
cpu_1/MEMWB_DMemOut_14_s0
29.257
=====
SETUP
-6.705
29.290
22.584
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.425
cpu_1/ALUInA_31_s1
7.128
7.655
cpu_1/ALUInA_22_s1
8.128
8.655
cpu_1/ALUInA_22_s0
9.755
10.017
cpu_1/cpu_alu/n53_s5
11.295
11.811
cpu_1/cpu_alu/n53_s7
11.951
12.467
cpu_1/data_addr_Z_12_s20
13.907
14.433
cpu_1/data_addr_Z_4_s35
14.596
15.117
cpu_1/data_addr_Z_4_s23
15.853
16.370
cpu_1/data_addr_Z_4_s16
16.372
16.870
cpu_1/data_addr_Z_4_s15
17.973
18.435
flashController/n1277_s8
21.656
22.172
flashController/n1279_s2
22.180
22.677
bu/data_read_12_s5
24.056
24.471
bu/data_read_12_s2
26.607
27.068
bu/data_read_12_s
28.773
29.290
cpu_1/MEMWB_DMemOut_12_s0
29.290
=====
SETUP
-6.699
29.242
22.543
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.892
cpu_1/n2032_s15
15.383
15.881
cpu_1/n2032_s13
16.073
16.488
cpu_1/n2032_s6
17.336
17.751
cpu_1/n2032_s3
17.753
18.168
bu/screen_wen_Z_s17
21.823
22.086
bu/n182_s20
22.771
23.033
programMemory_inst/wen0_s3
23.408
23.671
bu/data_read_31_s4
25.971
26.497
bu/data_read_31_s1
26.690
27.206
bu/data_read_31_s
28.980
29.242
cpu_1/MEMWB_DMemOut_31_s0
29.242
=====
SETUP
-6.697
29.278
22.581
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
15.095
cpu_1/n2029_s19
15.657
15.947
cpu_1/n2029_s21
15.952
16.367
cpu_1/n2029_s10
16.370
16.896
cpu_1/n2029_s4
17.053
17.570
cpu_1/n2029_s3
17.727
18.243
bu/screen_wen_Z_s2
21.541
21.803
bu/btn_ren_Z_s1
22.153
22.675
bu/n182_s7
23.237
23.652
bu/n182_s36
24.010
24.272
bu/data_read_11_s1
26.600
27.061
bu/data_read_11_s
29.016
29.278
cpu_1/MEMWB_DMemOut_11_s0
29.278
=====
SETUP
-6.697
29.268
22.572
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/data_out_24_s15
22.875
23.137
bu/data_out_24_s12
23.487
23.750
bu/data_read_31_s10
23.950
24.212
bu/data_read_25_s2
26.523
26.985
bu/data_read_25_s
28.752
29.268
cpu_1/MEMWB_DMemOut_25_s0
29.268
=====
SETUP
-6.684
29.232
22.548
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.695
cpu_1/n2037_s18
15.916
16.178
cpu_1/n2037_s21
16.671
16.933
cpu_1/n2037_s8
17.437
17.702
cpu_1/n2037_s5
17.840
18.102
programMemory_inst/wen0_s4
19.303
19.718
bu/screen_wen_Z_s5
21.892
22.157
bu/n109_s7
22.903
23.166
bu/data_read_31_s6
24.037
24.300
bu/data_read_29_s2
28.338
28.628
bu/data_read_29_s
28.771
29.232
cpu_1/MEMWB_DMemOut_29_s0
29.232
=====
SETUP
-6.668
29.242
22.574
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.892
cpu_1/n2032_s15
15.383
15.881
cpu_1/n2032_s13
16.073
16.488
cpu_1/n2032_s6
17.336
17.751
cpu_1/n2032_s3
17.753
18.168
bu/screen_wen_Z_s17
21.823
22.086
bu/n182_s20
22.771
23.033
programMemory_inst/wen0_s3
23.408
23.671
bu/data_read_19_s4
26.673
26.936
bu/data_read_19_s1
26.938
27.465
bu/data_read_19_s
28.980
29.242
cpu_1/MEMWB_DMemOut_19_s0
29.242
=====
SETUP
-6.664
29.207
22.543
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.695
cpu_1/n2037_s18
15.916
16.178
cpu_1/n2037_s21
16.671
16.933
cpu_1/n2037_s8
17.437
17.702
cpu_1/n2037_s5
17.840
18.102
programMemory_inst/wen0_s4
19.303
19.718
bu/screen_wen_Z_s5
21.892
22.157
bu/n109_s7
22.903
23.166
bu/data_read_31_s6
24.037
24.300
bu/data_read_23_s2
27.605
28.066
bu/data_read_23_s
28.686
29.207
cpu_1/MEMWB_DMemOut_23_s0
29.207
=====
SETUP
-6.653
29.196
22.543
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/data_out_24_s14
23.625
23.915
bu/data_out_24_s11
24.251
24.513
bu/data_read_15_s1
26.462
26.988
bu/data_read_15_s
28.933
29.196
cpu_1/MEMWB_DMemOut_15_s0
29.196
=====
SETUP
-6.650
29.183
22.534
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
14.998
cpu_1/cpu_alu/n403_s
14.998
15.048
cpu_1/cpu_alu/n402_s
15.048
15.292
cpu_1/n2024_s20
15.783
16.073
cpu_1/n2024_s18
16.216
16.677
cpu_1/n2024_s11
16.680
16.942
cpu_1/n2024_s5
17.486
17.983
cpu_1/n2024_s3
17.986
18.401
bu/n182_s30
21.898
22.161
bu/n182_s19
22.163
22.680
bu/n109_s4
22.877
23.393
bu/n109_s2
24.353
24.616
mem/n243_s5
26.617
26.882
mem/n243_s3
28.667
29.183
mem/data_out_26_s0
29.183
=====
SETUP
-6.647
29.220
22.573
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
15.095
cpu_1/n2029_s19
15.657
15.947
cpu_1/n2029_s21
15.952
16.367
cpu_1/n2029_s10
16.370
16.896
cpu_1/n2029_s4
17.053
17.570
cpu_1/n2029_s3
17.727
18.243
bu/screen_wen_Z_s2
21.541
21.803
bu/btn_ren_Z_s1
22.153
22.675
bu/n182_s7
23.237
23.652
bu/n182_s36
24.010
24.272
bu/data_read_28_s1
26.763
27.225
bu/data_read_28_s
28.758
29.220
cpu_1/MEMWB_DMemOut_28_s0
29.220
=====
SETUP
-6.647
29.195
22.548
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/data_out_24_s14
23.625
23.915
bu/data_out_24_s11
24.251
24.513
bu/data_read_10_s1
26.248
26.775
bu/data_read_10_s
28.932
29.195
cpu_1/MEMWB_DMemOut_10_s0
29.195
=====
SETUP
-6.645
29.202
22.558
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
14.998
cpu_1/cpu_alu/n403_s
14.998
15.048
cpu_1/cpu_alu/n402_s
15.048
15.292
cpu_1/n2024_s20
15.783
16.073
cpu_1/n2024_s18
16.216
16.677
cpu_1/n2024_s11
16.680
16.942
cpu_1/n2024_s5
17.486
17.983
cpu_1/n2024_s3
17.986
18.401
bu/n182_s30
21.898
22.161
bu/n182_s19
22.163
22.680
bu/n109_s4
22.877
23.393
bu/n109_s2
24.353
24.616
mem/n240_s5
26.785
27.047
mem/n240_s3
28.676
29.202
mem/data_out_29_s0
29.202
=====
SETUP
-6.634
29.173
22.540
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/screen_wen_Z_s1
23.625
23.887
bu/data_out_0_s8
24.240
24.502
mem/n355_s4
25.580
26.096
mem/data_mem_3_s5
27.461
27.723
mem/data_mem_3_data_mem_3_0_0_s0
29.173
=====
SETUP
-6.630
29.168
22.539
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
14.848
cpu_1/cpu_alu/n406_s
14.848
14.898
cpu_1/cpu_alu/n405_s
14.898
14.948
cpu_1/cpu_alu/n404_s
14.948
15.192
cpu_1/n2026_s18
15.755
16.017
cpu_1/n2026_s17
16.175
16.437
cpu_1/n2026_s16
16.575
16.837
cpu_1/n2026_s12
16.975
17.237
cpu_1/n2026_s8
17.375
17.665
cpu_1/n2026_s4
17.807
18.072
bu/n182_s15
19.913
20.176
bu/n182_s17
22.080
22.370
bu/screen_wen_Z_s8
22.875
23.140
bu/data_out_24_s14
23.625
23.915
bu/data_out_24_s11
24.251
24.513
bu/data_read_21_s1
26.393
26.891
bu/data_read_21_s
28.652
29.168
cpu_1/MEMWB_DMemOut_21_s0
29.168
=====
SETUP
-6.625
29.175
22.550
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.628
3.011
cpu_1/control_bypass_ex/n17_s0
4.211
4.767
cpu_1/control_bypass_ex/n18_s0
4.767
4.817
cpu_1/control_bypass_ex/n19_s0
4.817
4.867
cpu_1/control_bypass_ex/n20_s0
4.867
4.917
cpu_1/control_bypass_ex/n21_s0
4.917
4.967
cpu_1/ALUInA_31_s10
6.190
6.452
cpu_1/ALUInA_12_s3
7.953
8.218
cpu_1/ALUInA_12_s0
10.470
10.735
cpu_1/cpu_alu/n420_s
13.636
14.198
cpu_1/cpu_alu/n419_s
14.198
14.248
cpu_1/cpu_alu/n418_s
14.248
14.298
cpu_1/cpu_alu/n417_s
14.298
14.348
cpu_1/cpu_alu/n416_s
14.348
14.398
cpu_1/cpu_alu/n415_s
14.398
14.448
cpu_1/cpu_alu/n414_s
14.448
14.498
cpu_1/cpu_alu/n413_s
14.498
14.548
cpu_1/cpu_alu/n412_s
14.548
14.598
cpu_1/cpu_alu/n411_s
14.598
14.648
cpu_1/cpu_alu/n410_s
14.648
14.698
cpu_1/cpu_alu/n409_s
14.698
14.748
cpu_1/cpu_alu/n408_s
14.748
14.798
cpu_1/cpu_alu/n407_s
14.798
15.095
cpu_1/n2029_s19
15.657
15.947
cpu_1/n2029_s21
15.952
16.367
cpu_1/n2029_s10
16.370
16.896
cpu_1/n2029_s4
17.053
17.570
cpu_1/n2029_s3
17.727
18.243
bu/screen_wen_Z_s2
21.541
21.803
bu/btn_ren_Z_s1
22.153
22.675
bu/n182_s7
23.237
23.652
bu/n182_s5
24.010
24.471
bu/data_read_26_s0
28.448
28.711
bu/data_read_26_s
28.713
29.175
cpu_1/MEMWB_DMemOut_26_s0
29.175
=====
HOLD
0.138
1.343
1.205
svo_hdmi_inst_1/svo_tmds_2/dout_2_s0
1.106
1.250
svo_hdmi_inst_1/tmds_serdes[2]
1.343
=====
HOLD
0.140
1.377
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_4_s0
1.140
1.284
svo_hdmi_inst_1/tmds_serdes[0]
1.377
=====
HOLD
0.236
1.460
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_9_s0
1.142
1.286
svo_hdmi_inst_1/tmds_serdes[0]
1.460
=====
HOLD
0.236
1.473
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_8_s0
1.140
1.284
svo_hdmi_inst_1/tmds_serdes[0]
1.473
=====
HOLD
0.238
1.475
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_0_s0
1.142
1.286
svo_hdmi_inst_1/tmds_serdes[0]
1.475
=====
HOLD
0.240
1.477
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_6_s0
1.144
1.288
svo_hdmi_inst_1/tmds_serdes[0]
1.477
=====
HOLD
0.251
1.475
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_1_s0
1.142
1.286
svo_hdmi_inst_1/tmds_serdes[0]
1.475
=====
HOLD
0.255
1.492
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_2_s0
1.144
1.288
svo_hdmi_inst_1/tmds_serdes[0]
1.492
=====
HOLD
0.267
1.492
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_3_s0
1.144
1.288
svo_hdmi_inst_1/tmds_serdes[0]
1.492
=====
HOLD
0.275
1.693
1.418
clk_ibuf
0.000
0.675
counter27mhz/subCounter_1_s0
1.393
1.534
counter27mhz/n62_s2
1.540
1.693
counter27mhz/subCounter_1_s0
1.693
=====
HOLD
0.275
1.697
1.422
clk_ibuf
0.000
0.675
counter27mhz/subCounter_7_s0
1.397
1.538
counter27mhz/n56_s2
1.544
1.697
counter27mhz/subCounter_7_s0
1.697
=====
HOLD
0.275
1.697
1.422
clk_ibuf
0.000
0.675
counter27mhz/subCounter_8_s0
1.397
1.538
counter27mhz/n55_s2
1.544
1.697
counter27mhz/subCounter_8_s0
1.697
=====
HOLD
0.275
1.693
1.418
clk_ibuf
0.000
0.675
counter27mhz/subCounter_9_s0
1.393
1.534
counter27mhz/n54_s4
1.540
1.693
counter27mhz/subCounter_9_s0
1.693
=====
HOLD
0.275
1.691
1.416
clk_ibuf
0.000
0.675
counter27mhz/subCounter_10_s0
1.391
1.532
counter27mhz/n53_s2
1.538
1.691
counter27mhz/subCounter_10_s0
1.691
=====
HOLD
0.275
1.681
1.406
clk_ibuf
0.000
0.675
counter1mhz/subCounter_0_s0
1.381
1.522
counter1mhz/n66_s2
1.528
1.681
counter1mhz/subCounter_0_s0
1.681
=====
HOLD
0.275
1.669
1.394
clk_ibuf
0.000
0.675
uart_controller/uart_inst/txCounter_6_s2
1.369
1.510
uart_controller/uart_inst/n719_s17
1.516
1.669
uart_controller/uart_inst/txCounter_6_s2
1.669
=====
HOLD
0.275
1.671
1.396
clk_ibuf
0.000
0.675
uart_controller/uart_inst/txCounter_17_s2
1.371
1.512
uart_controller/uart_inst/n708_s17
1.518
1.671
uart_controller/uart_inst/txCounter_17_s2
1.671
=====
HOLD
0.275
1.665
1.390
clk_ibuf
0.000
0.675
uart_controller/uart_inst/txCounter_19_s2
1.365
1.506
uart_controller/uart_inst/n706_s17
1.512
1.665
uart_controller/uart_inst/txCounter_19_s2
1.665
=====
HOLD
0.275
1.669
1.394
clk_ibuf
0.000
0.675
uart_controller/uart_inst/txCounter_22_s2
1.369
1.510
uart_controller/uart_inst/n703_s17
1.516
1.669
uart_controller/uart_inst/txCounter_22_s2
1.669
=====
HOLD
0.275
1.687
1.412
clk_ibuf
0.000
0.675
uart_controller/uart_inst/rxCounter_11_s1
1.387
1.528
uart_controller/uart_inst/n183_s12
1.534
1.687
uart_controller/uart_inst/rxCounter_11_s1
1.687
=====
HOLD
0.275
1.426
1.151
svo_hdmi_inst_1/svo_enc/pixel_fifo_wraddr_1_s1
1.126
1.267
svo_hdmi_inst_1/svo_enc/n250_s5
1.273
1.426
svo_hdmi_inst_1/svo_enc/pixel_fifo_wraddr_1_s1
1.426
=====
HOLD
0.275
1.442
1.167
svo_hdmi_inst_1/svo_enc/wait_for_fifos_1_s0
1.142
1.283
svo_hdmi_inst_1/svo_enc/n414_s2
1.289
1.442
svo_hdmi_inst_1/svo_enc/wait_for_fifos_1_s0
1.442
=====
HOLD
0.275
1.429
1.154
svo_hdmi_inst_1/svo_enc/vcursor_13_s0
1.129
1.270
svo_hdmi_inst_1/svo_enc/n86_s2
1.276
1.429
svo_hdmi_inst_1/svo_enc/vcursor_13_s0
1.429
=====
HOLD
0.275
1.444
1.169
svo_hdmi_inst_1/svo_enc/hcursor_3_s0
1.144
1.285
svo_hdmi_inst_1/svo_enc/n125_s2
1.291
1.444
svo_hdmi_inst_1/svo_enc/hcursor_3_s0
1.444
=====
HOLD
0.275
1.433
1.158
svo_hdmi_inst_1/svo_enc/hcursor_11_s0
1.133
1.274
svo_hdmi_inst_1/svo_enc/n117_s2
1.280
1.433
svo_hdmi_inst_1/svo_enc/hcursor_11_s0
1.433
