ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_UART_RxCpltCallback
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_UART_RxCpltCallback:
  25              	.LVL0:
  26              	.LFB72:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "adc.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include "MQTTSim800.h"
  30:Core/Src/main.c **** #include "l70.h"
  31:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** SIM800_t SIM800;
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  63:Core/Src/main.c **** {
  28              		.loc 1 63 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 63 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  64:Core/Src/main.c ****   if(huart == &huart2) 
  38              		.loc 1 64 3 is_stmt 1 view .LVU2
  39              		.loc 1 64 5 is_stmt 0 view .LVU3
  40 0002 064B     		ldr	r3, .L7
  41 0004 9842     		cmp	r0, r3
  42 0006 03D0     		beq	.L5
  65:Core/Src/main.c ****   {
  66:Core/Src/main.c ****     Sim800_RxCallBack();
  67:Core/Src/main.c ****   }
  68:Core/Src/main.c ****   else if(huart == &huart3)
  43              		.loc 1 68 8 is_stmt 1 view .LVU4
  44              		.loc 1 68 10 is_stmt 0 view .LVU5
  45 0008 054B     		ldr	r3, .L7+4
  46 000a 9842     		cmp	r0, r3
  47 000c 03D0     		beq	.L6
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 3


  48              	.LVL1:
  49              	.L1:
  69:Core/Src/main.c ****   {
  70:Core/Src/main.c ****     l70_callback();
  71:Core/Src/main.c ****   }
  72:Core/Src/main.c **** }
  50              		.loc 1 72 1 view .LVU6
  51 000e 08BD     		pop	{r3, pc}
  52              	.LVL2:
  53              	.L5:
  66:Core/Src/main.c ****   }
  54              		.loc 1 66 5 is_stmt 1 view .LVU7
  55 0010 FFF7FEFF 		bl	Sim800_RxCallBack
  56              	.LVL3:
  66:Core/Src/main.c ****   }
  57              		.loc 1 66 5 is_stmt 0 view .LVU8
  58 0014 FBE7     		b	.L1
  59              	.LVL4:
  60              	.L6:
  70:Core/Src/main.c ****   }
  61              		.loc 1 70 5 is_stmt 1 view .LVU9
  62 0016 FFF7FEFF 		bl	l70_callback
  63              	.LVL5:
  64              		.loc 1 72 1 is_stmt 0 view .LVU10
  65 001a F8E7     		b	.L1
  66              	.L8:
  67              		.align	2
  68              	.L7:
  69 001c 00000000 		.word	huart2
  70 0020 00000000 		.word	huart3
  71              		.cfi_endproc
  72              	.LFE72:
  74              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  75              		.align	1
  76              		.global	HAL_TIM_PeriodElapsedCallback
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	HAL_TIM_PeriodElapsedCallback:
  82              	.LVL6:
  83              	.LFB75:
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 4


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 105:Core/Src/main.c ****   MX_USART3_UART_Init();
 106:Core/Src/main.c ****   MX_ADC1_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Init scheduler */
 112:Core/Src/main.c ****   osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 113:Core/Src/main.c ****   MX_FREERTOS_Init();
 114:Core/Src/main.c ****   /* Start scheduler */
 115:Core/Src/main.c ****   osKernelStart();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 118:Core/Src/main.c ****   /* Infinite loop */
 119:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 120:Core/Src/main.c ****   while (1)
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****     /* USER CODE END WHILE */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c ****   /* USER CODE END 3 */
 127:Core/Src/main.c **** }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /**
 130:Core/Src/main.c ****   * @brief System Clock Configuration
 131:Core/Src/main.c ****   * @retval None
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c **** void SystemClock_Config(void)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 137:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 140:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 5


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 156:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     Error_Handler();
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 167:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 168:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE END 4 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 180:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 181:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 182:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 183:Core/Src/main.c ****   * @param  htim : TIM handle
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 187:Core/Src/main.c **** {
  84              		.loc 1 187 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		.loc 1 187 1 is_stmt 0 view .LVU12
  89 0000 08B5     		push	{r3, lr}
  90              	.LCFI1:
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 3, -8
  93              		.cfi_offset 14, -4
 188:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 191:Core/Src/main.c ****   if (htim->Instance == TIM1) {
  94              		.loc 1 191 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 6


  95              		.loc 1 191 11 is_stmt 0 view .LVU14
  96 0002 0268     		ldr	r2, [r0]
  97              		.loc 1 191 6 view .LVU15
  98 0004 034B     		ldr	r3, .L13
  99 0006 9A42     		cmp	r2, r3
 100 0008 00D0     		beq	.L12
 101              	.LVL7:
 102              	.L9:
 192:Core/Src/main.c ****     HAL_IncTick();
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 197:Core/Src/main.c **** }
 103              		.loc 1 197 1 view .LVU16
 104 000a 08BD     		pop	{r3, pc}
 105              	.LVL8:
 106              	.L12:
 192:Core/Src/main.c ****     HAL_IncTick();
 107              		.loc 1 192 5 is_stmt 1 view .LVU17
 108 000c FFF7FEFF 		bl	HAL_IncTick
 109              	.LVL9:
 110              		.loc 1 197 1 is_stmt 0 view .LVU18
 111 0010 FBE7     		b	.L9
 112              	.L14:
 113 0012 00BF     		.align	2
 114              	.L13:
 115 0014 002C0140 		.word	1073818624
 116              		.cfi_endproc
 117              	.LFE75:
 119              		.section	.text.Error_Handler,"ax",%progbits
 120              		.align	1
 121              		.global	Error_Handler
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	Error_Handler:
 127              	.LFB76:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /**
 200:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 201:Core/Src/main.c ****   * @retval None
 202:Core/Src/main.c ****   */
 203:Core/Src/main.c **** void Error_Handler(void)
 204:Core/Src/main.c **** {
 128              		.loc 1 204 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ Volatile: function does not return.
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 205:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 206:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 207:Core/Src/main.c ****   __disable_irq();
 134              		.loc 1 207 3 view .LVU20
 135              	.LBB4:
 136              	.LBI4:
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 7


 137              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 8


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 9


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 138              		.loc 2 140 27 view .LVU21
 139              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 140              		.loc 2 142 3 view .LVU22
 141              		.syntax unified
 142              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 143 0000 72B6     		cpsid i
 144              	@ 0 "" 2
 145              		.thumb
 146              		.syntax unified
 147              	.L16:
 148              	.LBE5:
 149              	.LBE4:
 208:Core/Src/main.c ****   while (1)
 150              		.loc 1 208 3 discriminator 1 view .LVU23
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****   }
 151              		.loc 1 210 3 discriminator 1 view .LVU24
 208:Core/Src/main.c ****   while (1)
 152              		.loc 1 208 9 discriminator 1 view .LVU25
 153 0002 FEE7     		b	.L16
 154              		.cfi_endproc
 155              	.LFE76:
 157              		.section	.text.SystemClock_Config,"ax",%progbits
 158              		.align	1
 159              		.global	SystemClock_Config
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 10


 164              	SystemClock_Config:
 165              	.LFB74:
 134:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 166              		.loc 1 134 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 80
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 00B5     		push	{lr}
 171              	.LCFI2:
 172              		.cfi_def_cfa_offset 4
 173              		.cfi_offset 14, -4
 174 0002 95B0     		sub	sp, sp, #84
 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 88
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177              		.loc 1 135 3 view .LVU27
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 178              		.loc 1 135 22 is_stmt 0 view .LVU28
 179 0004 2822     		movs	r2, #40
 180 0006 0021     		movs	r1, #0
 181 0008 0DEB0200 		add	r0, sp, r2
 182 000c FFF7FEFF 		bl	memset
 183              	.LVL10:
 136:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 184              		.loc 1 136 3 is_stmt 1 view .LVU29
 136:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 185              		.loc 1 136 22 is_stmt 0 view .LVU30
 186 0010 0023     		movs	r3, #0
 187 0012 0593     		str	r3, [sp, #20]
 188 0014 0693     		str	r3, [sp, #24]
 189 0016 0793     		str	r3, [sp, #28]
 190 0018 0893     		str	r3, [sp, #32]
 191 001a 0993     		str	r3, [sp, #36]
 137:Core/Src/main.c **** 
 192              		.loc 1 137 3 is_stmt 1 view .LVU31
 137:Core/Src/main.c **** 
 193              		.loc 1 137 28 is_stmt 0 view .LVU32
 194 001c 0193     		str	r3, [sp, #4]
 195 001e 0293     		str	r3, [sp, #8]
 196 0020 0393     		str	r3, [sp, #12]
 197 0022 0493     		str	r3, [sp, #16]
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 198              		.loc 1 142 3 is_stmt 1 view .LVU33
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 199              		.loc 1 142 36 is_stmt 0 view .LVU34
 200 0024 0122     		movs	r2, #1
 201 0026 0A92     		str	r2, [sp, #40]
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 202              		.loc 1 143 3 is_stmt 1 view .LVU35
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 203              		.loc 1 143 30 is_stmt 0 view .LVU36
 204 0028 4FF48033 		mov	r3, #65536
 205 002c 0B93     		str	r3, [sp, #44]
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 206              		.loc 1 144 3 is_stmt 1 view .LVU37
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 207              		.loc 1 145 3 view .LVU38
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 11


 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 208              		.loc 1 145 30 is_stmt 0 view .LVU39
 209 002e 0E92     		str	r2, [sp, #56]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 210              		.loc 1 146 3 is_stmt 1 view .LVU40
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 211              		.loc 1 146 34 is_stmt 0 view .LVU41
 212 0030 0222     		movs	r2, #2
 213 0032 1192     		str	r2, [sp, #68]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 214              		.loc 1 147 3 is_stmt 1 view .LVU42
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 215              		.loc 1 147 35 is_stmt 0 view .LVU43
 216 0034 1293     		str	r3, [sp, #72]
 148:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 217              		.loc 1 148 3 is_stmt 1 view .LVU44
 149:Core/Src/main.c ****   {
 218              		.loc 1 149 3 view .LVU45
 149:Core/Src/main.c ****   {
 219              		.loc 1 149 7 is_stmt 0 view .LVU46
 220 0036 0AA8     		add	r0, sp, #40
 221 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 222              	.LVL11:
 149:Core/Src/main.c ****   {
 223              		.loc 1 149 6 view .LVU47
 224 003c C0B9     		cbnz	r0, .L22
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 225              		.loc 1 155 3 is_stmt 1 view .LVU48
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 226              		.loc 1 155 31 is_stmt 0 view .LVU49
 227 003e 0F23     		movs	r3, #15
 228 0040 0593     		str	r3, [sp, #20]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 229              		.loc 1 157 3 is_stmt 1 view .LVU50
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 230              		.loc 1 157 34 is_stmt 0 view .LVU51
 231 0042 0223     		movs	r3, #2
 232 0044 0693     		str	r3, [sp, #24]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 233              		.loc 1 158 3 is_stmt 1 view .LVU52
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 234              		.loc 1 158 35 is_stmt 0 view .LVU53
 235 0046 0021     		movs	r1, #0
 236 0048 0791     		str	r1, [sp, #28]
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 237              		.loc 1 159 3 is_stmt 1 view .LVU54
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 238              		.loc 1 159 36 is_stmt 0 view .LVU55
 239 004a 4FF48063 		mov	r3, #1024
 240 004e 0893     		str	r3, [sp, #32]
 160:Core/Src/main.c **** 
 241              		.loc 1 160 3 is_stmt 1 view .LVU56
 160:Core/Src/main.c **** 
 242              		.loc 1 160 36 is_stmt 0 view .LVU57
 243 0050 0991     		str	r1, [sp, #36]
 162:Core/Src/main.c ****   {
 244              		.loc 1 162 3 is_stmt 1 view .LVU58
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 12


 162:Core/Src/main.c ****   {
 245              		.loc 1 162 7 is_stmt 0 view .LVU59
 246 0052 05A8     		add	r0, sp, #20
 247 0054 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 248              	.LVL12:
 162:Core/Src/main.c ****   {
 249              		.loc 1 162 6 view .LVU60
 250 0058 60B9     		cbnz	r0, .L23
 166:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 251              		.loc 1 166 3 is_stmt 1 view .LVU61
 166:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 252              		.loc 1 166 38 is_stmt 0 view .LVU62
 253 005a 0223     		movs	r3, #2
 254 005c 0193     		str	r3, [sp, #4]
 167:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 255              		.loc 1 167 3 is_stmt 1 view .LVU63
 167:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 256              		.loc 1 167 35 is_stmt 0 view .LVU64
 257 005e 0023     		movs	r3, #0
 258 0060 0393     		str	r3, [sp, #12]
 168:Core/Src/main.c ****   {
 259              		.loc 1 168 3 is_stmt 1 view .LVU65
 168:Core/Src/main.c ****   {
 260              		.loc 1 168 7 is_stmt 0 view .LVU66
 261 0062 01A8     		add	r0, sp, #4
 262 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 263              	.LVL13:
 168:Core/Src/main.c ****   {
 264              		.loc 1 168 6 view .LVU67
 265 0068 30B9     		cbnz	r0, .L24
 172:Core/Src/main.c **** 
 266              		.loc 1 172 1 view .LVU68
 267 006a 15B0     		add	sp, sp, #84
 268              	.LCFI4:
 269              		.cfi_remember_state
 270              		.cfi_def_cfa_offset 4
 271              		@ sp needed
 272 006c 5DF804FB 		ldr	pc, [sp], #4
 273              	.L22:
 274              	.LCFI5:
 275              		.cfi_restore_state
 151:Core/Src/main.c ****   }
 276              		.loc 1 151 5 is_stmt 1 view .LVU69
 277 0070 FFF7FEFF 		bl	Error_Handler
 278              	.LVL14:
 279              	.L23:
 164:Core/Src/main.c ****   }
 280              		.loc 1 164 5 view .LVU70
 281 0074 FFF7FEFF 		bl	Error_Handler
 282              	.LVL15:
 283              	.L24:
 170:Core/Src/main.c ****   }
 284              		.loc 1 170 5 view .LVU71
 285 0078 FFF7FEFF 		bl	Error_Handler
 286              	.LVL16:
 287              		.cfi_endproc
 288              	.LFE74:
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 13


 290              		.section	.text.main,"ax",%progbits
 291              		.align	1
 292              		.global	main
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	main:
 298              	.LFB73:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 299              		.loc 1 80 1 view -0
 300              		.cfi_startproc
 301              		@ Volatile: function does not return.
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 08B5     		push	{r3, lr}
 305              	.LCFI6:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 3, -8
 308              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 309              		.loc 1 88 3 view .LVU73
 310 0002 FFF7FEFF 		bl	HAL_Init
 311              	.LVL17:
  95:Core/Src/main.c **** 
 312              		.loc 1 95 3 view .LVU74
 313 0006 FFF7FEFF 		bl	SystemClock_Config
 314              	.LVL18:
 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 315              		.loc 1 102 3 view .LVU75
 316 000a FFF7FEFF 		bl	MX_GPIO_Init
 317              	.LVL19:
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 318              		.loc 1 103 3 view .LVU76
 319 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 320              	.LVL20:
 104:Core/Src/main.c ****   MX_USART3_UART_Init();
 321              		.loc 1 104 3 view .LVU77
 322 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 323              	.LVL21:
 105:Core/Src/main.c ****   MX_ADC1_Init();
 324              		.loc 1 105 3 view .LVU78
 325 0016 FFF7FEFF 		bl	MX_USART3_UART_Init
 326              	.LVL22:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 327              		.loc 1 106 3 view .LVU79
 328 001a FFF7FEFF 		bl	MX_ADC1_Init
 329              	.LVL23:
 112:Core/Src/main.c ****   MX_FREERTOS_Init();
 330              		.loc 1 112 3 view .LVU80
 331 001e FFF7FEFF 		bl	osKernelInitialize
 332              	.LVL24:
 113:Core/Src/main.c ****   /* Start scheduler */
 333              		.loc 1 113 3 view .LVU81
 334 0022 FFF7FEFF 		bl	MX_FREERTOS_Init
 335              	.LVL25:
 115:Core/Src/main.c **** 
 336              		.loc 1 115 3 view .LVU82
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 14


 337 0026 FFF7FEFF 		bl	osKernelStart
 338              	.LVL26:
 339              	.L26:
 120:Core/Src/main.c ****   {
 340              		.loc 1 120 3 discriminator 1 view .LVU83
 125:Core/Src/main.c ****   /* USER CODE END 3 */
 341              		.loc 1 125 3 discriminator 1 view .LVU84
 120:Core/Src/main.c ****   {
 342              		.loc 1 120 9 discriminator 1 view .LVU85
 343 002a FEE7     		b	.L26
 344              		.cfi_endproc
 345              	.LFE73:
 347              		.global	SIM800
 348              		.section	.bss.SIM800,"aw",%nobits
 349              		.align	2
 352              	SIM800:
 353 0000 00000000 		.space	188
 353      00000000 
 353      00000000 
 353      00000000 
 353      00000000 
 354              		.text
 355              	.Letext0:
 356              		.file 3 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 357              		.file 4 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 358              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 359              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 360              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 361              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 362              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 363              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 364              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 365              		.file 12 "Core/Inc/usart.h"
 366              		.file 13 "Core/Inc/MQTTSim800.h"
 367              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 368              		.file 15 "Core/Inc/gpio.h"
 369              		.file 16 "Core/Inc/adc.h"
 370              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 371              		.file 18 "Core/Inc/l70.h"
 372              		.file 19 "<built-in>"
ARM GAS  C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:18     .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:24     .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:69     .text.HAL_UART_RxCpltCallback:0000001c $d
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:75     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:81     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:115    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:120    .text.Error_Handler:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:126    .text.Error_Handler:00000000 Error_Handler
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:158    .text.SystemClock_Config:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:164    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:291    .text.main:00000000 $t
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:297    .text.main:00000000 main
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:352    .bss.SIM800:00000000 SIM800
C:\Users\dung\AppData\Local\Temp\cc4YN2DP.s:349    .bss.SIM800:00000000 $d

UNDEFINED SYMBOLS
Sim800_RxCallBack
l70_callback
huart2
huart3
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_ADC1_Init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
