{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_21": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<12, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_21_ap_vld",
          "name": "input_21_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_21",
          "name": "input_21",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer20_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<12, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer20_out_0",
          "name": "layer20_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_0_ap_vld",
          "name": "layer20_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1",
          "name": "layer20_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1_ap_vld",
          "name": "layer20_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2",
          "name": "layer20_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2_ap_vld",
          "name": "layer20_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3",
          "name": "layer20_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3_ap_vld",
          "name": "layer20_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4",
          "name": "layer20_out_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4_ap_vld",
          "name": "layer20_out_4_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113971338",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "TestBench": [
      "..\/..\/myproject_test.cpp",
      "..\/..\/firmware\/weights",
      "..\/..\/tb_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s.vhd",
      "impl\/vhdl\/myproject_mul_7ns_8ns_14_1_1.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s.v",
      "impl\/verilog\/myproject_mul_7ns_8ns_14_1_1.v",
      "impl\/verilog\/myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_21": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "192",
      "portMap": {"input_21": "DATA"},
      "ports": ["input_21"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_21"
        }]
    },
    "layer20_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_0": "DATA"},
      "ports": ["layer20_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_1": "DATA"},
      "ports": ["layer20_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_2": "DATA"},
      "ports": ["layer20_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_3": "DATA"},
      "ports": ["layer20_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer20_out_4": "DATA"},
      "ports": ["layer20_out_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_21_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_21": {
      "dir": "in",
      "width": "192"
    },
    "layer20_out_0": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_1": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_2": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_3": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_4": {
      "dir": "out",
      "width": "12"
    },
    "layer20_out_4_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "BindInstances": "add_ln30_fu_306_p2 add_ln31_fu_334_p2 layer2_out_10_fu_362_p2 add_ln34_fu_390_p2 add_ln35_fu_418_p2 add_ln36_fu_446_p2 add_ln37_fu_474_p2 add_ln38_fu_502_p2 add_ln41_fu_530_p2 add_ln42_fu_558_p2 xor_ln44_fu_580_p2 add_ln45_fu_608_p2",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s",
          "InstanceName": "call_ret1_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s_fu_229",
          "BindInstances": "add_ln58_fu_292_p2 sub_ln58_1_fu_302_p2 tmp36_fu_314_p2 tmp5_fu_324_p2 tmp772_fu_342_p2 add_ln58_12_fu_360_p2 empty_fu_402_p2 tmp1170_fu_412_p2 add_ln58_16_fu_452_p2 tmp1666_fu_468_p2 tmp1964_fu_490_p2 add_ln58_18_fu_508_p2 sub_ln58_4_fu_520_p2 add_ln58_20_fu_530_p2 add_ln58_21_fu_540_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s",
          "InstanceName": "call_ret2_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s_fu_245",
          "BindInstances": "icmp_ln45_fu_48_p2 select_ln45_fu_58_p3 icmp_ln45_1_fu_66_p2 select_ln45_1_fu_76_p3 icmp_ln45_2_fu_84_p2 select_ln45_2_fu_94_p3 icmp_ln45_3_fu_102_p2 select_ln45_3_fu_112_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s",
          "InstanceName": "layer8_out_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s_fu_253",
          "BindInstances": "mult_fu_96_p2 mult_2_fu_138_p2 add_ln58_1_fu_166_p2 add_ln58_2_fu_176_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s",
          "InstanceName": "layer11_out_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s_fu_261",
          "BindInstances": "icmp_ln45_fu_28_p2 ap_return"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s",
          "InstanceName": "call_ret_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s_fu_266",
          "BindInstances": "mul_7ns_8ns_14_1_1_U22 add_ln58_fu_676_p2 sub_ln58_fu_682_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s",
          "InstanceName": "call_ret4_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_272",
          "BindInstances": "icmp_ln45_fu_32_p2 select_ln45_fu_42_p3 icmp_ln45_4_fu_50_p2 select_ln45_4_fu_60_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s",
          "InstanceName": "call_ret5_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_278",
          "BindInstances": "sub_ln42_fu_112_p2 sub_ln42_1_fu_130_p2 sub_ln42_3_fu_198_p2 sub_ln42_4_fu_212_p2 add_ln58_fu_222_p2 add_ln58_4_fu_232_p2 add_ln58_6_fu_248_p2 add_ln58_7_fu_254_p2 add_ln58_8_fu_264_p2 tmp_fu_270_p2 add_ln58_10_fu_312_p2 sub_ln58_fu_322_p2"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.050"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "618",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.018"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "96",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.228"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "123",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.023"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "23",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.315"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "80",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.018"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "48",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.166"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "282",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "FF": "333",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1460",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-26 01:38:23 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
