<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'FirstDemo'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     FirstDemo_impl1.ngd -o FirstDemo_impl1_map.ncd -pr FirstDemo_impl1.prf -mp
     FirstDemo_impl1.mrp -lpf C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user
     manual/MXO2/FirstDemo/project/impl1/FirstDemo_impl1.lpf -lpf
     C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user
     manual/MXO2/FirstDemo/project/FirstDemo.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  06/26/19  13:41:17


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     86 out of  4635 (2%)
      PFU registers:           86 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        94 out of  2160 (4%)
      SLICEs as Logic/ROM:     94 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         23 out of  2160 (1%)
   Number of LUT4s:        184 out of  4320 (4%)
      Number used as logic LUTs:        138
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 77 + 4(JTAG) out of 105 (77%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk_in_c: 45 loads, 45 rising, 0 falling (Driver: PIO clk_in )
     Net GPIO_c: 2 loads, 2 rising, 0 falling (Driver:

     clk_1Hz_uut/clk_div_pulse_out_19 )
   Number of Clock Enables:  1
     Net Debounce_uut/clk_in_c_enable_3: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net rst_n_in_c merged into GSR:  86
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net heart_cnt_0: 26 loads
     Net heart_cnt_2: 26 loads
     Net heart_cnt_3: 26 loads
     Net cnt1_24__N_112: 24 loads
     Net heart_cnt_1: 23 loads
     Net n7: 21 loads
     Net Debounce_uut/n5: 18 loads
     Net Lightness_out1: 17 loads
     Net PULSE_PERIOD_24__N_58: 16 loads
     Net SW_c_3: 11 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'rst_n_in_c' to infer global GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Water_led[4]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[3]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[5]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[6]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[7]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[2]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[1]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[0]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_1[2]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_1[1]      | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| Color_led_1[0]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[2]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[1]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[0]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[8]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[7]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[6]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[5]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[4]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[3]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[2]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[1]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[0]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[8]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[7]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[6]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[5]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[4]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[3]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[2]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[1]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[0]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[35]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[34]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[33]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[32]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[31]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[30]            | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| GPIO[29]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[28]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[27]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[26]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[25]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[24]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[23]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[22]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[21]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[20]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[19]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[18]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[17]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[16]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[15]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[14]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[13]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[12]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[11]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[10]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[9]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[2]             | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| GPIO[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[3]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[2]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[1]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[0]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[2]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i2 undriven or does not drive anything - clipped.
Signal rst_n_in_N_86 was merged into signal rst_n_in_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal Debounce_uut/cnt_137_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal Debounce_uut/cnt_137_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal Debounce_uut/cnt_137_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/cnt1_138_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/cnt1_138_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/cnt1_138_add_4_25/CO undriven or does not drive anything -
     clipped.
Block Color_led_uut/rst_n_in_I_0_1_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'rst_n_in_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'rst_n_in_c'.

        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 51 MB
        












































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
