Classic Timing Analyzer report for TB_mp
Wed Dec 09 09:15:37 2009
Quartus II 64-Bit Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'cpu_clk'
  6. Clock Hold: 'cpu_clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                  ; To                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.208 ns                         ; cpu_rst                               ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[2] ; --         ; cpu_clk  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.151 ns                         ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[4]                               ; cpu_clk    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.689 ns                        ; cpu_rst                               ; ctrl_unit:Unit0|controller:U0|RFr2e_ctrl    ; --         ; cpu_clk  ; 0            ;
; Clock Setup: 'cpu_clk'       ; N/A                                      ; None          ; 33.11 MHz ( period = 30.206 ns ) ; ctrl_unit:Unit0|IR:U2|IRout[9]        ; memory:Unit2|data_out[14]                   ; cpu_clk    ; cpu_clk  ; 0            ;
; Clock Hold: 'cpu_clk'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; memory:Unit2|data_out[12]             ; ctrl_unit:Unit0|IR:U2|IRout[12]             ; cpu_clk    ; cpu_clk  ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                       ;                                             ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cpu_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpu_clk'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.11 MHz ( period = 30.206 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 11.592 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[123][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[123][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[123][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[123][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[123][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.198 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[9]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.598 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.880 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[1]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.880 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.428 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.386 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[7] ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.173 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][5]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][4]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][10]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][3]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][12]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][0]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][7]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][11]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.270 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[91][15]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.198 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[6] ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.080 ns               ;
; N/A                                     ; 36.83 MHz ( period = 27.154 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.020 ns               ;
; N/A                                     ; 36.83 MHz ( period = 27.154 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.020 ns               ;
; N/A                                     ; 36.83 MHz ( period = 27.154 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.020 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.076 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[1]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.018 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.072 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[5]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][14] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][15] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][12] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[3]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.950 ns                ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[12]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.993 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 37.12 MHz ( period = 26.942 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[5]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.950 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.920 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.920 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.943 ns                ;
; N/A                                     ; 37.30 MHz ( period = 26.812 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[9]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.904 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.792 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[3]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 37.37 MHz ( period = 26.756 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.862 ns                ;
; N/A                                     ; 37.40 MHz ( period = 26.738 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.857 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.718 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[2]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 37.44 MHz ( period = 26.712 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[10]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][12] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.678 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[12]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.644 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[75][0]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.644 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[75][13]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.644 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[75][15]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.644 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[75][14]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.624 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][2]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.776 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.610 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[7] ; memory:Unit2|data_out[4]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.542 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[4]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.746 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[107][13] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][6]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][5]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][4]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][9]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][8]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][3]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][1]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][11]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][10]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][12]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][2]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][0]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.486 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[39][7]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 37.76 MHz ( period = 26.480 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[7] ; memory:Unit2|data_out[8]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 37.83 MHz ( period = 26.432 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[2]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.679 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][13] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][14] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][12] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[183][15] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|tmp_ram[240][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.416 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|data_out[11]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.671 ns                ;
; N/A                                     ; 37.97 MHz ( period = 26.336 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.664 ns                ;
; N/A                                     ; 38.01 MHz ( period = 26.306 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[10]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 38.01 MHz ( period = 26.306 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[0]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[7]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 38.06 MHz ( period = 26.274 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.639 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][4]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][3]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][1]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][9]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][8]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][11]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][15]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][10]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][7]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][13]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[64][12]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.208 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[6] ; memory:Unit2|data_out[8]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.559 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.208 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 38.25 MHz ( period = 26.142 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[15]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.569 ns                ;
; N/A                                     ; 38.27 MHz ( period = 26.130 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[4]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.541 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][13] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[180][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 38.41 MHz ( period = 26.032 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|data_out[11]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 38.42 MHz ( period = 26.030 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[5]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.489 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.014 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[5] ; memory:Unit2|data_out[11]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.469 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.014 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[70][6]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.489 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.014 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[70][2]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.489 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|tmp_ram[123][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|tmp_ram[123][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|tmp_ram[123][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|tmp_ram[123][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|tmp_ram[123][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.46 MHz ( period = 25.998 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[7] ; memory:Unit2|data_out[10]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 38.47 MHz ( period = 25.996 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[11]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[2] ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][3]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][1]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][8]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][2]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][10] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][0]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[240][7]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.980 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; memory:Unit2|data_out[8]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.447 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][4]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][15] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][9]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][13] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][11] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.974 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[184][14] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 38.51 MHz ( period = 25.966 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[6] ; memory:Unit2|data_out[4]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 38.52 MHz ( period = 25.960 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[5] ; memory:Unit2|data_out[13]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 38.57 MHz ( period = 25.928 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; memory:Unit2|data_out[15]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.876 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[139][6]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.876 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[139][5]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][13] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][14] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][15] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[135][12] ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.872 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; memory:Unit2|data_out[9]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.434 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[59][6]   ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[59][10]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[59][15]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[59][13]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; memory:Unit2|tmp_ram[59][14]  ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; memory:Unit2|data_out[8]      ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; ctrl_unit:Unit0|IR:U2|dir_addr[2] ; memory:Unit2|data_out[14]     ; cpu_clk    ; cpu_clk  ; None                        ; None                      ; 9.397 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cpu_clk'                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                      ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[12] ; ctrl_unit:Unit0|IR:U2|IRout[12]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[7]  ; ctrl_unit:Unit0|IR:U2|dir_addr[7] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[11] ; ctrl_unit:Unit0|IR:U2|IRout[11]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[4]  ; ctrl_unit:Unit0|IR:U2|dir_addr[4] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[2]  ; ctrl_unit:Unit0|IR:U2|dir_addr[2] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[10] ; ctrl_unit:Unit0|IR:U2|IRout[10]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[3]  ; ctrl_unit:Unit0|IR:U2|dir_addr[3] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[15] ; ctrl_unit:Unit0|IR:U2|IRout[15]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[0]  ; ctrl_unit:Unit0|IR:U2|dir_addr[0] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[9]  ; ctrl_unit:Unit0|IR:U2|IRout[9]    ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[1]  ; ctrl_unit:Unit0|IR:U2|dir_addr[1] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[6]  ; ctrl_unit:Unit0|IR:U2|dir_addr[6] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[13] ; ctrl_unit:Unit0|IR:U2|IRout[13]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[8]  ; ctrl_unit:Unit0|IR:U2|IRout[8]    ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[14] ; ctrl_unit:Unit0|IR:U2|IRout[14]   ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:Unit2|data_out[5]  ; ctrl_unit:Unit0|IR:U2|dir_addr[5] ; cpu_clk    ; cpu_clk  ; None                       ; None                       ; 2.851 ns                 ;
+------------------------------------------+---------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+---------+---------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                          ; To Clock ;
+-------+--------------+------------+---------+---------------------------------------------+----------+
; N/A   ; None         ; 5.208 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1] ; cpu_clk  ;
; N/A   ; None         ; 5.208 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[3] ; cpu_clk  ;
; N/A   ; None         ; 5.208 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[2] ; cpu_clk  ;
; N/A   ; None         ; 3.807 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[0] ; cpu_clk  ;
; N/A   ; None         ; 2.829 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[1]  ; cpu_clk  ;
; N/A   ; None         ; 2.829 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[0]  ; cpu_clk  ;
; N/A   ; None         ; 2.298 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[2]  ; cpu_clk  ;
; N/A   ; None         ; 2.298 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[3]  ; cpu_clk  ;
; N/A   ; None         ; 2.282 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[1] ; cpu_clk  ;
; N/A   ; None         ; 2.282 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[0] ; cpu_clk  ;
; N/A   ; None         ; 2.100 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[3] ; cpu_clk  ;
; N/A   ; None         ; 2.100 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[2] ; cpu_clk  ;
; N/A   ; None         ; 0.919 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]  ; cpu_clk  ;
; N/A   ; None         ; 0.919 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|ALUs_ctrl[0]  ; cpu_clk  ;
; N/A   ; None         ; 0.919 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1e_ctrl    ; cpu_clk  ;
; N/A   ; None         ; 0.919 ns   ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2e_ctrl    ; cpu_clk  ;
+-------+--------------+------------+---------+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+---------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                  ; To             ; From Clock ;
+-------+--------------+------------+---------------------------------------+----------------+------------+
; N/A   ; None         ; 9.151 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[4]  ; cpu_clk    ;
; N/A   ; None         ; 9.139 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[1]  ; cpu_clk    ;
; N/A   ; None         ; 9.072 ns   ; memory:Unit2|data_out[7]              ; cpu_output[7]  ; cpu_clk    ;
; N/A   ; None         ; 8.947 ns   ; memory:Unit2|data_out[8]              ; cpu_output[8]  ; cpu_clk    ;
; N/A   ; None         ; 8.713 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[3]  ; cpu_clk    ;
; N/A   ; None         ; 8.703 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[2]  ; cpu_clk    ;
; N/A   ; None         ; 8.693 ns   ; memory:Unit2|data_out[6]              ; cpu_output[6]  ; cpu_clk    ;
; N/A   ; None         ; 8.530 ns   ; memory:Unit2|data_out[13]             ; cpu_output[13] ; cpu_clk    ;
; N/A   ; None         ; 8.433 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[7]  ; cpu_clk    ;
; N/A   ; None         ; 8.402 ns   ; memory:Unit2|data_out[9]              ; cpu_output[9]  ; cpu_clk    ;
; N/A   ; None         ; 8.328 ns   ; memory:Unit2|data_out[14]             ; cpu_output[14] ; cpu_clk    ;
; N/A   ; None         ; 8.202 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[5]  ; cpu_clk    ;
; N/A   ; None         ; 8.189 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[6]  ; cpu_clk    ;
; N/A   ; None         ; 8.150 ns   ; memory:Unit2|data_out[15]             ; cpu_output[15] ; cpu_clk    ;
; N/A   ; None         ; 7.827 ns   ; memory:Unit2|data_out[12]             ; cpu_output[12] ; cpu_clk    ;
; N/A   ; None         ; 7.761 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[14] ; cpu_clk    ;
; N/A   ; None         ; 7.751 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[10] ; cpu_clk    ;
; N/A   ; None         ; 7.684 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[12] ; cpu_clk    ;
; N/A   ; None         ; 7.571 ns   ; memory:Unit2|data_out[4]              ; cpu_output[4]  ; cpu_clk    ;
; N/A   ; None         ; 7.532 ns   ; memory:Unit2|data_out[2]              ; cpu_output[2]  ; cpu_clk    ;
; N/A   ; None         ; 7.528 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[8]  ; cpu_clk    ;
; N/A   ; None         ; 7.528 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[0]  ; cpu_clk    ;
; N/A   ; None         ; 7.514 ns   ; memory:Unit2|data_out[1]              ; cpu_output[1]  ; cpu_clk    ;
; N/A   ; None         ; 7.468 ns   ; memory:Unit2|data_out[11]             ; cpu_output[11] ; cpu_clk    ;
; N/A   ; None         ; 7.431 ns   ; memory:Unit2|data_out[0]              ; cpu_output[0]  ; cpu_clk    ;
; N/A   ; None         ; 7.363 ns   ; memory:Unit2|data_out[3]              ; cpu_output[3]  ; cpu_clk    ;
; N/A   ; None         ; 7.289 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[15] ; cpu_clk    ;
; N/A   ; None         ; 7.289 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[9]  ; cpu_clk    ;
; N/A   ; None         ; 7.288 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[13] ; cpu_clk    ;
; N/A   ; None         ; 7.241 ns   ; memory:Unit2|data_out[5]              ; cpu_output[5]  ; cpu_clk    ;
; N/A   ; None         ; 6.960 ns   ; memory:Unit2|data_out[10]             ; cpu_output[10] ; cpu_clk    ;
; N/A   ; None         ; 6.923 ns   ; ctrl_unit:Unit0|controller:U0|oe_ctrl ; cpu_output[11] ; cpu_clk    ;
+-------+--------------+------------+---------------------------------------+----------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+---------+---------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                          ; To Clock ;
+---------------+-------------+-----------+---------+---------------------------------------------+----------+
; N/A           ; None        ; -0.689 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]  ; cpu_clk  ;
; N/A           ; None        ; -0.689 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|ALUs_ctrl[0]  ; cpu_clk  ;
; N/A           ; None        ; -0.689 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1e_ctrl    ; cpu_clk  ;
; N/A           ; None        ; -0.689 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2e_ctrl    ; cpu_clk  ;
; N/A           ; None        ; -1.870 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[3] ; cpu_clk  ;
; N/A           ; None        ; -1.870 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[2] ; cpu_clk  ;
; N/A           ; None        ; -2.052 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[1] ; cpu_clk  ;
; N/A           ; None        ; -2.052 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr1a_ctrl[0] ; cpu_clk  ;
; N/A           ; None        ; -2.068 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[2]  ; cpu_clk  ;
; N/A           ; None        ; -2.068 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[3]  ; cpu_clk  ;
; N/A           ; None        ; -2.599 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[1]  ; cpu_clk  ;
; N/A           ; None        ; -2.599 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFwa_ctrl[0]  ; cpu_clk  ;
; N/A           ; None        ; -3.577 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[0] ; cpu_clk  ;
; N/A           ; None        ; -4.978 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1] ; cpu_clk  ;
; N/A           ; None        ; -4.978 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[3] ; cpu_clk  ;
; N/A           ; None        ; -4.978 ns ; cpu_rst ; ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[2] ; cpu_clk  ;
+---------------+-------------+-----------+---------+---------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Dec 09 09:15:24 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TB_mp -c TB_mp --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[6]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[5]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[4]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[3]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[1]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[9]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[8]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[2]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[10]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[0]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[11]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[13]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[14]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[12]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|IRout[15]" is a latch
    Warning: Node "ctrl_unit:Unit0|IR:U2|dir_addr[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cpu_clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ctrl_unit:Unit0|controller:U0|IRld_ctrl" as buffer
Info: Clock "cpu_clk" has Internal fmax of 33.11 MHz between source register "ctrl_unit:Unit0|IR:U2|IRout[9]" and destination register "memory:Unit2|data_out[14]" (period= 30.206 ns)
    Info: + Longest register to register delay is 11.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 3; REG Node = 'ctrl_unit:Unit0|IR:U2|IRout[9]'
        Info: 2: + IC(1.558 ns) + CELL(0.150 ns) = 1.708 ns; Loc. = LCCOMB_X38_Y20_N2; Fanout = 535; COMB Node = 'ctrl_unit:Unit0|bigmux:U3|Mux14~14'
        Info: 3: + IC(2.898 ns) + CELL(0.150 ns) = 4.756 ns; Loc. = LCCOMB_X37_Y17_N10; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1163'
        Info: 4: + IC(0.964 ns) + CELL(0.150 ns) = 5.870 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1164'
        Info: 5: + IC(1.041 ns) + CELL(0.415 ns) = 7.326 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1167'
        Info: 6: + IC(0.263 ns) + CELL(0.438 ns) = 8.027 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1170'
        Info: 7: + IC(0.708 ns) + CELL(0.275 ns) = 9.010 ns; Loc. = LCCOMB_X35_Y16_N26; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1171'
        Info: 8: + IC(1.680 ns) + CELL(0.150 ns) = 10.840 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1182'
        Info: 9: + IC(0.249 ns) + CELL(0.419 ns) = 11.508 ns; Loc. = LCCOMB_X47_Y18_N0; Fanout = 1; COMB Node = 'memory:Unit2|Mux1~1183'
        Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 11.592 ns; Loc. = LCFF_X47_Y18_N1; Fanout = 3; REG Node = 'memory:Unit2|data_out[14]'
        Info: Total cell delay = 2.231 ns ( 19.25 % )
        Info: Total interconnect delay = 9.361 ns ( 80.75 % )
    Info: - Smallest clock skew is -3.547 ns
        Info: + Shortest clock path from clock "cpu_clk" to destination register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4462; COMB Node = 'cpu_clk~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X47_Y18_N1; Fanout = 3; REG Node = 'memory:Unit2|data_out[14]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Longest clock path from clock "cpu_clk" to source register is 6.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
            Info: 2: + IC(1.307 ns) + CELL(0.787 ns) = 3.093 ns; Loc. = LCFF_X25_Y15_N21; Fanout = 2; REG Node = 'ctrl_unit:Unit0|controller:U0|IRld_ctrl'
            Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.727 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'ctrl_unit:Unit0|controller:U0|IRld_ctrl~clkctrl'
            Info: 4: + IC(1.354 ns) + CELL(0.150 ns) = 6.231 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 3; REG Node = 'ctrl_unit:Unit0|IR:U2|IRout[9]'
            Info: Total cell delay = 1.936 ns ( 31.07 % )
            Info: Total interconnect delay = 4.295 ns ( 68.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "cpu_clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "memory:Unit2|data_out[12]" and destination pin or register "ctrl_unit:Unit0|IR:U2|IRout[12]" for clock "cpu_clk" (Hold time is 2.539 ns)
    Info: + Largest clock skew is 3.566 ns
        Info: + Longest clock path from clock "cpu_clk" to destination register is 6.258 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
            Info: 2: + IC(1.307 ns) + CELL(0.787 ns) = 3.093 ns; Loc. = LCFF_X25_Y15_N21; Fanout = 2; REG Node = 'ctrl_unit:Unit0|controller:U0|IRld_ctrl'
            Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.727 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'ctrl_unit:Unit0|controller:U0|IRld_ctrl~clkctrl'
            Info: 4: + IC(1.381 ns) + CELL(0.150 ns) = 6.258 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 9; REG Node = 'ctrl_unit:Unit0|IR:U2|IRout[12]'
            Info: Total cell delay = 1.936 ns ( 30.94 % )
            Info: Total interconnect delay = 4.322 ns ( 69.06 % )
        Info: - Shortest clock path from clock "cpu_clk" to source register is 2.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4462; COMB Node = 'cpu_clk~clkctrl'
            Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X28_Y16_N17; Fanout = 3; REG Node = 'memory:Unit2|data_out[12]'
            Info: Total cell delay = 1.536 ns ( 57.06 % )
            Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y16_N17; Fanout = 3; REG Node = 'memory:Unit2|data_out[12]'
        Info: 2: + IC(0.340 ns) + CELL(0.437 ns) = 0.777 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 9; REG Node = 'ctrl_unit:Unit0|IR:U2|IRout[12]'
        Info: Total cell delay = 0.437 ns ( 56.24 % )
        Info: Total interconnect delay = 0.340 ns ( 43.76 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1]" (data pin = "cpu_rst", clock pin = "cpu_clk") is 5.208 ns
    Info: + Longest pin to register delay is 7.923 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'cpu_rst'
        Info: 2: + IC(2.009 ns) + CELL(0.398 ns) = 3.406 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 4; COMB Node = 'ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[3]~59'
        Info: 3: + IC(3.857 ns) + CELL(0.660 ns) = 7.923 ns; Loc. = LCFF_X41_Y20_N23; Fanout = 60; REG Node = 'ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1]'
        Info: Total cell delay = 2.057 ns ( 25.96 % )
        Info: Total interconnect delay = 5.866 ns ( 74.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "cpu_clk" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4462; COMB Node = 'cpu_clk~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X41_Y20_N23; Fanout = 60; REG Node = 'ctrl_unit:Unit0|controller:U0|RFr2a_ctrl[1]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: tco from clock "cpu_clk" to destination pin "cpu_output[4]" through register "ctrl_unit:Unit0|controller:U0|oe_ctrl" is 9.151 ns
    Info: + Longest clock path from clock "cpu_clk" to source register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4462; COMB Node = 'cpu_clk~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 17; REG Node = 'ctrl_unit:Unit0|controller:U0|oe_ctrl'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.231 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N9; Fanout = 17; REG Node = 'ctrl_unit:Unit0|controller:U0|oe_ctrl'
        Info: 2: + IC(3.384 ns) + CELL(2.847 ns) = 6.231 ns; Loc. = PIN_D16; Fanout = 0; PIN Node = 'cpu_output[4]'
        Info: Total cell delay = 2.847 ns ( 45.69 % )
        Info: Total interconnect delay = 3.384 ns ( 54.31 % )
Info: th for register "ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]" (data pin = "cpu_rst", clock pin = "cpu_clk") is -0.689 ns
    Info: + Longest clock path from clock "cpu_clk" to destination register is 2.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'cpu_clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4462; COMB Node = 'cpu_clk~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 17; REG Node = 'ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]'
        Info: Total cell delay = 1.536 ns ( 57.42 % )
        Info: Total interconnect delay = 1.139 ns ( 42.58 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'cpu_rst'
        Info: 2: + IC(1.971 ns) + CELL(0.660 ns) = 3.630 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 17; REG Node = 'ctrl_unit:Unit0|controller:U0|ALUs_ctrl[1]'
        Info: Total cell delay = 1.659 ns ( 45.70 % )
        Info: Total interconnect delay = 1.971 ns ( 54.30 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Wed Dec 09 09:15:38 2009
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:02


