

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Mon Oct 13 18:50:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fxp_sqrt_top
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  9.081 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       31|       31|  31.000 us|  31.000 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |       29|       29|         1|          1|          1|    30|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_22 = alloca i32 1"   --->   Operation 5 'alloca' 's_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_star4 = alloca i32 1"   --->   Operation 6 'alloca' 'q_star4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q6 = alloca i32 1"   --->   Operation 7 'alloca' 'q6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln90_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln90"   --->   Operation 8 'read' 'zext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln90_cast = zext i28 %zext_ln90_read"   --->   Operation 9 'zext' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i29 0, i29 %q6"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i29 0, i29 %q_star4"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i31 %zext_ln90_cast, i31 %s_22"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i5 0, i5 %i1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.split_ifconv"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.08>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 15 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%s_22_load = load i31 %s_22" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 16 'load' 's_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%q_star4_load = load i29 %q_star4"   --->   Operation 17 'load' 'q_star4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%q6_load = load i29 %q6"   --->   Operation 18 'load' 'q6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/fxp_sqrt.h:88->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 19 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [c_untimed/fxp_sqrt.h:88->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 21 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %s_22_load, i32 30" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln106_1 = shl i31 %s_22_load, i31 1" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 23 'shl' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%sub_ln106 = sub i5 29, i5 %i1_load" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 24 'sub' 'sub_ln106' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %sub_ln106" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 25 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q6_load, i2 1" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 26 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.28ns)   --->   "%shl_ln106 = shl i31 %or_ln, i31 %zext_ln106" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 27 'shl' 'shl_ln106' <Predicate = true> <Delay = 3.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.15ns)   --->   "%s_1 = sub i31 %shl_ln106_1, i31 %shl_ln106" [c_untimed/fxp_sqrt.h:106->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 28 'sub' 's_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_star4_load, i2 3" [c_untimed/fxp_sqrt.h:111->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 29 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.28ns)   --->   "%shl_ln110 = shl i31 %or_ln1, i31 %zext_ln106" [c_untimed/fxp_sqrt.h:110->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 30 'shl' 'shl_ln110' <Predicate = true> <Delay = 3.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.15ns)   --->   "%s_2 = add i31 %shl_ln110, i31 %shl_ln106_1" [c_untimed/fxp_sqrt.h:110->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 31 'add' 's_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.76ns)   --->   "%s = select i1 %tmp, i31 %s_2, i31 %s_1" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 32 'select' 's' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i29 %q_star4_load"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_7 = trunc i29 %q6_load"   --->   Operation 34 'trunc' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.72ns)   --->   "%empty_8 = select i1 %tmp, i28 %empty, i28 %empty_7" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 35 'select' 'empty_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%q_star = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 0" [c_untimed/fxp_sqrt.h:89->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 36 'bitconcatenate' 'q_star' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%q = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 1" [c_untimed/fxp_sqrt.h:88->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 37 'bitconcatenate' 'q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%i = add i5 %i1_load, i5 1" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.54ns)   --->   "%icmp_ln104 = icmp_eq  i5 %i1_load, i5 29" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 39 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.32ns)   --->   "%store_ln88 = store i29 %q, i29 %q6" [c_untimed/fxp_sqrt.h:88->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 40 'store' 'store_ln88' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 41 [1/1] (1.32ns)   --->   "%store_ln89 = store i29 %q_star, i29 %q_star4" [c_untimed/fxp_sqrt.h:89->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 41 'store' 'store_ln89' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 42 [1/1] (1.32ns)   --->   "%store_ln105 = store i31 %s, i31 %s_22" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 42 'store' 'store_ln105' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 43 [1/1] (1.32ns)   --->   "%store_ln104 = store i5 %i, i5 %i1" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 43 'store' 'store_ln104' <Predicate = true> <Delay = 1.32>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [c_untimed/fxp_sqrt.h:104->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 44 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %s_5_out, i31 %s" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 45 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %p_v_out, i28 %empty_8" [c_untimed/fxp_sqrt.h:105->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 46 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %q_1_out, i29 %q" [c_untimed/fxp_sqrt.h:88->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 47 'write' 'write_ln88' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 1.32>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_v_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ q_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 011]
s_22                   (alloca           ) [ 011]
q_star4                (alloca           ) [ 011]
q6                     (alloca           ) [ 011]
zext_ln90_read         (read             ) [ 000]
zext_ln90_cast         (zext             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i1_load                (load             ) [ 000]
s_22_load              (load             ) [ 000]
q_star4_load           (load             ) [ 000]
q6_load                (load             ) [ 000]
specpipeline_ln88      (specpipeline     ) [ 000]
speclooptripcount_ln88 (speclooptripcount) [ 000]
specloopname_ln104     (specloopname     ) [ 000]
tmp                    (bitselect        ) [ 000]
shl_ln106_1            (shl              ) [ 000]
sub_ln106              (sub              ) [ 000]
zext_ln106             (zext             ) [ 000]
or_ln                  (bitconcatenate   ) [ 000]
shl_ln106              (shl              ) [ 000]
s_1                    (sub              ) [ 000]
or_ln1                 (bitconcatenate   ) [ 000]
shl_ln110              (shl              ) [ 000]
s_2                    (add              ) [ 000]
s                      (select           ) [ 000]
empty                  (trunc            ) [ 000]
empty_7                (trunc            ) [ 000]
empty_8                (select           ) [ 000]
q_star                 (bitconcatenate   ) [ 000]
q                      (bitconcatenate   ) [ 000]
i                      (add              ) [ 000]
icmp_ln104             (icmp             ) [ 011]
store_ln88             (store            ) [ 000]
store_ln89             (store            ) [ 000]
store_ln105            (store            ) [ 000]
store_ln104            (store            ) [ 000]
br_ln104               (br               ) [ 000]
write_ln105            (write            ) [ 000]
write_ln105            (write            ) [ 000]
write_ln88             (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln90">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_v_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="s_22_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_22/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="q_star4_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_star4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="q6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln90_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="28" slack="0"/>
<pin id="78" dir="0" index="1" bw="28" slack="0"/>
<pin id="79" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln90_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln105_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="31" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln105_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="28" slack="0"/>
<pin id="92" dir="0" index="2" bw="28" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln88_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="0" index="2" bw="29" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln90_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="28" slack="0"/>
<pin id="105" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="29" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="29" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="28" slack="0"/>
<pin id="119" dir="0" index="1" bw="31" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i1_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="s_22_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="1"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_22_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="q_star4_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="29" slack="1"/>
<pin id="135" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_star4_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="q6_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="29" slack="1"/>
<pin id="138" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q6_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="31" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shl_ln106_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sub_ln106_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln106_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="0" index="1" bw="29" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln106_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="s_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="31" slack="0"/>
<pin id="180" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="0"/>
<pin id="185" dir="0" index="1" bw="29" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln110_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="s_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="31" slack="0"/>
<pin id="200" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="31" slack="0"/>
<pin id="206" dir="0" index="2" bw="31" slack="0"/>
<pin id="207" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="29" slack="0"/>
<pin id="214" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="29" slack="0"/>
<pin id="218" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="28" slack="0"/>
<pin id="223" dir="0" index="2" bw="28" slack="0"/>
<pin id="224" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="q_star_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="29" slack="0"/>
<pin id="231" dir="0" index="1" bw="28" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="q_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="29" slack="0"/>
<pin id="239" dir="0" index="1" bw="28" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln104_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln88_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="29" slack="0"/>
<pin id="260" dir="0" index="1" bw="29" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln89_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="29" slack="0"/>
<pin id="265" dir="0" index="1" bw="29" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln105_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln104_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="1"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="s_22_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="s_22 "/>
</bind>
</comp>

<comp id="292" class="1005" name="q_star4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="29" slack="0"/>
<pin id="294" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_star4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="q6_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="29" slack="0"/>
<pin id="301" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="130" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="130" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="127" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="136" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="159" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="147" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="133" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="159" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="147" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="139" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="177" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="215"><net_src comp="133" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="136" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="139" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="212" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="220" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="250"><net_src comp="127" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="127" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="237" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="229" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="203" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="246" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="60" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="288"><net_src comp="64" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="295"><net_src comp="68" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="302"><net_src comp="72" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="258" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_5_out | {2 }
	Port: p_v_out | {2 }
	Port: q_1_out | {2 }
 - Input state : 
	Port: fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1 : zext_ln90 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		shl_ln106_1 : 1
		sub_ln106 : 1
		zext_ln106 : 2
		or_ln : 1
		shl_ln106 : 3
		s_1 : 4
		or_ln1 : 1
		shl_ln110 : 3
		s_2 : 4
		s : 5
		empty : 1
		empty_7 : 1
		empty_8 : 2
		q_star : 3
		q : 3
		i : 1
		icmp_ln104 : 1
		store_ln88 : 4
		store_ln89 : 4
		store_ln105 : 6
		store_ln104 : 2
		br_ln104 : 2
		write_ln105 : 6
		write_ln105 : 3
		write_ln88 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     shl_ln106_1_fu_147    |    0    |    0    |
|    shl   |      shl_ln106_fu_171     |    0    |    96   |
|          |      shl_ln110_fu_191     |    0    |    96   |
|----------|---------------------------|---------|---------|
|  select  |          s_fu_203         |    0    |    31   |
|          |       empty_8_fu_220      |    0    |    28   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln106_fu_153     |    0    |    13   |
|          |         s_1_fu_177        |    0    |    38   |
|----------|---------------------------|---------|---------|
|    add   |         s_2_fu_197        |    0    |    38   |
|          |          i_fu_246         |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln104_fu_252     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln90_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln105_write_fu_82  |    0    |    0    |
|   write  |  write_ln105_write_fu_89  |    0    |    0    |
|          |   write_ln88_write_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   zext_ln90_cast_fu_103   |    0    |    0    |
|          |     zext_ln106_fu_159     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_139        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        or_ln_fu_163       |    0    |    0    |
|bitconcatenate|       or_ln1_fu_183       |    0    |    0    |
|          |       q_star_fu_229       |    0    |    0    |
|          |          q_fu_237         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_212       |    0    |    0    |
|          |       empty_7_fu_216      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   366   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|   i1_reg_278  |    5   |
|   q6_reg_299  |   29   |
|q_star4_reg_292|   29   |
|  s_22_reg_285 |   31   |
+---------------+--------+
|     Total     |   94   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   366  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   94   |    -   |
+-----------+--------+--------+
|   Total   |   94   |   366  |
+-----------+--------+--------+
