/*
 * (C) Copyright 2016 Heiko Stuebner <heiko@sntech.de>
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#ifndef _ASM_ARCH_GRF_RK3368_H
#define _ASM_ARCH_GRF_RK3368_H

struct rk3368_grf_gpio_lh {
	u32 l;
	u32 h;
};

struct rk3368_grf {
	u32 gpio1a_iomux;
	u32 gpio1b_iomux;
	u32 gpio1c_iomux;
	u32 gpio1d_iomux;
	u32 gpio2a_iomux;
	u32 gpio2b_iomux;
	u32 gpio2c_iomux;
	u32 gpio2d_iomux;
	u32 gpio3a_iomux;
	u32 gpio3b_iomux;
	u32 gpio3c_iomux;
	u32 gpio3d_iomux;
	u32 reserved0[52];
	u32 gpio1_p[3][4];
	u32 reserved1[52];
	u32 gpio1_e[3][4];
	u32 reserved2[52];
	struct rk3368_grf_gpio_lh gpio1_sr[3];
	u32 reserved3[26];
	u32 gpio_smt;
	u32 reserved4[31];

	u32 soc_con0;
	u32 soc_con1;
	u32 soc_con2;
	u32 soc_con3;
	u32 soc_con4;
	u32 soc_con5;
	u32 soc_con6;
	u32 soc_con7;
	u32 soc_con8;
	u32 soc_con9;
	u32 soc_con10;
	u32 soc_con11;
	u32 soc_con12;
	u32 soc_con13;
	u32 soc_con14;
	u32 soc_con15;
	u32 soc_con16;
	u32 soc_con17;
	u32 reserved5[14];
	u32 soc_status[16];
	u32 reserved6[16];

	u32 cpu_con[4];
	u32 reserved7[4];
	u32 cpu_status[2];
	u32 reserved8[6];

	u32 cci_status[16];
	u32 reserved9[32];

	u32 ddrc0_con0;
	u32 reserved10[31];

	u32 sig_detect_con;
	u32 reserved11[3];
	u32 sig_detect_status;
	u32 reserved12[3];
	u32 sig_detect_clr;
	u32 reserved13[23];

	u32 uoc0_con0;
	u32 reserved14[5];
	u32 uoc1_con1;
	u32 uoc1_con2;
	u32 uoc1_con3;
	u32 uoc1_con4;
	u32 uoc1_con5;
	u32 reserved15[3];
	u32 uoc3_con0;
	u32 uoc3_con1;
	u32 uoc4_con0;
	u32 uoc4_con1;
	u32 reserved16[14];

	u32 usbphy_con[16];
	u32 reserved17[16];

	u32 pvtm_con[3];
	u32 pvtm_status[3];
	u32 reserved18[58];

	u32 io_vsel;
	u32 saradc_testbit;
	u32 reserved19[414];

	u32 fast_boot_addr;
};
check_member(rk3368_grf, fast_boot_addr, 0x0f80);

struct rk3368_pmugrf {
	u32 gpio0a_iomux;
	u32 gpio0b_iomux;
	u32 gpio0c_iomux;
	u32 gpio0d_iomux;
	u32 gpio0_p[4];
	u32 gpio0_e[4];
	struct rk3368_grf_gpio_lh gpio0_sr;
	u32 reserved0[50];

	u32 soc_con0;
	u32 reserved1[31];
	u32 pmupvtm_con[2];
	u32 reserved2[2];
	u32 pmupvtm_status[2];
	u32 reserved3[26];
	u32 os_reg[4];
};
check_member(rk3368_pmugrf, os_reg[3], 0x020c);



/*struct rk3288_sgrf {
	u32 soc_con0;
	u32 soc_con1;
	u32 soc_con2;
	u32 soc_con3;
	u32 soc_con4;
	u32 soc_con5;
	u32 reserved1[(0x20-0x18)/4];
	u32 busdmac_con[2];
	u32 reserved2[(0x40-0x28)/4];
	u32 cpu_con[3];
	u32 reserved3[(0x50-0x4c)/4];
	u32 soc_con6;
	u32 soc_con7;
	u32 soc_con8;
	u32 soc_con9;
	u32 soc_con10;
	u32 soc_con11;
	u32 soc_con12;
	u32 soc_con13;
	u32 soc_con14;
	u32 soc_con15;
	u32 soc_con16;
	u32 soc_con17;
	u32 soc_con18;
	u32 soc_con19;
	u32 soc_con20;
	u32 soc_con21;
	u32 reserved4[(0x100-0x90)/4];
	u32 soc_status[2];
	u32 reserved5[(0x120-0x108)/4];
	u32 fast_boot_addr;
};*/

/* PMUGRF_GPIO0A_IOMUX */
enum {
	GPIO0A7_SHIFT		= 14,
	GPIO0A7_MASK		= 3,
	GPIO0A7_GPIO		= 0,
	GPIO0A7_I2C0PMU_SCL,
	GPIO0A7_RESERVED1,
	GPIO0A7_RESERVED2,

	GPIO0A6_SHIFT		= 12,
	GPIO0A6_MASK		= 3,
	GPIO0A6_GPIO		= 0,
	GPIO0A6_I2C0PMU_SDA,
	GPIO0A6_RESERVED1,
	GPIO0A6_RESERVED2,

	GPIO0A5_SHIFT		= 10,
	GPIO0A5_MASK		= 3,
	GPIO0A5_GPIO		= 0,
	GPIO0A5_RESERVED1,
	GPIO0A5_RESERVED2,
	GPIO0A5_RESERVED3,

	GPIO0A4_SHIFT		= 8,
	GPIO0A4_MASK		= 3,
	GPIO0A4_GPIO		= 0,
	GPIO0A4_RESERVED1,
	GPIO0A4_RESERVED2,
	GPIO0A4_RESERVED3,

	GPIO0A3_SHIFT		= 6,
	GPIO0A3_MASK		= 3,
	GPIO0A3_GPIO		= 0,
	GPIO0A3_TSADC_INT,
	GPIO0A3_PMU_DEBUG0,
	GPIO0A3_RESERVED,

	GPIO0A2_SHIFT		= 4,
	GPIO0A2_MASK		= 3,
	GPIO0A2_GPIO		= 0,
	GPIO0A2_RESERVED1,
	GPIO0A2_RESERVED2,
	GPIO0A2_RESERVED3,

	GPIO0A1_SHIFT		= 2,
	GPIO0A1_MASK		= 3,
	GPIO0A1_GPIO		= 0,
	GPIO0A1_RESERVED1,
	GPIO0A1_RESERVED2,
	GPIO0A1_RESERVED3,

	GPIO0A0_SHIFT		= 0,
	GPIO0A0_MASK		= 3,
	GPIO0A0_GPIO		= 0,
	GPIO0A0_GLOBAL_PWROFF,
	GPIO0A0_PMIC_SLEEP,
	GPIO0A0_RESERVED,
};

/* PMUGRF_GPIO0B_IOMUX */
enum {
	GPIO0B7_SHIFT		= 14,
	GPIO0B7_MASK		= 3,
	GPIO0B7_GPIO		= 0,
	GPIO0B7_LCDC_DATA11,
	GPIO0B7_TRACE_DATA1,
	GPIO0B7_JTAG_TDI,

	GPIO0B6_SHIFT		= 12,
	GPIO0B6_MASK		= 3,
	GPIO0B6_GPIO		= 0,
	GPIO0B6_LCDC_DATA10,
	GPIO0B6_TRACE_DATA0,
	GPIO0B6_JTAG_TRSTN,

	GPIO0B5_SHIFT		= 10,
	GPIO0B5_MASK		= 3,
	GPIO0B5_GPIO		= 0,
	GPIO0B5_SC_DETECT,
	GPIO0B5_SPI2_CSN0,
	GPIO0B5_RESERVED,

	GPIO0B4_SHIFT		= 8,
	GPIO0B4_MASK		= 3,
	GPIO0B4_GPIO		= 0,
	GPIO0B4_SC_IO,
	GPIO0B4_SPI2_CLK,
	GPIO0B4_GPUJTAG_TDO,

	GPIO0B3_SHIFT		= 6,
	GPIO0B3_MASK		= 3,
	GPIO0B3_GPIO		= 0,
	GPIO0B3_SC_CLK,
	GPIO0B3_SPI2_TXD,
	GPIO0B3_GPUJTAG_TDI,

	GPIO0B2_SHIFT		= 4,
	GPIO0B2_MASK		= 3,
	GPIO0B2_GPIO		= 0,
	GPIO0B2_SC_RST,
	GPIO0B2_SPI2_RXD,
	GPIO0B2_GPUJTAG_TMS,

	GPIO0B1_SHIFT		= 2,
	GPIO0B1_MASK		= 3,
	GPIO0B1_GPIO		= 0,
	GPIO0B1_SC_VCC33V,
	GPIO0B1_I2C2SENSOR_SCL,
	GPIO0B1_GPUJTAG_TRSTN,

	GPIO0B0_SHIFT		= 0,
	GPIO0B0_MASK		= 3,
	GPIO0B0_GPIO		= 0,
	GPIO0B0_TEST_CLKOUT,
	GPIO0B0_PWM1,
	GPIO0B0_PMU_DEBUG1,
};

/* PMUGRF_GPIO0C_IOMUX */
enum {
	GPIO0C7_SHIFT		= 14,
	GPIO0C7_MASK		= 3,
	GPIO0C7_GPIO		= 0,
	GPIO0C7_LCDC_DATA19,
	GPIO0C7_TRACE_DATA9,
	GPIO0C7_UART1BB_RTSN,

	GPIO0C6_SHIFT		= 12,
	GPIO0C6_MASK		= 3,
	GPIO0C6_GPIO		= 0,
	GPIO0C6_LCDC_DATA18,
	GPIO0C6_TRACE_DATA8,
	GPIO0C6_UART1BB_CTSN,

	GPIO0C5_SHIFT		= 10,
	GPIO0C5_MASK		= 3,
	GPIO0C5_GPIO		= 0,
	GPIO0C5_LCDC_DATA17,
	GPIO0C5_TRACE_DATA7,
	GPIO0C5_UART1BB_SOUT,

	GPIO0C4_SHIFT		= 8,
	GPIO0C4_MASK		= 3,
	GPIO0C4_GPIO		= 0,
	GPIO0C4_LCDC_DATA16,
	GPIO0C4_TRACE_DATA6,
	GPIO0C4_UART1BB_SIN,

	GPIO0C3_SHIFT		= 6,
	GPIO0C3_MASK		= 3,
	GPIO0C3_GPIO		= 0,
	GPIO0C3_LCDC_DATA15,
	GPIO0C3_TRACE_DATA5,
	GPIO0C3_MCUJTAG_TDO,

	GPIO0C2_SHIFT		= 4,
	GPIO0C2_MASK		= 3,
	GPIO0C2_GPIO		= 0,
	GPIO0C2_LCDC_DATA14,
	GPIO0C2_TRACE_DATA4,
	GPIO0C2_MCUJTAG_TDI,

	GPIO0C1_SHIFT		= 2,
	GPIO0C1_MASK		= 3,
	GPIO0C1_GPIO		= 0,
	GPIO0C1_LCDC_DATA13,
	GPIO0C1_TRACE_DATA3,
	GPIO0C1_MCUJTAG_TRSTN,

	GPIO0C0_SHIFT		= 0,
	GPIO0C0_MASK		= 3,
	GPIO0C0_GPIO		= 0,
	GPIO0C0_LCDC_DATA12,
	GPIO0C0_TRACE_DATA2,
	GPIO0C0_JTAG_TDO,
};

/* PMUGRF_GPIO0D_IOMUX */
enum {
	GPIO0D7_SHIFT		= 14,
	GPIO0D7_MASK		= 3,
	GPIO0D7_GPIO		= 0,
	GPIO0D7_LCDC_DCLK,
	GPIO0D7_TRACE_CTL,
	GPIO0D7_PMU_DEBUG5,

	GPIO0D6_SHIFT		= 12,
	GPIO0D6_MASK		= 3,
	GPIO0D6_GPIO		= 0,
	GPIO0D6_LCDC_DEN,
	GPIO0D6_TRACE_CLK,
	GPIO0D6_PMU_DEBUG4,

	GPIO0D5_SHIFT		= 10,
	GPIO0D5_MASK		= 3,
	GPIO0D5_GPIO		= 0,
	GPIO0D5_LCDC_VSYNC,
	GPIO0D5_TRACE_DATA15,
	GPIO0D5_PMU_DEBUG3,

	GPIO0D4_SHIFT		= 8,
	GPIO0D4_MASK		= 3,
	GPIO0D4_GPIO		= 0,
	GPIO0D4_LCDC_HSYNC,
	GPIO0D4_TRACE_DATA14,
	GPIO0D4_PMU_DEBUG2,

	GPIO0D3_SHIFT		= 6,
	GPIO0D3_MASK		= 3,
	GPIO0D3_GPIO		= 0,
	GPIO0D3_LCDC_DATA23,
	GPIO0D3_TRACE_DATA13,
	GPIO0D3_UART4EXP_SIN,

	GPIO0D2_SHIFT		= 4,
	GPIO0D2_MASK		= 3,
	GPIO0D2_GPIO		= 0,
	GPIO0D2_LCDC_DATA22,
	GPIO0D2_TRACE_DATA12,
	GPIO0D2_UART4EXP_SOUT,

	GPIO0D1_SHIFT		= 2,
	GPIO0D1_MASK		= 3,
	GPIO0D1_GPIO		= 0,
	GPIO0D1_LCDC_DATA21,
	GPIO0D1_TRACE_DATA11,
	GPIO0D1_UART4EXP_RTSN,

	GPIO0D0_SHIFT		= 0,
	GPIO0D0_MASK		= 3,
	GPIO0D0_GPIO		= 0,
	GPIO0D0_LCDC_DATA20,
	GPIO0D0_TRACE_DATA10,
	GPIO0D0_UART4EXP_CTSN,
};

/* GRF_GPIO1C_IOMUX */
enum {
	GPIO1C7_SHIFT		= 14,
	GPIO1C7_MASK		= 3,
	GPIO1C7_GPIO		= 0,
	GPIO1C7_FLASH_DATA5,
	GPIO1C7_EMMC_DATA5,
	GPIO1C7_SPI0_TXD,

	GPIO1C6_SHIFT		= 12,
	GPIO1C6_MASK		= 3,
	GPIO1C6_GPIO		= 0,
	GPIO1C6_FLASH_DATA4,
	GPIO1C6_EMMC_DATA4,
	GPIO1C6_SPI0_RXD,

	GPIO1C5_SHIFT		= 10,
	GPIO1C5_MASK		= 3,
	GPIO1C5_GPIO		= 0,
	GPIO1C5_FLASH_DATA3,
	GPIO1C5_EMMC_DATA3,
	GPIO1C5_SFC_SIO3,

	GPIO1C4_SHIFT		= 8,
	GPIO1C4_MASK		= 3,
	GPIO1C4_GPIO		= 0,
	GPIO1C4_FLASH_DATA2,
	GPIO1C4_EMMC_DATA2,
	GPIO1C4_SFC_SIO2,

	GPIO1C3_SHIFT		= 6,
	GPIO1C3_MASK		= 3,
	GPIO1C3_GPIO		= 0,
	GPIO1C3_FLASH_DATA1,
	GPIO1C3_EMMC_DATA1,
	GPIO1C3_SFC_SIO1,

	GPIO1C2_SHIFT		= 4,
	GPIO1C2_MASK		= 3,
	GPIO1C2_GPIO		= 0,
	GPIO1C2_FLASH_DATA0,
	GPIO1C2_EMMC_DATA0,
	GPIO1C2_SFC_SIO0,

	GPIO1C1_SHIFT		= 2,
	GPIO1C1_MASK		= 3,
	GPIO1C1_GPIO		= 0,
	GPIO1C1_I2C3CAM_SDA,
	GPIO1C1_SPI1_TXD,
	GPIO1C1_RESERVED,

	GPIO1C0_SHIFT		= 0,
	GPIO1C0_MASK		= 3,
	GPIO1C0_GPIO		= 0,
	GPIO1C0_I2C3CAM_SCL,
	GPIO1C0_SPI1_RXD,
	GPIO1C0_RESERVED,
};

/* GRF_GPIO1D_IOMUX */
enum {
	GPIO1D7_SHIFT		= 14,
	GPIO1D7_MASK		= 3,
	GPIO1D7_GPIO		= 0,
	GPIO1D7_FLASH_WRN,
	GPIO1D7_SFC_CSN0,
	GPIO1D7_RESERVED,

	GPIO1D6_SHIFT		= 12,
	GPIO1D6_MASK		= 3,
	GPIO1D6_GPIO		= 0,
	GPIO1D6_FLASH_CLE,
	GPIO1D6_RESERVED1,
	GPIO1D6_RESERVED2,

	GPIO1D5_SHIFT		= 10,
	GPIO1D5_MASK		= 3,
	GPIO1D5_GPIO		= 0,
	GPIO1D5_FLASH_ALE,
	GPIO1D5_SPI0_CLK,
	GPIO1D5_RESERVED,

	GPIO1D4_SHIFT		= 8,
	GPIO1D4_MASK		= 3,
	GPIO1D4_GPIO		= 0,
	GPIO1D4_FLASH_RDN,
	GPIO1D4_SFC_CSN1,
	GPIO1D4_RESERVED,

	GPIO1D3_SHIFT		= 6,
	GPIO1D3_MASK		= 3,
	GPIO1D3_GPIO		= 0,
	GPIO1D3_FLASH_WP,
	GPIO1D3_EMMC_PWREN,
	GPIO1D3_RESERVED,

	GPIO1D2_SHIFT		= 4,
	GPIO1D2_MASK		= 3,
	GPIO1D2_GPIO		= 0,
	GPIO1D2_FLASH_RDY,
	GPIO1D2_EMMC_CMD,
	GPIO1D2_SFC_CLK,

	GPIO1D1_SHIFT		= 2,
	GPIO1D1_MASK		= 3,
	GPIO1D1_GPIO		= 0,
	GPIO1D1_FLASH_DATA7,
	GPIO1D1_EMMC_DATA7,
	GPIO1D1_SPI0_CSN1,

	GPIO1D0_SHIFT		= 0,
	GPIO1D0_MASK		= 3,
	GPIO1D0_GPIO		= 0,
	GPIO1D0_FLASH_DATA6,
	GPIO1D0_EMMC_DATA6,
	GPIO1D0_SPI0_CSN0,
};

/* GRF_GPIO2A_IOMUX */
enum {
	GPIO2A7_SHIFT		= 14,
	GPIO2A7_MASK		= 3,
	GPIO2A7_GPIO		= 0,
	GPIO2A7_SDMMC0_DATA2,
	GPIO2A7_JTAG_TCK,
	GPIO2A7_RESERVED,

	GPIO2A6_SHIFT		= 12,
	GPIO2A6_MASK		= 3,
	GPIO2A6_GPIO		= 0,
	GPIO2A6_SDMMC0_DATA1,
	GPIO2A6_UART2DBG_SIN,
	GPIO2A6_RESERVED,

	GPIO2A5_SHIFT		= 10,
	GPIO2A5_MASK		= 3,
	GPIO2A5_GPIO		= 0,
	GPIO2A5_SDMMC0_DATA0,
	GPIO2A5_UART2DBG_SOUT,
	GPIO2A5_RESERVED,

	GPIO2A4_SHIFT		= 8,
	GPIO2A4_MASK		= 3,
	GPIO2A4_GPIO		= 0,
	GPIO2A4_FLASH_DQS,
	GPIO2A4_EMMC_CLKOUT,
	GPIO2A4_RESERVED,

	GPIO2A3_SHIFT		= 6,
	GPIO2A3_MASK		= 3,
	GPIO2A3_GPIO		= 0,
	GPIO2A3_FLASH_CSN3,
	GPIO2A3_EMMC_RSTNOUT,
	GPIO2A3_RESERVED,

	GPIO2A2_SHIFT		= 4,
	GPIO2A2_MASK		= 3,
	GPIO2A2_GPIO		= 0,
	GPIO2A2_FLASH_CSN2,
	GPIO2A2_RESERVED1,
	GPIO2A2_RESERVED2,

	GPIO2A1_SHIFT		= 2,
	GPIO2A1_MASK		= 3,
	GPIO2A1_GPIO		= 0,
	GPIO2A1_FLASH_CSN1,
	GPIO2A1_RESERVED1,
	GPIO2A1_RESERVED2,

	GPIO2A0_SHIFT		= 0,
	GPIO2A0_MASK		= 3,
	GPIO2A0_GPIO		= 0,
	GPIO2A0_FLASH_CSN0,
	GPIO2A0_RESERVED1,
	GPIO2A0_RESERVED2,
};

/* GRF_GPIO2B_IOMUX */
enum {
	GPIO2B7_SHIFT		= 14,
	GPIO2B7_MASK		= 3,
	GPIO2B7_GPIO		= 0,
	GPIO2B7_I2S_SDI,
	GPIO2B7_RESERVED1,
	GPIO2B7_RESERVED2,

	GPIO2B6_SHIFT		= 12,
	GPIO2B6_MASK		= 3,
	GPIO2B6_GPIO		= 0,
	GPIO2B6_I2S_LRCKTX,
	GPIO2B6_RESERVED1,
	GPIO2B6_RESERVED2,

	GPIO2B5_SHIFT		= 10,
	GPIO2B5_MASK		= 3,
	GPIO2B5_GPIO		= 0,
	GPIO2B5_I2S_LRCKRX,
	GPIO2B5_PCM_SYNC,
	GPIO2B5_RESERVED,

	GPIO2B4_SHIFT		= 8,
	GPIO2B4_MASK		= 3,
	GPIO2B4_GPIO		= 0,
	GPIO2B4_I2S_SCLK,
	GPIO2B4_RESERVED1,
	GPIO2B4_RESERVED2,

	GPIO2B3_SHIFT		= 6,
	GPIO2B3_MASK		= 3,
	GPIO2B3_GPIO		= 0,
	GPIO2B3_SDMMC0_DTECTN,
	GPIO2B3_RESERVED1,
	GPIO2B3_RESERVED2,

	GPIO2B2_SHIFT		= 4,
	GPIO2B2_MASK		= 3,
	GPIO2B2_GPIO		= 0,
	GPIO2B2_SDMMC0_CMD,
	GPIO2B2_MCUJTAG_TMS,
	GPIO2B2_RESERVED,

	GPIO2B1_SHIFT		= 2,
	GPIO2B1_MASK		= 3,
	GPIO2B1_GPIO		= 0,
	GPIO2B1_SDMMC0_CLKOUT,
	GPIO2B1_MCUJTAG_TCK,
	GPIO2B1_RESERVED,

	GPIO2B0_SHIFT		= 0,
	GPIO2B0_MASK		= 3,
	GPIO2B0_GPIO		= 0,
	GPIO2B0_SDMMC0_DATA3,
	GPIO2B0_JTAG_TMS,
	GPIO2B0_RESERVED,
};

/* GRF_GPIO2C_IOMUX */
enum {
	GPIO2C7_SHIFT		= 14,
	GPIO2C7_MASK		= 3,
	GPIO2C7_GPIO		= 0,
	GPIO2C7_SPDIF_TX,
	GPIO2C7_EDP_HPD,
	GPIO2C7_RESERVED,

	GPIO2C6_SHIFT		= 12,
	GPIO2C6_MASK		= 3,
	GPIO2C6_GPIO		= 0,
	GPIO2C6_I2C1AUDIO_SCL,
	GPIO2C6_RESERVED1,
	GPIO2C6_RESERVED2,

	GPIO2C5_SHIFT		= 10,
	GPIO2C5_MASK		= 3,
	GPIO2C5_GPIO		= 0,
	GPIO2C5_I2C1AUDIO_SDA,
	GPIO2C5_RESERVED1,
	GPIO2C5_RESERVED2,

	GPIO2C4_SHIFT		= 8,
	GPIO2C4_MASK		= 3,
	GPIO2C4_GPIO		= 0,
	GPIO2C4_I2S_CLK,
	GPIO2C4_RESERVED1,
	GPIO2C4_RESERVED2,

	GPIO2C3_SHIFT		= 6,
	GPIO2C3_MASK		= 3,
	GPIO2C3_GPIO		= 0,
	GPIO2C3_I2S_SDO3,
	GPIO2C3_PCM_IN,
	GPIO2C3_RESERVED,

	GPIO2C2_SHIFT		= 4,
	GPIO2C2_MASK		= 3,
	GPIO2C2_GPIO		= 0,
	GPIO2C2_I2S_SDO2,
	GPIO2C2_PCM_CLK,
	GPIO2C2_RESERVED,

	GPIO2C1_SHIFT		= 2,
	GPIO2C1_MASK		= 3,
	GPIO2C1_GPIO		= 0,
	GPIO2C1_I2S_SDO1,
	GPIO2C1_PCM_OUT,
	GPIO2C1_RESERVED,

	GPIO2C0_SHIFT		= 0,
	GPIO2C0_MASK		= 3,
	GPIO2C0_GPIO		= 0,
	GPIO2C0_I2S_SDO0,
	GPIO2C0_RESERVED1,
	GPIO2C0_RESERVED2,
};

/* GRF_GPIO2D_IOMUX */
enum {
	GPIO2D7_SHIFT		= 14,
	GPIO2D7_MASK		= 3,
	GPIO2D7_GPIO		= 0,
	GPIO2D7_SDIO0_DATA3,
	GPIO2D7_RESERVED1,
	GPIO2D7_RESERVED2,

	GPIO2D6_SHIFT		= 12,
	GPIO2D6_MASK		= 3,
	GPIO2D6_GPIO		= 0,
	GPIO2D6_SDIO0_DATA2,
	GPIO2D6_RESERVED1,
	GPIO2D6_RESERVED2,

	GPIO2D5_SHIFT		= 10,
	GPIO2D5_MASK		= 3,
	GPIO2D5_GPIO		= 0,
	GPIO2D5_SDIO0_DATA1,
	GPIO2D5_RESERVED1,
	GPIO2D5_RESERVED2,

	GPIO2D4_SHIFT		= 8,
	GPIO2D4_MASK		= 3,
	GPIO2D4_GPIO		= 0,
	GPIO2D4_SDIO0_DATA0,
	GPIO2D4_RESERVED1,
	GPIO2D4_RESERVED2,

	GPIO2D3_SHIFT		= 6,
	GPIO2D3_MASK		= 3,
	GPIO2D3_GPIO		= 0,
	GPIO2D3_UART0BT_RTSN,
	GPIO2D3_RESERVED1,
	GPIO2D3_RESERVED2,

	GPIO2D2_SHIFT		= 4,
	GPIO2D2_MASK		= 3,
	GPIO2D2_GPIO		= 0,
	GPIO2D2_UART0BT_CTSN,
	GPIO2D2_RESERVED1,
	GPIO2D2_RESERVED2,

	GPIO2D1_SHIFT		= 2,
	GPIO2D1_MASK		= 3,
	GPIO2D1_GPIO		= 0,
	GPIO2D1_UART0BT_SOUT,
	GPIO2D1_RESERVED1,
	GPIO2D1_RESERVED2,

	GPIO2D0_SHIFT		= 0,
	GPIO2D0_MASK		= 3,
	GPIO2D0_GPIO		= 0,
	GPIO2D0_UART0BT_SIN,
	GPIO2D0_RESERVED1,
	GPIO2D0_RESERVED2,
};

/* GRF_GPIO3B_IOMUX */
enum {
	GPIO3B7_SHIFT		= 14,
	GPIO3B7_MASK		= 3,
	GPIO3B7_GPIO		= 0,
	GPIO3B7_MAX_RXD0,
	GPIO3B7_GPS_SIG,
	GPIO3B7_RESERVED,

	GPIO3B6_SHIFT		= 12,
	GPIO3B6_MASK		= 3,
	GPIO3B6_GPIO		= 0,
	GPIO3B6_MAC_TXD3,
	GPIO3B6_GPS_MAG,
	GPIO3B6_RESERVED,

	GPIO3B5_SHIFT		= 10,
	GPIO3B5_MASK		= 3,
	GPIO3B5_GPIO		= 0,
	GPIO3B5_MAC_TXEN,
	GPIO3B5_RESERVED1,
	GPIO3B5_RESERVED2,

	GPIO3B4_SHIFT		= 8,
	GPIO3B4_MASK		= 3,
	GPIO3B4_GPIO		= 0,
	GPIO3B4_MAC_COL,
	GPIO3B4_RESERVED1,
	GPIO3B4_RESERVED2,

	GPIO3B3_SHIFT		= 6,
	GPIO3B3_MASK		= 3,
	GPIO3B3_GPIO		= 0,
	GPIO3B3_MAC_CRS,
	GPIO3B3_RESERVED1,
	GPIO3B3_RESERVED2,

	GPIO3B2_SHIFT		= 4,
	GPIO3B2_MASK		= 3,
	GPIO3B2_GPIO		= 0,
	GPIO3B2_MAC_TXD2,
	GPIO3B2_RESERVED1,
	GPIO3B2_RESERVED2,

	GPIO3B1_SHIFT		= 2,
	GPIO3B1_MASK		= 3,
	GPIO3B1_GPIO		= 0,
	GPIO3B1_MAC_TXD1,
	GPIO3B1_RESERVED1,
	GPIO3B1_RESERVED2,

	GPIO3B0_SHIFT		= 0,
	GPIO3B0_MASK		= 3,
	GPIO3B0_GPIO		= 0,
	GPIO3B0_MAC_TXD0,
	GPIO3B0_PWM0,
	GPIO3B0_VOP_PWM,
};

/* GRF_GPIO3C_IOMUX */
enum {
	GPIO3C7_SHIFT		= 14,
	GPIO3C7_MASK		= 3,
	GPIO3C7_GPIO		= 0,
	GPIO3C7_EDPHDMI_CECINOUT,
	GPIO3C7_ISP_FLASHTRIGIN,
	GPIO3C7_RESERVED,

	GPIO3C6_SHIFT		= 12,
	GPIO3C6_MASK		= 3,
	GPIO3C6_GPIO		= 0,
	GPIO3C6_MAC_CLK,
	GPIO3C6_ISP_SHUTTERTRIG,
	GPIO3C6_RESERVED,

	GPIO3C5_SHIFT		= 10,
	GPIO3C5_MASK		= 3,
	GPIO3C5_GPIO		= 0,
	GPIO3C5_MAC_RXER,
	GPIO3C5_ISP_PRELIGHTTRIG,
	GPIO3C5_RESERVED,

	GPIO3C4_SHIFT		= 8,
	GPIO3C4_MASK		= 3,
	GPIO3C4_GPIO		= 0,
	GPIO3C4_MAC_RXDV,
	GPIO3C4_ISP_FLASHTRIGOUT,
	GPIO3C4_RESERVED,

	GPIO3C3_SHIFT		= 6,
	GPIO3C3_MASK		= 3,
	GPIO3C3_GPIO		= 0,
	GPIO3C3_MAC_MDC,
	GPIO3C3_ISP_SHUTTEREN,
	GPIO3C3_RESERVED,

	GPIO3C2_SHIFT		= 4,
	GPIO3C2_MASK		= 3,
	GPIO3C2_GPIO		= 0,
	GPIO3C2_MAC_RXD3,
	GPIO3C2_USB_DRVVBUS1,
	GPIO3C2_RESERVED,

	GPIO3C1_SHIFT		= 2,
	GPIO3C1_MASK		= 3,
	GPIO3C1_GPIO		= 0,
	GPIO3C1_MAC_RXD2,
	GPIO3C1_UART3GPS_RTSN,
	GPIO3C1_USB_DRVVBUS0,

	GPIO3C0_SHIFT		= 0,
	GPIO3C0_MASK		= 3,
	GPIO3C0_GPIO		= 0,
	GPIO3C0_MAC_RXD1,
	GPIO3C0_UART3GPS_CTSN,
	GPIO3C0_GPS_RFCLK,
};

/* GRF_GPIO3D_IOMUX */
enum {
	GPIO3D7_SHIFT		= 14,
	GPIO3D7_MASK		= 3,
	GPIO3D7_GPIO		= 0,
	GPIO3D7_SC_VCC18V,
	GPIO3D7_I2C2SENSOR_SDA,
	GPIO3D7_GPUJTAG_TCK,

	GPIO3D6_SHIFT		= 12,
	GPIO3D6_MASK		= 3,
	GPIO3D6_GPIO		= 0,
	GPIO3D6_IR_TX,
	GPIO3D6_UART3GPS_SOUT,
	GPIO3D6_PWM3,

	GPIO3D5_SHIFT		= 10,
	GPIO3D5_MASK		= 3,
	GPIO3D5_GPIO		= 0,
	GPIO3D5_IR_RX,
	GPIO3D5_UART3GPS_SIN,
	GPIO3D5_RESERVED,

	GPIO3D4_SHIFT		= 8,
	GPIO3D4_MASK		= 3,
	GPIO3D4_GPIO		= 0,
	GPIO3D4_MAC_TXCLKOUT,
	GPIO3D4_SPI1_CSN1,
	GPIO3D4_RESERVED,

	GPIO3D3_SHIFT		= 6,
	GPIO3D3_MASK		= 3,
	GPIO3D3_GPIO		= 0,
	GPIO3D3_HDMII2C_SCL,
	GPIO3D3_I2C5HDMI_SCL,
	GPIO3D3_RESERVED,

	GPIO3D2_SHIFT		= 4,
	GPIO3D2_MASK		= 3,
	GPIO3D2_GPIO		= 0,
	GPIO3D2_HDMII2C_SDA,
	GPIO3D2_I2C5HDMI_SDA,
	GPIO3D2_RESERVED,

	GPIO3D1_SHIFT		= 2,
	GPIO3D1_MASK		= 3,
	GPIO3D1_GPIO		= 0,
	GPIO3D1_MAC_RXCLKIN,
	GPIO3D1_I2C4TP_SCL,
	GPIO3D1_RESERVED,

	GPIO3D0_SHIFT		= 0,
	GPIO3D0_MASK		= 3,
	GPIO3D0_GPIO		= 0,
	GPIO3D0_MAC_MDIO,
	GPIO3D0_I2C4TP_SDA,
	GPIO3D0_RESERVED,
};

/* GRF_SOC_CON15 */
enum {
	GRF_FORCE_JTAG_SHIFT	= 13,
	GRF_FORCE_JTAG_MASK	= 1,
};

#endif
