project:
  title:        "32-bit Pipelined ALU"
  author:       "Your Name"
  discord:      "your_discord#1234"
  description:  "A 32-bit fully pipelined ALU with multiply/divide, barrel shifter and advanced flag/pipeline logic"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"
  top_module:   "tt_um_example"
  source_files:
    - "project.v"
pinout:
  # Inputs
  ui[0]: "ALU_OP0"
  ui[1]: "ALU_OP1"
  ui[2]: "ALU_OP2"
  ui[3]: "ALU_OP3"
  ui[4]: "ALU_OP4"
  ui[5]: "ALU_A[0]"      # Example use, actual wiring may differ
  ui[6]: "ALU_B[0]"      # Example use, actual wiring may differ
  ui[7]: "Reserved"
  # Outputs
  uo[0]: "RESULT[0]"
  uo[1]: "RESULT[1]"
  uo[2]: "RESULT[2]"
  uo[3]: "RESULT[3]"
  uo[4]: "Zero_Flag"
  uo[5]: "Neg_Flag"
  uo[6]: "Carry_Flag"
  uo[7]: "Overflow_Flag"
  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""
yaml_version: 6
