INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-rtl/rtl/mc10181.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mc10181
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-rtl/kl10-rtl.sim/mc10181/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
