module tb_TWS;

reg s1, s2; // define input
wire z;     // define output
//Map testbench ports with DUT ports
TWS uut(.s1(s1), .s2(s2), .z(z));

initial begin
    s1 = 0; s2 = 0; #100; //different combinations of input
    s1 = 0; s2 = 1; #100;
    s1 = 1; s2 = 0; #100;
    s1 = 1; s2 = 1; #100;
    #100;
end

endmodule
