Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\fpga10\Documents\Hello_World\pcores\" "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'MB_Error' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_IC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M_AXI_DC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_DCache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_DCache_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_ICache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'Trace_Jump_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M0_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M0_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M0_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S0_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M1_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M1_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M1_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S1_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M2_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M2_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M2_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S2_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M3_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M3_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M3_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S3_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M4_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M4_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M4_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S4_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M5_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M5_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M5_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S5_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M6_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M6_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M6_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S6_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M7_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M7_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M7_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S7_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M8_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M8_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M8_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S8_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M9_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M9_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M9_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S9_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M10_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M10_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M10_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S10_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M11_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M11_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M11_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S11_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M12_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M12_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M12_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S12_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M13_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M13_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M13_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S13_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M14_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M14_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M14_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S14_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M15_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M15_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'M15_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'S15_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4150: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'MPLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4736: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4943: Unconnected output port 'IP2INTC_Irpt' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4943: Unconnected output port 'GPIO2_IO_O' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4943: Unconnected output port 'GPIO2_IO_T' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4996: Unconnected output port 'IP2INTC_Irpt' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4996: Unconnected output port 'GPIO2_IO_O' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 4996: Unconnected output port 'GPIO2_IO_T' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5049: Unconnected output port 'IP2INTC_Irpt' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5049: Unconnected output port 'GPIO2_IO_O' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5049: Unconnected output port 'GPIO2_IO_T' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5102: Unconnected output port 'IP2INTC_Irpt' of component 'dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5102: Unconnected output port 'GPIO2_IO_O' of component 'dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5102: Unconnected output port 'GPIO2_IO_T' of component 'dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'IP2INTC_Irpt_1' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'IP2INTC_Irpt_2' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_1_DATA_O' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_1_DATA_T' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_1_CLK_O' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_1_CLK_T' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_2_DATA_O' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_2_DATA_T' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_2_CLK_O' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5155: Unconnected output port 'PS2_2_CLK_T' of component 'ps2_mouse_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'IP2INTC_Irpt_1' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'IP2INTC_Irpt_2' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_1_DATA_O' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_1_DATA_T' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_1_CLK_O' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_1_CLK_T' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_2_DATA_O' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_2_DATA_T' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_2_CLK_O' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5215: Unconnected output port 'PS2_2_CLK_T' of component 'ps2_keyboard_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5275: Unconnected output port 'Gpo' of component 'iic_eeprom_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH0_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH0_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH0_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH0_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH1_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH1_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH1_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH1_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH2_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH2_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH2_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH2_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH3_Access_Full' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH3_ReadData_Control' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH3_ReadData_Data' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'MCH3_ReadData_Exists' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_RPN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_QWEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_CE' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_LBON' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_CKEN' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5329: Unconnected output port 'Mem_RNW' of component 'sram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TemacIntc1_Irpt' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_DST_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_SOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_EOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_SOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_EOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_REM' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_Data' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1Llink_SRC_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TX_EN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TX_ER_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'GMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'GMII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'GMII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'GMII_TX_CLK_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TXP_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TXN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TXP_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TXN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TX_CTL_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TXC_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TX_CTL_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RGMII_TXC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MDC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'HostMiimSel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'HostReq' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'HostAddr' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'HostEmac1Sel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac0AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac0AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac0AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac0AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac02AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac02AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac02AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac02AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac02AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac02AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac02AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac02AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac1AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac12AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac12AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac12AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac12AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Mac12AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac12AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac12AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'Temac12AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStat_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStats_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'TxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStat_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientTxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'RxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStats_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'ClientRxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MDIO_1_O' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5423: Unconnected output port 'MDIO_1_T' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM0_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB0_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM1_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB1_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM2_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB2_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM3_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB3_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM4_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB4_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM5_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB5_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM6_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB6_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PIM7_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MCB7_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'SDRAM_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'SDRAM_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'DDR_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'DDR_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR_DQS_Div_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_ODT' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'DDR3_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'DDR3_Reset_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'DDR3_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'DDR3_DQS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_ba' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_we_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_cke' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'mcbx_dram_dq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_udm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_ldm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_odt' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected output port 'selfrefresh_mode' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'rzq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 5636: Unconnected inout port 'zio' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'baudoutN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'ddis' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'dtrN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'out1N' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'out2N' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'rtsN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'rxrdyN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'txrdyN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7472: Unconnected output port 'xout' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'baudoutN' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'ddis' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'dtrN' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'out1N' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'out2N' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'rtsN' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'rxrdyN' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'txrdyN' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7537: Unconnected output port 'xout' of component 'rs232_uart_2_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7602: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7602: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7602: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7655: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_AWREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_WREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_BRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_BVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_ARREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_RDATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_RRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'S_AXI_RVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_tdi' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_reset' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_shift' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_update' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_capture' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_sel1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'bscan_drck1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7684: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7833: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7907: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7915: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7923: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7931: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7939: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7947: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7955: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7963: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7971: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7979: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7987: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 7995: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8003: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8011: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8019: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8027: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8035: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8043: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8051: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8059: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8067: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8075: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8083: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8091: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8099: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8107: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8115: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8123: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8131: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8139: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8147: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8155: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8163: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8171: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8179: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8187: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8195: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8203: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8211: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8219: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8227: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8235: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8243: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8251: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8259: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8267: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8275: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8283: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8291: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8299: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8307: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8315: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8323: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8331: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8339: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8347: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8355: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8363: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8371: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8379: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8387: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8395: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8403: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8411: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8419: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8427: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8435: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8443: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8451: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8459: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8467: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8475: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8483: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8491: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8499: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8507: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd" line 8515: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Users/fpga10/Documents/Hello_World/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign5<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/leds_8bit_wrapper.ngc>.
Reading core <../implementation/leds_positions_wrapper.ngc>.
Reading core <../implementation/push_buttons_5bit_wrapper.ngc>.
Reading core <../implementation/dip_switches_8bit_wrapper.ngc>.
Reading core <../implementation/ps2_mouse_wrapper.ngc>.
Reading core <../implementation/ps2_keyboard_wrapper.ngc>.
Reading core <../implementation/iic_eeprom_wrapper.ngc>.
Reading core <../implementation/sram_wrapper.ngc>.
Reading core <../implementation/hard_ethernet_mac_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/rs232_uart_2_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <dip_switches_8bit_wrapper> for timing and area information for instance <DIP_Switches_8Bit>.
Loading core <ps2_mouse_wrapper> for timing and area information for instance <PS2_Mouse>.
Loading core <ps2_keyboard_wrapper> for timing and area information for instance <PS2_Keyboard>.
Loading core <iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <hard_ethernet_mac_wrapper> for timing and area information for instance <Hard_Ethernet_MAC>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <rs232_uart_2_wrapper> for timing and area information for instance <RS232_Uart_2>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 19 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 19 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_7> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_tocore_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 271

Cell Usage :
# BELS                             : 12799
#      BUF                         : 13
#      GND                         : 32
#      INV                         : 304
#      LUT1                        : 390
#      LUT2                        : 1164
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 1504
#      LUT3_L                      : 2
#      LUT4                        : 1700
#      LUT4_D                      : 4
#      LUT4_L                      : 20
#      LUT5                        : 1961
#      LUT6                        : 3191
#      LUT6_2                      : 79
#      MULT_AND                    : 30
#      MUXCY                       : 920
#      MUXCY_L                     : 275
#      MUXF5                       : 4
#      MUXF7                       : 257
#      OR2                         : 1
#      VCC                         : 29
#      XORCY                       : 915
# FlipFlops/Latches                : 12303
#      FD                          : 1308
#      FD_1                        : 11
#      FDC                         : 140
#      FDC_1                       : 5
#      FDCE                        : 261
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDDRRSE                     : 2
#      FDE                         : 853
#      FDE_1                       : 8
#      FDP                         : 69
#      FDPE                        : 15
#      FDR                         : 3628
#      FDR_1                       : 3
#      FDRE                        : 4022
#      FDRE_1                      : 1
#      FDRS                        : 191
#      FDRSE                       : 562
#      FDRSE_1                     : 136
#      FDS                         : 647
#      FDS_1                       : 2
#      FDSE                        : 196
#      IDDR_2CLK                   : 64
#      ODDR                        : 147
# RAMS                             : 159
#      RAM16X1D                    : 72
#      RAM16X1S                    : 32
#      RAM32M                      : 16
#      RAMB16                      : 23
#      RAMB36_EXP                  : 16
# Shift Registers                  : 215
#      SRL16                       : 21
#      SRL16E                      : 82
#      SRLC16E                     : 95
#      SRLC32E                     : 17
# Clock Buffers                    : 12
#      BUFG                        : 10
#      BUFGCTRL                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 260
#      IBUF                        : 17
#      IBUFG                       : 2
#      IOBUF                       : 141
#      IOBUFDS                     : 8
#      OBUF                        : 90
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 107
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 5
#      IODELAY                     : 91
#      PLL_ADV                     : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           12181  out of  69120    17%  
 Number of Slice LUTs:                10778  out of  69120    15%  
    Number used as Logic:             10323  out of  69120    14%  
    Number used as Memory:              455  out of  17920     2%  
       Number used as RAM:              240
       Number used as SRL:              215

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  18058
   Number with an unused Flip Flop:    5877  out of  18058    32%  
   Number with an unused LUT:          7280  out of  18058    40%  
   Number of fully used LUT-FF pairs:  4901  out of  18058    27%  
   Number of unique control sets:      1652

IO Utilization: 
 Number of IOs:                         271
 Number of bonded IOBs:                 271  out of    640    42%  
    IOB Flip Flops/Latches:             122

Specific Feature Utilization:
 Number of Block RAM/FIFO:               28  out of    148    18%  
    Number using Block RAM only:         28
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                       3  out of     64     4%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 10737 |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 205   |
mdm_0/bscan_update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 42    |
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin                                                                                                                                                                                               | IBUFG+BUFGCTRL                                                                                                                | 59    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                                                                                    | BUFG                                                                                                                          | 12    |
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin                                                                                                                                                                                              | IBUF+IODELAY+BUFG                                                                                                             | 220   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                    | BUFG                                                                                                                          | 926   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                                                                               | BUFGP                                                                                                                         | 95    |
xps_timer_0/Interrupt                                                                                                                                                                                                                   | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                           | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                        | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/XST_GND:G)                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                    | 123   |
mb_plb/SPLB_Rst<11>(mb_plb/mb_plb/GEN_SPLB_RST[11].I_SPLB_RST:Q)                                                                                                                                                                                                                                                                                     | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                                                                                                             | 89    |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                                                                                              | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                                                                              | 79    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0)                                                                                                                                    | 69    |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                                                                                                              | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                                                                                                       | 64    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst(Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst1:O)                                                                                                                                                                                                                                                                | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/EMAC0CLIENTRXBADFRAME)                                                                                                                                                                                     | 48    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                                                                                                                | 38    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                                                                                                    | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                                                                                             | 23    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)                                                                     | 18    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                                                                                           | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                                 | 17    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                       | 16    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                      | 16    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                                                                                                          | 12    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                             | 10    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/dbiterr(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/XST_GND:G)                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)                                                               | 8     |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                           | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                                                                                            | 6     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND:G)                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)| 4     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                                                                                                                                    | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                                                                                                        | 4     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                         | 3     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                         | 2     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i(Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i1:O)                                                                                                                                                                                                                      | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                         | 2     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_Rst:Q)                                                                                                                                                                                 | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/command_reg_0)                                                                                                                                                                                   | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                 | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                     | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                                                                                                    | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                                                                                                   | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                                                                                             | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                                                                                                     | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk:Q)                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk_TClk)                                                                                                                                                                          | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_cmd_i:Q)                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_TClk)                                                                                                                                                                                 | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/normal_stop_cmd_i:Q)                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/normal_stop_TClk)                                                                                                                                                                                | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/start_single_step(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/start_single_step:Q)                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/single_Step_TClk)                                                                                                                                                                                | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                                                                                                                                                                                                    | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                                                                                                    | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.303ns (Maximum Frequency: 136.930MHz)
   Minimum input arrival time before clock: 3.265ns
   Maximum output required time after clock: 7.947ns
   Maximum combinational path delay: 2.788ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 7.303ns (frequency: 136.930MHz)
  Total number of paths / destination ports: 727351 / 26910
-------------------------------------------------------------------------
Delay:               7.303ns (Levels of Logic = 10)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/dout_i_32 to DDR2_SDRAM/DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.471   0.995  U0/grf.rf/mem/dout_i_32 (dout(32))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO'
     LUT5:I0->O           12   0.094   1.129  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/TemacLL_SOP_n1 (Temac0Llink_SOP_n)
     end scope: 'Hard_Ethernet_MAC'
     begin scope: 'DDR2_SDRAM'
     LUT6:I0->O            4   0.094   0.496  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Rem_Detect14 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Rem_Detect14)
     LUT5:I4->O            1   0.094   0.789  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Rem_Detect54_SW1 (N936)
     LUT6:I2->O           16   0.094   0.871  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<3>1 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/N4)
     LUT6:I2->O            1   0.094   0.480  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length<0>1_1 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length<0>1)
     LUT6:I5->O            4   0.094   0.592  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/SDMA_RX_AddrLen_INC4_and00001 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/SDMA_RX_AddrLen_INC4)
     LUT4:I2->O            1   0.094   0.000  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2_not00011_F (N1127)
     MUXF7:I0->O           5   0.251   0.358  DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2_not00011 (DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2_not0001)
     FDRE:CE                   0.213          DDR2_SDRAM/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2
    ----------------------------------------
    Total                      7.303ns (1.593ns logic, 5.710ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 302 / 250
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 6.602ns (frequency: 151.469MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.301ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.496  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En31 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.094   0.380  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.301ns (0.962ns logic, 2.339ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Clock period: 5.243ns (frequency: 190.730MHz)
  Total number of paths / destination ports: 198 / 63
-------------------------------------------------------------------------
Delay:               5.243ns (Levels of Logic = 4)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB27    5   2.180   0.811  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(17))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     LUT4:I0->O            1   0.094   0.576  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N139)
     LUT6:I4->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      5.243ns (3.035ns logic, 2.208ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_1 (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_1 to Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_1 (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r<1>)
     FDP:D                    -0.018          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/idelayctrl_reset_0_r_2
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Clock period: 3.645ns (frequency: 274.348MHz)
  Total number of paths / destination ports: 2461 / 556
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   1.069  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2<0>)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not000111171 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_and0001)
     LUT3:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
    ----------------------------------------
    Total                      3.645ns (0.966ns logic, 2.679ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 5.111ns (frequency: 195.638MHz)
  Total number of paths / destination ports: 10393 / 1254
-------------------------------------------------------------------------
Delay:               5.111ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_4 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<4>)
     LUT6:I0->O            1   0.094   0.576  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or85 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or85)
     LUT6:I4->O            1   0.094   0.480  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190_SW0 (N1047)
     LUT6:I5->O            9   0.094   0.524  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT4:I3->O           33   0.094   0.607  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait)
     LUT4:I3->O            1   0.094   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or00001 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or0000)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req
    ----------------------------------------
    Total                      5.111ns (1.514ns logic, 3.597ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.224ns (frequency: 449.640MHz)
  Total number of paths / destination ports: 227 / 70
-------------------------------------------------------------------------
Delay:               2.224ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   1.080  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4)
     LUT6:I0->O            2   0.094   0.485  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT3:I2->O            1   0.094   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb)
     FDP:D                    -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
    ----------------------------------------
    Total                      2.224ns (0.659ns logic, 1.565ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 116 / 96
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 488 / 398
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 4)
  Source:            fpga_0_IIC_EEPROM_Sda_pin (PAD)
  Destination:       IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: fpga_0_IIC_EEPROM_Sda_pin to IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.818   0.636  iobuf_26 (fpga_0_IIC_EEPROM_Sda_pin_I)
     begin scope: 'IIC_EEPROM'
     LUT2:I0->O            2   0.094   1.074  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT6:I0->O            1   0.094   0.336  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001)
     FDSE:CE                   0.213          IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    ----------------------------------------
    Total                      3.265ns (1.219ns logic, 2.046ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 30 / 21
-------------------------------------------------------------------------
Offset:              2.977ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    2   0.000   0.794  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_ack_0_i)
     LUT4:I0->O            6   0.094   0.507  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or000011 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/N0)
     LUT6:I5->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      2.977ns (0.855ns logic, 2.122ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.364ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXFRAMEDROP    3   0.000   0.721  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/eMAC0CLIENTRXFRAMEDROP)
     LUT5:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
    ----------------------------------------
    Total                      1.364ns (0.307ns logic, 1.057ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  iobuf_76 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                   -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 309 / 215
-------------------------------------------------------------------------
Offset:              4.364ns (Levels of Logic = 3)
  Source:            IIC_EEPROM/IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg (FF)
  Destination:       fpga_0_IIC_EEPROM_Sda_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: IIC_EEPROM/IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg to fpga_0_IIC_EEPROM_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.471   1.011  IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg (IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg)
     LUT5:I0->O            1   0.094   0.336  IIC_EEPROM/X_IIC/IIC_CONTROL_I/Sda_T1 (Sda_T)
     end scope: 'IIC_EEPROM'
     IOBUF:T->IO               2.452          iobuf_26 (fpga_0_IIC_EEPROM_Sda_pin)
    ----------------------------------------
    Total                      4.364ns (3.017ns logic, 1.347ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 2.452          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 40 / 21
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination:       fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr to fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (GMII_TX_CLK_0)
     end scope: 'Hard_Ethernet_MAC'
     OBUF:I->O                 2.452          fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF (fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC to Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.336ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1314 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1314)
     LUT6:I0->O            1   0.094   0.480  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1321 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1321)
     LUT5:I4->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1503 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.336ns (1.282ns logic, 5.054ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 1
-------------------------------------------------------------------------
Offset:              7.947ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.471   1.195  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1422 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO142_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1503 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      7.947ns (1.791ns logic, 6.156ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 219 / 218
-------------------------------------------------------------------------
Delay:               2.788ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT (PAD)
  Destination:       fpga_0_Hard_Ethernet_MAC_MDIO_0_pin (PAD)

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT to fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0PHYMDOUT    1   0.000   0.000  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (MDIO_0_O)
     end scope: 'Hard_Ethernet_MAC'
     IOBUF:I->IO               2.452          iobuf_60 (fpga_0_Hard_Ethernet_MAC_MDIO_0_pin)
    ----------------------------------------
    Total                      2.788ns (2.788ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 90.00 secs
Total CPU time to Xst completion: 89.41 secs
 
--> 

Total memory usage is 521156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1368 (   0 filtered)
Number of infos    :   77 (   0 filtered)

