{
  "module_name": "pwm-lpc32xx.c",
  "hash_id": "5f181bcbd0410cbf3453012c81f74c68f1b0b6c36440e3febfcdd9c2b7f9bc47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pwm/pwm-lpc32xx.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <linux/pwm.h>\n#include <linux/slab.h>\n\nstruct lpc32xx_pwm_chip {\n\tstruct pwm_chip chip;\n\tstruct clk *clk;\n\tvoid __iomem *base;\n};\n\n#define PWM_ENABLE\tBIT(31)\n#define PWM_PIN_LEVEL\tBIT(30)\n\n#define to_lpc32xx_pwm_chip(_chip) \\\n\tcontainer_of(_chip, struct lpc32xx_pwm_chip, chip)\n\nstatic int lpc32xx_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t      int duty_ns, int period_ns)\n{\n\tstruct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);\n\tunsigned long long c;\n\tint period_cycles, duty_cycles;\n\tu32 val;\n\tc = clk_get_rate(lpc32xx->clk);\n\n\t \n\tperiod_cycles = div64_u64(c * period_ns,\n\t\t\t       (unsigned long long)NSEC_PER_SEC * 256);\n\tif (!period_cycles || period_cycles > 256)\n\t\treturn -ERANGE;\n\tif (period_cycles == 256)\n\t\tperiod_cycles = 0;\n\n\t \n\tduty_cycles = div64_u64((unsigned long long)(period_ns - duty_ns) * 256,\n\t\t\t\tperiod_ns);\n\tif (!duty_cycles)\n\t\tduty_cycles = 1;\n\tif (duty_cycles > 255)\n\t\tduty_cycles = 255;\n\n\tval = readl(lpc32xx->base);\n\tval &= ~0xFFFF;\n\tval |= (period_cycles << 8) | duty_cycles;\n\twritel(val, lpc32xx->base);\n\n\treturn 0;\n}\n\nstatic int lpc32xx_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\n{\n\tstruct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);\n\tu32 val;\n\tint ret;\n\n\tret = clk_prepare_enable(lpc32xx->clk);\n\tif (ret)\n\t\treturn ret;\n\n\tval = readl(lpc32xx->base);\n\tval |= PWM_ENABLE;\n\twritel(val, lpc32xx->base);\n\n\treturn 0;\n}\n\nstatic void lpc32xx_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\n{\n\tstruct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);\n\tu32 val;\n\n\tval = readl(lpc32xx->base);\n\tval &= ~PWM_ENABLE;\n\twritel(val, lpc32xx->base);\n\n\tclk_disable_unprepare(lpc32xx->clk);\n}\n\nstatic int lpc32xx_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t     const struct pwm_state *state)\n{\n\tint err;\n\n\tif (state->polarity != PWM_POLARITY_NORMAL)\n\t\treturn -EINVAL;\n\n\tif (!state->enabled) {\n\t\tif (pwm->state.enabled)\n\t\t\tlpc32xx_pwm_disable(chip, pwm);\n\n\t\treturn 0;\n\t}\n\n\terr = lpc32xx_pwm_config(pwm->chip, pwm, state->duty_cycle, state->period);\n\tif (err)\n\t\treturn err;\n\n\tif (!pwm->state.enabled)\n\t\terr = lpc32xx_pwm_enable(chip, pwm);\n\n\treturn err;\n}\n\nstatic const struct pwm_ops lpc32xx_pwm_ops = {\n\t.apply = lpc32xx_pwm_apply,\n\t.owner = THIS_MODULE,\n};\n\nstatic int lpc32xx_pwm_probe(struct platform_device *pdev)\n{\n\tstruct lpc32xx_pwm_chip *lpc32xx;\n\tint ret;\n\tu32 val;\n\n\tlpc32xx = devm_kzalloc(&pdev->dev, sizeof(*lpc32xx), GFP_KERNEL);\n\tif (!lpc32xx)\n\t\treturn -ENOMEM;\n\n\tlpc32xx->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(lpc32xx->base))\n\t\treturn PTR_ERR(lpc32xx->base);\n\n\tlpc32xx->clk = devm_clk_get(&pdev->dev, NULL);\n\tif (IS_ERR(lpc32xx->clk))\n\t\treturn PTR_ERR(lpc32xx->clk);\n\n\tlpc32xx->chip.dev = &pdev->dev;\n\tlpc32xx->chip.ops = &lpc32xx_pwm_ops;\n\tlpc32xx->chip.npwm = 1;\n\n\t \n\tval = readl(lpc32xx->base);\n\tval &= ~PWM_PIN_LEVEL;\n\twritel(val, lpc32xx->base);\n\n\tret = devm_pwmchip_add(&pdev->dev, &lpc32xx->chip);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"failed to add PWM chip, error %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct of_device_id lpc32xx_pwm_dt_ids[] = {\n\t{ .compatible = \"nxp,lpc3220-pwm\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, lpc32xx_pwm_dt_ids);\n\nstatic struct platform_driver lpc32xx_pwm_driver = {\n\t.driver = {\n\t\t.name = \"lpc32xx-pwm\",\n\t\t.of_match_table = lpc32xx_pwm_dt_ids,\n\t},\n\t.probe = lpc32xx_pwm_probe,\n};\nmodule_platform_driver(lpc32xx_pwm_driver);\n\nMODULE_ALIAS(\"platform:lpc32xx-pwm\");\nMODULE_AUTHOR(\"Alexandre Pereira da Silva <aletes.xgr@gmail.com>\");\nMODULE_DESCRIPTION(\"LPC32XX PWM Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}