module wideexpr_00428(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed(+((s1)+(s3))))|(-((ctrl[2]?5'b11111:5'b10000)));
  assign y1 = {(((ctrl[1]?((s2)<<<(u1))^((s4)+(s7)):(5'sb10100)>((3'sb100)&(6'sb000000))))-({2{(ctrl[5]?{1{1'sb0}}:$unsigned(s6))}}))>($signed(|(s1))),({u4,{1{u6}}})|($signed({(ctrl[6]?-(5'sb00001):$signed(2'sb11)),$signed((1'b0)<<(3'b000))}))};
  assign y2 = s1;
  assign y3 = ((((ctrl[5]?$signed((+(s5))&((ctrl[4]?s3:2'sb01))):-((ctrl[7]?(3'b101)<<<(u6):&(1'sb0)))))^((ctrl[5]?+($signed((2'sb00)^(3'sb001))):6'sb111011)))>>>({2{((ctrl[7]?$signed(s5):((s7)-(s3))<((4'sb0101)<<<(5'b01001))))!=(({+(u0)})^({(u7)>>>(3'sb001),(ctrl[5]?3'sb001:2'sb01)}))}}))<<(($signed((ctrl[5]?((ctrl[1]?(s3)&(s6):$signed(s0)))!=(3'sb000):{3{(ctrl[0]?(u0)>>(5'sb10010):$unsigned(s6))}})))^~(($signed(s0))+(s3)));
  assign y4 = $signed(6'b111001);
  assign y5 = 3'sb001;
  assign y6 = $signed(($signed((-(-(s4)))^(s7)))>>(|($signed($signed((s1)<<<(s2))))));
  assign y7 = (+($signed((3'sb101)^(+(((ctrl[0]?(1'sb1)^~(s0):+(s6)))-($signed($signed(5'b00010))))))))<<(6'sb111111);
endmodule
