{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1711006040430 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 Top " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1711006040448 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "4 Top " "Limiting M4K/M9K RAM block usage to 4 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1711006040448 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1711006040544 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 0 1711006040545 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ahb2apb.v" "" { Text "F:/SY/paulse/logic/ahb2apb.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1711006040560 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1711006040561 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0 pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~_emulated pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~1 " "Register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0\" is converted into an equivalent circuit using register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~_emulated\" and latch \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~1\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 208 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 0 1711006040561 "|top|pulse_ip:macro_inst|pulse_cnt:gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_a_reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg1 pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg1~_emulated pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~1 " "Register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg1\" is converted into an equivalent circuit using register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg1~_emulated\" and latch \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_a_reg0~1\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 0 1711006040561 "|top|pulse_ip:macro_inst|pulse_cnt:gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_a_reg1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0 pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~_emulated pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~1 " "Register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0\" is converted into an equivalent circuit using register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~_emulated\" and latch \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~1\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 0 1711006040561 "|top|pulse_ip:macro_inst|pulse_cnt:gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_b_reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg1 pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg1~_emulated pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~1 " "Register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg1\" is converted into an equivalent circuit using register \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg1~_emulated\" and latch \"pulse_ip:macro_inst\|pulse_cnt:gen_per\[1\].gen_pulse_cnt.pulse_cnt_inst\|plus_b_reg0~1\"" {  } { { "pulse_ip.v" "" { Text "F:/SY/paulse/logic/pulse_ip.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 0 1711006040561 "|top|pulse_ip:macro_inst|pulse_cnt:gen_per[1].gen_pulse_cnt.pulse_cnt_inst|plus_b_reg1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 0 1711006040561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006040877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1711006041195 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ext_dma_DMACBREQ\[0\] " "Logic cell \"ext_dma_DMACBREQ\[0\]\"" {  } { { "example_board.v" "ext_dma_DMACBREQ\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[1\] " "Logic cell \"gpio4_io_in\[1\]\"" {  } { { "example_board.v" "gpio4_io_in\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 301 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[2\] " "Logic cell \"gpio4_io_in\[2\]\"" {  } { { "example_board.v" "gpio4_io_in\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 301 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_in\[3\] " "Logic cell \"gpio4_io_in\[3\]\"" {  } { { "example_board.v" "gpio4_io_in\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 301 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio6_io_in\[1\] " "Logic cell \"gpio6_io_in\[1\]\"" {  } { { "example_board.v" "gpio6_io_in\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 309 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[0\] " "Logic cell \"mem_ahb_hrdata\[0\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[1\] " "Logic cell \"mem_ahb_hrdata\[1\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[2\] " "Logic cell \"mem_ahb_hrdata\[2\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[3\] " "Logic cell \"mem_ahb_hrdata\[3\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[4\] " "Logic cell \"mem_ahb_hrdata\[4\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[5\] " "Logic cell \"mem_ahb_hrdata\[5\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[5\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[6\] " "Logic cell \"mem_ahb_hrdata\[6\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[7\] " "Logic cell \"mem_ahb_hrdata\[7\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[7\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[8\] " "Logic cell \"mem_ahb_hrdata\[8\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[8\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[9\] " "Logic cell \"mem_ahb_hrdata\[9\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[9\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[10\] " "Logic cell \"mem_ahb_hrdata\[10\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[10\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[11\] " "Logic cell \"mem_ahb_hrdata\[11\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[11\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[12\] " "Logic cell \"mem_ahb_hrdata\[12\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[12\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[13\] " "Logic cell \"mem_ahb_hrdata\[13\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[13\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[14\] " "Logic cell \"mem_ahb_hrdata\[14\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[14\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[15\] " "Logic cell \"mem_ahb_hrdata\[15\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[15\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[16\] " "Logic cell \"mem_ahb_hrdata\[16\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[16\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[17\] " "Logic cell \"mem_ahb_hrdata\[17\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[17\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[18\] " "Logic cell \"mem_ahb_hrdata\[18\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[18\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[19\] " "Logic cell \"mem_ahb_hrdata\[19\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[19\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[20\] " "Logic cell \"mem_ahb_hrdata\[20\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[20\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[21\] " "Logic cell \"mem_ahb_hrdata\[21\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[21\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[22\] " "Logic cell \"mem_ahb_hrdata\[22\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[22\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[23\] " "Logic cell \"mem_ahb_hrdata\[23\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[23\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[24\] " "Logic cell \"mem_ahb_hrdata\[24\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[24\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[25\] " "Logic cell \"mem_ahb_hrdata\[25\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[25\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[26\] " "Logic cell \"mem_ahb_hrdata\[26\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[26\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[27\] " "Logic cell \"mem_ahb_hrdata\[27\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[27\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[28\] " "Logic cell \"mem_ahb_hrdata\[28\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[28\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[29\] " "Logic cell \"mem_ahb_hrdata\[29\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[29\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[30\] " "Logic cell \"mem_ahb_hrdata\[30\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[30\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hrdata\[31\] " "Logic cell \"mem_ahb_hrdata\[31\]\"" {  } { { "example_board.v" "mem_ahb_hrdata\[31\]" { Text "F:/SY/paulse/logic/example_board.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "slave_ahb_hready " "Logic cell \"slave_ahb_hready\"" {  } { { "example_board.v" "slave_ahb_hready" { Text "F:/SY/paulse/logic/example_board.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_stop " "Logic cell \"sys_ctrl_stop\"" {  } { { "example_board.v" "sys_ctrl_stop" { Text "F:/SY/paulse/logic/example_board.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio7_io_out_data\[6\] " "Logic cell \"gpio7_io_out_data\[6\]\"" {  } { { "example_board.v" "gpio7_io_out_data\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 311 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio7_io_out_en\[6\] " "Logic cell \"gpio7_io_out_en\[6\]\"" {  } { { "example_board.v" "gpio7_io_out_en\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 312 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_clkSource\[0\] " "Logic cell \"sys_ctrl_clkSource\[0\]\"" {  } { { "example_board.v" "sys_ctrl_clkSource\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_ctrl_clkSource\[1\] " "Logic cell \"sys_ctrl_clkSource\[1\]\"" {  } { { "example_board.v" "sys_ctrl_clkSource\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_resetn " "Logic cell \"sys_resetn\"" {  } { { "example_board.v" "sys_resetn" { Text "F:/SY/paulse/logic/example_board.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext_dma_DMACCLR\[0\] " "Logic cell \"ext_dma_DMACCLR\[0\]\"" {  } { { "example_board.v" "ext_dma_DMACCLR\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 231 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[0\] " "Logic cell \"mem_ahb_hwdata\[0\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[0\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[1\] " "Logic cell \"mem_ahb_hwdata\[1\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[2\] " "Logic cell \"mem_ahb_hwdata\[2\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[3\] " "Logic cell \"mem_ahb_hwdata\[3\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[4\] " "Logic cell \"mem_ahb_hwdata\[4\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[1\] " "Logic cell \"gpio4_io_out_data\[1\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 291 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[1\] " "Logic cell \"gpio4_io_out_en\[1\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 292 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[3\] " "Logic cell \"gpio4_io_out_data\[3\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 291 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[3\] " "Logic cell \"gpio4_io_out_en\[3\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 292 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[2\] " "Logic cell \"gpio4_io_out_data\[2\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 291 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_en\[2\] " "Logic cell \"gpio4_io_out_en\[2\]\"" {  } { { "example_board.v" "gpio4_io_out_en\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 292 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_htrans\[1\] " "Logic cell \"mem_ahb_htrans\[1\]\"" {  } { { "example_board.v" "mem_ahb_htrans\[1\]" { Text "F:/SY/paulse/logic/example_board.v" 204 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "PLL_ENABLE " "Logic cell \"PLL_ENABLE\"" {  } { { "example_board.v" "PLL_ENABLE" { Text "F:/SY/paulse/logic/example_board.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[16\] " "Logic cell \"mem_ahb_hwdata\[16\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[16\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[17\] " "Logic cell \"mem_ahb_hwdata\[17\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[17\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[18\] " "Logic cell \"mem_ahb_hwdata\[18\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[18\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[19\] " "Logic cell \"mem_ahb_hwdata\[19\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[19\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[20\] " "Logic cell \"mem_ahb_hwdata\[20\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[20\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[21\] " "Logic cell \"mem_ahb_hwdata\[21\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[21\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[22\] " "Logic cell \"mem_ahb_hwdata\[22\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[22\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[23\] " "Logic cell \"mem_ahb_hwdata\[23\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[23\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[24\] " "Logic cell \"mem_ahb_hwdata\[24\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[24\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[25\] " "Logic cell \"mem_ahb_hwdata\[25\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[25\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[26\] " "Logic cell \"mem_ahb_hwdata\[26\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[26\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[27\] " "Logic cell \"mem_ahb_hwdata\[27\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[27\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[28\] " "Logic cell \"mem_ahb_hwdata\[28\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[28\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[29\] " "Logic cell \"mem_ahb_hwdata\[29\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[29\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[30\] " "Logic cell \"mem_ahb_hwdata\[30\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[30\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwdata\[31\] " "Logic cell \"mem_ahb_hwdata\[31\]\"" {  } { { "example_board.v" "mem_ahb_hwdata\[31\]" { Text "F:/SY/paulse/logic/example_board.v" 210 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[11\] " "Logic cell \"mem_ahb_haddr\[11\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[11\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[10\] " "Logic cell \"mem_ahb_haddr\[10\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[10\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[9\] " "Logic cell \"mem_ahb_haddr\[9\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[9\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[8\] " "Logic cell \"mem_ahb_haddr\[8\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[8\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[5\] " "Logic cell \"mem_ahb_haddr\[5\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[5\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[4\] " "Logic cell \"mem_ahb_haddr\[4\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[4\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[6\] " "Logic cell \"mem_ahb_haddr\[6\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[6\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[7\] " "Logic cell \"mem_ahb_haddr\[7\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[7\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[3\] " "Logic cell \"mem_ahb_haddr\[3\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[3\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[2\] " "Logic cell \"mem_ahb_haddr\[2\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[2\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[12\] " "Logic cell \"mem_ahb_haddr\[12\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[12\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[15\] " "Logic cell \"mem_ahb_haddr\[15\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[15\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[14\] " "Logic cell \"mem_ahb_haddr\[14\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[14\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_haddr\[13\] " "Logic cell \"mem_ahb_haddr\[13\]\"" {  } { { "example_board.v" "mem_ahb_haddr\[13\]" { Text "F:/SY/paulse/logic/example_board.v" 207 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_ahb_hwrite " "Logic cell \"mem_ahb_hwrite\"" {  } { { "example_board.v" "mem_ahb_hwrite" { Text "F:/SY/paulse/logic/example_board.v" 206 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""} { "Info" "ISCL_SCL_CELL_NAME" "gpio4_io_out_data\[5\] " "Logic cell \"gpio4_io_out_data\[5\]\"" {  } { { "example_board.v" "gpio4_io_out_data\[5\]" { Text "F:/SY/paulse/logic/example_board.v" 291 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1711006041202 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1711006041202 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll:pll_inst\|altpll_fs02:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"altpll:pll_inst\|altpll_fs02:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_fs02.tdf" "" { Text "F:/SY/paulse/logic/db/altpll_fs02.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "example_board.v" "" { Text "F:/SY/paulse/logic/example_board.v" 142 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 0 1711006041425 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 0 1711006041439 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 0 1711006042149 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000      PIN_HSE " " 125.000      PIN_HSE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      PIN_HSI " " 100.000      PIN_HSI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1711006042149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 0 1711006042194 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 0 1711006042233 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 0 1711006042235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "640 " "Implemented 640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1711006042302 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1711006042302 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1711006042302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Implemented 625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1711006042302 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1711006042302 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "2 " "Implemented 2 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1711006042302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1711006042302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1711006042355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 15:27:22 2024 " "Processing ended: Thu Mar 21 15:27:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1711006042355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1711006042355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1711006042355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1711006042355 ""}
