`timescale 1ns / 1ps

module rv32i_cpu (
    input        clk,
    input        rst,
    input [31:0] instr_addr,
    input [31:0] instr_data
);
    logic rf_we;
    logic [3:0] alu_control;

    logic [31:0] rd1, rd2, alu_result;

    register_file U_REG_FILE (
        .clk  (clk),
        .rst  (rst),
        .RA1  (instr_data[19:15]),
        .RA2  (instr_data[24:20]),
        .WA   (instr_data[11:17]),
        .Wdata(alu_result),
        .rf_we(rf_we),
        .rd1  (rd1),
        .rd2  (rd2)
    );

    control_unit U_CTRL_UNIT (
        .clk(clk),
        .rst(rst),
        .funct7(instr_data[31:25]),
        .funct3(instr_data[14:12]),
        .opcode(instr_data[6:0]),
        .rf_we(rf_we),
        .alu_control(alu_control)
    );

    alu U_ALU(
    .rd1(rd1),
    .rd2(rd2),
    .alu_control(alu_control),
    .alu_result(alu_result)
);

endmodule


module register_file (
    input         clk,
    input         rst,
    input  [ 4:0] RA1,
    input  [ 4:0] RA2,
    input  [ 4:0] WA,
    input  [31:0] Wdata,
    input         rf_we,
    output [31:0] rd1,
    output [31:0] rd2
);
endmodule


module control_unit (
    input        clk,
    input        rst,
    input  [6:0] funct7,
    input  [2:0] funct3,
    input  [6:0] opcode,
    output       rf_we,
    output [2:0] alu_control
);

endmodule

module alu (
    input [31:0] rd1,
    input [31:0] rd2,
    input [2:0] alu_control,
    output [31:0] alu_result
);

endmodule
