var searchData=
[
  ['p_0',['P',['../struct_i2_c___type.html#a06144b9d3320b4efffb17506eb50ac45',1,'I2C_Type']]],
  ['pa_1',['PA',['../struct_d_m_a___c_h___type.html#a5b59a6a3f1962af364d91f18ad783f51',1,'DMA_CH_Type']]],
  ['pa_5fcalibration_5fend_2',['PA_CALIBRATION_END',['../group___gpio___exported___types.html#gga32b0f7ba71811d0cff33699697f6c550a6439fa9977f18a35ea824248ec94ff81',1,'S2LP_Gpio.h']]],
  ['pa_5fconfig0_5faddr_3',['PA_CONFIG0_ADDR',['../_s2_l_p___regs_8h.html#a56ebe2eaba697fdb92b757389c31ec13',1,'S2LP_Regs.h']]],
  ['pa_5fconfig1_5faddr_4',['PA_CONFIG1_ADDR',['../_s2_l_p___regs_8h.html#a3ab69a0df544099bd75bdff47395751c',1,'S2LP_Regs.h']]],
  ['pa_5fcps_5fgpio_5fclk_5',['PA_CPS_GPIO_CLK',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga9022a6cf52c3e18b596d70531e653f95',1,'PA_CPS_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga9022a6cf52c3e18b596d70531e653f95',1,'PA_CPS_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fcps_5fpin_6',['PA_CPS_PIN',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga1b11a9ede419105d13f266abbbfcc2a8',1,'PA_CPS_PIN:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga1b11a9ede419105d13f266abbbfcc2a8',1,'PA_CPS_PIN:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fcps_5fport_7',['PA_CPS_PORT',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gaae7951abef8216093842ebc6e459a42a',1,'PA_CPS_PORT:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gaae7951abef8216093842ebc6e459a42a',1,'PA_CPS_PORT:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fcsd_5fgpio_5fclk_8',['PA_CSD_GPIO_CLK',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga7aa507f0496828f4bdd183f96191e2fa',1,'PA_CSD_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga7aa507f0496828f4bdd183f96191e2fa',1,'PA_CSD_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fcsd_5fpin_9',['PA_CSD_PIN',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga2874e019cfecaf09454edab789cf3339',1,'PA_CSD_PIN:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga2874e019cfecaf09454edab789cf3339',1,'PA_CSD_PIN:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fcsd_5fport_10',['PA_CSD_PORT',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga509dda6dbd22518627708626e8edbc5e',1,'PA_CSD_PORT:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga509dda6dbd22518627708626e8edbc5e',1,'PA_CSD_PORT:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fctx_5fgpio_5fclk_11',['PA_CTX_GPIO_CLK',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gad5b313dcf91e499b58087a532d7866f8',1,'PA_CTX_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gad5b313dcf91e499b58087a532d7866f8',1,'PA_CTX_GPIO_CLK:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fctx_5fpin_12',['PA_CTX_PIN',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga8b5eb6e0d3b502f249b0b5df23c79abc',1,'PA_CTX_PIN:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#ga8b5eb6e0d3b502f249b0b5df23c79abc',1,'PA_CTX_PIN:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5fctx_5fport_13',['PA_CTX_PORT',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gaeecb21e343bcf987e4450b180f980c6a',1,'PA_CTX_PORT:&#160;S2LP_AUX_FEM_AUTO.c'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o.html#gaeecb21e343bcf987e4450b180f980c6a',1,'PA_CTX_PORT:&#160;S2LP_AUX_FEM_AUTO.c']]],
  ['pa_5finterp_5fen_5fregmask_14',['PA_INTERP_EN_REGMASK',['../_s2_l_p___regs_8h.html#af0313ba058b6f6a11b825210fe28a7d2',1,'S2LP_Regs.h']]],
  ['pa_5flevel8_5fregmask_15',['PA_LEVEL8_REGMASK',['../_s2_l_p___regs_8h.html#ad6ba60139b6dda88c44d99a9b39d1604',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f1_5fregmask_16',['PA_LEVEL_1_REGMASK',['../_s2_l_p___regs_8h.html#a35d9ab86ed34680ea836c789ce8477fd',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f2_5fregmask_17',['PA_LEVEL_2_REGMASK',['../_s2_l_p___regs_8h.html#a2e2f3986ac9038f43734f09b5414926f',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f3_5fregmask_18',['PA_LEVEL_3_REGMASK',['../_s2_l_p___regs_8h.html#aa59f0850e3512e39c789d495ad3c0bf8',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f4_5fregmask_19',['PA_LEVEL_4_REGMASK',['../_s2_l_p___regs_8h.html#ad47e431337b8b16f7da0d86a330950a5',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f5_5fregmask_20',['PA_LEVEL_5_REGMASK',['../_s2_l_p___regs_8h.html#ac78e1a20cca708ac86f08f999b214f59',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f6_5fregmask_21',['PA_LEVEL_6_REGMASK',['../_s2_l_p___regs_8h.html#afaa4d0b236491770f14497a884a4bb6d',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5f7_5fregmask_22',['PA_LEVEL_7_REGMASK',['../_s2_l_p___regs_8h.html#af8d522b24063d783aaef032e64d5343a',1,'S2LP_Regs.h']]],
  ['pa_5flevel_5fmax_5fidx_5fregmask_23',['PA_LEVEL_MAX_IDX_REGMASK',['../_s2_l_p___regs_8h.html#a03c49dc8abc14b8d712c33acd0d813c8',1,'S2LP_Regs.h']]],
  ['pa_5fmaxdbm_5fregmask_24',['PA_MAXDBM_REGMASK',['../_s2_l_p___regs_8h.html#ac305e3a78900c957d08e47ea03e19c12',1,'S2LP_Regs.h']]],
  ['pa_5fpower0_5faddr_25',['PA_POWER0_ADDR',['../_s2_l_p___regs_8h.html#a75e1c1fa21739fd5b058a0f64d2affb2',1,'S2LP_Regs.h']]],
  ['pa_5fpower1_5faddr_26',['PA_POWER1_ADDR',['../_s2_l_p___regs_8h.html#a556623db9aac54b6c713fb6d9b64e211',1,'S2LP_Regs.h']]],
  ['pa_5fpower2_5faddr_27',['PA_POWER2_ADDR',['../_s2_l_p___regs_8h.html#ace28e7988da75bd32f71cba145321ff0',1,'S2LP_Regs.h']]],
  ['pa_5fpower3_5faddr_28',['PA_POWER3_ADDR',['../_s2_l_p___regs_8h.html#a744145dcc4f873345a46b431c4c46cf8',1,'S2LP_Regs.h']]],
  ['pa_5fpower4_5faddr_29',['PA_POWER4_ADDR',['../_s2_l_p___regs_8h.html#a3fe059d8af1ff800c166488040e153c3',1,'S2LP_Regs.h']]],
  ['pa_5fpower5_5faddr_30',['PA_POWER5_ADDR',['../_s2_l_p___regs_8h.html#a3bca3d6c93e28ca04a47f7ac8224afe5',1,'S2LP_Regs.h']]],
  ['pa_5fpower6_5faddr_31',['PA_POWER6_ADDR',['../_s2_l_p___regs_8h.html#a9772045a2dfb68e137b1077cbf7ec2de',1,'S2LP_Regs.h']]],
  ['pa_5fpower7_5faddr_32',['PA_POWER7_ADDR',['../_s2_l_p___regs_8h.html#ad06c293facc1165ea0d6b262d0f36705',1,'S2LP_Regs.h']]],
  ['pa_5fpower8_5faddr_33',['PA_POWER8_ADDR',['../_s2_l_p___regs_8h.html#a09e93e2f2b410e5f082c16dc628dc113',1,'S2LP_Regs.h']]],
  ['pa_5framp_5fen_5fregmask_34',['PA_RAMP_EN_REGMASK',['../_s2_l_p___regs_8h.html#a70fa7991da43ea724c302d4106c59055',1,'S2LP_Regs.h']]],
  ['pa_5framp_5fstep_5flen_5fregmask_35',['PA_RAMP_STEP_LEN_REGMASK',['../_s2_l_p___regs_8h.html#a2f762633bf9a1052c1afe41596453248',1,'S2LP_Regs.h']]],
  ['pack_5fcount_5frcv_36',['Pack_count_Rcv',['../struct_blue_glob_per_master.html#a0a2fd3ad3155d821d1de6ac8ea66f98b',1,'BlueGlobPerMaster']]],
  ['pack_5fcount_5ftx_37',['Pack_count_Tx',['../struct_blue_glob_per_master.html#aac900e7640b97af50d4cf36a224f931a',1,'BlueGlobPerMaster']]],
  ['packed_38',['PACKED',['../crash__handler_8h.html#ac1745f29da39588f7b9df52e4e5372b6',1,'crash_handler.h']]],
  ['packet_20error_20check_20mode_39',['SMBUS packet error check mode',['../group___s_m_b_u_s__packet__error__check__mode.html',1,'']]],
  ['packeterrorcheckmode_40',['PacketErrorCheckMode',['../struct_s_m_b_u_s___init_type_def.html#a83000ad39e33f28f05cd52e714d72373',1,'SMBUS_InitTypeDef']]],
  ['page_41',['Page',['../struct_f_l_a_s_h___process_type_def.html#adc9e7e2d68062df627aaa0068f5c7252',1,'FLASH_ProcessTypeDef']]],
  ['pageaddress_42',['PageAddress',['../group___s_t_m32_l0xx___h_a_l___driver.html#gac0d6c69c326b962d7748bf477c235b00',1,'FLASH_EraseInitTypeDef']]],
  ['pagesize_43',['PAGESIZE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89',1,'PAGESIZE:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89',1,'PAGESIZE:&#160;stm32_hal_legacy.h']]],
  ['parameter_20definitions_44',['Parameter Definitions',['../group___r_t_c_ex___add__1___second___parameter___definitions.html',1,'Add 1 Second Parameter Definitions'],['../group___r_t_c_ex___add__1___second___parameter___definition.html',1,'RTCEx Add 1 Second Parameter Definitions']]],
  ['parameter_20format_20definitions_45',['RTC Input Parameter Format Definitions',['../group___r_t_c___input__parameter__format__definitions.html',1,'']]],
  ['parameters_46',['Parameters',['../group___csma___parameters.html',1,'CSMA Parameters'],['../system__bluenrg1_8c.html#DeviceConfiguration_ALL',1,'How to set Device Configuration Parameters?'],['../group___i_r_d_a___request___parameters.html',1,'IRDA Request Parameters'],['../group___s_m_a_r_t_c_a_r_d___request___parameters.html',1,'SMARTCARD Request Parameters'],['../group___u_a_r_t___request___parameters.html',1,'UART Request Parameters'],['../group___u_s_a_r_t___request___parameters.html',1,'USART Request Parameters']]],
  ['parameters_47',['parameters',['../group___c_o_m_p___i_s___c_o_m_p___definitions.html',1,'COMP private macros to check input parameters'],['../group___i2_c___i_s___r_t_c___definitions.html',1,'I2C Private macros to check input parameters'],['../group___r_t_c_ex___i_s___r_t_c___definitions.html',1,'Private macros to check input parameters'],['../group___r_t_c___i_s___r_t_c___definitions.html',1,'RTC Private macros to check input parameters']]],
  ['parent_48',['Parent',['../struct_____d_m_a___handle_type_def.html#a56f57562f92b1924e2e7bfbd2d88e5c8',1,'__DMA_HandleTypeDef']]],
  ['parity_49',['Parity',['../group___i_r_d_a___parity.html',1,'IRDA Parity'],['../struct_i_r_d_a___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'IRDA_InitTypeDef::Parity'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#ab9ca95a28592c8639b87be21d8ec2026',1,'SMARTCARD_InitTypeDef::Parity'],['../struct_u_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'UART_InitTypeDef::Parity'],['../struct_u_s_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'USART_InitTypeDef::Parity'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'SMARTCARD_InitTypeDef::Parity'],['../group___s_m_a_r_t_c_a_r_d___parity.html',1,'SMARTCARD Parity'],['../group___u_a_r_t___parity.html',1,'UART Parity'],['../group___u_s_a_r_t___parity.html',1,'USART Parity']]],
  ['parity_20definition_50',['Parity Definition',['../group___u_a_r_t___parity___definition.html',1,'']]],
  ['part_5fnumber_51',['PART_NUMBER',['../struct_c_k_g_e_n___s_o_c___type.html#a6ed9af57f5eaf595d5fd066a94002a73',1,'CKGEN_SOC_Type']]],
  ['partinfos_52',['PartInfoS',['../struct_part_info_s.html',1,'']]],
  ['partinfotype_53',['PartInfoType',['../miscutil_8h.html#a64f293b76282b7710a062263dee34944',1,'miscutil.h']]],
  ['partnum_5fregmask_54',['PARTNUM_REGMASK',['../_s2_l_p___regs_8h.html#ae529fb9289aac314424f514d2f40ea9c',1,'S2LP_Regs.h']]],
  ['paths_20flags_20definition_55',['ADC SYSCFG internal paths Flags Definition',['../group___a_d_c___s_y_s_c_f_g__internal__paths__flags__definition.html',1,'']]],
  ['pattern_20size_20definitions_56',['Pattern Size Definitions',['../group___r_t_c___pattern___size___definitions.html',1,'']]],
  ['pbuffptr_57',['pBuffPtr',['../struct_____i2_c___handle_type_def.html#a9288beb737f2e3fbc12a8054d6b6d515',1,'__I2C_HandleTypeDef::pBuffPtr'],['../struct_____s_m_b_u_s___handle_type_def.html#ae5b117ad14c78eb266b018fb972e315e',1,'__SMBUS_HandleTypeDef::pBuffPtr']]],
  ['pccard_20aliased_20defines_20maintained_20for_20legacy_20purpose_58',['HAL PCCARD Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'']]],
  ['pccard_5ferror_59',['PCCARD_ERROR',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60',1,'PCCARD_ERROR:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60',1,'PCCARD_ERROR:&#160;stm32_hal_legacy.h']]],
  ['pccard_5fongoing_60',['PCCARD_ONGOING',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e',1,'PCCARD_ONGOING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e',1,'PCCARD_ONGOING:&#160;stm32_hal_legacy.h']]],
  ['pccard_5fstatustypedef_61',['PCCARD_StatusTypedef',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7',1,'PCCARD_StatusTypedef:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7',1,'PCCARD_StatusTypedef:&#160;stm32_hal_legacy.h']]],
  ['pccard_5fsuccess_62',['PCCARD_SUCCESS',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56',1,'PCCARD_SUCCESS:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56',1,'PCCARD_SUCCESS:&#160;stm32_hal_legacy.h']]],
  ['pccard_5ftimeout_63',['PCCARD_TIMEOUT',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776',1,'PCCARD_TIMEOUT:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776',1,'PCCARD_TIMEOUT:&#160;stm32_hal_legacy.h']]],
  ['pckt_5fflt_5fgoals0_5faddr_64',['PCKT_FLT_GOALS0_ADDR',['../_s2_l_p___regs_8h.html#ad3a56d00a75182e540b8fb5423a91c8e',1,'S2LP_Regs.h']]],
  ['pckt_5fflt_5fgoals1_5faddr_65',['PCKT_FLT_GOALS1_ADDR',['../_s2_l_p___regs_8h.html#ab30e8dd3168c389ebca41eae93931a57',1,'S2LP_Regs.h']]],
  ['pckt_5fflt_5fgoals2_5faddr_66',['PCKT_FLT_GOALS2_ADDR',['../_s2_l_p___regs_8h.html#a6a54fe327205e10c2d16deba3364214d',1,'S2LP_Regs.h']]],
  ['pckt_5fflt_5fgoals3_5faddr_67',['PCKT_FLT_GOALS3_ADDR',['../_s2_l_p___regs_8h.html#a1303c5dc208bdf77da84d123b0d9559e',1,'S2LP_Regs.h']]],
  ['pckt_5fflt_5fgoals4_5faddr_68',['PCKT_FLT_GOALS4_ADDR',['../_s2_l_p___regs_8h.html#a1943a56ae197b5fe3e2a9e7c0bbdd2e9',1,'S2LP_Regs.h']]],
  ['pckt_5fflt_5foptions_5faddr_69',['PCKT_FLT_OPTIONS_ADDR',['../_s2_l_p___regs_8h.html#ae49cf4626ed318fa60ef3e8dbda4aefb',1,'S2LP_Regs.h']]],
  ['pckt_5ffrmt_5fregmask_70',['PCKT_FRMT_REGMASK',['../_s2_l_p___regs_8h.html#ae2cfbe641c4749a4d5392241ea84f416',1,'S2LP_Regs.h']]],
  ['pckt_5fpstmbl_5faddr_71',['PCKT_PSTMBL_ADDR',['../_s2_l_p___regs_8h.html#a38d7d69bc7d87c34f40c1123c8ea6c51',1,'S2LP_Regs.h']]],
  ['pckt_5fpstmbl_5fregmask_72',['PCKT_PSTMBL_REGMASK',['../_s2_l_p___regs_8h.html#a8e93eb69c4c547807c0553db822a0893',1,'S2LP_Regs.h']]],
  ['pcktctrl1_5faddr_73',['PCKTCTRL1_ADDR',['../_s2_l_p___regs_8h.html#adf6eba8796306b2ae2fdbf9ded43193b',1,'S2LP_Regs.h']]],
  ['pcktctrl2_5faddr_74',['PCKTCTRL2_ADDR',['../_s2_l_p___regs_8h.html#a9651469641dbbabc53190d2dbb69d526',1,'S2LP_Regs.h']]],
  ['pcktctrl3_5faddr_75',['PCKTCTRL3_ADDR',['../_s2_l_p___regs_8h.html#ac2d2aa6f9eb2e0c59d60ecddd4c6fc56',1,'S2LP_Regs.h']]],
  ['pcktctrl4_5faddr_76',['PCKTCTRL4_ADDR',['../_s2_l_p___regs_8h.html#a3fd70e6cc0d13ef3fef97b7a58b3af9a',1,'S2LP_Regs.h']]],
  ['pcktctrl5_5faddr_77',['PCKTCTRL5_ADDR',['../_s2_l_p___regs_8h.html#abff06da9ff5151b5aed93dfc249fa9c7',1,'S2LP_Regs.h']]],
  ['pcktctrl6_5faddr_78',['PCKTCTRL6_ADDR',['../_s2_l_p___regs_8h.html#a7e2f7127f4de96c63d3f0b8f1f37cc4a',1,'S2LP_Regs.h']]],
  ['pcktlen0_5faddr_79',['PCKTLEN0_ADDR',['../_s2_l_p___regs_8h.html#ac753fab63e20db4e5f39cb4eaf44436d',1,'S2LP_Regs.h']]],
  ['pcktlen0_5fregmask_80',['PCKTLEN0_REGMASK',['../_s2_l_p___regs_8h.html#a5d03f7e4d00031b78e37c3c38d338bff',1,'S2LP_Regs.h']]],
  ['pcktlen1_5faddr_81',['PCKTLEN1_ADDR',['../_s2_l_p___regs_8h.html#aad6b4ee52f42bc877cfcc2df8826bfc9',1,'S2LP_Regs.h']]],
  ['pcktlen1_5fregmask_82',['PCKTLEN1_REGMASK',['../_s2_l_p___regs_8h.html#ae28d8308a92c700ab18e55dd1910c6c3',1,'S2LP_Regs.h']]],
  ['pcropstate_5fdisable_83',['PCROPSTATE_DISABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14',1,'PCROPSTATE_DISABLE:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14',1,'PCROPSTATE_DISABLE:&#160;stm32_hal_legacy.h']]],
  ['pcropstate_5fenable_84',['PCROPSTATE_ENABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217',1,'PCROPSTATE_ENABLE:&#160;stm32_hal_legacy.h'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217',1,'PCROPSTATE_ENABLE:&#160;stm32_hal_legacy.h']]],
  ['pd_5fclkdiv_5fregmask_85',['PD_CLKDIV_REGMASK',['../_s2_l_p___regs_8h.html#a774e08e9fa1d4bcce5299e7f8966a4f5',1,'S2LP_Regs.h']]],
  ['pdata_86',['pData',['../struct_p_r_e_s_s_u_r_e___drv_ext_type_def.html#aa92f08987c51e4eb7b92e84944ca2af3',1,'PRESSURE_DrvExtTypeDef']]],
  ['pdkeyr_87',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b',1,'FLASH_TypeDef']]],
  ['pe_88',['PE',['../struct_g_p_i_o___type.html#a14eda9b8d1099ce8418fa827df45f177',1,'GPIO_Type::PE'],['../struct_u_a_r_t___type.html#ab100496d4270ac11f311b67d26cfeba2',1,'UART_Type::PE'],['../struct_u_a_r_t___type.html#a7710a2636195aeecfe9a7b8ade911f14',1,'UART_Type::PE'],['../struct_i2_c___type.html#a14eda9b8d1099ce8418fa827df45f177',1,'I2C_Type::PE']]],
  ['pecr_89',['PECR',['../struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b',1,'FLASH_TypeDef::PECR'],['../struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b',1,'I2C_TypeDef::PECR']]],
  ['peic_90',['PEIC',['../struct_u_a_r_t___type.html#a3d2791ad70d85ac1c53fd924e0cad56f',1,'UART_Type']]],
  ['peim_91',['PEIM',['../struct_u_a_r_t___type.html#a365021b0ae7b1c53951252cc80068dfe',1,'UART_Type']]],
  ['peis_92',['PEIS',['../struct_u_a_r_t___type.html#a46b90ab3663150253fd470fd7b803b59',1,'UART_Type']]],
  ['pekeyr_93',['PEKEYR',['../struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d',1,'FLASH_TypeDef']]],
  ['pemis_94',['PEMIS',['../struct_u_a_r_t___type.html#a71581b7ea9d89f3279ad39a1fa79c188',1,'UART_Type']]],
  ['pen_5frx_95',['PEN_RX',['../struct_u_a_r_t___type.html#a69d34fae91b29df524356dedc567e7f1',1,'UART_Type']]],
  ['pen_5ftx_96',['PEN_TX',['../struct_u_a_r_t___type.html#abc2d6235619bc1691e4cff7ed82cb814',1,'UART_Type']]],
  ['pendsv_5firqn_97',['PendSV_IRQn',['../group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;BlueNRG1.h'],['../group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;BlueNRG2.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l011xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l021xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l031xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l041xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l051xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l052xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l053xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l061xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l062xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l063xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l071xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l072xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l073xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l081xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l082xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l083xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l100xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l100xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l100xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l151xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l152xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l162xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l162xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l162xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l162xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32l162xe.h']]],
  ['period_98',['PERIOD',['../struct_u_a_r_t___type.html#a81033844f872450b3f26e124fda9e35b',1,'UART_Type']]],
  ['period_99',['Period',['../struct_t_i_m___base___init_type_def.html#a49500eef6a2354eeee4adc005bf9cef6',1,'TIM_Base_InitTypeDef']]],
  ['period_100',['period',['../struct_clk32_context__t.html#a299c12fbdb954a89f521708ac9832796',1,'Clk32Context_t']]],
  ['period_20definitions_101',['Smooth Calib Period Definitions',['../group___r_t_c_ex___smooth___calib___period___definitions.html',1,'']]],
  ['period_20definitions_102',['RTCEx Smooth calib period Definitions',['../group___r_t_c_ex___smooth__calib__period___definitions.html',1,'']]],
  ['period_5fglobal_5fdebug_103',['period_global_debug',['../struct_radio_global_parameters__t.html#adcddad147f32a8aacd9c51dcdfe594ad',1,'RadioGlobalParameters_t']]],
  ['period_5fslow_104',['period_slow',['../struct_blue_glob.html#a3b0bc812bf5342cfc3a92821d895d898',1,'BlueGlob']]],
  ['period_5fslow_5fpatch_105',['period_slow_patch',['../struct_radio_global_parameters__t.html#a65861eb65d280ff9c899151d96fac4aa',1,'RadioGlobalParameters_t']]],
  ['periph_20clock_20selection_106',['RCCEx Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['periph_5fbase_107',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l011xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l021xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l031xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l041xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l051xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l052xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l053xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l061xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l062xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l063xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l071xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l072xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l073xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l081xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l082xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l083xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l100xb.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l100xba.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l100xc.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xb.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xba.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xc.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xca.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xd.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xdx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l151xe.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xb.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xba.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xc.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xca.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xd.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xdx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l152xe.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l162xc.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l162xca.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l162xd.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l162xdx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32l162xe.h']]],
  ['periph_5fbb_5fbase_108',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l100xb.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l100xba.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l100xc.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xb.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xba.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xc.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xca.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xd.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xdx.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l151xe.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xb.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xba.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xc.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xca.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xd.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xdx.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l152xe.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l162xc.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l162xca.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l162xd.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l162xdx.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32l162xe.h']]],
  ['periphclockselection_109',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment_110',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c',1,'DMA_InitTypeDef']]],
  ['peripheral_111',['Peripheral',['../group___a_d_c___peripheral.html',1,'ADC Peripheral'],['../group___d_m_a___peripheral.html',1,'DMA Peripheral'],['../group___f_l_a_s_h___peripheral.html',1,'FLASH Peripheral'],['../group___g_p_i_o___peripheral.html',1,'GPIO Peripheral'],['../group___i2_c___peripheral.html',1,'I2C Peripheral'],['../group___m_f_t___peripheral.html',1,'MFT Peripheral'],['../group___m_i_s_c___peripheral.html',1,'MISC Peripheral'],['../group___p_k_a___peripheral.html',1,'PKA Peripheral'],['../group___radio___peripheral.html',1,'Radio Peripheral'],['../group___r_n_g___peripheral.html',1,'RNG Peripheral'],['../group___r_t_c___peripheral.html',1,'RTC Peripheral'],['../group___s_p_i___peripheral.html',1,'SPI Peripheral'],['../group___u_a_r_t___peripheral.html',1,'UART Peripheral'],['../group___w_d_g___peripheral.html',1,'WDG Peripheral']]],
  ['peripheral_112',['Polynomial sizes to configure the peripheral',['../group___c_r_c___polynomial___sizes.html',1,'']]],
  ['peripheral_20clock_20enable_20disable_113',['Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable.html',1,'AHB Peripheral Clock Enable Disable'],['../group___r_c_c_ex___peripheral___clock___enable___disable.html',1,'AHB Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group___r_c_c_ex___a_p_b1___clock___enable___disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'APB2 Peripheral Clock Enable Disable'],['../group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html',1,'IOPORT Peripheral Clock Enable Disable'],['../group___r_c_c_ex___i_o_p_o_r_t___clock___enable___disable.html',1,'IOPORT Peripheral Clock Enable Disable'],['../group___r_c_c___peripheral___clock___enable___disable.html',1,'Peripheral Clock Enable Disable']]],
  ['peripheral_20clock_20enable_20disable_20status_114',['Peripheral Clock Enable Disable Status',['../group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status'],['../group___r_c_c_ex___peripheral___clock___enable___disable___status.html',1,'Peripheral Clock Enable Disable Status']]],
  ['peripheral_20clock_20enabled_20or_20disabled_20status_115',['Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html',1,'AHB Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html',1,'IOPORT Peripheral Clock Enabled or Disabled Status']]],
  ['peripheral_20clock_20force_20release_116',['RCC Peripheral Clock Force Release',['../group___r_c_c___peripheral___clock___force___release.html',1,'']]],
  ['peripheral_20clock_20sleep_20enable_20disable_117',['Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b___clock___sleep___enable___disable.html',1,'AHB Peripheral Clock Sleep Enable Disable'],['../group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html',1,'AHB Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'APB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html',1,'APB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'APB2 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html',1,'IOPORT Peripheral Clock Sleep Enable Disable'],['../group___r_c_c_ex___i_o_p_o_r_t___clock___sleep___enable___disable.html',1,'IOPORT Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___peripheral___clock___sleep___enable___disable.html',1,'RCC Peripheral Clock Sleep Enable Disable'],['../group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html',1,'RCCEx Peripheral Clock Sleep Enable Disable']]],
  ['peripheral_20clock_20sleep_20enable_20disable_20status_118',['Peripheral Clock Sleep Enable Disable Status',['../group___r_c_c_ex___peripheral___clock___sleep___enable___disable___status.html',1,'']]],
  ['peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_119',['Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html',1,'AHB Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html',1,'IOPORT Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['peripheral_20control_20functions_120',['Peripheral Control functions',['../group___h_a_l___exported___functions___group3.html',1,'DBGMCU Peripheral Control functions'],['../group___r_t_c_ex___exported___functions___group3.html',1,'Extended Peripheral Control functions'],['../group___t_i_m_ex___exported___functions___group5.html',1,'Extended Peripheral Control functions'],['../group___h_a_l___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___c_r_c___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___d_a_c___exported___functions___group3.html',1,'Peripheral Control functions'],['../group___r_t_c___exported___functions___group4.html',1,'Peripheral Control functions'],['../group___a_d_c___exported___functions___group3.html',1,'Peripheral Control functions'],['../group___u_a_r_t___exported___functions___group3.html',1,'Peripheral Control functions'],['../group___h_a_l___exported___functions___group4.html',1,'SYSCFG Peripheral Control functions'],['../group___t_i_m___exported___functions___group8.html',1,'TIM Peripheral Control functions']]],
  ['peripheral_20data_20size_121',['DMA Peripheral data size',['../group___d_m_a___peripheral__data__size.html',1,'']]],
  ['peripheral_20data_20size_20definitions_122',['Peripheral Data Size Definitions',['../group___d_m_a___peripheral___data___size___definitions.html',1,'']]],
  ['peripheral_20driver_123',['BLUENRG1 Peripheral Driver',['../group___b_l_u_e_n_r_g1___peripheral___driver.html',1,'']]],
  ['peripheral_20force_20release_20reset_124',['Peripheral Force Release Reset',['../group___r_c_c___a_h_b___force___release___reset.html',1,'AHB Peripheral Force Release Reset'],['../group___r_c_c_ex___a_h_b___force___release___reset.html',1,'AHB Peripheral Force Release Reset'],['../group___r_c_c___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c_ex___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b2___force___release___reset.html',1,'APB2 Peripheral Force Release Reset'],['../group___r_c_c___i_o_p_o_r_t___force___release___reset.html',1,'IOPORT Peripheral Force Release Reset'],['../group___r_c_c_ex___i_o_p_o_r_t___force___release___reset.html',1,'IOPORT Peripheral Force Release Reset']]],
  ['peripheral_20incremented_20mode_125',['DMA Peripheral incremented mode',['../group___d_m_a___peripheral__incremented__mode.html',1,'']]],
  ['peripheral_20incremented_20mode_20definitions_126',['Peripheral Incremented Mode Definitions',['../group___d_m_a___peripheral___incremented___mode___definitions.html',1,'']]],
  ['peripheral_20mode_127',['SMBUS peripheral mode',['../group___s_m_b_u_s__peripheral__mode.html',1,'']]],
  ['peripheral_20name_20definitions_128',['Peripheral Name Definitions',['../group___i2_c___peripheral___name___definition.html',1,'Peripheral Name Definitions'],['../group___m_f_t___peripheral___name___definitions.html',1,'Peripheral Name Definitions']]],
  ['peripheral_20reset_129',['RCCEx Force Release Peripheral Reset',['../group___r_c_c_ex___force___release___peripheral___reset.html',1,'']]],
  ['peripheral_20state_20and_20error_20functions_130',['Peripheral State and Error functions',['../group___i_r_d_a___exported___functions___group4.html',1,'Peripheral State and Error functions'],['../group___u_a_r_t___exported___functions___group4.html',1,'Peripheral State and Error functions'],['../group___u_s_a_r_t___exported___functions___group4.html',1,'Peripheral State and Error functions']]],
  ['peripheral_20state_20and_20errors_20functions_131',['Peripheral State and Errors functions',['../group___d_a_c___exported___functions___group4.html',1,'Peripheral State and Errors functions'],['../group___s_m_b_u_s___exported___functions___group3.html',1,'Peripheral State and Errors functions']]],
  ['peripheral_20state_20functions_132',['Peripheral State functions',['../group___c_r_c___exported___functions___group3.html',1,'Peripheral State functions'],['../group___r_t_c___exported___functions___group5.html',1,'Peripheral State functions'],['../group___t_i_m___exported___functions___group10.html',1,'TIM Peripheral State functions']]],
  ['peripheral_20state_20mode_20and_20error_20functions_133',['Peripheral State, Mode and Error functions',['../group___i2_c___exported___functions___group3.html',1,'']]],
  ['peripheral_5fdeclaration_134',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_135',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_136',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_137',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_138',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['peripheralmode_139',['PeripheralMode',['../struct_s_m_b_u_s___init_type_def.html#a3fdc14ef0737148ca9f769fc1e42846e',1,'SMBUS_InitTypeDef']]],
  ['peripherals_20clock_140',['Peripherals Clock',['../group___peripherals___clock.html',1,'']]],
  ['peripherals_20in_20debug_20mode_141',['Freeze Unfreeze Peripherals in Debug mode',['../group___d_b_g_m_c_u___freeze___unfreeze.html',1,'']]],
  ['periphinc_142',['PeriphInc',['../struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9',1,'DMA_InitTypeDef']]],
  ['pers_5frx_5fregmask_143',['PERS_RX_REGMASK',['../_s2_l_p___regs_8h.html#a2b606f7dbe3e8f1092e6f92997a52921',1,'S2LP_Regs.h']]],
  ['pgasel_144',['PGASEL',['../struct_a_d_c___type.html#a75c3f2f19a3af8d7d055cfc43dded266',1,'ADC_Type']]],
  ['phase_145',['Phase',['../group___s_m_a_r_t_c_a_r_d___clock___phase.html',1,'SMARTCARD Clock Phase'],['../group___s_p_i___clock___phase.html',1,'SPI Clock Phase'],['../group___u_s_a_r_t___clock___phase.html',1,'USART Clock Phase']]],
  ['phase_20definition_146',['Clock Phase Definition',['../group___s_p_i___clock___phase___definition.html',1,'']]],
  ['piggybacking_5fregmask_147',['PIGGYBACKING_REGMASK',['../_s2_l_p___regs_8h.html#a1e77de2bf8a3259f88542a2ea68ad55e',1,'S2LP_Regs.h']]],
  ['pin_148',['Pin',['../struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b',1,'GPIO_InitTypeDef']]],
  ['pin_20active_20level_20inversion_149',['Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['pin_20active_20level_20inversion_150',['pin active level inversion',['../group___s_m_a_r_t_c_a_r_d___rx___inv.html',1,'SMARTCARD advanced feature RX pin active level inversion'],['../group___s_m_a_r_t_c_a_r_d___tx___inv.html',1,'SMARTCARD advanced feature TX pin active level inversion']]],
  ['pin_20define_151',['PIN define',['../group___r_i___pin.html',1,'']]],
  ['pin_20definition_152',['Pin definition',['../group___g_p_i_o__pins__define.html',1,'']]],
  ['pin_20definitions_153',['Pin Definitions',['../group___m_f_t___pin___definitions.html',1,'']]],
  ['pin_20precharge_20duration_20definitions_154',['RTCEx Tamper Pin Precharge Duration Definitions',['../group___r_t_c_ex___tamper___pin___precharge___duration___definitions.html',1,'']]],
  ['pin_20selection_155',['RTCEx TimeStamp Pin Selection',['../group___r_t_c_ex___time_stamp___pin___selections.html',1,'']]],
  ['pin_20trigger_20definitions_156',['Pin Trigger Definitions',['../group___m_f_t___pin___trigger___definitions.html',1,'']]],
  ['pinc_157',['PINC',['../struct_d_m_a___c_h___type.html#a13bdc2f43bb9667c2de1888e6e032392',1,'DMA_CH_Type']]],
  ['pins_158',['PWREx Wakeup Pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pins_159',['GPIO pins',['../group___g_p_i_o__pins.html',1,'']]],
  ['pins_20definition_160',['Pins Definition',['../group___g_p_i_o___pins___definition.html',1,'GPIO Pins Definition'],['../group___r_t_c_ex___tamper___pins___definitions.html',1,'RTCEx Tamper Pins Definition']]],
  ['pins_20definitions_161',['PWMX Pins Definitions',['../group___m_f_t___p_w_m_x___pin___definitions.html',1,'']]],
  ['pins_20swap_162',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['pins_20swap_163',['SMARTCARD advanced feature RX TX pins swap',['../group___s_m_a_r_t_c_a_r_d___rx___tx___swap.html',1,'']]],
  ['pka_164',['PKA',['../struct_c_k_g_e_n___s_o_c___type.html#a0fbc58c59def17c27b1b7392e129c206',1,'CKGEN_SOC_Type::PKA'],['../group___device___peripheral__declaration.html#ga1a9e163bcec0f01c07cc900db2a85642',1,'PKA:&#160;BlueNRG1.h'],['../group___device___peripheral__declaration.html#ga1a9e163bcec0f01c07cc900db2a85642',1,'PKA:&#160;BlueNRG2.h']]],
  ['pka_20peripheral_165',['PKA Peripheral',['../group___p_k_a___peripheral.html',1,'']]],
  ['pka_5fadderr_166',['PKA_ADDERR',['../group___p_k_a___exported___types.html#gaa7c95ff1daf71ecc7e603bc2c30c5412',1,'BlueNRG1_pka.h']]],
  ['pka_5fbase_167',['PKA_BASE',['../group___device___peripheral__peripheral_addr.html#ga7399e83ebf73f4bb138963d04eb9e2bc',1,'PKA_BASE:&#160;BlueNRG1.h'],['../group___device___peripheral__peripheral_addr.html#ga7399e83ebf73f4bb138963d04eb9e2bc',1,'PKA_BASE:&#160;BlueNRG2.h']]],
  ['pka_5fclearitpendingbit_168',['PKA_ClearITPendingBit',['../group___p_k_a___exported___functions.html#ga0af9b5d9a18b8795e973ad52b18df74d',1,'PKA_ClearITPendingBit(uint8_t PkaFlag):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga0af9b5d9a18b8795e973ad52b18df74d',1,'PKA_ClearITPendingBit(uint8_t PkaFlag):&#160;BlueNRG1_pka.c']]],
  ['pka_5fdata_5fpcx_169',['PKA_DATA_PCX',['../group___p_k_a___exported___types.html#ga7abc869f7350aef1b4eee655b152adf2',1,'BlueNRG1_pka.h']]],
  ['pka_5fdata_5fpcy_170',['PKA_DATA_PCY',['../group___p_k_a___exported___types.html#ga461f9ae704caf958c9cb61415371a773',1,'BlueNRG1_pka.h']]],
  ['pka_5fdata_5fsk_171',['PKA_DATA_SK',['../group___p_k_a___exported___types.html#ga94e0ec40f4a168814f69c220fe59593b',1,'BlueNRG1_pka.h']]],
  ['pka_5fgetdata_172',['PKA_GetData',['../group___p_k_a___exported___functions.html#gabd0bd1d273a52087e8fab2fad2248d30',1,'PKA_GetData(uint8_t dataType, uint8_t *dataTarget):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#gabd0bd1d273a52087e8fab2fad2248d30',1,'PKA_GetData(uint8_t dataType, uint8_t *dataTarget):&#160;BlueNRG1_pka.c']]],
  ['pka_5fgetflagstatus_173',['PKA_GetFlagStatus',['../group___p_k_a___exported___functions.html#ga6bc99fecc2438602df8269ad1d5d1dcd',1,'PKA_GetFlagStatus(uint8_t PkaFlag):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga6bc99fecc2438602df8269ad1d5d1dcd',1,'PKA_GetFlagStatus(uint8_t PkaFlag):&#160;BlueNRG1_pka.c']]],
  ['pka_5fgetprocessstatus_174',['PKA_GetProcessStatus',['../group___p_k_a___exported___functions.html#ga71da302f8cb8e56394177f1d90614044',1,'PKA_GetProcessStatus(void):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga71da302f8cb8e56394177f1d90614044',1,'PKA_GetProcessStatus(void):&#160;BlueNRG1_pka.c']]],
  ['pka_5firqn_175',['PKA_IRQn',['../group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d',1,'PKA_IRQn:&#160;BlueNRG1.h'],['../group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d',1,'PKA_IRQn:&#160;BlueNRG2.h']]],
  ['pka_5fitconfig_176',['PKA_ITConfig',['../group___p_k_a___exported___functions.html#ga0d1de50dcf9d3c4a1c90aaf26bcfedad',1,'PKA_ITConfig(uint8_t PkaFlag, FunctionalState NewState):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga0d1de50dcf9d3c4a1c90aaf26bcfedad',1,'PKA_ITConfig(uint8_t PkaFlag, FunctionalState NewState):&#160;BlueNRG1_pka.c']]],
  ['pka_5fprocend_177',['PKA_PROCEND',['../group___p_k_a___exported___types.html#ga584be0d78e6cf65d5d2f8bedf5acac10',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fbase_178',['PKA_RAM_BASE',['../group___p_k_a___size___definitions.html#ga6bcff87a5e6c3df97c705028b1cb562c',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fecc_5faddr_5fk_179',['PKA_RAM_ECC_ADDR_K',['../group___p_k_a___size___definitions.html#ga37f3edf1dac96a9a3ec061585da21216',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fecc_5faddr_5fkp_5ferror_180',['PKA_RAM_ECC_ADDR_KP_ERROR',['../group___p_k_a___size___definitions.html#ga22e8b593870f9f581f26d2bf35151272',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fecc_5faddr_5fpx_181',['PKA_RAM_ECC_ADDR_PX',['../group___p_k_a___size___definitions.html#ga036d364afdbd19a64043f35e24429062',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fecc_5faddr_5fpy_182',['PKA_RAM_ECC_ADDR_PY',['../group___p_k_a___size___definitions.html#ga45d85ad570285d26b9a2ab25ab7a7339',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fend_183',['PKA_RAM_END',['../group___p_k_a___size___definitions.html#ga969a8c3c3ec88fcf993c2e4298d2290b',1,'BlueNRG1_pka.h']]],
  ['pka_5fram_5fstart_184',['PKA_RAM_START',['../group___p_k_a___size___definitions.html#ga02630bbbd628f4d4aee8a099a448aab6',1,'BlueNRG1_pka.h']]],
  ['pka_5framerr_185',['PKA_RAMERR',['../group___p_k_a___exported___types.html#ga0f8e9286cfa216d6359facb6ad88f810',1,'BlueNRG1_pka.h']]],
  ['pka_5freset_186',['PKA_Reset',['../group___p_k_a___exported___functions.html#ga4d813ad2b60694502816fe67d4b599b8',1,'PKA_Reset(void):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga4d813ad2b60694502816fe67d4b599b8',1,'PKA_Reset(void):&#160;BlueNRG1_pka.c']]],
  ['pka_5fsetdata_187',['PKA_SetData',['../group___p_k_a___exported___functions.html#ga46e1b71f6c52e3e34fbb91b16b367572',1,'PKA_SetData(uint8_t dataType, uint32_t *srcData):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#ga46e1b71f6c52e3e34fbb91b16b367572',1,'PKA_SetData(uint8_t dataType, uint32_t *srcData):&#160;BlueNRG1_pka.c']]],
  ['pka_5fsetdataerror_188',['PKA_SetDataError',['../group___p_k_a___private___variables.html#ga2aeadb8233950c1d45445768151f4938',1,'BlueNRG1_pka.c']]],
  ['pka_5fstartprocessing_189',['PKA_StartProcessing',['../group___p_k_a___exported___functions.html#gacac879ee8aae4031174c7efd1c35eb0b',1,'PKA_StartProcessing(void):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#gacac879ee8aae4031174c7efd1c35eb0b',1,'PKA_StartProcessing(void):&#160;BlueNRG1_pka.c']]],
  ['pka_5ftype_190',['PKA_Type',['../struct_p_k_a___type.html',1,'']]],
  ['pka_5fverifyprocess_191',['PKA_VerifyProcess',['../group___p_k_a___exported___functions.html#gab987cd4594dcc2af87060738c35e5967',1,'PKA_VerifyProcess(void):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#gab987cd4594dcc2af87060738c35e5967',1,'PKA_VerifyProcess(void):&#160;BlueNRG1_pka.c']]],
  ['pka_5fwaitprocess_192',['PKA_WaitProcess',['../group___p_k_a___exported___functions.html#gaa99b0fc5fed6dc95dedd9e8d7f1d0079',1,'PKA_WaitProcess(void):&#160;BlueNRG1_pka.c'],['../group___p_k_a___public___functions.html#gaa99b0fc5fed6dc95dedd9e8d7f1d0079',1,'PKA_WaitProcess(void):&#160;BlueNRG1_pka.c']]],
  ['pkt_20basic_193',['Pkt Basic',['../group___s2_l_p___pkt_basic.html',1,'']]],
  ['pkt_20basic_20exported_20functions_194',['Pkt Basic Exported Functions',['../group___pkt_basic___exported___functions.html',1,'']]],
  ['pkt_20basic_20exported_20macros_195',['Pkt Basic Exported Macros',['../group___pkt_basic___exported___macros.html',1,'']]],
  ['pkt_20basic_20exported_20types_196',['Pkt Basic Exported Types',['../group___pkt_basic___exported___types.html',1,'']]],
  ['pkt_20basic_20private_20defines_197',['Pkt Basic Private Defines',['../group___pkt_basic___private___defines.html',1,'']]],
  ['pkt_20basic_20private_20functions_198',['Pkt Basic Private Functions',['../group___pkt_basic___private___functions.html',1,'']]],
  ['pkt_20basic_20private_20macros_199',['Pkt Basic Private Macros',['../group___pkt_basic___private___macros.html',1,'']]],
  ['pkt_20common_200',['Pkt Common',['../group___s2_l_p___pkt_common.html',1,'']]],
  ['pkt_20common_20exported_20constants_201',['Pkt Common Exported Constants',['../group___pkt_common___exported___constants.html',1,'']]],
  ['pkt_20common_20exported_20functions_202',['Pkt Common Exported Functions',['../group___pkt_common___exported___functions.html',1,'']]],
  ['pkt_20common_20exported_20macros_203',['Pkt Common Exported Macros',['../group___pkt_common___exported___macros.html',1,'']]],
  ['pkt_20common_20exported_20types_204',['Pkt Common Exported Types',['../group___pkt_common___exported___types.html',1,'']]],
  ['pkt_20common_20private_20defines_205',['Pkt Common Private Defines',['../group___pkt_common___private___defines.html',1,'']]],
  ['pkt_20common_20private_20function_20prototypes_206',['Pkt Common Private Function Prototypes',['../group___pkt_common___private___function_prototypes.html',1,'']]],
  ['pkt_20common_20private_20functions_207',['Pkt Common Private Functions',['../group___pkt_common___private___functions.html',1,'']]],
  ['pkt_20common_20private_20macros_208',['Pkt Common Private Macros',['../group___pkt_common___private___macros.html',1,'']]],
  ['pkt_20common_20private_20types_20definitions_209',['Pkt Common Private Types Definitions',['../group___pkt_common___private___types_definitions.html',1,'']]],
  ['pkt_20common_20private_20variables_210',['Pkt Common Private Variables',['../group___pkt_common___private___variables.html',1,'']]],
  ['pkt_20stack_211',['Pkt STack',['../group___s2_l_p___pkt_stack.html',1,'']]],
  ['pkt_20stack_20exported_20functions_212',['Pkt STack Exported Functions',['../group___pkt_stack___exported___functions.html',1,'']]],
  ['pkt_20stack_20exported_20macros_213',['Pkt STack Exported Macros',['../group___pkt_stack___exported___macros.html',1,'']]],
  ['pkt_20stack_20exported_20types_214',['Pkt STack Exported Types',['../group___pkt_stack___exported___types.html',1,'']]],
  ['pkt_20stack_20private_20defines_215',['Pkt STack Private Defines',['../group___pkt_stack___private___defines.html',1,'']]],
  ['pkt_20stack_20private_20functions_216',['Pkt STack Private Functions',['../group___pkt_stack___private___functions.html',1,'']]],
  ['pkt_20stack_20private_20macros_217',['Pkt STack Private Macros',['../group___pkt_stack___private___macros.html',1,'']]],
  ['pkt_20wmbus_218',['Pkt WMbus',['../group___s2_l_p___pkt_w_mbus.html',1,'']]],
  ['pkt_20wmbus_20exported_20functions_219',['Pkt WMbus Exported Functions',['../group___pkt_w_mbus___exported___functions.html',1,'']]],
  ['pkt_20wmbus_20exported_20types_220',['Pkt WMbus Exported Types',['../group___pkt_w_mbus___exported___types.html',1,'']]],
  ['pkt_20wmbus_20private_20defines_221',['Pkt WMBUS Private Defines',['../group___pkt_w_mbus___private___defines.html',1,'']]],
  ['pkt_20wmbus_20private_20functions_222',['Pkt WMBUS Private Functions',['../group___pkt_w_mbus___private___functions.html',1,'']]],
  ['pkt_20wmbus_20private_20macros_223',['Pkt WMBUS Private Macros',['../group___pkt_w_mbus___private___macros.html',1,'']]],
  ['pkt_20wmbus_20private_20variables_224',['Pkt WMBUS Private Variables',['../group___pkt_w_mbus___private___variables.html',1,'']]],
  ['pkt_5fcrc_5fmode_5f16bits_5f1_225',['PKT_CRC_MODE_16BITS_1',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3a4666499fead24394d581ef60cf2f1cf6',1,'S2LP_PacketHandler.h']]],
  ['pkt_5fcrc_5fmode_5f16bits_5f2_226',['PKT_CRC_MODE_16BITS_2',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3a468fbd68f5ff6178ae9b33a18117c546',1,'S2LP_PacketHandler.h']]],
  ['pkt_5fcrc_5fmode_5f24bits_227',['PKT_CRC_MODE_24BITS',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3adc115f3c3944e0302a6bd0f7a89c1263',1,'S2LP_PacketHandler.h']]],
  ['pkt_5fcrc_5fmode_5f32bits_228',['PKT_CRC_MODE_32BITS',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3a7ce64301bcd008f0ef86634b1a317a47',1,'S2LP_PacketHandler.h']]],
  ['pkt_5fcrc_5fmode_5f8bits_229',['PKT_CRC_MODE_8BITS',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3a20fbabffd85bcddda0d4e2ecb5e9d2ca',1,'S2LP_PacketHandler.h']]],
  ['pkt_5fformat_5fbasic_5fcode_230',['PKT_FORMAT_BASIC_CODE',['../group___pkt_basic___private___defines.html#ga66d36f0e3bbf729283bb5863081d793d',1,'S2LP_PktBasic.c']]],
  ['pkt_5fformat_5fstack_5fcode_231',['PKT_FORMAT_STACK_CODE',['../group___pkt_stack___private___defines.html#ga20275c164fd792bc3c68d5b000492372',1,'S2LP_PktStack.c']]],
  ['pkt_5fformat_5fwmbus_5fcode_232',['PKT_FORMAT_WMBUS_CODE',['../group___pkt_w_mbus___private___defines.html#gac53ec16c779c0af7c528af79bb717896',1,'S2LP_PktWMbus.c']]],
  ['pkt_5fno_5fcrc_233',['PKT_NO_CRC',['../group___pkt_common___exported___types.html#gga2592690ce789502289a5420e09f781d3a52340bba7c637cbbd44e273ba015f36b',1,'S2LP_PacketHandler.h']]],
  ['pktbasicaddressesinit_234',['PktBasicAddressesInit',['../struct_pkt_basic_addresses_init.html',1,'']]],
  ['pktbasicinit_235',['PktBasicInit',['../struct_pkt_basic_init.html',1,'']]],
  ['pktcrcmode_236',['PktCrcMode',['../group___pkt_common___exported___types.html#ga2592690ce789502289a5420e09f781d3',1,'S2LP_PacketHandler.h']]],
  ['pktstackaddressesinit_237',['PktStackAddressesInit',['../struct_pkt_stack_addresses_init.html',1,'']]],
  ['pktstackinit_238',['PktStackInit',['../struct_pkt_stack_init.html',1,'']]],
  ['pktwmbusinit_239',['PktWMbusInit',['../struct_pkt_w_mbus_init.html',1,'']]],
  ['pl_240',['PL',['../struct_d_m_a___c_h___type.html#a3b1fd25e3ea55cce287a2cc7cde77b27',1,'DMA_CH_Type']]],
  ['platform_5fconfiguration_5fauto_2eh_241',['Platform_Configuration_auto.h',['../_platform___configuration__auto_8h.html',1,'']]],
  ['platform_5fconfiguration_5fmonarch_5fref_5fdesign_2eh_242',['Platform_Configuration_Monarch_Ref_Design.h',['../_platform___configuration___monarch___ref___design_8h.html',1,'']]],
  ['platform_5fconfiguration_5fnucleof0xx_2eh_243',['Platform_Configuration_NucleoF0xx.h',['../_platform___configuration___nucleo_f0xx_8h.html',1,'']]],
  ['platform_5fconfiguration_5fnucleof4xx_2eh_244',['Platform_Configuration_NucleoF4xx.h',['../_platform___configuration___nucleo_f4xx_8h.html',1,'']]],
  ['platform_5fconfiguration_5fnucleol0xx_2eh_245',['Platform_Configuration_NucleoL0xx.h',['../_platform___configuration___nucleo_l0xx_8h.html',1,'']]],
  ['platform_5fconfiguration_5fnucleol1xx_2eh_246',['Platform_Configuration_NucleoL1xx.h',['../_platform___configuration___nucleo_l1xx_8h.html',1,'']]],
  ['platform_5fconfiguration_5fsteval_5ffki001v1_2eh_247',['Platform_Configuration_STEVAL_FKI001V1.h',['../_platform___configuration___s_t_e_v_a_l___f_k_i001_v1_8h.html',1,'']]],
  ['platform_5fconfiguration_5fsteval_5fidb00xv2_2eh_248',['Platform_Configuration_STEVAL_IDB00xV2.h',['../_platform___configuration___s_t_e_v_a_l___i_d_b00x_v2_8h.html',1,'']]],
  ['pll_249',['PLL',['../struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf',1,'RCC_OscInitTypeDef']]],
  ['pll_20clock_20source_250',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_251',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pll_20configuration_252',['PLL Configuration',['../group___r_c_c___p_l_l___configuration.html',1,'']]],
  ['pll_20division_20factor_253',['PLL Division Factor',['../group___r_c_c___p_l_l___division___factor.html',1,'']]],
  ['pll_20multiplication_20factor_254',['PLL Multiplication Factor',['../group___r_c_c___p_l_l___multiplication___factor.html',1,'']]],
  ['pll_5fcp_5fisel_5fregmask_255',['PLL_CP_ISEL_REGMASK',['../_s2_l_p___regs_8h.html#adf7a639ad095fe79de6c36e0607c4e6e',1,'S2LP_Regs.h']]],
  ['pll_5fpfd_5fsplit_5fen_5fregmask_256',['PLL_PFD_SPLIT_EN_REGMASK',['../_s2_l_p___regs_8h.html#a8c5e7a71ed42b13a2d9f0863d78f61a9',1,'S2LP_Regs.h']]],
  ['pll_5ftimeout_5fvalue_257',['PLL_TIMEOUT_VALUE',['../group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de',1,'PLL_TIMEOUT_VALUE:&#160;stm32l0xx_hal_rcc.h'],['../group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de',1,'PLL_TIMEOUT_VALUE:&#160;stm32l1xx_hal_rcc.h']]],
  ['pll_5ftrig_258',['PLL_TRIG',['../group___radio___action_tag___bit_mask.html#ga269b4d868ef01d74f3fa6b1196f2d9ac',1,'BlueNRG1_radio.h']]],
  ['plldiv_259',['PLLDIV',['../struct_r_c_c___p_l_l_init_type_def.html#a2413e8425bd99ccf0e01ff7c516fce1a',1,'RCC_PLLInitTypeDef']]],
  ['plldiv_260',['PLLDiv',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#ad56cb5903f076d8f559641c22fe2c1f4',1,'LL_UTILS_PLLInitTypeDef']]],
  ['plli2son_5fbitnumber_261',['PLLI2SON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'PLLI2SON_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'PLLI2SON_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['pllmul_262',['PLLMUL',['../struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef',1,'RCC_PLLInitTypeDef']]],
  ['pllmul_263',['PLLMul',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#a1e7c22497d52fbfcd240d98c6a0ba7df',1,'LL_UTILS_PLLInitTypeDef']]],
  ['pllmultable_264',['PLLMulTable',['../group___s_t_m32_l0xx___system___exported__types.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable:&#160;system_stm32l0xx.c'],['../group___s_t_m32_l0xx___system___private___variables.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable:&#160;system_stm32l0xx.c'],['../group___s_t_m32_l1xx___system___exported__types.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable:&#160;system_stm32l0xx.c'],['../group___s_t_m32_l1xx___system___private___variables.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable:&#160;system_stm32l1xx.c']]],
  ['pllon_5fbitnumber_265',['PLLON_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64',1,'PLLON_BITNUMBER:&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64',1,'PLLON_BITNUMBER:&#160;stm32_hal_legacy.h']]],
  ['pllon_5fbitnumber_266',['PLLON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'PLLON_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'PLLON_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['pllsaion_5fbitnumber_267',['PLLSAION_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7',1,'PLLSAION_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7',1,'PLLSAION_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['pllsource_268',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_269',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0',1,'RCC_PLLInitTypeDef']]],
  ['plus_270',['I2C Extended Fast Mode Plus',['../group___i2_c_ex___fast_mode_plus.html',1,'']]],
  ['plus_20non_20inverting_20input_271',['COMP input plus (non-inverting input)',['../group___c_o_m_p___input_plus.html',1,'']]],
  ['plus_20on_20gpio_272',['Fast Mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['plus_20pulses_20definitions_273',['Smooth Calib Plus Pulses Definitions',['../group___r_t_c_ex___smooth___calib___plus___pulses___definitions.html',1,'']]],
  ['plus_20pulses_20definitions_274',['RTCEx Smooth calib Plus pulses Definitions',['../group___r_t_c_ex___smooth__calib___plus__pulses___definitions.html',1,'']]],
  ['pm_20definitions_275',['RTC AM PM Definitions',['../group___r_t_c___a_m___p_m___definitions.html',1,'']]],
  ['pm_5fconf0_5faddr_276',['PM_CONF0_ADDR',['../_s2_l_p___regs_8h.html#a04f6386d4ce8e4d17d357a21a9d9daf0',1,'S2LP_Regs.h']]],
  ['pm_5fconf1_5faddr_277',['PM_CONF1_ADDR',['../_s2_l_p___regs_8h.html#a2f8ef2262112f912fd94ebc64848fdf0',1,'S2LP_Regs.h']]],
  ['pm_5fconf2_5faddr_278',['PM_CONF2_ADDR',['../_s2_l_p___regs_8h.html#a92b4092d5b2430dcf214503a2d3797e0',1,'S2LP_Regs.h']]],
  ['pm_5fconf3_5faddr_279',['PM_CONF3_ADDR',['../_s2_l_p___regs_8h.html#ac8e8fe6bca2d3f6adef331ff270c58b1',1,'S2LP_Regs.h']]],
  ['pm_5fconf4_5faddr_280',['PM_CONF4_ADDR',['../_s2_l_p___regs_8h.html#abee5cabb213b04f65f3ecdd79ae59481',1,'S2LP_Regs.h']]],
  ['pm_5fcount_5fexpired_281',['PM_COUNT_EXPIRED',['../group___gpio___exported___types.html#gga32b0f7ba71811d0cff33699697f6c550afb0803b355c41f82d39ff18af34cea8f',1,'S2LP_Gpio.h']]],
  ['pmc_282',['PMC',['../struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a',1,'SYSCFG_TypeDef']]],
  ['pmode_5fbit_5fnumber_283',['PMODE_BIT_NUMBER',['../group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061',1,'PMODE_BIT_NUMBER:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061',1,'PMODE_BIT_NUMBER:&#160;stm32_hal_legacy.h']]],
  ['pmode_5fbitnumber_284',['PMODE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377',1,'PMODE_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377',1,'PMODE_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['pmu_5fana_5feng_5freg_285',['PMU_ANA_ENG_REG',['../system__bluenrg1_8c.html#ad1e0e1d2f5ede1a0a037fc72bd4c4d20',1,'system_bluenrg1.c']]],
  ['pmu_5fana_5fuser_5freg_286',['PMU_ANA_USER_REG',['../system__bluenrg1_8c.html#a2d604f7d504a4a21afefe97bdd594e3d',1,'system_bluenrg1.c']]],
  ['pmu_5fana_5fuser_5freset_5fvalue_287',['PMU_ANA_USER_RESET_VALUE',['../system__bluenrg1_8c.html#a12df897d7089ec3ee508b49381b8229c',1,'system_bluenrg1.c']]],
  ['pn9_5ftx_5fmode_288',['PN9_TX_MODE',['../group___pkt_common___exported___types.html#gga428bf8091a6accfdc8d963cd6d8ad9bda8f2308642f244056080ee7461607c3b9',1,'S2LP_PacketHandler.h']]],
  ['point_289',['Point',['../struct_h_t_s221___driver_version__st.html#ab627fe71de900e9bea10754074b01007',1,'HTS221_DriverVersion_st']]],
  ['point_20of_20view_290',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['pol_291',['POL',['../struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89',1,'CRC_TypeDef']]],
  ['polarity_292',['Polarity',['../group___c_o_m_p___output_polarity.html',1,'COMP output Polarity'],['../group___s_m_a_r_t_c_a_r_d___clock___polarity.html',1,'SMARTCARD Clock Polarity'],['../group___s_p_i___clock___polarity.html',1,'SPI Clock Polarity'],['../group___t_i_m___clear_input___polarity.html',1,'TIM Clear Input Polarity'],['../group___t_i_m___clock___polarity.html',1,'TIM Clock Polarity'],['../group___t_i_m___e_t_r___polarity.html',1,'TIM ETR Polarity'],['../group___t_i_m___input___capture___polarity.html',1,'TIM Input Capture Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity'],['../group___t_i_m___trigger___polarity.html',1,'TIM Trigger Polarity'],['../group___u_a_r_t___driver_enable___polarity.html',1,'UART DriverEnable Polarity'],['../group___u_s_a_r_t___clock___polarity.html',1,'USART Clock Polarity']]],
  ['polarity_293',['TIM Input Channel polarity',['../group___t_i_m___input___channel___polarity.html',1,'']]],
  ['polarity_20definition_294',['Clock Polarity Definition',['../group___s_p_i___clock___polarity___definition.html',1,'']]],
  ['polarity_20definitions_295',['RTC Output Polarity Definitions',['../group___r_t_c___output___polarity___definitions.html',1,'']]],
  ['polling_296',['Blocking mode Polling',['../group___blocking__mode___polling.html',1,'']]],
  ['polling_20based_20communications_20time_20out_20value_297',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['polynomial_298',['Default CRC generating polynomial',['../group___c_r_c___default___polynomial___value.html',1,'']]],
  ['polynomial_20is_20used_299',['Indicates whether or not default polynomial is used',['../group___c_r_c___default___polynomial.html',1,'']]],
  ['polynomial_20possible_20sizes_20actual_20definitions_300',['CRC polynomial possible sizes actual definitions',['../group___c_r_c___polynomial___size___definitions.html',1,'']]],
  ['polynomial_20sizes_20to_20configure_20the_20peripheral_301',['Polynomial sizes to configure the peripheral',['../group___c_r_c___polynomial___sizes.html',1,'']]],
  ['por_302',['POR',['../struct_c_k_g_e_n___b_l_e___type.html#a497053b84d20e5404d0809c41dc3b348',1,'CKGEN_BLE_Type::POR'],['../group___gpio___exported___types.html#gga32b0f7ba71811d0cff33699697f6c550ad65e629267df5fdedaef8709af31a380',1,'POR:&#160;S2LP_Gpio.h']]],
  ['position_20in_20cr1_20register_303',['Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['position_20in_20cr2_20register_304',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['position_5fval_305',['POSITION_VAL',['../group__system__bluenrg___exported___macros.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'POSITION_VAL:&#160;system_bluenrg.h'],['../group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'POSITION_VAL:&#160;stm32l1xx.h']]],
  ['possible_20sizes_20actual_20definitions_306',['CRC polynomial possible sizes actual definitions',['../group___c_r_c___polynomial___size___definitions.html',1,'']]],
  ['power_307',['POWER',['../struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7',1,'SDIO_TypeDef']]],
  ['power_308',['IRDA Low Power',['../group___i_r_d_a___low___power.html',1,'']]],
  ['power_20configuration_309',['DBGMCU Low Power Configuration',['../group___d_b_g_m_c_u___low___power___config.html',1,'']]],
  ['power_20management_310',['BlueNRG-1, BlueNRG-2 Low Power management',['../sleep_8h.html#Library',1,'']]],
  ['power_20mode_311',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['power_20mode_312',['COMP power mode',['../group___c_o_m_p___power_mode.html',1,'']]],
  ['power_20modes_20configuration_20functions_313',['Low Power modes configuration functions',['../group___p_w_r___exported___functions___group2.html',1,'']]],
  ['power_20timer_20connection_20definition_314',['COMP Low power timer connection definition',['../group___c_o_m_p___l_p_t_i_m_connection.html',1,'']]],
  ['power_5fdbm_315',['POWER_DBM',['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o___t_y_p_e_s.html#gac7346df9ff31bef6c80a3e8736600d05',1,'POWER_DBM:&#160;S2LP_AUX_FEM.h'],['../group___s2_l_p___a_u_x___f_e_m___a_u_t_o___t_y_p_e_s.html#gac7346df9ff31bef6c80a3e8736600d05',1,'POWER_DBM:&#160;S2LP_AUX_FEM.h']]],
  ['powermode_316',['PowerMode',['../struct_i_r_d_a___init_type_def.html#ad999103a24bf9607c6c44c75f7b30013',1,'IRDA_InitTypeDef']]],
  ['poweroff_317',['PowerOff',['../struct_p_r_e_s_s_u_r_e___drv_type_def.html#aee7407d32d3300d8a98d729c589ec4aa',1,'PRESSURE_DrvTypeDef']]],
  ['powerupfirstpacket_318',['powerUpfirstPacket',['../struct_radio_global_parameters__t.html#a4c1f50f2daf81225cf97e9a601097439',1,'RadioGlobalParameters_t']]],
  ['ppp_20aliased_20defines_20maintained_20for_20legacy_20purpose_319',['HAL PPP Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___defines.html',1,'']]],
  ['ppp_20aliased_20functions_20maintained_20for_20legacy_20purpose_320',['HAL PPP Aliased Functions maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___functions.html',1,'']]],
  ['ppp_20aliased_20macros_20maintained_20for_20legacy_20purpose_321',['HAL PPP Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___macros.html',1,'']]],
  ['pqi_5fabove_5fthreshold_322',['PQI_ABOVE_THRESHOLD',['../group___timer___exported___types.html#ggad65a147ca62da79b9550f0696ff3fdf9ae615f27517cf42e5aefd815458ae41d0',1,'S2LP_Timer.h']]],
  ['pqi_5fregmask_323',['PQI_REGMASK',['../_s2_l_p___regs_8h.html#ada35f55db4653bcd1a415a433cc49466',1,'S2LP_Regs.h']]],
  ['pqi_5fth_5fregmask_324',['PQI_TH_REGMASK',['../_s2_l_p___regs_8h.html#a140ae6fc54e940c1880897061da701be',1,'S2LP_Regs.h']]],
  ['pqi_5ftimeout_5fmask_5fregmask_325',['PQI_TIMEOUT_MASK_REGMASK',['../_s2_l_p___regs_8h.html#abb32ec2563888ac6c2a5678d42d7a189',1,'S2LP_Regs.h']]],
  ['pr_326',['PR',['../struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af',1,'EXTI_TypeDef::PR'],['../struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef::PR']]],
  ['pre_20arm_20status_327',['FIREWALL pre arm status',['../group___f_i_r_e_w_a_l_l___pre___arm.html',1,'']]],
  ['preamble_5flen_5f7_5f0_5fregmask_328',['PREAMBLE_LEN_7_0_REGMASK',['../_s2_l_p___regs_8h.html#a0e59406df523855d961d480f8555fd04',1,'S2LP_Regs.h']]],
  ['preamble_5flen_5f9_5f8_5fregmask_329',['PREAMBLE_LEN_9_8_REGMASK',['../_s2_l_p___regs_8h.html#ad3d19e05f197c71602e52a2a14d3a1b1',1,'S2LP_Regs.h']]],
  ['preamble_5fsel_5fregmask_330',['PREAMBLE_SEL_REGMASK',['../_s2_l_p___regs_8h.html#a0958214d333f3d618e5285f2af993872',1,'S2LP_Regs.h']]],
  ['precharge_20duration_20definitions_331',['RTCEx Tamper Pin Precharge Duration Definitions',['../group___r_t_c_ex___tamper___pin___precharge___duration___definitions.html',1,'']]],
  ['prechargeduration_332',['PrechargeDuration',['../struct_r_t_c___tamper_type_def.html#a6fbac45841d9d2d878199a440449a416',1,'RTC_TamperTypeDef']]],
  ['predivider_333',['Asynchronous Predivider',['../group___r_t_c___asynchronous___predivider.html',1,'']]],
  ['preemption_20priority_20group_334',['Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'CORTEX Preemption Priority Group'],['../group___c_o_r_t_e_x___preemption___priority___group___macro.html',1,'CORTEX Preemption Priority Group']]],
  ['preemption_20priority_20group_20definitions_335',['Preemption Priority Group Definitions',['../group___preemption___priority___definitions.html',1,'']]],
  ['prefetch_5fenable_336',['PREFETCH_ENABLE',['../stm32l0xx__hal__conf__template_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'PREFETCH_ENABLE:&#160;stm32l0xx_hal_conf_template.h'],['../stm32l1xx__hal__conf__template_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'PREFETCH_ENABLE:&#160;stm32l1xx_hal_conf_template.h']]],
  ['preload_337',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['preparedmatx_338',['prepareDmaTx',['../group___s_d_k___e_v_a_l___com___private___functions.html#ga13d893e65824a9cd4191617364b38735',1,'SDK_EVAL_Com_DMA.c']]],
  ['prer_339',['PRER',['../struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['preread_5fenable_340',['PREREAD_ENABLE',['../stm32l0xx__hal__conf__template_8h.html#a13e4db28113d4510509e860f7b346dc9',1,'stm32l0xx_hal_conf_template.h']]],
  ['prescaler_341',['Prescaler',['../group___a_d_c___clock_prescaler.html',1,'ADC Clock Prescaler'],['../group___i_w_d_g___prescaler.html',1,'IWDG Prescaler'],['../group___r_c_c___m_c_ox___clock___prescaler.html',1,'MCO Clock Prescaler'],['../struct_i_r_d_a___init_type_def.html#a5c9d1e760b400d2502c03b0391606f90',1,'IRDA_InitTypeDef::Prescaler'],['../struct_i_w_d_g___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'IWDG_InitTypeDef::Prescaler'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#a5c9d1e760b400d2502c03b0391606f90',1,'SMARTCARD_InitTypeDef::Prescaler'],['../struct_t_i_m___base___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIM_Base_InitTypeDef::Prescaler'],['../struct_w_w_d_g___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'WWDG_InitTypeDef::Prescaler'],['../struct_s_m_a_r_t_c_a_r_d___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'SMARTCARD_InitTypeDef::Prescaler'],['../group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html',1,'RTC HSE Prescaler'],['../group___s_m_a_r_t_c_a_r_d___prescaler.html',1,'SMARTCARD Prescaler'],['../group___s_p_i___baud_rate___prescaler.html',1,'SPI BaudRate Prescaler'],['../group___t_i_m___clear_input___prescaler.html',1,'TIM Clear Input Prescaler'],['../group___t_i_m___clock___prescaler.html',1,'TIM Clock Prescaler'],['../group___t_i_m___e_t_r___prescaler.html',1,'TIM ETR Prescaler'],['../group___t_i_m___input___capture___prescaler.html',1,'TIM Input Capture Prescaler'],['../group___t_i_m___trigger___prescaler.html',1,'TIM Trigger Prescaler'],['../group___w_w_d_g___prescaler.html',1,'WWDG Prescaler']]],
  ['prescaler_20selection_342',['RCCEx TIM Prescaler Selection',['../group___r_c_c_ex___t_i_m___p_rescaler___selection.html',1,'']]],
  ['pressure_5fcomponenttypedef_343',['PRESSURE_ComponentTypeDef',['../group___p_r_e_s_s_u_r_e___exported___types.html#gaa4fecfb31344992428b83c0442a77b1f',1,'LPS25HB.h']]],
  ['pressure_5fdrvexttypedef_344',['PRESSURE_DrvExtTypeDef',['../struct_p_r_e_s_s_u_r_e___drv_ext_type_def.html',1,'']]],
  ['pressure_5fdrvtypedef_345',['PRESSURE_DrvTypeDef',['../struct_p_r_e_s_s_u_r_e___drv_type_def.html',1,'']]],
  ['pressure_5ferror_346',['PRESSURE_ERROR',['../group___p_r_e_s_s_u_r_e___exported___types.html#gga0b130bbbf03de99541cd4bccd5a6d908a4a83f7a4c5fed9f805cd4a21e3772c57',1,'LPS25HB.h']]],
  ['pressure_5fexported_5ftypes_347',['PRESSURE_Exported_Types',['../group___p_r_e_s_s_u_r_e___exported___types.html',1,'']]],
  ['pressure_5finittypedef_348',['PRESSURE_InitTypeDef',['../struct_p_r_e_s_s_u_r_e___init_type_def.html',1,'']]],
  ['pressure_5flps25h_5fcomponent_349',['PRESSURE_LPS25H_COMPONENT',['../group___p_r_e_s_s_u_r_e___exported___types.html#ggaa4fecfb31344992428b83c0442a77b1fa62e7dd8b6ad63e56ec9a3c5d81a80e9a',1,'LPS25HB.h']]],
  ['pressure_5flps25hb_5fdil24_5fcomponent_350',['PRESSURE_LPS25HB_DIL24_COMPONENT',['../group___p_r_e_s_s_u_r_e___exported___types.html#ggaa4fecfb31344992428b83c0442a77b1fa5ec9dce7b39fcf59575fb7e72a6e4ec2',1,'LPS25HB.h']]],
  ['pressure_5fnone_5fcomponent_351',['PRESSURE_NONE_COMPONENT',['../group___p_r_e_s_s_u_r_e___exported___types.html#ggaa4fecfb31344992428b83c0442a77b1fad0878d58680bcf3635f3eb6f40ba47f4',1,'LPS25HB.h']]],
  ['pressure_5fnot_5fimplemented_352',['PRESSURE_NOT_IMPLEMENTED',['../group___p_r_e_s_s_u_r_e___exported___types.html#gga0b130bbbf03de99541cd4bccd5a6d908a868f4f0175c4dcf0da31144eec3f6f96',1,'LPS25HB.h']]],
  ['pressure_5fok_353',['PRESSURE_OK',['../group___p_r_e_s_s_u_r_e___exported___types.html#gga0b130bbbf03de99541cd4bccd5a6d908accd28a9b34ed1b9a9260a9c42275c1dd',1,'LPS25HB.h']]],
  ['pressure_5fstatustypedef_354',['PRESSURE_StatusTypeDef',['../group___p_r_e_s_s_u_r_e___exported___types.html#ga0b130bbbf03de99541cd4bccd5a6d908',1,'LPS25HB.h']]],
  ['pressure_5ftimeout_355',['PRESSURE_TIMEOUT',['../group___p_r_e_s_s_u_r_e___exported___types.html#gga0b130bbbf03de99541cd4bccd5a6d908a1623370f7a2a51955fb905c8ff435d7b',1,'LPS25HB.h']]],
  ['pressureresolution_356',['PressureResolution',['../struct_p_r_e_s_s_u_r_e___init_type_def.html#a247cb1f33a2d5a42272de8db6ae09465',1,'PRESSURE_InitTypeDef']]],
  ['previousstate_357',['PreviousState',['../struct_____i2_c___handle_type_def.html#aa74abfd1a56073ae8c2c826db1be0628',1,'__I2C_HandleTypeDef::PreviousState'],['../struct_____s_m_b_u_s___handle_type_def.html#aa74abfd1a56073ae8c2c826db1be0628',1,'__SMBUS_HandleTypeDef::PreviousState']]],
  ['prgkeyr_358',['PRGKEYR',['../struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad',1,'FLASH_TypeDef']]],
  ['print_5fuint64_359',['print_uint64',['../uint64_8h.html#a8d23be9da2eb74184ec502e4ecf83bc4',1,'uint64.h']]],
  ['priority_360',['Priority',['../struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70',1,'DMA_InitTypeDef']]],
  ['priority_20group_361',['Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'CORTEX Preemption Priority Group'],['../group___c_o_r_t_e_x___preemption___priority___group___macro.html',1,'CORTEX Preemption Priority Group']]],
  ['priority_20group_20definitions_362',['Preemption Priority Group Definitions',['../group___preemption___priority___definitions.html',1,'']]],
  ['priority_20level_363',['DMA Priority level',['../group___d_m_a___priority__level.html',1,'']]],
  ['priority_20level_20definitions_364',['Priority Level Definitions',['../group___d_m_a___priority___level___definitions.html',1,'']]],
  ['private_365',['Private',['../group___d_a_c_ex___private.html',1,'DACEx Private'],['../group___d_m_a___private.html',1,'DMA Private'],['../group___f_i_r_e_w_a_l_l___private.html',1,'FIREWALL Private'],['../group___g_p_i_o___private.html',1,'GPIO Private'],['../group___h_a_l___private.html',1,'HAL Private'],['../group___p_w_r___private.html',1,'PWR Private'],['../group___p_w_r_ex___private.html',1,'PWREx Private']]],
  ['private_20constants_366',['Private Constants',['../group___a_d_c_ex___private___constants.html',1,'ADCEx Private Constants'],['../group___c_o_m_p___private___constants.html',1,'COMP Private Constants'],['../group___g_p_i_o___private___constants.html',1,'GPIO Private Constants'],['../group___i2_c_ex___private___constants.html',1,'I2C Extended Private Constants'],['../group___i2_c___private___constants.html',1,'I2C Private Constants'],['../group___i_r_d_a___private___constants.html',1,'IRDA Private Constants'],['../group___i_w_d_g___private___constants.html',1,'IWDG Private Constants'],['../group___a_d_c___private___constants.html',1,'Private Constants'],['../group___r_t_c___private___constants.html',1,'RTC Private Constants'],['../group___r_t_c_ex___private___constants.html',1,'RTCEx Private Constants'],['../group___s_m_a_r_t_c_a_r_d___private___constants.html',1,'SMARTCARD Private Constants'],['../group___t_i_m___private___constants.html',1,'TIM Private Constants'],['../group___u_a_r_t___private___constants.html',1,'UART Private Constants'],['../group___u_s_a_r_t___private___constants.html',1,'USART Private Constants'],['../group___u_t_i_l_s___l_l___private___constants.html',1,'UTILS Private Constants']]],
  ['private_20defines_367',['Private Defines',['../group___commands___private___defines.html',1,'Commands Private Defines'],['../group___csma___private___defines.html',1,'CSMA Private Defines'],['../group___fifo___private___defines.html',1,'FIFO Private Defines'],['../group___general___private___defines.html',1,'General Private Defines'],['../group___pkt_basic___private___defines.html',1,'Pkt Basic Private Defines'],['../group___pkt_common___private___defines.html',1,'Pkt Common Private Defines'],['../group___pkt_stack___private___defines.html',1,'Pkt STack Private Defines'],['../group___pkt_w_mbus___private___defines.html',1,'Pkt WMBUS Private Defines'],['../group___d_m_a___private___defines.html',1,'Private Defines'],['../group___f_l_a_s_h___private___defines.html',1,'Private Defines'],['../group___g_p_i_o___private___defines.html',1,'Private Defines'],['../group___i2_c___private___defines.html',1,'Private Defines'],['../group___m_f_t___private___defines.html',1,'Private Defines'],['../group___p_k_a___private___defines.html',1,'Private Defines'],['../group___r_n_g___private___defines.html',1,'Private Defines'],['../group___r_t_c___private___defines.html',1,'Private Defines'],['../group___s_p_i___private___defines.html',1,'Private Defines'],['../group___sys_ctrl___private___defines.html',1,'Private Defines'],['../group___u_a_r_t___private___defines.html',1,'Private Defines'],['../group___w_d_g___private___defines.html',1,'Private Defines'],['../group___qi___private___defines.html',1,'QI Private Defines'],['../group___radio___private___defines.html',1,'Radio Private Defines'],['../group___s_d_k___e_v_a_l___button___private___defines.html',1,'SDK EVAL Button Private Defines'],['../group___s_d_k___e_v_a_l___com___private___defines.html',1,'SDK EVAL Com Private Defines'],['../group___s_d_k___e_v_a_l___led___private___defines.html',1,'SDK EVAL Led Private Defines'],['../group___s_d_k___e_v_a_l___timers___private___defines.html',1,'SDK EVAL Timers Private Defines'],['../group___s_d_k___u_t_i_l_s___timers___private___defines.html',1,'SDK UTILS Timers Private Defines'],['../group___timer___private___defines.html',1,'Timer Private Defines'],['../group___types___private___defines.html',1,'Types Private Defines']]],
  ['private_20function_20prototypes_368',['Private Function Prototypes',['../group___commands___private___function_prototypes.html',1,'Commands Private Function Prototypes'],['../group___fifo___private___function_prototypes.html',1,'FIFO Private Function Prototypes'],['../group___general___private___function_prototypes.html',1,'General Private Function Prototypes'],['../group___pkt_common___private___function_prototypes.html',1,'Pkt Common Private Function Prototypes'],['../group___d_m_a___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___g_p_i_o___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___i2_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___m_f_t___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___r_n_g___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___r_t_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___s_p_i___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___sys_ctrl___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___u_a_r_t___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___w_d_g___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___m_i_s_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___qi___private___function_prototypes.html',1,'QI Private Function Prototypes'],['../group___radio___private___function_prototypes.html',1,'Radio Private Function Prototypes'],['../group___s_d_k___e_v_a_l___button___private___function_prototypes.html',1,'SDK EVAL Button Private Function Prototypes'],['../group___s_d_k___e_v_a_l___com___private___function_prototypes.html',1,'SDK EVAL Com Private Function Prototypes'],['../group___s_d_k___e_v_a_l___led___private___function_prototypes.html',1,'SDK EVAL Led Private Function Prototypes'],['../group___s_d_k___e_v_a_l___timers___private___function_prototypes.html',1,'SDK EVAL Timers Private Function Prototypes'],['../group___s_d_k___u_t_i_l_s___timers___private___function_prototypes.html',1,'SDK UTILS Timers Private Function Prototypes'],['../group___timer___private___function_prototypes.html',1,'Timer Private Function Prototypes']]],
  ['private_20functionprototypes_369',['Private FunctionPrototypes',['../group___csma___private___function_prototypes.html',1,'CSMA Private FunctionPrototypes'],['../group___types___private___function_prototypes.html',1,'Types Private FunctionPrototypes']]],
  ['private_20functions_370',['Private Functions',['../group___commands___private___functions.html',1,'Commands Private Functions'],['../group___c_o_r_t_e_x___private___functions.html',1,'CORTEX Private Functions'],['../group___csma___private___functions.html',1,'CSMA Private Functions'],['../group___fifo___private___functions.html',1,'FIFO Private Functions'],['../group___general___private___functions.html',1,'General Private Functions'],['../group___gpio___private___functions.html',1,'GPIO Private Functions'],['../group___i2_c_ex___private___functions.html',1,'I2C Extended Private Functions'],['../group___i2_c___private___functions.html',1,'I2C Private Functions'],['../group___i_r_d_a___private___functions.html',1,'IRDA Private Functions'],['../group___pkt_basic___private___functions.html',1,'Pkt Basic Private Functions'],['../group___pkt_common___private___functions.html',1,'Pkt Common Private Functions'],['../group___pkt_stack___private___functions.html',1,'Pkt STack Private Functions'],['../group___pkt_w_mbus___private___functions.html',1,'Pkt WMBUS Private Functions'],['../group___radio___private___functions.html',1,'Private Functions'],['../group___a_d_c___private___function.html',1,'Private Functions'],['../group___d_m_a___private___functions.html',1,'Private Functions'],['../group___f_l_a_s_h___private___functions.html',1,'Private Functions'],['../group___g_p_i_o___private___functions.html',1,'Private Functions'],['../group___p_k_a___private___functions.html',1,'Private Functions'],['../group___r_n_g___private___functions.html',1,'Private Functions'],['../group___s_p_i___private___functions.html',1,'Private Functions'],['../group___w_d_g___private___functions.html',1,'Private Functions'],['../group___qi___private___functions.html',1,'QI Private Functions'],['../group___r_t_c___private___functions.html',1,'RTC Private Functions'],['../group___s2_l_p___c_o_r_e___g_p_i_o___private___functions.html',1,'S2LP_CORE_GPIO Private Functions'],['../group___s_d_k___e_v_a_l___button___private___functions.html',1,'SDK EVAL Button Private Functions'],['../group___s_d_k___e_v_a_l___com___private___functions.html',1,'SDK EVAL Com Private Functions'],['../group___s_d_k___e_v_a_l___led___private___functions.html',1,'SDK EVAL Led Private Functions'],['../group___s_d_k___e_v_a_l___timers___private___functions.html',1,'SDK EVAL Timers Private Functions'],['../group___s_d_k___u_t_i_l_s___timers___private___functions.html',1,'SDK UTILS Timers Private Functions'],['../group___s_m_a_r_t_c_a_r_d___private___functions.html',1,'SMARTCARD Private Functions'],['../group___s_m_b_u_s___private___functions.html',1,'SMBUS Private Functions'],['../group___t_i_m___private___functions.html',1,'TIM Private Functions'],['../group___timer___private___functions.html',1,'Timer Private Functions'],['../group___types___private___functions.html',1,'Types Private Functions'],['../group___u_a_r_t___private___functions.html',1,'UART Private Functions'],['../group___u_s_a_r_t___private___functions.html',1,'USART Private Functions']]],
  ['private_20macro_371',['Private Macro',['../group___a_d_c_ex___private___macro.html',1,'ADCEx Private Macro'],['../group___c_o_m_p___private___macro.html',1,'COMP Private Macro'],['../group___c_o_m_p_ex___private___macro.html',1,'COMP Private Macro']]],
  ['private_20macros_372',['Private Macros',['../group___a_d_c_ex___private___macros.html',1,'ADCEx Private Macros'],['../group___commands___private___macros.html',1,'Commands Private Macros'],['../group___c_o_m_p___private___macros.html',1,'COMP Private Macros'],['../group___c_o_r_t_e_x___private___macros.html',1,'CORTEX Private Macros'],['../group___c_r_c_ex___private___macros.html',1,'CRC Extended Private Macros'],['../group___c_r_c___private___macros.html',1,'CRC Private Macros'],['../group___csma___private___macros.html',1,'CSMA Private Macros'],['../group___d_a_c___private___macros.html',1,'DAC Private Macros'],['../group___fifo___private___macros.html',1,'FIFO Private Macros'],['../group___general___private___macros.html',1,'General Private Macros'],['../group___gpio___private___macros.html',1,'GPIO Private Macros'],['../group___g_p_i_o_ex___private___macros.html',1,'GPIOEx Private Macros'],['../group___i2_c_ex___private___macro.html',1,'I2C Extended Private Macros'],['../group___i2_c___private___macro.html',1,'I2C Private Macros'],['../group___i_r_d_a___private___macros.html',1,'IRDA Private Macros'],['../group___i_r_d_a_ex___private___macros.html',1,'IRDAEx Private Macros'],['../group___i_w_d_g___private___macros.html',1,'IWDG Private Macros'],['../group___pkt_basic___private___macros.html',1,'Pkt Basic Private Macros'],['../group___pkt_common___private___macros.html',1,'Pkt Common Private Macros'],['../group___pkt_stack___private___macros.html',1,'Pkt STack Private Macros'],['../group___pkt_w_mbus___private___macros.html',1,'Pkt WMBUS Private Macros'],['../group___a_d_c___private___macros.html',1,'Private Macros'],['../group___d_m_a___private___macros.html',1,'Private Macros'],['../group___f_l_a_s_h___private___macros.html',1,'Private Macros'],['../group___g_p_i_o___private___macros.html',1,'Private Macros'],['../group___i2_c___private___macros.html',1,'Private Macros'],['../group___m_f_t___private___macros.html',1,'Private Macros'],['../group___p_k_a___private___macros.html',1,'Private Macros'],['../group___r_n_g___private___macros.html',1,'Private Macros'],['../group___r_t_c___private___macros.html',1,'Private Macros'],['../group___s_p_i___private___macros.html',1,'Private Macros'],['../group___sys_ctrl___private___macros.html',1,'Private Macros'],['../group___u_a_r_t___private___macros.html',1,'Private Macros'],['../group___w_d_g___private___macros.html',1,'Private Macros'],['../group___m_i_s_c___private___macros.html',1,'Private Macros'],['../group___p_w_r___private___macros.html',1,'PWR Private Macros'],['../group___qi___private___macros.html',1,'QI Private Macros'],['../group___radio___private___macros.html',1,'Radio Private Macros'],['../group___r_t_c_ex___private___macros.html',1,'RTCEx Private Macros'],['../group___s_d_k___e_v_a_l___button___private___macros.html',1,'SDK EVAL Button Private Macros'],['../group___s_d_k___e_v_a_l___com___private___macros.html',1,'SDK EVAL Com Private Macros'],['../group___s_d_k___e_v_a_l___led___private___macros.html',1,'SDK EVAL Led Private Macros'],['../group___s_d_k___e_v_a_l___timers___private___macros.html',1,'SDK EVAL Timers Private Macros'],['../group___s_d_k___u_t_i_l_s___timers___private___macros.html',1,'SDK UTILS Timers Private Macros'],['../group___s_m_a_r_t_c_a_r_d_ex___private___macros.html',1,'SMARTCARD Extended Private Macros'],['../group___s_m_a_r_t_c_a_r_d___private___macros.html',1,'SMARTCARD Private Macros'],['../group___s_m_b_u_s___private___macro.html',1,'SMBUS Private Macros'],['../group___t_i_m_ex___private___macros.html',1,'TIM Extended Private Macros'],['../group___t_i_m___private___macros.html',1,'TIM Private Macros'],['../group___timer___private___macros.html',1,'Timer Private Macros'],['../group___types___private___macros.html',1,'Types Private Macros'],['../group___u_a_r_t_ex___private___macros.html',1,'UARTEx Private Macros'],['../group___u_s_a_r_t___private___macros.html',1,'USART Private Macros'],['../group___u_s_a_r_t_ex___private___macros.html',1,'USARTEx Private Macros'],['../group___u_t_i_l_s___l_l___private___macros.html',1,'UTILS Private Macros'],['../group___w_w_d_g___private___macros.html',1,'WWDG Private Macros']]],
  ['private_20macros_20to_20check_20input_20parameters_373',['Private macros to check input parameters',['../group___i2_c___i_s___r_t_c___definitions.html',1,'I2C Private macros to check input parameters'],['../group___r_t_c_ex___i_s___r_t_c___definitions.html',1,'Private macros to check input parameters'],['../group___r_t_c___i_s___r_t_c___definitions.html',1,'RTC Private macros to check input parameters']]],
  ['private_20macros_20to_20check_20input_20parameters_374',['COMP private macros to check input parameters',['../group___c_o_m_p___i_s___c_o_m_p___definitions.html',1,'']]],
  ['private_20macros_20to_20get_20exti_20line_20associated_20with_20comparators_375',['COMP private macros to get EXTI line associated with comparators',['../group___c_o_m_p___g_e_t___e_x_t_i___l_i_n_e.html',1,'']]],
  ['private_20type_20definitions_376',['Private Type Definitions',['../group___d_m_a___private___types_definitions.html',1,'Private Type Definitions'],['../group___g_p_i_o___private___types_definitions.html',1,'Private Type Definitions']]],
  ['private_20types_377',['Private Types',['../group___a_d_c___private___types.html',1,'']]],
  ['private_20types_20definitions_378',['Private Types Definitions',['../group___fifo___private___types_definitions.html',1,'FIFO Private Types Definitions'],['../group___general___private___types_definitions.html',1,'General Private Types Definitions'],['../group___pkt_common___private___types_definitions.html',1,'Pkt Common Private Types Definitions'],['../group___f_l_a_s_h___private___types_definitions.html',1,'Private Types Definitions'],['../group___i2_c___private___types_definitions.html',1,'Private Types Definitions'],['../group___m_f_t___private___types_definitions.html',1,'Private Types Definitions'],['../group___p_k_a___private___types_definitions.html',1,'Private Types Definitions'],['../group___r_n_g___private___types_definitions.html',1,'Private Types Definitions'],['../group___r_t_c___private___types_definitions.html',1,'Private Types Definitions'],['../group___s_p_i___private___types_definitions.html',1,'Private Types Definitions'],['../group___sys_ctrl___private___types_definitions.html',1,'Private Types Definitions'],['../group___u_a_r_t___private___types_definitions.html',1,'Private Types Definitions'],['../group___w_d_g___private___types_definitions.html',1,'Private Types Definitions'],['../group___m_i_s_c___private___types_definitions.html',1,'Private Types Definitions'],['../group___qi___private___types_definitions.html',1,'QI Private Types Definitions'],['../group___s_d_k___e_v_a_l___button___private___types_definitions.html',1,'SDK EVAL Button Private Types Definitions'],['../group___s_d_k___e_v_a_l___com___private___types_definitions.html',1,'SDK EVAL Com Private Types Definitions'],['../group___s_d_k___e_v_a_l___led___private___types_definitions.html',1,'SDK EVAL Led Private Types Definitions'],['../group___s_d_k___e_v_a_l___timers___private___types_definitions.html',1,'SDK EVAL Timers Private Types Definitions'],['../group___s_d_k___u_t_i_l_s___timers___private___types_definitions.html',1,'SDK UTILS Timers Private Types Definitions'],['../group___timer___private___types_definitions.html',1,'Timer Private Types Definitions'],['../group___types___private___types_definitions.html',1,'Types Private Types Definitions']]],
  ['private_20typesdefinitions_379',['Private TypesDefinitions',['../group___commands___private___types_definitions.html',1,'Commands Private TypesDefinitions'],['../group___csma___private___types_definitions.html',1,'CSMA Private TypesDefinitions']]],
  ['private_20variables_380',['Private Variables',['../group___commands___private___variables.html',1,'Commands Private Variables'],['../group___csma___private___variables.html',1,'CSMA Private Variables'],['../group___fifo___private___variables.html',1,'FIFO Private Variables'],['../group___general___private___variables.html',1,'General Private Variables'],['../group___pkt_common___private___variables.html',1,'Pkt Common Private Variables'],['../group___pkt_w_mbus___private___variables.html',1,'Pkt WMBUS Private Variables'],['../group___a_d_c___private___variables.html',1,'Private Variables'],['../group___d_m_a___private___variables.html',1,'Private Variables'],['../group___f_l_a_s_h___private___variables.html',1,'Private Variables'],['../group___g_p_i_o___private___variables.html',1,'Private Variables'],['../group___i2_c___private___variables.html',1,'Private Variables'],['../group___m_f_t___private___variables.html',1,'Private Variables'],['../group___p_k_a___private___variables.html',1,'Private Variables'],['../group___radio___private___variables.html',1,'Private Variables'],['../group___r_n_g___private___variables.html',1,'Private Variables'],['../group___r_t_c___private___variables.html',1,'Private Variables'],['../group___s_p_i___private___variables.html',1,'Private Variables'],['../group___sys_ctrl___private___variables.html',1,'Private Variables'],['../group___u_a_r_t___private___variables.html',1,'Private Variables'],['../group___w_d_g___private___variables.html',1,'Private Variables'],['../group___m_i_s_c___private___variables.html',1,'Private Variables'],['../group___qi___private___variables.html',1,'QI Private Variables'],['../group___s_d_k___e_v_a_l___com___private___variables.html',1,'SDK EVAL Com Private Variables'],['../group___s_d_k___e_v_a_l___timers___private___variables.html',1,'SDK EVAL Timers Private Variables'],['../group___s_d_k___u_t_i_l_s___timers___private___variables.html',1,'SDK UTILS Timers Private Variables'],['../group___timer___private___variables.html',1,'Timer Private Variables'],['../group___types___private___variables.html',1,'Types Private Variables']]],
  ['proc_5fend_381',['PROC_END',['../struct_p_k_a___type.html#a2649eca123ef8f26302afbcac1566336',1,'PKA_Type']]],
  ['procedureongoing_382',['ProcedureOnGoing',['../struct_f_l_a_s_h___process_type_def.html#a5e0516d2d3654cef74de4ed427c16d26',1,'FLASH_ProcessTypeDef']]],
  ['procend_5fen_383',['PROCEND_EN',['../struct_p_k_a___type.html#a8dd342ab6a079b657236172f9ce23ad4',1,'PKA_Type']]],
  ['product_384',['PRODUCT',['../struct_c_k_g_e_n___s_o_c___type.html#a139d3b4f8fa94ebcf0bda2fb84b1a2d3',1,'CKGEN_SOC_Type']]],
  ['program_385',['FLASH Type Program',['../group___f_l_a_s_h___type___program.html',1,'']]],
  ['program_20data_386',['FLASHEx Type Program Data',['../group___f_l_a_s_h_ex___type___program___data.html',1,'']]],
  ['properly_20handle_20a_20wakeup_20source_20from_20a_20wakeup_20gpio_20io9_2010_2011_2012_2013_20for_20which_20an_20interrupt_20is_20also_20expected_387',['How to properly handle a wakeup source from a wakeup GPIO (IO9, 10,11,12,13) for which an interrupt is also expected ?',['../sleep_8h.html#Wakeup_Reason',1,'']]],
  ['properly_20handle_20device_20entering_20in_20the_20sleep_20mode_20with_20a_20wakeup_20source_20from_20gpio_20active_388',['How to properly handle device entering in the Sleep mode with a wakeup source from GPIO active?',['../sleep_8h.html#Wakeup_WFI',1,'']]],
  ['protection_389',['FLASHEx Option Bytes Read Protection',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html',1,'']]],
  ['protection1_390',['FLASHEx Option Bytes Write Protection1',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html',1,'']]],
  ['protocol0_5faddr_391',['PROTOCOL0_ADDR',['../_s2_l_p___regs_8h.html#a80cc63871ea002b949f15f1214e87751',1,'S2LP_Regs.h']]],
  ['protocol1_5faddr_392',['PROTOCOL1_ADDR',['../_s2_l_p___regs_8h.html#a52940c0ecba2884ead739af87de5330a',1,'S2LP_Regs.h']]],
  ['protocol2_5faddr_393',['PROTOCOL2_ADDR',['../_s2_l_p___regs_8h.html#a815d99c5243a4dceffab61b324455f6b',1,'S2LP_Regs.h']]],
  ['prototypes_394',['Prototypes',['../group___commands___private___function_prototypes.html',1,'Commands Private Function Prototypes'],['../group___fifo___private___function_prototypes.html',1,'FIFO Private Function Prototypes'],['../group___general___private___function_prototypes.html',1,'General Private Function Prototypes'],['../group___pkt_common___private___function_prototypes.html',1,'Pkt Common Private Function Prototypes'],['../group___d_m_a___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___g_p_i_o___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___i2_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___m_f_t___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___r_n_g___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___r_t_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___s_p_i___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___sys_ctrl___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___u_a_r_t___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___w_d_g___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___m_i_s_c___private___function_prototypes.html',1,'Private Function Prototypes'],['../group___qi___private___function_prototypes.html',1,'QI Private Function Prototypes'],['../group___radio___private___function_prototypes.html',1,'Radio Private Function Prototypes'],['../group___s_d_k___e_v_a_l___button___private___function_prototypes.html',1,'SDK EVAL Button Private Function Prototypes'],['../group___s_d_k___e_v_a_l___com___private___function_prototypes.html',1,'SDK EVAL Com Private Function Prototypes'],['../group___s_d_k___e_v_a_l___led___private___function_prototypes.html',1,'SDK EVAL Led Private Function Prototypes'],['../group___s_d_k___e_v_a_l___timers___private___function_prototypes.html',1,'SDK EVAL Timers Private Function Prototypes'],['../group___s_d_k___u_t_i_l_s___timers___private___function_prototypes.html',1,'SDK UTILS Timers Private Function Prototypes'],['../group___timer___private___function_prototypes.html',1,'Timer Private Function Prototypes']]],
  ['provate_20defines_395',['Provate Defines',['../group___m_i_s_c___private___defines.html',1,'']]],
  ['prxbuffptr_396',['pRxBuffPtr',['../struct_i_r_d_a___handle_type_def.html#a3703562f94258ed34c57b3e5d3262e11',1,'IRDA_HandleTypeDef::pRxBuffPtr'],['../struct_____s_m_a_r_t_c_a_r_d___handle_type_def.html#a3703562f94258ed34c57b3e5d3262e11',1,'__SMARTCARD_HandleTypeDef::pRxBuffPtr'],['../group___s_t_m32_l1xx___h_a_l___driver.html#ga3703562f94258ed34c57b3e5d3262e11',1,'__SPI_HandleTypeDef::pRxBuffPtr'],['../struct_____u_a_r_t___handle_type_def.html#a3703562f94258ed34c57b3e5d3262e11',1,'__UART_HandleTypeDef::pRxBuffPtr'],['../struct_____u_s_a_r_t___handle_type_def.html#a3703562f94258ed34c57b3e5d3262e11',1,'__USART_HandleTypeDef::pRxBuffPtr']]],
  ['psc_397',['PSC',['../struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef']]],
  ['psize_398',['PSIZE',['../struct_d_m_a___c_h___type.html#a5cbd0165ddf7d1595210e0545965d429',1,'DMA_CH_Type']]],
  ['pstflt_5flen_5fregmask_399',['PSTFLT_LEN_REGMASK',['../_s2_l_p___regs_8h.html#ab54e9dc4d0dceca3a59319f2e9919acf',1,'S2LP_Regs.h']]],
  ['ptr_400',['ptr',['../sleep_8c.html#a28d57a75d1f0c89b5d7c2fd86a3230ef',1,'sleep.c']]],
  ['ptxbuffptr_401',['pTxBuffPtr',['../struct_i_r_d_a___handle_type_def.html#af4967848bd418f57677eec7387358cb5',1,'IRDA_HandleTypeDef::pTxBuffPtr'],['../struct_____s_m_a_r_t_c_a_r_d___handle_type_def.html#af4967848bd418f57677eec7387358cb5',1,'__SMARTCARD_HandleTypeDef::pTxBuffPtr'],['../group___s_t_m32_l1xx___h_a_l___driver.html#gaf4967848bd418f57677eec7387358cb5',1,'__SPI_HandleTypeDef::pTxBuffPtr'],['../struct_____u_a_r_t___handle_type_def.html#af4967848bd418f57677eec7387358cb5',1,'__UART_HandleTypeDef::pTxBuffPtr'],['../struct_____u_s_a_r_t___handle_type_def.html#af4967848bd418f57677eec7387358cb5',1,'__USART_HandleTypeDef::pTxBuffPtr']]],
  ['public_20function_402',['Public Function',['../group___m_i_s_c___public___functions.html',1,'']]],
  ['public_20functions_403',['Public Functions',['../group___a_d_c___public___functions.html',1,'Public Functions'],['../group___d_m_a___public___functions.html',1,'Public Functions'],['../group___f_l_a_s_h___public___functions.html',1,'Public Functions'],['../group___g_p_i_o___public___functions.html',1,'Public Functions'],['../group___i2_c___public___functions.html',1,'Public Functions'],['../group___m_f_t___public___functions.html',1,'Public Functions'],['../group___p_k_a___public___functions.html',1,'Public Functions'],['../group___r_n_g___public___functions.html',1,'Public Functions'],['../group___r_t_c___public___functions.html',1,'Public Functions'],['../group___s_p_i___public___functions.html',1,'Public Functions'],['../group___sys_ctrl___public___functions.html',1,'Public Functions'],['../group___u_a_r_t___public___functions.html',1,'Public Functions'],['../group___w_d_g___public___functions.html',1,'Public Functions'],['../group___radio___public___functions.html',1,'Radio Public Functions'],['../group___s2_l_p___e_v_a_l___s_p_i___public___functions.html',1,'S2LP EVAL SPI Public Functions'],['../group___s_d_k___e_v_a_l___button___public___functions.html',1,'SDK EVAL Button Public Functions'],['../group___s_d_k___e_v_a_l___com___public___functions.html',1,'SDK EVAL Com Public Functions'],['../group___s_d_k___e_v_a_l___led___public___functions.html',1,'SDK EVAL Led Public Functions'],['../group___timer___public___functions.html',1,'Timer Public Functions']]],
  ['pull_404',['Pull',['../struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26',1,'GPIO_InitTypeDef']]],
  ['pull_405',['GPIO pull',['../group___g_p_i_o__pull.html',1,'']]],
  ['pull_20definition_406',['Pull definition',['../group___g_p_i_o__pull__define.html',1,'']]],
  ['pull_20up_20definitions_407',['RTCEx Tamper Pull UP Definitions',['../group___r_t_c_ex___tamper___pull___u_p___definitions.html',1,'']]],
  ['pulse_408',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OC_InitTypeDef::Pulse'],['../struct_t_i_m___one_pulse___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OnePulse_InitTypeDef::Pulse']]],
  ['pulse_20functions_409',['TIM One Pulse functions',['../group___t_i_m___exported___functions___group5.html',1,'']]],
  ['pulse_20mode_410',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['pulses_20definitions_411',['Pulses Definitions',['../group___r_t_c_ex___smooth___calib___minus___pulses___definitions.html',1,'Smooth Calib Minus Pulses Definitions'],['../group___r_t_c_ex___smooth___calib___plus___pulses___definitions.html',1,'Smooth Calib Plus Pulses Definitions']]],
  ['pulses_20definitions_412',['pulses Definitions',['../group___r_t_c_ex___smooth__calib___minus__pulses___definitions.html',1,'RTCEx Smooth calib Minus pulses Definitions'],['../group___r_t_c_ex___smooth__calib___plus__pulses___definitions.html',1,'RTCEx Smooth calib Plus pulses Definitions']]],
  ['pupdr_413',['PUPDR',['../struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['purpose_414',['purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_m_c___aliased___defines.html',1,'LL FMC Aliased Defines maintained for compatibility purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['push_5fbutton1_5fexti_5firq_5fhandler_415',['PUSH_BUTTON1_EXTI_IRQ_HANDLER',['../_platform___configuration___nucleo_f0xx_8h.html#ab07ebc485c505da5fd3c2b6e51355b7b',1,'PUSH_BUTTON1_EXTI_IRQ_HANDLER:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#ab07ebc485c505da5fd3c2b6e51355b7b',1,'PUSH_BUTTON1_EXTI_IRQ_HANDLER:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#ab07ebc485c505da5fd3c2b6e51355b7b',1,'PUSH_BUTTON1_EXTI_IRQ_HANDLER:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#ab07ebc485c505da5fd3c2b6e51355b7b',1,'PUSH_BUTTON1_EXTI_IRQ_HANDLER:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5fexti_5firqn_416',['PUSH_BUTTON1_EXTI_IRQn',['../_platform___configuration___nucleo_f0xx_8h.html#a4cac5b33ccae59a87f2f81618a71ea31',1,'PUSH_BUTTON1_EXTI_IRQn:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#a4cac5b33ccae59a87f2f81618a71ea31',1,'PUSH_BUTTON1_EXTI_IRQn:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#a4cac5b33ccae59a87f2f81618a71ea31',1,'PUSH_BUTTON1_EXTI_IRQn:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#a4cac5b33ccae59a87f2f81618a71ea31',1,'PUSH_BUTTON1_EXTI_IRQn:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5fgpio_5fclk_417',['PUSH_BUTTON1_GPIO_CLK',['../_platform___configuration___nucleo_f0xx_8h.html#a67075ecb3dd43e3d47e0412aec567284',1,'PUSH_BUTTON1_GPIO_CLK:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#a67075ecb3dd43e3d47e0412aec567284',1,'PUSH_BUTTON1_GPIO_CLK:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#a67075ecb3dd43e3d47e0412aec567284',1,'PUSH_BUTTON1_GPIO_CLK:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#a67075ecb3dd43e3d47e0412aec567284',1,'PUSH_BUTTON1_GPIO_CLK:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5fgpio_5fport_418',['PUSH_BUTTON1_GPIO_PORT',['../_platform___configuration___nucleo_f0xx_8h.html#ab35a887e0e2f7bc24b9787534939306c',1,'PUSH_BUTTON1_GPIO_PORT:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#ab35a887e0e2f7bc24b9787534939306c',1,'PUSH_BUTTON1_GPIO_PORT:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#ab35a887e0e2f7bc24b9787534939306c',1,'PUSH_BUTTON1_GPIO_PORT:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#ab35a887e0e2f7bc24b9787534939306c',1,'PUSH_BUTTON1_GPIO_PORT:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5firq_5fpreemption_5fpriority_419',['PUSH_BUTTON1_IRQ_PREEMPTION_PRIORITY',['../_platform___configuration___nucleo_f0xx_8h.html#afe0fe4aee8e0ab6080221ccfdec32d80',1,'PUSH_BUTTON1_IRQ_PREEMPTION_PRIORITY:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#afe0fe4aee8e0ab6080221ccfdec32d80',1,'PUSH_BUTTON1_IRQ_PREEMPTION_PRIORITY:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#afe0fe4aee8e0ab6080221ccfdec32d80',1,'PUSH_BUTTON1_IRQ_PREEMPTION_PRIORITY:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#afe0fe4aee8e0ab6080221ccfdec32d80',1,'PUSH_BUTTON1_IRQ_PREEMPTION_PRIORITY:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5firq_5fsub_5fpriority_420',['PUSH_BUTTON1_IRQ_SUB_PRIORITY',['../_platform___configuration___nucleo_f0xx_8h.html#a62c1194dd553187fe8f945989dc93313',1,'PUSH_BUTTON1_IRQ_SUB_PRIORITY:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#a62c1194dd553187fe8f945989dc93313',1,'PUSH_BUTTON1_IRQ_SUB_PRIORITY:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#a62c1194dd553187fe8f945989dc93313',1,'PUSH_BUTTON1_IRQ_SUB_PRIORITY:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#a62c1194dd553187fe8f945989dc93313',1,'PUSH_BUTTON1_IRQ_SUB_PRIORITY:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5fkey_421',['PUSH_BUTTON1_KEY',['../_platform___configuration___nucleo_f0xx_8h.html#aebecbb366148f9d43b3539fb1f6dda7a',1,'PUSH_BUTTON1_KEY:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#aebecbb366148f9d43b3539fb1f6dda7a',1,'PUSH_BUTTON1_KEY:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#aebecbb366148f9d43b3539fb1f6dda7a',1,'PUSH_BUTTON1_KEY:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#aebecbb366148f9d43b3539fb1f6dda7a',1,'PUSH_BUTTON1_KEY:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton1_5fpin_422',['PUSH_BUTTON1_PIN',['../_platform___configuration__auto_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_auto.h'],['../_platform___configuration___monarch___ref___design_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_Monarch_Ref_Design.h'],['../_platform___configuration___s_t_e_v_a_l___f_k_i001_v1_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_STEVAL_FKI001V1.h'],['../_platform___configuration___s_t_e_v_a_l___i_d_b00x_v2_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_STEVAL_IDB00xV2.h'],['../_u_s_e_r___platform___configuration_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;USER_Platform_Configuration.h'],['../_platform___configuration___nucleo_f0xx_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_NucleoF0xx.h'],['../_platform___configuration___nucleo_f4xx_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_NucleoF4xx.h'],['../_platform___configuration___nucleo_l0xx_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_NucleoL0xx.h'],['../_platform___configuration___nucleo_l1xx_8h.html#a49ffc1d4b501681a046f9ca5d70f6ceb',1,'PUSH_BUTTON1_PIN:&#160;Platform_Configuration_NucleoL1xx.h']]],
  ['push_5fbutton2_5fpin_423',['PUSH_BUTTON2_PIN',['../_platform___configuration__auto_8h.html#a0b3946e1e7121289594b0dfc4324be58',1,'PUSH_BUTTON2_PIN:&#160;Platform_Configuration_auto.h'],['../_platform___configuration___monarch___ref___design_8h.html#a0b3946e1e7121289594b0dfc4324be58',1,'PUSH_BUTTON2_PIN:&#160;Platform_Configuration_Monarch_Ref_Design.h'],['../_platform___configuration___s_t_e_v_a_l___f_k_i001_v1_8h.html#a0b3946e1e7121289594b0dfc4324be58',1,'PUSH_BUTTON2_PIN:&#160;Platform_Configuration_STEVAL_FKI001V1.h'],['../_platform___configuration___s_t_e_v_a_l___i_d_b00x_v2_8h.html#a0b3946e1e7121289594b0dfc4324be58',1,'PUSH_BUTTON2_PIN:&#160;Platform_Configuration_STEVAL_IDB00xV2.h'],['../_u_s_e_r___platform___configuration_8h.html#a0b3946e1e7121289594b0dfc4324be58',1,'PUSH_BUTTON2_PIN:&#160;USER_Platform_Configuration.h']]],
  ['pvd_20detection_20level_424',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pvd_20mode_425',['PWR PVD Mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pvd_5firqn_426',['PVD_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l011xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l021xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l031xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l041xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l051xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l052xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l053xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l061xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l062xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l063xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l071xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l072xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l073xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l081xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l082xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l083xx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l100xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l100xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l100xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l151xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xb.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xba.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l152xe.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l162xc.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l162xca.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l162xd.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l162xdx.h'],['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32l162xe.h']]],
  ['pvde_5fbit_5fnumber_427',['PVDE_BIT_NUMBER',['../group___p_w_r___c_r__register__alias.html#gae731170c1675c5471fc06501228905b0',1,'stm32l1xx_hal_pwr.h']]],
  ['pvde_5fbitnumber_428',['PVDE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'PVDE_BitNumber:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'PVDE_BitNumber:&#160;stm32_hal_legacy.h']]],
  ['pvdlevel_429',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31',1,'PWR_PVDTypeDef']]],
  ['pwm_20functions_430',['TIM PWM functions',['../group___t_i_m___exported___functions___group3.html',1,'']]],
  ['pwm_20modes_431',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['pwmx_20pins_20definitions_432',['PWMX Pins Definitions',['../group___m_f_t___p_w_m_x___pin___definitions.html',1,'']]],
  ['pwr_433',['PWR',['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l011xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l021xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l031xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l041xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l051xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l052xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l053xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l061xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l062xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l063xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l071xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l072xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l073xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l081xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l082xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l083xx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l100xb.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l100xba.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l100xc.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xb.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xba.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xc.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xca.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xd.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xdx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l151xe.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xb.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xba.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xc.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xca.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xd.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xdx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l152xe.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l162xc.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l162xca.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l162xd.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l162xdx.h'],['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32l162xe.h'],['../group___p_w_r.html',1,'PWR']]],
  ['pwr_20aliased_20macros_20maintained_20for_20legacy_20purpose_434',['HAL PWR Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased___macros.html',1,'']]],
  ['pwr_20aliased_20maintained_20for_20legacy_20purpose_435',['HAL PWR Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'']]],
  ['pwr_20cr_20register_20alias_20address_436',['PWR CR Register alias address',['../group___p_w_r___c_r__register__alias.html',1,'']]],
  ['pwr_20csr_20register_20alias_20address_437',['PWR CSR Register alias address',['../group___p_w_r___c_s_r__register__alias.html',1,'']]],
  ['pwr_20exported_20constants_438',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_439',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['pwr_20exported_20macros_440',['PWR Exported Macros',['../group___p_w_r___exported___macro.html',1,'PWR Exported Macros'],['../group___p_w_r___exported___macros.html',1,'PWR Exported Macros']]],
  ['pwr_20exported_20types_441',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_20flag_442',['PWR Flag',['../group___p_w_r___flag.html',1,'']]],
  ['pwr_20private_443',['PWR Private',['../group___p_w_r___private.html',1,'']]],
  ['pwr_20private_20macros_444',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvd_20detection_20level_445',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pwr_20pvd_20mode_446',['PWR PVD Mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_20register_20alias_20address_447',['PWR Register alias address',['../group___p_w_r__register__alias__address.html',1,'']]],
  ['pwr_20regulator_20state_20in_20sleep_20stop_20mode_448',['PWR Regulator state in SLEEP/STOP mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale_449',['PWR Regulator Voltage Scale',['../group___p_w_r___regulator___voltage___scale.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_450',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_20stop_20mode_20entry_451',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_5fbase_452',['PWR_BASE',['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l011xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l021xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l031xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l041xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l051xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l052xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l053xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l061xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l062xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l063xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l071xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l072xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l073xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l081xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l082xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l083xx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l100xb.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l100xba.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l100xc.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xb.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xba.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xc.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xca.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xd.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xdx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l151xe.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xb.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xba.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xc.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xca.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xd.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xdx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l152xe.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l162xc.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l162xca.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l162xd.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l162xdx.h'],['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcsbf_453',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk_454',['PWR_CR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcsbf_5fpos_455',['PWR_CR_CSBF_Pos',['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'PWR_CR_CSBF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcwuf_456',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk_457',['PWR_CR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fcwuf_5fpos_458',['PWR_CR_CWUF_Pos',['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'PWR_CR_CWUF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fdbp_459',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fdbp_5fmsk_460',['PWR_CR_DBP_Msk',['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fdbp_5fpos_461',['PWR_CR_DBP_Pos',['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'PWR_CR_DBP_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fdseekoff_462',['PWR_CR_DSEEKOFF',['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026',1,'PWR_CR_DSEEKOFF:&#160;stm32l083xx.h']]],
  ['pwr_5fcr_5fdseekoff_5fmsk_463',['PWR_CR_DSEEKOFF_Msk',['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906',1,'PWR_CR_DSEEKOFF_Msk:&#160;stm32l083xx.h']]],
  ['pwr_5fcr_5fdseekoff_5fpos_464',['PWR_CR_DSEEKOFF_Pos',['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e',1,'PWR_CR_DSEEKOFF_Pos:&#160;stm32l083xx.h']]],
  ['pwr_5fcr_5ffwu_465',['PWR_CR_FWU',['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'PWR_CR_FWU:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5ffwu_5fmsk_466',['PWR_CR_FWU_Msk',['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'PWR_CR_FWU_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5ffwu_5fpos_467',['PWR_CR_FWU_Pos',['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'PWR_CR_FWU_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flpds_468',['PWR_CR_LPDS',['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS:&#160;stm32l021xx.h']]],
  ['pwr_5fcr_5flpds_5fmsk_469',['PWR_CR_LPDS_Msk',['../group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'PWR_CR_LPDS_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'PWR_CR_LPDS_Msk:&#160;stm32l021xx.h']]],
  ['pwr_5fcr_5flpds_5fpos_470',['PWR_CR_LPDS_Pos',['../group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163',1,'PWR_CR_LPDS_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163',1,'PWR_CR_LPDS_Pos:&#160;stm32l021xx.h']]],
  ['pwr_5fcr_5flprun_471',['PWR_CR_LPRUN',['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'PWR_CR_LPRUN:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flprun_5fmsk_472',['PWR_CR_LPRUN_Msk',['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'PWR_CR_LPRUN_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flprun_5fpos_473',['PWR_CR_LPRUN_Pos',['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'PWR_CR_LPRUN_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flpsdsr_474',['PWR_CR_LPSDSR',['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'PWR_CR_LPSDSR:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flpsdsr_5fmsk_475',['PWR_CR_LPSDSR_Msk',['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'PWR_CR_LPSDSR_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5flpsdsr_5fpos_476',['PWR_CR_LPSDSR_Pos',['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'PWR_CR_LPSDSR_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5foffset_477',['PWR_CR_OFFSET',['../group___p_w_r__register__alias__address.html#gafc4a9746ee5df183f01c6c9b2b193bf8',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcr_5foffset_5fbb_478',['PWR_CR_OFFSET_BB',['../group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcr_5fpdds_479',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpdds_5fmsk_480',['PWR_CR_PDDS_Msk',['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpdds_5fpos_481',['PWR_CR_PDDS_Pos',['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'PWR_CR_PDDS_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_482',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5f0_483',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5f1_484',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5f2_485',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev0_486',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev1_487',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev2_488',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev3_489',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev4_490',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev5_491',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev6_492',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5flev7_493',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5fmsk_494',['PWR_CR_PLS_Msk',['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpls_5fpos_495',['PWR_CR_PLS_Pos',['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'PWR_CR_PLS_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpvde_496',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpvde_5fmsk_497',['PWR_CR_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fpvde_5fpos_498',['PWR_CR_PVDE_Pos',['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'PWR_CR_PVDE_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fulp_499',['PWR_CR_ULP',['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'PWR_CR_ULP:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fulp_5fmsk_500',['PWR_CR_ULP_Msk',['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'PWR_CR_ULP_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fulp_5fpos_501',['PWR_CR_ULP_Pos',['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'PWR_CR_ULP_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fvos_502',['PWR_CR_VOS',['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fvos_5f0_503',['PWR_CR_VOS_0',['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fvos_5f1_504',['PWR_CR_VOS_1',['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fvos_5fmsk_505',['PWR_CR_VOS_Msk',['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcr_5fvos_5fpos_506',['PWR_CR_VOS_Pos',['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'PWR_CR_VOS_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup1_507',['PWR_CSR_EWUP1',['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'PWR_CSR_EWUP1:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup1_5fmsk_508',['PWR_CSR_EWUP1_Msk',['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'PWR_CSR_EWUP1_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup1_5fpos_509',['PWR_CSR_EWUP1_Pos',['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'PWR_CSR_EWUP1_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup2_510',['PWR_CSR_EWUP2',['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'PWR_CSR_EWUP2:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup2_5fmsk_511',['PWR_CSR_EWUP2_Msk',['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'PWR_CSR_EWUP2_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup2_5fpos_512',['PWR_CSR_EWUP2_Pos',['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'PWR_CSR_EWUP2_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup3_513',['PWR_CSR_EWUP3',['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'PWR_CSR_EWUP3:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup3_5fmsk_514',['PWR_CSR_EWUP3_Msk',['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'PWR_CSR_EWUP3_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fewup3_5fpos_515',['PWR_CSR_EWUP3_Pos',['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'PWR_CSR_EWUP3_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5foffset_516',['PWR_CSR_OFFSET',['../group___p_w_r__register__alias__address.html#ga5108a7917314663531d70bdf05ea2698',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcsr_5foffset_5fbb_517',['PWR_CSR_OFFSET_BB',['../group___p_w_r__register__alias__address.html#gaa9477acfcacc4610533df164c94ad6fd',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcsr_5fpvdo_518',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk_519',['PWR_CSR_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fpvdo_5fpos_520',['PWR_CSR_PVDO_Pos',['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'PWR_CSR_PVDO_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5freglpf_521',['PWR_CSR_REGLPF',['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'PWR_CSR_REGLPF:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5freglpf_5fmsk_522',['PWR_CSR_REGLPF_Msk',['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'PWR_CSR_REGLPF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5freglpf_5fpos_523',['PWR_CSR_REGLPF_Pos',['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'PWR_CSR_REGLPF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fsbf_524',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk_525',['PWR_CSR_SBF_Msk',['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fsbf_5fpos_526',['PWR_CSR_SBF_Pos',['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'PWR_CSR_SBF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvosf_527',['PWR_CSR_VOSF',['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'PWR_CSR_VOSF:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvosf_5fmsk_528',['PWR_CSR_VOSF_Msk',['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'PWR_CSR_VOSF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvosf_5fpos_529',['PWR_CSR_VOSF_Pos',['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'PWR_CSR_VOSF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_530',['PWR_CSR_VREFINTRDYF',['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'PWR_CSR_VREFINTRDYF:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_5fmsk_531',['PWR_CSR_VREFINTRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'PWR_CSR_VREFINTRDYF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_5fpos_532',['PWR_CSR_VREFINTRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'PWR_CSR_VREFINTRDYF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fwuf_533',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk_534',['PWR_CSR_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32l162xe.h']]],
  ['pwr_5fcsr_5fwuf_5fpos_535',['PWR_CSR_WUF_Pos',['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'PWR_CSR_WUF_Pos:&#160;stm32l162xe.h']]],
  ['pwr_5fexti_5fline_5fpvd_536',['PWR_EXTI_LINE_PVD',['../group___p_w_r___private___constants.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fpvdo_537',['PWR_FLAG_PVDO',['../group___p_w_r___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5freglp_538',['PWR_FLAG_REGLP',['../group___p_w_r___flag.html#ga76af01156a4a4fbac64b2c00e25caddb',1,'PWR_FLAG_REGLP:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___flag.html#ga76af01156a4a4fbac64b2c00e25caddb',1,'PWR_FLAG_REGLP:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fsb_539',['PWR_FLAG_SB',['../group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'PWR_FLAG_SB:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'PWR_FLAG_SB:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fvos_540',['PWR_FLAG_VOS',['../group___p_w_r___flag.html#ga023927a5157d09b160a2ac39064e4b97',1,'PWR_FLAG_VOS:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___flag.html#ga023927a5157d09b160a2ac39064e4b97',1,'PWR_FLAG_VOS:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fvrefintrdy_541',['PWR_FLAG_VREFINTRDY',['../group___p_w_r___flag.html#gaac035bea888dba9563d75727e655b564',1,'PWR_FLAG_VREFINTRDY:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___flag.html#gaac035bea888dba9563d75727e655b564',1,'PWR_FLAG_VREFINTRDY:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fwu_542',['PWR_FLAG_WU',['../group___p_w_r___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'PWR_FLAG_WU:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'PWR_FLAG_WU:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5flowpowerregulator_5fon_543',['PWR_LOWPOWERREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'PWR_LOWPOWERREGULATOR_ON:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'PWR_LOWPOWERREGULATOR_ON:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fmainregulator_5fon_544',['PWR_MAINREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'PWR_MAINREGULATOR_ON:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'PWR_MAINREGULATOR_ON:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fmode_5fevent_5ffalling_545',['PWR_MODE_EVENT_FALLING',['../group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd',1,'PWR_MODE_EVENT_FALLING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd',1,'PWR_MODE_EVENT_FALLING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_546',['PWR_MODE_EVENT_RISING',['../group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f',1,'PWR_MODE_EVENT_RISING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f',1,'PWR_MODE_EVENT_RISING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_5ffalling_547',['PWR_MODE_EVENT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc',1,'PWR_MODE_EVENT_RISING_FALLING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc',1,'PWR_MODE_EVENT_RISING_FALLING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevt_548',['PWR_MODE_EVT',['../group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774',1,'PWR_MODE_EVT:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774',1,'PWR_MODE_EVT:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5ffalling_549',['PWR_MODE_IT_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab',1,'PWR_MODE_IT_FALLING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab',1,'PWR_MODE_IT_FALLING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_550',['PWR_MODE_IT_RISING',['../group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7',1,'PWR_MODE_IT_RISING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7',1,'PWR_MODE_IT_RISING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_5ffalling_551',['PWR_MODE_IT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9',1,'PWR_MODE_IT_RISING_FALLING:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9',1,'PWR_MODE_IT_RISING_FALLING:&#160;stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fnormal_552',['PWR_MODE_NORMAL',['../group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00',1,'PWR_MODE_NORMAL:&#160;stm32_hal_legacy.h'],['../group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00',1,'PWR_MODE_NORMAL:&#160;stm32_hal_legacy.h']]],
  ['pwr_5foffset_553',['PWR_OFFSET',['../group___p_w_r__register__alias__address.html#ga7f88bce73931300319824f22578f90de',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fprivate_5fconstants_554',['PWR_Private_Constants',['../group___p_w_r___private___constants.html',1,'']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_555',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_556',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_557',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_558',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_559',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_560',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_561',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fsupport_562',['PWR_PVD_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l011xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l021xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l031xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l041xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l051xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l052xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l053xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l061xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l062xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l063xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l071xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l072xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l073xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l081xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l082xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l083xx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l100xb.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l100xba.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l100xc.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xb.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xba.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xc.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xca.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xd.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xdx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l151xe.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xb.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xba.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xc.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xca.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xd.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xdx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l152xe.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l162xc.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l162xca.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l162xd.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l162xdx.h'],['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'PWR_PVD_SUPPORT:&#160;stm32l162xe.h']]],
  ['pwr_5fpvdlevel_5f0_563',['PWR_PVDLEVEL_0',['../group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f1_564',['PWR_PVDLEVEL_1',['../group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f2_565',['PWR_PVDLEVEL_2',['../group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f3_566',['PWR_PVDLEVEL_3',['../group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f4_567',['PWR_PVDLEVEL_4',['../group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f5_568',['PWR_PVDLEVEL_5',['../group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f6_569',['PWR_PVDLEVEL_6',['../group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f7_570',['PWR_PVDLEVEL_7',['../group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_571',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1_572',['PWR_REGULATOR_VOLTAGE_SCALE1',['../group___p_w_r___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'PWR_REGULATOR_VOLTAGE_SCALE1:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'PWR_REGULATOR_VOLTAGE_SCALE1:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2_573',['PWR_REGULATOR_VOLTAGE_SCALE2',['../group___p_w_r___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'PWR_REGULATOR_VOLTAGE_SCALE2:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'PWR_REGULATOR_VOLTAGE_SCALE2:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale3_574',['PWR_REGULATOR_VOLTAGE_SCALE3',['../group___p_w_r___regulator___voltage___scale.html#gabed272232ad95f663da2a758834d0ba9',1,'PWR_REGULATOR_VOLTAGE_SCALE3:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___regulator___voltage___scale.html#gabed272232ad95f663da2a758834d0ba9',1,'PWR_REGULATOR_VOLTAGE_SCALE3:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfe_575',['PWR_SLEEPENTRY_WFE',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'PWR_SLEEPENTRY_WFE:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'PWR_SLEEPENTRY_WFE:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfi_576',['PWR_SLEEPENTRY_WFI',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'PWR_SLEEPENTRY_WFI:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'PWR_SLEEPENTRY_WFI:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfe_577',['PWR_STOPENTRY_WFE',['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'PWR_STOPENTRY_WFE:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'PWR_STOPENTRY_WFE:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfi_578',['PWR_STOPENTRY_WFI',['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'PWR_STOPENTRY_WFI:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'PWR_STOPENTRY_WFI:&#160;stm32l1xx_hal_pwr.h']]],
  ['pwr_5ftypedef_579',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pwr_5fwakeup_5fpin1_580',['PWR_WAKEUP_PIN1',['../group___p_w_r__register__alias__address.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'PWR_WAKEUP_PIN1:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'PWR_WAKEUP_PIN1:&#160;stm32l1xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_581',['PWR_WAKEUP_PIN2',['../group___p_w_r__register__alias__address.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'PWR_WAKEUP_PIN2:&#160;stm32l0xx_hal_pwr.h'],['../group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'PWR_WAKEUP_PIN2:&#160;stm32l1xx_hal_pwr_ex.h']]],
  ['pwrex_582',['PWREx',['../group___p_w_r_ex.html',1,'']]],
  ['pwrex_20exported_20constants_583',['PWREx Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwrex_20exported_20functions_584',['PWREx Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwrex_20exported_20macros_585',['PWREx Exported Macros',['../group___p_w_r_ex___exported___macros.html',1,'']]],
  ['pwrex_20private_586',['PWREx Private',['../group___p_w_r_ex___private.html',1,'']]],
  ['pwrex_20wakeup_20pins_587',['PWREx Wakeup Pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pwrex_5fexported_5ffunctions_5fgroup1_588',['PWREx_Exported_Functions_Group1',['../group___p_w_r_ex___exported___functions___group1.html',1,'']]]
];
