In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 449 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 448 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 19008 faults were added to fault list.
 0            8927   6205         1/0/0    66.98%      0.02
 0            2032   4170         3/0/0    77.72%      0.02
 0            1158   3011         4/0/0    83.83%      0.02
 0             581   2428         6/0/0    86.91%      0.02
 0             486   1936        11/0/1    89.50%      0.02
 0             283   1649        14/0/2    91.02%      0.02
 0             199   1444        18/0/2    92.10%      0.03
 0             219   1214        26/0/2    93.31%      0.03
 0             156   1047        35/0/3    94.19%      0.03
 0             109    926        43/0/5    94.83%      0.03
 0              87    831        49/0/7    95.33%      0.03
 0              86    674        57/0/7    96.15%      0.03
 0              84    577        64/0/7    96.66%      0.03
 0              59    501        76/0/8    97.06%      0.04
 0              56    423        90/0/8    97.47%      0.04
 0             100    300      104/0/10    98.13%      0.04
 0              53    227      117/0/10    98.51%      0.04
 0              42    157      132/0/11    98.89%      0.04
 0              38     99      147/0/12    99.20%      0.06
 0              33     34      171/0/12    99.54%      0.06
 0              14     18      173/0/12    99.63%      0.06
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      18563
 Possibly detected                PT          0
 Undetectable                     UD        376
 ATPG untestable                  AU         51
 Not detected                     ND         18
 -----------------------------------------------
 total faults                             19008
 test coverage                            99.63%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
