0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Shreyansh/FPGA_projects/adder_subtractor/adder_subtractor.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Shreyansh/FPGA_projects/adder_subtractor/adder_subtractor.srcs/sources_1/new/full_adder.v,1709619736,verilog,,,,full_adder,,,,,,,,
