
faraday_stm32_bms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5a4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  0800c668  0800c668  0000d668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbe8  0800cbe8  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbe8  0800cbe8  0000dbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbf0  0800cbf0  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbf0  0800cbf0  0000dbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbf4  0800cbf4  0000dbf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800cbf8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  200001d4  0800cdcc  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000059c  0800cdcc  0000e59c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f91  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f4  00000000  00000000  0002318d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00026288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  00027820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150f6  00000000  00000000  000288f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ce1  00000000  00000000  0003d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b2d4  00000000  00000000  000576c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d299d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005eb8  00000000  00000000  000d29e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d8898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c64c 	.word	0x0800c64c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800c64c 	.word	0x0800c64c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8cf 	bl	80015e0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f80f 	bl	8001470 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8c1 	bl	80015e0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f8b7 	bl	80015e0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f839 	bl	80014f8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f82f 	bl	80014f8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1824      	adds	r4, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	42a3      	cmp	r3, r4
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c23      	lsrs	r3, r4, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0424      	lsls	r4, r4, #16
 8000536:	1960      	adds	r0, r4, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			@ (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f002 f8ac 	bl	80026c0 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f002 f8a7 	bl	80026c0 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	d434      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057a:	469b      	mov	fp, r3
 800057c:	4653      	mov	r3, sl
 800057e:	465a      	mov	r2, fp
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83b      	bhi.n	8000608 <__udivmoddi4+0xc4>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e079      	b.n	800068a <__udivmoddi4+0x146>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e076      	b.n	8000690 <__udivmoddi4+0x14c>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e029      	b.n	8000610 <__udivmoddi4+0xcc>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	469b      	mov	fp, r3
 80005e8:	2320      	movs	r3, #32
 80005ea:	1a9b      	subs	r3, r3, r2
 80005ec:	4652      	mov	r2, sl
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	4641      	mov	r1, r8
 80005f2:	0013      	movs	r3, r2
 80005f4:	464a      	mov	r2, r9
 80005f6:	408a      	lsls	r2, r1
 80005f8:	0017      	movs	r7, r2
 80005fa:	4642      	mov	r2, r8
 80005fc:	431f      	orrs	r7, r3
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	001e      	movs	r6, r3
 8000604:	42af      	cmp	r7, r5
 8000606:	d9c3      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	4643      	mov	r3, r8
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0d8      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000616:	07fb      	lsls	r3, r7, #31
 8000618:	0872      	lsrs	r2, r6, #1
 800061a:	431a      	orrs	r2, r3
 800061c:	4646      	mov	r6, r8
 800061e:	087b      	lsrs	r3, r7, #1
 8000620:	e00e      	b.n	8000640 <__udivmoddi4+0xfc>
 8000622:	42ab      	cmp	r3, r5
 8000624:	d101      	bne.n	800062a <__udivmoddi4+0xe6>
 8000626:	42a2      	cmp	r2, r4
 8000628:	d80c      	bhi.n	8000644 <__udivmoddi4+0x100>
 800062a:	1aa4      	subs	r4, r4, r2
 800062c:	419d      	sbcs	r5, r3
 800062e:	2001      	movs	r0, #1
 8000630:	1924      	adds	r4, r4, r4
 8000632:	416d      	adcs	r5, r5
 8000634:	2100      	movs	r1, #0
 8000636:	3e01      	subs	r6, #1
 8000638:	1824      	adds	r4, r4, r0
 800063a:	414d      	adcs	r5, r1
 800063c:	2e00      	cmp	r6, #0
 800063e:	d006      	beq.n	800064e <__udivmoddi4+0x10a>
 8000640:	42ab      	cmp	r3, r5
 8000642:	d9ee      	bls.n	8000622 <__udivmoddi4+0xde>
 8000644:	3e01      	subs	r6, #1
 8000646:	1924      	adds	r4, r4, r4
 8000648:	416d      	adcs	r5, r5
 800064a:	2e00      	cmp	r6, #0
 800064c:	d1f8      	bne.n	8000640 <__udivmoddi4+0xfc>
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	465b      	mov	r3, fp
 8000654:	1900      	adds	r0, r0, r4
 8000656:	4169      	adcs	r1, r5
 8000658:	2b00      	cmp	r3, #0
 800065a:	db24      	blt.n	80006a6 <__udivmoddi4+0x162>
 800065c:	002b      	movs	r3, r5
 800065e:	465a      	mov	r2, fp
 8000660:	4644      	mov	r4, r8
 8000662:	40d3      	lsrs	r3, r2
 8000664:	002a      	movs	r2, r5
 8000666:	40e2      	lsrs	r2, r4
 8000668:	001c      	movs	r4, r3
 800066a:	465b      	mov	r3, fp
 800066c:	0015      	movs	r5, r2
 800066e:	2b00      	cmp	r3, #0
 8000670:	db2a      	blt.n	80006c8 <__udivmoddi4+0x184>
 8000672:	0026      	movs	r6, r4
 8000674:	409e      	lsls	r6, r3
 8000676:	0033      	movs	r3, r6
 8000678:	0026      	movs	r6, r4
 800067a:	4647      	mov	r7, r8
 800067c:	40be      	lsls	r6, r7
 800067e:	0032      	movs	r2, r6
 8000680:	1a80      	subs	r0, r0, r2
 8000682:	4199      	sbcs	r1, r3
 8000684:	9000      	str	r0, [sp, #0]
 8000686:	9101      	str	r1, [sp, #4]
 8000688:	e79e      	b.n	80005c8 <__udivmoddi4+0x84>
 800068a:	42a3      	cmp	r3, r4
 800068c:	d8bc      	bhi.n	8000608 <__udivmoddi4+0xc4>
 800068e:	e782      	b.n	8000596 <__udivmoddi4+0x52>
 8000690:	4642      	mov	r2, r8
 8000692:	2320      	movs	r3, #32
 8000694:	2100      	movs	r1, #0
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	2200      	movs	r2, #0
 800069a:	9100      	str	r1, [sp, #0]
 800069c:	9201      	str	r2, [sp, #4]
 800069e:	2201      	movs	r2, #1
 80006a0:	40da      	lsrs	r2, r3
 80006a2:	9201      	str	r2, [sp, #4]
 80006a4:	e785      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a6:	4642      	mov	r2, r8
 80006a8:	2320      	movs	r3, #32
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	4646      	mov	r6, r8
 80006b0:	409a      	lsls	r2, r3
 80006b2:	0023      	movs	r3, r4
 80006b4:	40f3      	lsrs	r3, r6
 80006b6:	4644      	mov	r4, r8
 80006b8:	4313      	orrs	r3, r2
 80006ba:	002a      	movs	r2, r5
 80006bc:	40e2      	lsrs	r2, r4
 80006be:	001c      	movs	r4, r3
 80006c0:	465b      	mov	r3, fp
 80006c2:	0015      	movs	r5, r2
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dad4      	bge.n	8000672 <__udivmoddi4+0x12e>
 80006c8:	4642      	mov	r2, r8
 80006ca:	002f      	movs	r7, r5
 80006cc:	2320      	movs	r3, #32
 80006ce:	0026      	movs	r6, r4
 80006d0:	4097      	lsls	r7, r2
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	40de      	lsrs	r6, r3
 80006d6:	003b      	movs	r3, r7
 80006d8:	4333      	orrs	r3, r6
 80006da:	e7cd      	b.n	8000678 <__udivmoddi4+0x134>

080006dc <__aeabi_i2f>:
 80006dc:	b570      	push	{r4, r5, r6, lr}
 80006de:	2800      	cmp	r0, #0
 80006e0:	d013      	beq.n	800070a <__aeabi_i2f+0x2e>
 80006e2:	17c3      	asrs	r3, r0, #31
 80006e4:	18c5      	adds	r5, r0, r3
 80006e6:	405d      	eors	r5, r3
 80006e8:	0fc4      	lsrs	r4, r0, #31
 80006ea:	0028      	movs	r0, r5
 80006ec:	f001 ffca 	bl	8002684 <__clzsi2>
 80006f0:	239e      	movs	r3, #158	@ 0x9e
 80006f2:	0001      	movs	r1, r0
 80006f4:	1a1b      	subs	r3, r3, r0
 80006f6:	2b96      	cmp	r3, #150	@ 0x96
 80006f8:	dc0f      	bgt.n	800071a <__aeabi_i2f+0x3e>
 80006fa:	2808      	cmp	r0, #8
 80006fc:	d034      	beq.n	8000768 <__aeabi_i2f+0x8c>
 80006fe:	3908      	subs	r1, #8
 8000700:	408d      	lsls	r5, r1
 8000702:	026d      	lsls	r5, r5, #9
 8000704:	0a6d      	lsrs	r5, r5, #9
 8000706:	b2d8      	uxtb	r0, r3
 8000708:	e002      	b.n	8000710 <__aeabi_i2f+0x34>
 800070a:	2400      	movs	r4, #0
 800070c:	2000      	movs	r0, #0
 800070e:	2500      	movs	r5, #0
 8000710:	05c0      	lsls	r0, r0, #23
 8000712:	4328      	orrs	r0, r5
 8000714:	07e4      	lsls	r4, r4, #31
 8000716:	4320      	orrs	r0, r4
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	2b99      	cmp	r3, #153	@ 0x99
 800071c:	dc16      	bgt.n	800074c <__aeabi_i2f+0x70>
 800071e:	1f42      	subs	r2, r0, #5
 8000720:	2805      	cmp	r0, #5
 8000722:	d000      	beq.n	8000726 <__aeabi_i2f+0x4a>
 8000724:	4095      	lsls	r5, r2
 8000726:	002a      	movs	r2, r5
 8000728:	4811      	ldr	r0, [pc, #68]	@ (8000770 <__aeabi_i2f+0x94>)
 800072a:	4002      	ands	r2, r0
 800072c:	076e      	lsls	r6, r5, #29
 800072e:	d009      	beq.n	8000744 <__aeabi_i2f+0x68>
 8000730:	260f      	movs	r6, #15
 8000732:	4035      	ands	r5, r6
 8000734:	2d04      	cmp	r5, #4
 8000736:	d005      	beq.n	8000744 <__aeabi_i2f+0x68>
 8000738:	3204      	adds	r2, #4
 800073a:	0155      	lsls	r5, r2, #5
 800073c:	d502      	bpl.n	8000744 <__aeabi_i2f+0x68>
 800073e:	239f      	movs	r3, #159	@ 0x9f
 8000740:	4002      	ands	r2, r0
 8000742:	1a5b      	subs	r3, r3, r1
 8000744:	0192      	lsls	r2, r2, #6
 8000746:	0a55      	lsrs	r5, r2, #9
 8000748:	b2d8      	uxtb	r0, r3
 800074a:	e7e1      	b.n	8000710 <__aeabi_i2f+0x34>
 800074c:	2205      	movs	r2, #5
 800074e:	1a12      	subs	r2, r2, r0
 8000750:	0028      	movs	r0, r5
 8000752:	40d0      	lsrs	r0, r2
 8000754:	0002      	movs	r2, r0
 8000756:	0008      	movs	r0, r1
 8000758:	301b      	adds	r0, #27
 800075a:	4085      	lsls	r5, r0
 800075c:	0028      	movs	r0, r5
 800075e:	1e45      	subs	r5, r0, #1
 8000760:	41a8      	sbcs	r0, r5
 8000762:	4302      	orrs	r2, r0
 8000764:	0015      	movs	r5, r2
 8000766:	e7de      	b.n	8000726 <__aeabi_i2f+0x4a>
 8000768:	026d      	lsls	r5, r5, #9
 800076a:	2096      	movs	r0, #150	@ 0x96
 800076c:	0a6d      	lsrs	r5, r5, #9
 800076e:	e7cf      	b.n	8000710 <__aeabi_i2f+0x34>
 8000770:	fbffffff 	.word	0xfbffffff

08000774 <__aeabi_dadd>:
 8000774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000776:	4657      	mov	r7, sl
 8000778:	464e      	mov	r6, r9
 800077a:	4645      	mov	r5, r8
 800077c:	46de      	mov	lr, fp
 800077e:	b5e0      	push	{r5, r6, r7, lr}
 8000780:	b083      	sub	sp, #12
 8000782:	9000      	str	r0, [sp, #0]
 8000784:	9101      	str	r1, [sp, #4]
 8000786:	030c      	lsls	r4, r1, #12
 8000788:	004f      	lsls	r7, r1, #1
 800078a:	0fce      	lsrs	r6, r1, #31
 800078c:	0a61      	lsrs	r1, r4, #9
 800078e:	9c00      	ldr	r4, [sp, #0]
 8000790:	031d      	lsls	r5, r3, #12
 8000792:	0f64      	lsrs	r4, r4, #29
 8000794:	430c      	orrs	r4, r1
 8000796:	9900      	ldr	r1, [sp, #0]
 8000798:	9200      	str	r2, [sp, #0]
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	00c8      	lsls	r0, r1, #3
 800079e:	0059      	lsls	r1, r3, #1
 80007a0:	0d4b      	lsrs	r3, r1, #21
 80007a2:	4699      	mov	r9, r3
 80007a4:	9a00      	ldr	r2, [sp, #0]
 80007a6:	9b01      	ldr	r3, [sp, #4]
 80007a8:	0a6d      	lsrs	r5, r5, #9
 80007aa:	0fd9      	lsrs	r1, r3, #31
 80007ac:	0f53      	lsrs	r3, r2, #29
 80007ae:	432b      	orrs	r3, r5
 80007b0:	469a      	mov	sl, r3
 80007b2:	9b00      	ldr	r3, [sp, #0]
 80007b4:	0d7f      	lsrs	r7, r7, #21
 80007b6:	00da      	lsls	r2, r3, #3
 80007b8:	4694      	mov	ip, r2
 80007ba:	464a      	mov	r2, r9
 80007bc:	46b0      	mov	r8, r6
 80007be:	1aba      	subs	r2, r7, r2
 80007c0:	428e      	cmp	r6, r1
 80007c2:	d100      	bne.n	80007c6 <__aeabi_dadd+0x52>
 80007c4:	e0b0      	b.n	8000928 <__aeabi_dadd+0x1b4>
 80007c6:	2a00      	cmp	r2, #0
 80007c8:	dc00      	bgt.n	80007cc <__aeabi_dadd+0x58>
 80007ca:	e078      	b.n	80008be <__aeabi_dadd+0x14a>
 80007cc:	4649      	mov	r1, r9
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_dadd+0x60>
 80007d2:	e0e9      	b.n	80009a8 <__aeabi_dadd+0x234>
 80007d4:	49c9      	ldr	r1, [pc, #804]	@ (8000afc <__aeabi_dadd+0x388>)
 80007d6:	428f      	cmp	r7, r1
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x68>
 80007da:	e195      	b.n	8000b08 <__aeabi_dadd+0x394>
 80007dc:	2501      	movs	r5, #1
 80007de:	2a38      	cmp	r2, #56	@ 0x38
 80007e0:	dc16      	bgt.n	8000810 <__aeabi_dadd+0x9c>
 80007e2:	2180      	movs	r1, #128	@ 0x80
 80007e4:	4653      	mov	r3, sl
 80007e6:	0409      	lsls	r1, r1, #16
 80007e8:	430b      	orrs	r3, r1
 80007ea:	469a      	mov	sl, r3
 80007ec:	2a1f      	cmp	r2, #31
 80007ee:	dd00      	ble.n	80007f2 <__aeabi_dadd+0x7e>
 80007f0:	e1e7      	b.n	8000bc2 <__aeabi_dadd+0x44e>
 80007f2:	2120      	movs	r1, #32
 80007f4:	4655      	mov	r5, sl
 80007f6:	1a8b      	subs	r3, r1, r2
 80007f8:	4661      	mov	r1, ip
 80007fa:	409d      	lsls	r5, r3
 80007fc:	40d1      	lsrs	r1, r2
 80007fe:	430d      	orrs	r5, r1
 8000800:	4661      	mov	r1, ip
 8000802:	4099      	lsls	r1, r3
 8000804:	1e4b      	subs	r3, r1, #1
 8000806:	4199      	sbcs	r1, r3
 8000808:	4653      	mov	r3, sl
 800080a:	40d3      	lsrs	r3, r2
 800080c:	430d      	orrs	r5, r1
 800080e:	1ae4      	subs	r4, r4, r3
 8000810:	1b45      	subs	r5, r0, r5
 8000812:	42a8      	cmp	r0, r5
 8000814:	4180      	sbcs	r0, r0
 8000816:	4240      	negs	r0, r0
 8000818:	1a24      	subs	r4, r4, r0
 800081a:	0223      	lsls	r3, r4, #8
 800081c:	d400      	bmi.n	8000820 <__aeabi_dadd+0xac>
 800081e:	e10f      	b.n	8000a40 <__aeabi_dadd+0x2cc>
 8000820:	0264      	lsls	r4, r4, #9
 8000822:	0a64      	lsrs	r4, r4, #9
 8000824:	2c00      	cmp	r4, #0
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0xb6>
 8000828:	e139      	b.n	8000a9e <__aeabi_dadd+0x32a>
 800082a:	0020      	movs	r0, r4
 800082c:	f001 ff2a 	bl	8002684 <__clzsi2>
 8000830:	0003      	movs	r3, r0
 8000832:	3b08      	subs	r3, #8
 8000834:	2120      	movs	r1, #32
 8000836:	0028      	movs	r0, r5
 8000838:	1aca      	subs	r2, r1, r3
 800083a:	40d0      	lsrs	r0, r2
 800083c:	409c      	lsls	r4, r3
 800083e:	0002      	movs	r2, r0
 8000840:	409d      	lsls	r5, r3
 8000842:	4322      	orrs	r2, r4
 8000844:	429f      	cmp	r7, r3
 8000846:	dd00      	ble.n	800084a <__aeabi_dadd+0xd6>
 8000848:	e173      	b.n	8000b32 <__aeabi_dadd+0x3be>
 800084a:	1bd8      	subs	r0, r3, r7
 800084c:	3001      	adds	r0, #1
 800084e:	1a09      	subs	r1, r1, r0
 8000850:	002c      	movs	r4, r5
 8000852:	408d      	lsls	r5, r1
 8000854:	40c4      	lsrs	r4, r0
 8000856:	1e6b      	subs	r3, r5, #1
 8000858:	419d      	sbcs	r5, r3
 800085a:	0013      	movs	r3, r2
 800085c:	40c2      	lsrs	r2, r0
 800085e:	408b      	lsls	r3, r1
 8000860:	4325      	orrs	r5, r4
 8000862:	2700      	movs	r7, #0
 8000864:	0014      	movs	r4, r2
 8000866:	431d      	orrs	r5, r3
 8000868:	076b      	lsls	r3, r5, #29
 800086a:	d009      	beq.n	8000880 <__aeabi_dadd+0x10c>
 800086c:	230f      	movs	r3, #15
 800086e:	402b      	ands	r3, r5
 8000870:	2b04      	cmp	r3, #4
 8000872:	d005      	beq.n	8000880 <__aeabi_dadd+0x10c>
 8000874:	1d2b      	adds	r3, r5, #4
 8000876:	42ab      	cmp	r3, r5
 8000878:	41ad      	sbcs	r5, r5
 800087a:	426d      	negs	r5, r5
 800087c:	1964      	adds	r4, r4, r5
 800087e:	001d      	movs	r5, r3
 8000880:	0223      	lsls	r3, r4, #8
 8000882:	d400      	bmi.n	8000886 <__aeabi_dadd+0x112>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x36e>
 8000886:	4a9d      	ldr	r2, [pc, #628]	@ (8000afc <__aeabi_dadd+0x388>)
 8000888:	3701      	adds	r7, #1
 800088a:	4297      	cmp	r7, r2
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x11c>
 800088e:	e0d3      	b.n	8000a38 <__aeabi_dadd+0x2c4>
 8000890:	4646      	mov	r6, r8
 8000892:	499b      	ldr	r1, [pc, #620]	@ (8000b00 <__aeabi_dadd+0x38c>)
 8000894:	08ed      	lsrs	r5, r5, #3
 8000896:	4021      	ands	r1, r4
 8000898:	074a      	lsls	r2, r1, #29
 800089a:	432a      	orrs	r2, r5
 800089c:	057c      	lsls	r4, r7, #21
 800089e:	024d      	lsls	r5, r1, #9
 80008a0:	0b2d      	lsrs	r5, r5, #12
 80008a2:	0d64      	lsrs	r4, r4, #21
 80008a4:	0524      	lsls	r4, r4, #20
 80008a6:	432c      	orrs	r4, r5
 80008a8:	07f6      	lsls	r6, r6, #31
 80008aa:	4334      	orrs	r4, r6
 80008ac:	0010      	movs	r0, r2
 80008ae:	0021      	movs	r1, r4
 80008b0:	b003      	add	sp, #12
 80008b2:	bcf0      	pop	{r4, r5, r6, r7}
 80008b4:	46bb      	mov	fp, r7
 80008b6:	46b2      	mov	sl, r6
 80008b8:	46a9      	mov	r9, r5
 80008ba:	46a0      	mov	r8, r4
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008be:	2a00      	cmp	r2, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dadd+0x150>
 80008c2:	e084      	b.n	80009ce <__aeabi_dadd+0x25a>
 80008c4:	464a      	mov	r2, r9
 80008c6:	1bd2      	subs	r2, r2, r7
 80008c8:	2f00      	cmp	r7, #0
 80008ca:	d000      	beq.n	80008ce <__aeabi_dadd+0x15a>
 80008cc:	e16d      	b.n	8000baa <__aeabi_dadd+0x436>
 80008ce:	0025      	movs	r5, r4
 80008d0:	4305      	orrs	r5, r0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_dadd+0x162>
 80008d4:	e127      	b.n	8000b26 <__aeabi_dadd+0x3b2>
 80008d6:	1e56      	subs	r6, r2, #1
 80008d8:	2a01      	cmp	r2, #1
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x16a>
 80008dc:	e23b      	b.n	8000d56 <__aeabi_dadd+0x5e2>
 80008de:	4d87      	ldr	r5, [pc, #540]	@ (8000afc <__aeabi_dadd+0x388>)
 80008e0:	42aa      	cmp	r2, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x172>
 80008e4:	e26a      	b.n	8000dbc <__aeabi_dadd+0x648>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2e38      	cmp	r6, #56	@ 0x38
 80008ea:	dc12      	bgt.n	8000912 <__aeabi_dadd+0x19e>
 80008ec:	0032      	movs	r2, r6
 80008ee:	2a1f      	cmp	r2, #31
 80008f0:	dd00      	ble.n	80008f4 <__aeabi_dadd+0x180>
 80008f2:	e1f8      	b.n	8000ce6 <__aeabi_dadd+0x572>
 80008f4:	2620      	movs	r6, #32
 80008f6:	0025      	movs	r5, r4
 80008f8:	1ab6      	subs	r6, r6, r2
 80008fa:	0007      	movs	r7, r0
 80008fc:	4653      	mov	r3, sl
 80008fe:	40b0      	lsls	r0, r6
 8000900:	40d4      	lsrs	r4, r2
 8000902:	40b5      	lsls	r5, r6
 8000904:	40d7      	lsrs	r7, r2
 8000906:	1e46      	subs	r6, r0, #1
 8000908:	41b0      	sbcs	r0, r6
 800090a:	1b1b      	subs	r3, r3, r4
 800090c:	469a      	mov	sl, r3
 800090e:	433d      	orrs	r5, r7
 8000910:	4305      	orrs	r5, r0
 8000912:	4662      	mov	r2, ip
 8000914:	1b55      	subs	r5, r2, r5
 8000916:	45ac      	cmp	ip, r5
 8000918:	4192      	sbcs	r2, r2
 800091a:	4653      	mov	r3, sl
 800091c:	4252      	negs	r2, r2
 800091e:	000e      	movs	r6, r1
 8000920:	464f      	mov	r7, r9
 8000922:	4688      	mov	r8, r1
 8000924:	1a9c      	subs	r4, r3, r2
 8000926:	e778      	b.n	800081a <__aeabi_dadd+0xa6>
 8000928:	2a00      	cmp	r2, #0
 800092a:	dc00      	bgt.n	800092e <__aeabi_dadd+0x1ba>
 800092c:	e08e      	b.n	8000a4c <__aeabi_dadd+0x2d8>
 800092e:	4649      	mov	r1, r9
 8000930:	2900      	cmp	r1, #0
 8000932:	d175      	bne.n	8000a20 <__aeabi_dadd+0x2ac>
 8000934:	4661      	mov	r1, ip
 8000936:	4653      	mov	r3, sl
 8000938:	4319      	orrs	r1, r3
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x1ca>
 800093c:	e0f6      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 800093e:	1e51      	subs	r1, r2, #1
 8000940:	2a01      	cmp	r2, #1
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x1d2>
 8000944:	e191      	b.n	8000c6a <__aeabi_dadd+0x4f6>
 8000946:	4d6d      	ldr	r5, [pc, #436]	@ (8000afc <__aeabi_dadd+0x388>)
 8000948:	42aa      	cmp	r2, r5
 800094a:	d100      	bne.n	800094e <__aeabi_dadd+0x1da>
 800094c:	e0dc      	b.n	8000b08 <__aeabi_dadd+0x394>
 800094e:	2501      	movs	r5, #1
 8000950:	2938      	cmp	r1, #56	@ 0x38
 8000952:	dc14      	bgt.n	800097e <__aeabi_dadd+0x20a>
 8000954:	000a      	movs	r2, r1
 8000956:	2a1f      	cmp	r2, #31
 8000958:	dd00      	ble.n	800095c <__aeabi_dadd+0x1e8>
 800095a:	e1a2      	b.n	8000ca2 <__aeabi_dadd+0x52e>
 800095c:	2120      	movs	r1, #32
 800095e:	4653      	mov	r3, sl
 8000960:	1a89      	subs	r1, r1, r2
 8000962:	408b      	lsls	r3, r1
 8000964:	001d      	movs	r5, r3
 8000966:	4663      	mov	r3, ip
 8000968:	40d3      	lsrs	r3, r2
 800096a:	431d      	orrs	r5, r3
 800096c:	4663      	mov	r3, ip
 800096e:	408b      	lsls	r3, r1
 8000970:	0019      	movs	r1, r3
 8000972:	1e4b      	subs	r3, r1, #1
 8000974:	4199      	sbcs	r1, r3
 8000976:	4653      	mov	r3, sl
 8000978:	40d3      	lsrs	r3, r2
 800097a:	430d      	orrs	r5, r1
 800097c:	18e4      	adds	r4, r4, r3
 800097e:	182d      	adds	r5, r5, r0
 8000980:	4285      	cmp	r5, r0
 8000982:	4180      	sbcs	r0, r0
 8000984:	4240      	negs	r0, r0
 8000986:	1824      	adds	r4, r4, r0
 8000988:	0223      	lsls	r3, r4, #8
 800098a:	d559      	bpl.n	8000a40 <__aeabi_dadd+0x2cc>
 800098c:	4b5b      	ldr	r3, [pc, #364]	@ (8000afc <__aeabi_dadd+0x388>)
 800098e:	3701      	adds	r7, #1
 8000990:	429f      	cmp	r7, r3
 8000992:	d051      	beq.n	8000a38 <__aeabi_dadd+0x2c4>
 8000994:	2101      	movs	r1, #1
 8000996:	4b5a      	ldr	r3, [pc, #360]	@ (8000b00 <__aeabi_dadd+0x38c>)
 8000998:	086a      	lsrs	r2, r5, #1
 800099a:	401c      	ands	r4, r3
 800099c:	4029      	ands	r1, r5
 800099e:	430a      	orrs	r2, r1
 80009a0:	07e5      	lsls	r5, r4, #31
 80009a2:	4315      	orrs	r5, r2
 80009a4:	0864      	lsrs	r4, r4, #1
 80009a6:	e75f      	b.n	8000868 <__aeabi_dadd+0xf4>
 80009a8:	4661      	mov	r1, ip
 80009aa:	4653      	mov	r3, sl
 80009ac:	4319      	orrs	r1, r3
 80009ae:	d100      	bne.n	80009b2 <__aeabi_dadd+0x23e>
 80009b0:	e0bc      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 80009b2:	1e51      	subs	r1, r2, #1
 80009b4:	2a01      	cmp	r2, #1
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x246>
 80009b8:	e164      	b.n	8000c84 <__aeabi_dadd+0x510>
 80009ba:	4d50      	ldr	r5, [pc, #320]	@ (8000afc <__aeabi_dadd+0x388>)
 80009bc:	42aa      	cmp	r2, r5
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x24e>
 80009c0:	e16a      	b.n	8000c98 <__aeabi_dadd+0x524>
 80009c2:	2501      	movs	r5, #1
 80009c4:	2938      	cmp	r1, #56	@ 0x38
 80009c6:	dd00      	ble.n	80009ca <__aeabi_dadd+0x256>
 80009c8:	e722      	b.n	8000810 <__aeabi_dadd+0x9c>
 80009ca:	000a      	movs	r2, r1
 80009cc:	e70e      	b.n	80007ec <__aeabi_dadd+0x78>
 80009ce:	4a4d      	ldr	r2, [pc, #308]	@ (8000b04 <__aeabi_dadd+0x390>)
 80009d0:	1c7d      	adds	r5, r7, #1
 80009d2:	4215      	tst	r5, r2
 80009d4:	d000      	beq.n	80009d8 <__aeabi_dadd+0x264>
 80009d6:	e0d0      	b.n	8000b7a <__aeabi_dadd+0x406>
 80009d8:	0025      	movs	r5, r4
 80009da:	4662      	mov	r2, ip
 80009dc:	4653      	mov	r3, sl
 80009de:	4305      	orrs	r5, r0
 80009e0:	431a      	orrs	r2, r3
 80009e2:	2f00      	cmp	r7, #0
 80009e4:	d000      	beq.n	80009e8 <__aeabi_dadd+0x274>
 80009e6:	e137      	b.n	8000c58 <__aeabi_dadd+0x4e4>
 80009e8:	2d00      	cmp	r5, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x27a>
 80009ec:	e1a8      	b.n	8000d40 <__aeabi_dadd+0x5cc>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0x280>
 80009f2:	e16a      	b.n	8000cca <__aeabi_dadd+0x556>
 80009f4:	4663      	mov	r3, ip
 80009f6:	1ac5      	subs	r5, r0, r3
 80009f8:	4653      	mov	r3, sl
 80009fa:	1ae2      	subs	r2, r4, r3
 80009fc:	42a8      	cmp	r0, r5
 80009fe:	419b      	sbcs	r3, r3
 8000a00:	425b      	negs	r3, r3
 8000a02:	1ad3      	subs	r3, r2, r3
 8000a04:	021a      	lsls	r2, r3, #8
 8000a06:	d400      	bmi.n	8000a0a <__aeabi_dadd+0x296>
 8000a08:	e203      	b.n	8000e12 <__aeabi_dadd+0x69e>
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	1a1d      	subs	r5, r3, r0
 8000a0e:	45ac      	cmp	ip, r5
 8000a10:	4192      	sbcs	r2, r2
 8000a12:	4653      	mov	r3, sl
 8000a14:	4252      	negs	r2, r2
 8000a16:	1b1c      	subs	r4, r3, r4
 8000a18:	000e      	movs	r6, r1
 8000a1a:	4688      	mov	r8, r1
 8000a1c:	1aa4      	subs	r4, r4, r2
 8000a1e:	e723      	b.n	8000868 <__aeabi_dadd+0xf4>
 8000a20:	4936      	ldr	r1, [pc, #216]	@ (8000afc <__aeabi_dadd+0x388>)
 8000a22:	428f      	cmp	r7, r1
 8000a24:	d070      	beq.n	8000b08 <__aeabi_dadd+0x394>
 8000a26:	2501      	movs	r5, #1
 8000a28:	2a38      	cmp	r2, #56	@ 0x38
 8000a2a:	dca8      	bgt.n	800097e <__aeabi_dadd+0x20a>
 8000a2c:	2180      	movs	r1, #128	@ 0x80
 8000a2e:	4653      	mov	r3, sl
 8000a30:	0409      	lsls	r1, r1, #16
 8000a32:	430b      	orrs	r3, r1
 8000a34:	469a      	mov	sl, r3
 8000a36:	e78e      	b.n	8000956 <__aeabi_dadd+0x1e2>
 8000a38:	003c      	movs	r4, r7
 8000a3a:	2500      	movs	r5, #0
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	e731      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000a40:	2307      	movs	r3, #7
 8000a42:	402b      	ands	r3, r5
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d000      	beq.n	8000a4a <__aeabi_dadd+0x2d6>
 8000a48:	e710      	b.n	800086c <__aeabi_dadd+0xf8>
 8000a4a:	e093      	b.n	8000b74 <__aeabi_dadd+0x400>
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	d074      	beq.n	8000b3a <__aeabi_dadd+0x3c6>
 8000a50:	464a      	mov	r2, r9
 8000a52:	1bd2      	subs	r2, r2, r7
 8000a54:	2f00      	cmp	r7, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x2e6>
 8000a58:	e0c7      	b.n	8000bea <__aeabi_dadd+0x476>
 8000a5a:	4928      	ldr	r1, [pc, #160]	@ (8000afc <__aeabi_dadd+0x388>)
 8000a5c:	4589      	cmp	r9, r1
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x2ee>
 8000a60:	e185      	b.n	8000d6e <__aeabi_dadd+0x5fa>
 8000a62:	2501      	movs	r5, #1
 8000a64:	2a38      	cmp	r2, #56	@ 0x38
 8000a66:	dc12      	bgt.n	8000a8e <__aeabi_dadd+0x31a>
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	0409      	lsls	r1, r1, #16
 8000a6c:	430c      	orrs	r4, r1
 8000a6e:	2a1f      	cmp	r2, #31
 8000a70:	dd00      	ble.n	8000a74 <__aeabi_dadd+0x300>
 8000a72:	e1ab      	b.n	8000dcc <__aeabi_dadd+0x658>
 8000a74:	2120      	movs	r1, #32
 8000a76:	0025      	movs	r5, r4
 8000a78:	1a89      	subs	r1, r1, r2
 8000a7a:	0007      	movs	r7, r0
 8000a7c:	4088      	lsls	r0, r1
 8000a7e:	408d      	lsls	r5, r1
 8000a80:	40d7      	lsrs	r7, r2
 8000a82:	1e41      	subs	r1, r0, #1
 8000a84:	4188      	sbcs	r0, r1
 8000a86:	40d4      	lsrs	r4, r2
 8000a88:	433d      	orrs	r5, r7
 8000a8a:	4305      	orrs	r5, r0
 8000a8c:	44a2      	add	sl, r4
 8000a8e:	4465      	add	r5, ip
 8000a90:	4565      	cmp	r5, ip
 8000a92:	4192      	sbcs	r2, r2
 8000a94:	4252      	negs	r2, r2
 8000a96:	4452      	add	r2, sl
 8000a98:	0014      	movs	r4, r2
 8000a9a:	464f      	mov	r7, r9
 8000a9c:	e774      	b.n	8000988 <__aeabi_dadd+0x214>
 8000a9e:	0028      	movs	r0, r5
 8000aa0:	f001 fdf0 	bl	8002684 <__clzsi2>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	3318      	adds	r3, #24
 8000aa8:	2b1f      	cmp	r3, #31
 8000aaa:	dc00      	bgt.n	8000aae <__aeabi_dadd+0x33a>
 8000aac:	e6c2      	b.n	8000834 <__aeabi_dadd+0xc0>
 8000aae:	002a      	movs	r2, r5
 8000ab0:	3808      	subs	r0, #8
 8000ab2:	4082      	lsls	r2, r0
 8000ab4:	429f      	cmp	r7, r3
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x346>
 8000ab8:	e0a9      	b.n	8000c0e <__aeabi_dadd+0x49a>
 8000aba:	1bdb      	subs	r3, r3, r7
 8000abc:	1c58      	adds	r0, r3, #1
 8000abe:	281f      	cmp	r0, #31
 8000ac0:	dc00      	bgt.n	8000ac4 <__aeabi_dadd+0x350>
 8000ac2:	e1ac      	b.n	8000e1e <__aeabi_dadd+0x6aa>
 8000ac4:	0015      	movs	r5, r2
 8000ac6:	3b1f      	subs	r3, #31
 8000ac8:	40dd      	lsrs	r5, r3
 8000aca:	2820      	cmp	r0, #32
 8000acc:	d005      	beq.n	8000ada <__aeabi_dadd+0x366>
 8000ace:	2340      	movs	r3, #64	@ 0x40
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	1e53      	subs	r3, r2, #1
 8000ad6:	419a      	sbcs	r2, r3
 8000ad8:	4315      	orrs	r5, r2
 8000ada:	2307      	movs	r3, #7
 8000adc:	2700      	movs	r7, #0
 8000ade:	402b      	ands	r3, r5
 8000ae0:	e7b0      	b.n	8000a44 <__aeabi_dadd+0x2d0>
 8000ae2:	08ed      	lsrs	r5, r5, #3
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <__aeabi_dadd+0x388>)
 8000ae6:	0762      	lsls	r2, r4, #29
 8000ae8:	432a      	orrs	r2, r5
 8000aea:	08e4      	lsrs	r4, r4, #3
 8000aec:	429f      	cmp	r7, r3
 8000aee:	d00f      	beq.n	8000b10 <__aeabi_dadd+0x39c>
 8000af0:	0324      	lsls	r4, r4, #12
 8000af2:	0b25      	lsrs	r5, r4, #12
 8000af4:	057c      	lsls	r4, r7, #21
 8000af6:	0d64      	lsrs	r4, r4, #21
 8000af8:	e6d4      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	000007ff 	.word	0x000007ff
 8000b00:	ff7fffff 	.word	0xff7fffff
 8000b04:	000007fe 	.word	0x000007fe
 8000b08:	08c0      	lsrs	r0, r0, #3
 8000b0a:	0762      	lsls	r2, r4, #29
 8000b0c:	4302      	orrs	r2, r0
 8000b0e:	08e4      	lsrs	r4, r4, #3
 8000b10:	0013      	movs	r3, r2
 8000b12:	4323      	orrs	r3, r4
 8000b14:	d100      	bne.n	8000b18 <__aeabi_dadd+0x3a4>
 8000b16:	e186      	b.n	8000e26 <__aeabi_dadd+0x6b2>
 8000b18:	2580      	movs	r5, #128	@ 0x80
 8000b1a:	032d      	lsls	r5, r5, #12
 8000b1c:	4325      	orrs	r5, r4
 8000b1e:	032d      	lsls	r5, r5, #12
 8000b20:	4cc3      	ldr	r4, [pc, #780]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000b22:	0b2d      	lsrs	r5, r5, #12
 8000b24:	e6be      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000b26:	4660      	mov	r0, ip
 8000b28:	4654      	mov	r4, sl
 8000b2a:	000e      	movs	r6, r1
 8000b2c:	0017      	movs	r7, r2
 8000b2e:	08c5      	lsrs	r5, r0, #3
 8000b30:	e7d8      	b.n	8000ae4 <__aeabi_dadd+0x370>
 8000b32:	4cc0      	ldr	r4, [pc, #768]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000b34:	1aff      	subs	r7, r7, r3
 8000b36:	4014      	ands	r4, r2
 8000b38:	e696      	b.n	8000868 <__aeabi_dadd+0xf4>
 8000b3a:	4abf      	ldr	r2, [pc, #764]	@ (8000e38 <__aeabi_dadd+0x6c4>)
 8000b3c:	1c79      	adds	r1, r7, #1
 8000b3e:	4211      	tst	r1, r2
 8000b40:	d16b      	bne.n	8000c1a <__aeabi_dadd+0x4a6>
 8000b42:	0022      	movs	r2, r4
 8000b44:	4302      	orrs	r2, r0
 8000b46:	2f00      	cmp	r7, #0
 8000b48:	d000      	beq.n	8000b4c <__aeabi_dadd+0x3d8>
 8000b4a:	e0db      	b.n	8000d04 <__aeabi_dadd+0x590>
 8000b4c:	2a00      	cmp	r2, #0
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_dadd+0x3de>
 8000b50:	e12d      	b.n	8000dae <__aeabi_dadd+0x63a>
 8000b52:	4662      	mov	r2, ip
 8000b54:	4653      	mov	r3, sl
 8000b56:	431a      	orrs	r2, r3
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x3e8>
 8000b5a:	e0b6      	b.n	8000cca <__aeabi_dadd+0x556>
 8000b5c:	4663      	mov	r3, ip
 8000b5e:	18c5      	adds	r5, r0, r3
 8000b60:	4285      	cmp	r5, r0
 8000b62:	4180      	sbcs	r0, r0
 8000b64:	4454      	add	r4, sl
 8000b66:	4240      	negs	r0, r0
 8000b68:	1824      	adds	r4, r4, r0
 8000b6a:	0223      	lsls	r3, r4, #8
 8000b6c:	d502      	bpl.n	8000b74 <__aeabi_dadd+0x400>
 8000b6e:	000f      	movs	r7, r1
 8000b70:	4bb0      	ldr	r3, [pc, #704]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000b72:	401c      	ands	r4, r3
 8000b74:	003a      	movs	r2, r7
 8000b76:	0028      	movs	r0, r5
 8000b78:	e7d8      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 8000b7a:	4662      	mov	r2, ip
 8000b7c:	1a85      	subs	r5, r0, r2
 8000b7e:	42a8      	cmp	r0, r5
 8000b80:	4192      	sbcs	r2, r2
 8000b82:	4653      	mov	r3, sl
 8000b84:	4252      	negs	r2, r2
 8000b86:	4691      	mov	r9, r2
 8000b88:	1ae3      	subs	r3, r4, r3
 8000b8a:	001a      	movs	r2, r3
 8000b8c:	464b      	mov	r3, r9
 8000b8e:	1ad2      	subs	r2, r2, r3
 8000b90:	0013      	movs	r3, r2
 8000b92:	4691      	mov	r9, r2
 8000b94:	021a      	lsls	r2, r3, #8
 8000b96:	d454      	bmi.n	8000c42 <__aeabi_dadd+0x4ce>
 8000b98:	464a      	mov	r2, r9
 8000b9a:	464c      	mov	r4, r9
 8000b9c:	432a      	orrs	r2, r5
 8000b9e:	d000      	beq.n	8000ba2 <__aeabi_dadd+0x42e>
 8000ba0:	e640      	b.n	8000824 <__aeabi_dadd+0xb0>
 8000ba2:	2600      	movs	r6, #0
 8000ba4:	2400      	movs	r4, #0
 8000ba6:	2500      	movs	r5, #0
 8000ba8:	e67c      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000baa:	4da1      	ldr	r5, [pc, #644]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000bac:	45a9      	cmp	r9, r5
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_dadd+0x43e>
 8000bb0:	e090      	b.n	8000cd4 <__aeabi_dadd+0x560>
 8000bb2:	2501      	movs	r5, #1
 8000bb4:	2a38      	cmp	r2, #56	@ 0x38
 8000bb6:	dd00      	ble.n	8000bba <__aeabi_dadd+0x446>
 8000bb8:	e6ab      	b.n	8000912 <__aeabi_dadd+0x19e>
 8000bba:	2580      	movs	r5, #128	@ 0x80
 8000bbc:	042d      	lsls	r5, r5, #16
 8000bbe:	432c      	orrs	r4, r5
 8000bc0:	e695      	b.n	80008ee <__aeabi_dadd+0x17a>
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	4655      	mov	r5, sl
 8000bc6:	3920      	subs	r1, #32
 8000bc8:	40cd      	lsrs	r5, r1
 8000bca:	46a9      	mov	r9, r5
 8000bcc:	2a20      	cmp	r2, #32
 8000bce:	d006      	beq.n	8000bde <__aeabi_dadd+0x46a>
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4653      	mov	r3, sl
 8000bd4:	1a8a      	subs	r2, r1, r2
 8000bd6:	4093      	lsls	r3, r2
 8000bd8:	4662      	mov	r2, ip
 8000bda:	431a      	orrs	r2, r3
 8000bdc:	4694      	mov	ip, r2
 8000bde:	4665      	mov	r5, ip
 8000be0:	1e6b      	subs	r3, r5, #1
 8000be2:	419d      	sbcs	r5, r3
 8000be4:	464b      	mov	r3, r9
 8000be6:	431d      	orrs	r5, r3
 8000be8:	e612      	b.n	8000810 <__aeabi_dadd+0x9c>
 8000bea:	0021      	movs	r1, r4
 8000bec:	4301      	orrs	r1, r0
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_dadd+0x47e>
 8000bf0:	e0c4      	b.n	8000d7c <__aeabi_dadd+0x608>
 8000bf2:	1e51      	subs	r1, r2, #1
 8000bf4:	2a01      	cmp	r2, #1
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_dadd+0x486>
 8000bf8:	e0fb      	b.n	8000df2 <__aeabi_dadd+0x67e>
 8000bfa:	4d8d      	ldr	r5, [pc, #564]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000bfc:	42aa      	cmp	r2, r5
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_dadd+0x48e>
 8000c00:	e0b5      	b.n	8000d6e <__aeabi_dadd+0x5fa>
 8000c02:	2501      	movs	r5, #1
 8000c04:	2938      	cmp	r1, #56	@ 0x38
 8000c06:	dd00      	ble.n	8000c0a <__aeabi_dadd+0x496>
 8000c08:	e741      	b.n	8000a8e <__aeabi_dadd+0x31a>
 8000c0a:	000a      	movs	r2, r1
 8000c0c:	e72f      	b.n	8000a6e <__aeabi_dadd+0x2fa>
 8000c0e:	4c89      	ldr	r4, [pc, #548]	@ (8000e34 <__aeabi_dadd+0x6c0>)
 8000c10:	1aff      	subs	r7, r7, r3
 8000c12:	4014      	ands	r4, r2
 8000c14:	0762      	lsls	r2, r4, #29
 8000c16:	08e4      	lsrs	r4, r4, #3
 8000c18:	e76a      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000c1a:	4a85      	ldr	r2, [pc, #532]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000c1c:	4291      	cmp	r1, r2
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x4ae>
 8000c20:	e0e3      	b.n	8000dea <__aeabi_dadd+0x676>
 8000c22:	4663      	mov	r3, ip
 8000c24:	18c2      	adds	r2, r0, r3
 8000c26:	4282      	cmp	r2, r0
 8000c28:	4180      	sbcs	r0, r0
 8000c2a:	0023      	movs	r3, r4
 8000c2c:	4240      	negs	r0, r0
 8000c2e:	4453      	add	r3, sl
 8000c30:	181b      	adds	r3, r3, r0
 8000c32:	07dd      	lsls	r5, r3, #31
 8000c34:	085c      	lsrs	r4, r3, #1
 8000c36:	2307      	movs	r3, #7
 8000c38:	0852      	lsrs	r2, r2, #1
 8000c3a:	4315      	orrs	r5, r2
 8000c3c:	000f      	movs	r7, r1
 8000c3e:	402b      	ands	r3, r5
 8000c40:	e700      	b.n	8000a44 <__aeabi_dadd+0x2d0>
 8000c42:	4663      	mov	r3, ip
 8000c44:	1a1d      	subs	r5, r3, r0
 8000c46:	45ac      	cmp	ip, r5
 8000c48:	4192      	sbcs	r2, r2
 8000c4a:	4653      	mov	r3, sl
 8000c4c:	4252      	negs	r2, r2
 8000c4e:	1b1c      	subs	r4, r3, r4
 8000c50:	000e      	movs	r6, r1
 8000c52:	4688      	mov	r8, r1
 8000c54:	1aa4      	subs	r4, r4, r2
 8000c56:	e5e5      	b.n	8000824 <__aeabi_dadd+0xb0>
 8000c58:	2d00      	cmp	r5, #0
 8000c5a:	d000      	beq.n	8000c5e <__aeabi_dadd+0x4ea>
 8000c5c:	e091      	b.n	8000d82 <__aeabi_dadd+0x60e>
 8000c5e:	2a00      	cmp	r2, #0
 8000c60:	d138      	bne.n	8000cd4 <__aeabi_dadd+0x560>
 8000c62:	2480      	movs	r4, #128	@ 0x80
 8000c64:	2600      	movs	r6, #0
 8000c66:	0324      	lsls	r4, r4, #12
 8000c68:	e756      	b.n	8000b18 <__aeabi_dadd+0x3a4>
 8000c6a:	4663      	mov	r3, ip
 8000c6c:	18c5      	adds	r5, r0, r3
 8000c6e:	4285      	cmp	r5, r0
 8000c70:	4180      	sbcs	r0, r0
 8000c72:	4454      	add	r4, sl
 8000c74:	4240      	negs	r0, r0
 8000c76:	1824      	adds	r4, r4, r0
 8000c78:	2701      	movs	r7, #1
 8000c7a:	0223      	lsls	r3, r4, #8
 8000c7c:	d400      	bmi.n	8000c80 <__aeabi_dadd+0x50c>
 8000c7e:	e6df      	b.n	8000a40 <__aeabi_dadd+0x2cc>
 8000c80:	2702      	movs	r7, #2
 8000c82:	e687      	b.n	8000994 <__aeabi_dadd+0x220>
 8000c84:	4663      	mov	r3, ip
 8000c86:	1ac5      	subs	r5, r0, r3
 8000c88:	42a8      	cmp	r0, r5
 8000c8a:	4180      	sbcs	r0, r0
 8000c8c:	4653      	mov	r3, sl
 8000c8e:	4240      	negs	r0, r0
 8000c90:	1ae4      	subs	r4, r4, r3
 8000c92:	2701      	movs	r7, #1
 8000c94:	1a24      	subs	r4, r4, r0
 8000c96:	e5c0      	b.n	800081a <__aeabi_dadd+0xa6>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	08c0      	lsrs	r0, r0, #3
 8000c9c:	4302      	orrs	r2, r0
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	e736      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	4653      	mov	r3, sl
 8000ca6:	3920      	subs	r1, #32
 8000ca8:	40cb      	lsrs	r3, r1
 8000caa:	4699      	mov	r9, r3
 8000cac:	2a20      	cmp	r2, #32
 8000cae:	d006      	beq.n	8000cbe <__aeabi_dadd+0x54a>
 8000cb0:	2140      	movs	r1, #64	@ 0x40
 8000cb2:	4653      	mov	r3, sl
 8000cb4:	1a8a      	subs	r2, r1, r2
 8000cb6:	4093      	lsls	r3, r2
 8000cb8:	4662      	mov	r2, ip
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	4694      	mov	ip, r2
 8000cbe:	4665      	mov	r5, ip
 8000cc0:	1e6b      	subs	r3, r5, #1
 8000cc2:	419d      	sbcs	r5, r3
 8000cc4:	464b      	mov	r3, r9
 8000cc6:	431d      	orrs	r5, r3
 8000cc8:	e659      	b.n	800097e <__aeabi_dadd+0x20a>
 8000cca:	0762      	lsls	r2, r4, #29
 8000ccc:	08c0      	lsrs	r0, r0, #3
 8000cce:	4302      	orrs	r2, r0
 8000cd0:	08e4      	lsrs	r4, r4, #3
 8000cd2:	e70d      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000cd4:	4653      	mov	r3, sl
 8000cd6:	075a      	lsls	r2, r3, #29
 8000cd8:	4663      	mov	r3, ip
 8000cda:	08d8      	lsrs	r0, r3, #3
 8000cdc:	4653      	mov	r3, sl
 8000cde:	000e      	movs	r6, r1
 8000ce0:	4302      	orrs	r2, r0
 8000ce2:	08dc      	lsrs	r4, r3, #3
 8000ce4:	e714      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000ce6:	0015      	movs	r5, r2
 8000ce8:	0026      	movs	r6, r4
 8000cea:	3d20      	subs	r5, #32
 8000cec:	40ee      	lsrs	r6, r5
 8000cee:	2a20      	cmp	r2, #32
 8000cf0:	d003      	beq.n	8000cfa <__aeabi_dadd+0x586>
 8000cf2:	2540      	movs	r5, #64	@ 0x40
 8000cf4:	1aaa      	subs	r2, r5, r2
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	4320      	orrs	r0, r4
 8000cfa:	1e42      	subs	r2, r0, #1
 8000cfc:	4190      	sbcs	r0, r2
 8000cfe:	0005      	movs	r5, r0
 8000d00:	4335      	orrs	r5, r6
 8000d02:	e606      	b.n	8000912 <__aeabi_dadd+0x19e>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d07c      	beq.n	8000e02 <__aeabi_dadd+0x68e>
 8000d08:	4662      	mov	r2, ip
 8000d0a:	4653      	mov	r3, sl
 8000d0c:	08c0      	lsrs	r0, r0, #3
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	d100      	bne.n	8000d14 <__aeabi_dadd+0x5a0>
 8000d12:	e6fa      	b.n	8000b0a <__aeabi_dadd+0x396>
 8000d14:	0762      	lsls	r2, r4, #29
 8000d16:	4310      	orrs	r0, r2
 8000d18:	2280      	movs	r2, #128	@ 0x80
 8000d1a:	08e4      	lsrs	r4, r4, #3
 8000d1c:	0312      	lsls	r2, r2, #12
 8000d1e:	4214      	tst	r4, r2
 8000d20:	d008      	beq.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d22:	08d9      	lsrs	r1, r3, #3
 8000d24:	4211      	tst	r1, r2
 8000d26:	d105      	bne.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d28:	4663      	mov	r3, ip
 8000d2a:	08d8      	lsrs	r0, r3, #3
 8000d2c:	4653      	mov	r3, sl
 8000d2e:	000c      	movs	r4, r1
 8000d30:	075b      	lsls	r3, r3, #29
 8000d32:	4318      	orrs	r0, r3
 8000d34:	0f42      	lsrs	r2, r0, #29
 8000d36:	00c0      	lsls	r0, r0, #3
 8000d38:	08c0      	lsrs	r0, r0, #3
 8000d3a:	0752      	lsls	r2, r2, #29
 8000d3c:	4302      	orrs	r2, r0
 8000d3e:	e6e7      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000d40:	2a00      	cmp	r2, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_dadd+0x5d2>
 8000d44:	e72d      	b.n	8000ba2 <__aeabi_dadd+0x42e>
 8000d46:	4663      	mov	r3, ip
 8000d48:	08d8      	lsrs	r0, r3, #3
 8000d4a:	4653      	mov	r3, sl
 8000d4c:	075a      	lsls	r2, r3, #29
 8000d4e:	000e      	movs	r6, r1
 8000d50:	4302      	orrs	r2, r0
 8000d52:	08dc      	lsrs	r4, r3, #3
 8000d54:	e6cc      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000d56:	4663      	mov	r3, ip
 8000d58:	1a1d      	subs	r5, r3, r0
 8000d5a:	45ac      	cmp	ip, r5
 8000d5c:	4192      	sbcs	r2, r2
 8000d5e:	4653      	mov	r3, sl
 8000d60:	4252      	negs	r2, r2
 8000d62:	1b1c      	subs	r4, r3, r4
 8000d64:	000e      	movs	r6, r1
 8000d66:	4688      	mov	r8, r1
 8000d68:	1aa4      	subs	r4, r4, r2
 8000d6a:	3701      	adds	r7, #1
 8000d6c:	e555      	b.n	800081a <__aeabi_dadd+0xa6>
 8000d6e:	4663      	mov	r3, ip
 8000d70:	08d9      	lsrs	r1, r3, #3
 8000d72:	4653      	mov	r3, sl
 8000d74:	075a      	lsls	r2, r3, #29
 8000d76:	430a      	orrs	r2, r1
 8000d78:	08dc      	lsrs	r4, r3, #3
 8000d7a:	e6c9      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000d7c:	4660      	mov	r0, ip
 8000d7e:	4654      	mov	r4, sl
 8000d80:	e6d4      	b.n	8000b2c <__aeabi_dadd+0x3b8>
 8000d82:	08c0      	lsrs	r0, r0, #3
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	d100      	bne.n	8000d8a <__aeabi_dadd+0x616>
 8000d88:	e6bf      	b.n	8000b0a <__aeabi_dadd+0x396>
 8000d8a:	0762      	lsls	r2, r4, #29
 8000d8c:	4310      	orrs	r0, r2
 8000d8e:	2280      	movs	r2, #128	@ 0x80
 8000d90:	08e4      	lsrs	r4, r4, #3
 8000d92:	0312      	lsls	r2, r2, #12
 8000d94:	4214      	tst	r4, r2
 8000d96:	d0cd      	beq.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d98:	08dd      	lsrs	r5, r3, #3
 8000d9a:	4215      	tst	r5, r2
 8000d9c:	d1ca      	bne.n	8000d34 <__aeabi_dadd+0x5c0>
 8000d9e:	4663      	mov	r3, ip
 8000da0:	08d8      	lsrs	r0, r3, #3
 8000da2:	4653      	mov	r3, sl
 8000da4:	075b      	lsls	r3, r3, #29
 8000da6:	000e      	movs	r6, r1
 8000da8:	002c      	movs	r4, r5
 8000daa:	4318      	orrs	r0, r3
 8000dac:	e7c2      	b.n	8000d34 <__aeabi_dadd+0x5c0>
 8000dae:	4663      	mov	r3, ip
 8000db0:	08d9      	lsrs	r1, r3, #3
 8000db2:	4653      	mov	r3, sl
 8000db4:	075a      	lsls	r2, r3, #29
 8000db6:	430a      	orrs	r2, r1
 8000db8:	08dc      	lsrs	r4, r3, #3
 8000dba:	e699      	b.n	8000af0 <__aeabi_dadd+0x37c>
 8000dbc:	4663      	mov	r3, ip
 8000dbe:	08d8      	lsrs	r0, r3, #3
 8000dc0:	4653      	mov	r3, sl
 8000dc2:	075a      	lsls	r2, r3, #29
 8000dc4:	000e      	movs	r6, r1
 8000dc6:	4302      	orrs	r2, r0
 8000dc8:	08dc      	lsrs	r4, r3, #3
 8000dca:	e6a1      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0027      	movs	r7, r4
 8000dd0:	3920      	subs	r1, #32
 8000dd2:	40cf      	lsrs	r7, r1
 8000dd4:	2a20      	cmp	r2, #32
 8000dd6:	d003      	beq.n	8000de0 <__aeabi_dadd+0x66c>
 8000dd8:	2140      	movs	r1, #64	@ 0x40
 8000dda:	1a8a      	subs	r2, r1, r2
 8000ddc:	4094      	lsls	r4, r2
 8000dde:	4320      	orrs	r0, r4
 8000de0:	1e42      	subs	r2, r0, #1
 8000de2:	4190      	sbcs	r0, r2
 8000de4:	0005      	movs	r5, r0
 8000de6:	433d      	orrs	r5, r7
 8000de8:	e651      	b.n	8000a8e <__aeabi_dadd+0x31a>
 8000dea:	000c      	movs	r4, r1
 8000dec:	2500      	movs	r5, #0
 8000dee:	2200      	movs	r2, #0
 8000df0:	e558      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000df2:	4460      	add	r0, ip
 8000df4:	4560      	cmp	r0, ip
 8000df6:	4192      	sbcs	r2, r2
 8000df8:	4454      	add	r4, sl
 8000dfa:	4252      	negs	r2, r2
 8000dfc:	0005      	movs	r5, r0
 8000dfe:	18a4      	adds	r4, r4, r2
 8000e00:	e73a      	b.n	8000c78 <__aeabi_dadd+0x504>
 8000e02:	4653      	mov	r3, sl
 8000e04:	075a      	lsls	r2, r3, #29
 8000e06:	4663      	mov	r3, ip
 8000e08:	08d9      	lsrs	r1, r3, #3
 8000e0a:	4653      	mov	r3, sl
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	08dc      	lsrs	r4, r3, #3
 8000e10:	e67e      	b.n	8000b10 <__aeabi_dadd+0x39c>
 8000e12:	001a      	movs	r2, r3
 8000e14:	001c      	movs	r4, r3
 8000e16:	432a      	orrs	r2, r5
 8000e18:	d000      	beq.n	8000e1c <__aeabi_dadd+0x6a8>
 8000e1a:	e6ab      	b.n	8000b74 <__aeabi_dadd+0x400>
 8000e1c:	e6c1      	b.n	8000ba2 <__aeabi_dadd+0x42e>
 8000e1e:	2120      	movs	r1, #32
 8000e20:	2500      	movs	r5, #0
 8000e22:	1a09      	subs	r1, r1, r0
 8000e24:	e519      	b.n	800085a <__aeabi_dadd+0xe6>
 8000e26:	2200      	movs	r2, #0
 8000e28:	2500      	movs	r5, #0
 8000e2a:	4c01      	ldr	r4, [pc, #4]	@ (8000e30 <__aeabi_dadd+0x6bc>)
 8000e2c:	e53a      	b.n	80008a4 <__aeabi_dadd+0x130>
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	000007ff 	.word	0x000007ff
 8000e34:	ff7fffff 	.word	0xff7fffff
 8000e38:	000007fe 	.word	0x000007fe

08000e3c <__aeabi_ddiv>:
 8000e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3e:	46de      	mov	lr, fp
 8000e40:	4645      	mov	r5, r8
 8000e42:	4657      	mov	r7, sl
 8000e44:	464e      	mov	r6, r9
 8000e46:	b5e0      	push	{r5, r6, r7, lr}
 8000e48:	b087      	sub	sp, #28
 8000e4a:	9200      	str	r2, [sp, #0]
 8000e4c:	9301      	str	r3, [sp, #4]
 8000e4e:	030b      	lsls	r3, r1, #12
 8000e50:	0b1b      	lsrs	r3, r3, #12
 8000e52:	469b      	mov	fp, r3
 8000e54:	0fca      	lsrs	r2, r1, #31
 8000e56:	004b      	lsls	r3, r1, #1
 8000e58:	0004      	movs	r4, r0
 8000e5a:	4680      	mov	r8, r0
 8000e5c:	0d5b      	lsrs	r3, r3, #21
 8000e5e:	9202      	str	r2, [sp, #8]
 8000e60:	d100      	bne.n	8000e64 <__aeabi_ddiv+0x28>
 8000e62:	e16a      	b.n	800113a <__aeabi_ddiv+0x2fe>
 8000e64:	4ad4      	ldr	r2, [pc, #848]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d100      	bne.n	8000e6c <__aeabi_ddiv+0x30>
 8000e6a:	e18c      	b.n	8001186 <__aeabi_ddiv+0x34a>
 8000e6c:	4659      	mov	r1, fp
 8000e6e:	0f42      	lsrs	r2, r0, #29
 8000e70:	00c9      	lsls	r1, r1, #3
 8000e72:	430a      	orrs	r2, r1
 8000e74:	2180      	movs	r1, #128	@ 0x80
 8000e76:	0409      	lsls	r1, r1, #16
 8000e78:	4311      	orrs	r1, r2
 8000e7a:	00c2      	lsls	r2, r0, #3
 8000e7c:	4690      	mov	r8, r2
 8000e7e:	4acf      	ldr	r2, [pc, #828]	@ (80011bc <__aeabi_ddiv+0x380>)
 8000e80:	4689      	mov	r9, r1
 8000e82:	4692      	mov	sl, r2
 8000e84:	449a      	add	sl, r3
 8000e86:	2300      	movs	r3, #0
 8000e88:	2400      	movs	r4, #0
 8000e8a:	9303      	str	r3, [sp, #12]
 8000e8c:	9e00      	ldr	r6, [sp, #0]
 8000e8e:	9f01      	ldr	r7, [sp, #4]
 8000e90:	033b      	lsls	r3, r7, #12
 8000e92:	0b1b      	lsrs	r3, r3, #12
 8000e94:	469b      	mov	fp, r3
 8000e96:	007b      	lsls	r3, r7, #1
 8000e98:	0030      	movs	r0, r6
 8000e9a:	0d5b      	lsrs	r3, r3, #21
 8000e9c:	0ffd      	lsrs	r5, r7, #31
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d100      	bne.n	8000ea4 <__aeabi_ddiv+0x68>
 8000ea2:	e128      	b.n	80010f6 <__aeabi_ddiv+0x2ba>
 8000ea4:	4ac4      	ldr	r2, [pc, #784]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d100      	bne.n	8000eac <__aeabi_ddiv+0x70>
 8000eaa:	e177      	b.n	800119c <__aeabi_ddiv+0x360>
 8000eac:	4659      	mov	r1, fp
 8000eae:	0f72      	lsrs	r2, r6, #29
 8000eb0:	00c9      	lsls	r1, r1, #3
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	2180      	movs	r1, #128	@ 0x80
 8000eb6:	0409      	lsls	r1, r1, #16
 8000eb8:	4311      	orrs	r1, r2
 8000eba:	468b      	mov	fp, r1
 8000ebc:	49bf      	ldr	r1, [pc, #764]	@ (80011bc <__aeabi_ddiv+0x380>)
 8000ebe:	00f2      	lsls	r2, r6, #3
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	4651      	mov	r1, sl
 8000ec4:	4463      	add	r3, ip
 8000ec6:	1acb      	subs	r3, r1, r3
 8000ec8:	469a      	mov	sl, r3
 8000eca:	2300      	movs	r3, #0
 8000ecc:	9e02      	ldr	r6, [sp, #8]
 8000ece:	406e      	eors	r6, r5
 8000ed0:	2c0f      	cmp	r4, #15
 8000ed2:	d827      	bhi.n	8000f24 <__aeabi_ddiv+0xe8>
 8000ed4:	49ba      	ldr	r1, [pc, #744]	@ (80011c0 <__aeabi_ddiv+0x384>)
 8000ed6:	00a4      	lsls	r4, r4, #2
 8000ed8:	5909      	ldr	r1, [r1, r4]
 8000eda:	468f      	mov	pc, r1
 8000edc:	46cb      	mov	fp, r9
 8000ede:	4642      	mov	r2, r8
 8000ee0:	9e02      	ldr	r6, [sp, #8]
 8000ee2:	9b03      	ldr	r3, [sp, #12]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d016      	beq.n	8000f16 <__aeabi_ddiv+0xda>
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d100      	bne.n	8000eee <__aeabi_ddiv+0xb2>
 8000eec:	e2a6      	b.n	800143c <__aeabi_ddiv+0x600>
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d000      	beq.n	8000ef4 <__aeabi_ddiv+0xb8>
 8000ef2:	e0df      	b.n	80010b4 <__aeabi_ddiv+0x278>
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2400      	movs	r4, #0
 8000efa:	4690      	mov	r8, r2
 8000efc:	051b      	lsls	r3, r3, #20
 8000efe:	4323      	orrs	r3, r4
 8000f00:	07f6      	lsls	r6, r6, #31
 8000f02:	4333      	orrs	r3, r6
 8000f04:	4640      	mov	r0, r8
 8000f06:	0019      	movs	r1, r3
 8000f08:	b007      	add	sp, #28
 8000f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f0c:	46bb      	mov	fp, r7
 8000f0e:	46b2      	mov	sl, r6
 8000f10:	46a9      	mov	r9, r5
 8000f12:	46a0      	mov	r8, r4
 8000f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f16:	2200      	movs	r2, #0
 8000f18:	2400      	movs	r4, #0
 8000f1a:	4690      	mov	r8, r2
 8000f1c:	4ba6      	ldr	r3, [pc, #664]	@ (80011b8 <__aeabi_ddiv+0x37c>)
 8000f1e:	e7ed      	b.n	8000efc <__aeabi_ddiv+0xc0>
 8000f20:	002e      	movs	r6, r5
 8000f22:	e7df      	b.n	8000ee4 <__aeabi_ddiv+0xa8>
 8000f24:	45cb      	cmp	fp, r9
 8000f26:	d200      	bcs.n	8000f2a <__aeabi_ddiv+0xee>
 8000f28:	e1d4      	b.n	80012d4 <__aeabi_ddiv+0x498>
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_ddiv+0xf2>
 8000f2c:	e1cf      	b.n	80012ce <__aeabi_ddiv+0x492>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	425b      	negs	r3, r3
 8000f32:	469c      	mov	ip, r3
 8000f34:	4644      	mov	r4, r8
 8000f36:	4648      	mov	r0, r9
 8000f38:	2700      	movs	r7, #0
 8000f3a:	44e2      	add	sl, ip
 8000f3c:	465b      	mov	r3, fp
 8000f3e:	0e15      	lsrs	r5, r2, #24
 8000f40:	021b      	lsls	r3, r3, #8
 8000f42:	431d      	orrs	r5, r3
 8000f44:	0c19      	lsrs	r1, r3, #16
 8000f46:	042b      	lsls	r3, r5, #16
 8000f48:	0212      	lsls	r2, r2, #8
 8000f4a:	9500      	str	r5, [sp, #0]
 8000f4c:	0c1d      	lsrs	r5, r3, #16
 8000f4e:	4691      	mov	r9, r2
 8000f50:	9102      	str	r1, [sp, #8]
 8000f52:	9503      	str	r5, [sp, #12]
 8000f54:	f7ff f97a 	bl	800024c <__aeabi_uidivmod>
 8000f58:	0002      	movs	r2, r0
 8000f5a:	436a      	muls	r2, r5
 8000f5c:	040b      	lsls	r3, r1, #16
 8000f5e:	0c21      	lsrs	r1, r4, #16
 8000f60:	4680      	mov	r8, r0
 8000f62:	4319      	orrs	r1, r3
 8000f64:	428a      	cmp	r2, r1
 8000f66:	d909      	bls.n	8000f7c <__aeabi_ddiv+0x140>
 8000f68:	9d00      	ldr	r5, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	46ac      	mov	ip, r5
 8000f6e:	425b      	negs	r3, r3
 8000f70:	4461      	add	r1, ip
 8000f72:	469c      	mov	ip, r3
 8000f74:	44e0      	add	r8, ip
 8000f76:	428d      	cmp	r5, r1
 8000f78:	d800      	bhi.n	8000f7c <__aeabi_ddiv+0x140>
 8000f7a:	e1fb      	b.n	8001374 <__aeabi_ddiv+0x538>
 8000f7c:	1a88      	subs	r0, r1, r2
 8000f7e:	9902      	ldr	r1, [sp, #8]
 8000f80:	f7ff f964 	bl	800024c <__aeabi_uidivmod>
 8000f84:	9a03      	ldr	r2, [sp, #12]
 8000f86:	0424      	lsls	r4, r4, #16
 8000f88:	4342      	muls	r2, r0
 8000f8a:	0409      	lsls	r1, r1, #16
 8000f8c:	0c24      	lsrs	r4, r4, #16
 8000f8e:	0003      	movs	r3, r0
 8000f90:	430c      	orrs	r4, r1
 8000f92:	42a2      	cmp	r2, r4
 8000f94:	d906      	bls.n	8000fa4 <__aeabi_ddiv+0x168>
 8000f96:	9900      	ldr	r1, [sp, #0]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	468c      	mov	ip, r1
 8000f9c:	4464      	add	r4, ip
 8000f9e:	42a1      	cmp	r1, r4
 8000fa0:	d800      	bhi.n	8000fa4 <__aeabi_ddiv+0x168>
 8000fa2:	e1e1      	b.n	8001368 <__aeabi_ddiv+0x52c>
 8000fa4:	1aa0      	subs	r0, r4, r2
 8000fa6:	4642      	mov	r2, r8
 8000fa8:	0412      	lsls	r2, r2, #16
 8000faa:	431a      	orrs	r2, r3
 8000fac:	4693      	mov	fp, r2
 8000fae:	464b      	mov	r3, r9
 8000fb0:	4659      	mov	r1, fp
 8000fb2:	0c1b      	lsrs	r3, r3, #16
 8000fb4:	001d      	movs	r5, r3
 8000fb6:	9304      	str	r3, [sp, #16]
 8000fb8:	040b      	lsls	r3, r1, #16
 8000fba:	4649      	mov	r1, r9
 8000fbc:	0409      	lsls	r1, r1, #16
 8000fbe:	0c09      	lsrs	r1, r1, #16
 8000fc0:	000c      	movs	r4, r1
 8000fc2:	0c1b      	lsrs	r3, r3, #16
 8000fc4:	435c      	muls	r4, r3
 8000fc6:	0c12      	lsrs	r2, r2, #16
 8000fc8:	436b      	muls	r3, r5
 8000fca:	4688      	mov	r8, r1
 8000fcc:	4351      	muls	r1, r2
 8000fce:	436a      	muls	r2, r5
 8000fd0:	0c25      	lsrs	r5, r4, #16
 8000fd2:	46ac      	mov	ip, r5
 8000fd4:	185b      	adds	r3, r3, r1
 8000fd6:	4463      	add	r3, ip
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d903      	bls.n	8000fe4 <__aeabi_ddiv+0x1a8>
 8000fdc:	2180      	movs	r1, #128	@ 0x80
 8000fde:	0249      	lsls	r1, r1, #9
 8000fe0:	468c      	mov	ip, r1
 8000fe2:	4462      	add	r2, ip
 8000fe4:	0c19      	lsrs	r1, r3, #16
 8000fe6:	0424      	lsls	r4, r4, #16
 8000fe8:	041b      	lsls	r3, r3, #16
 8000fea:	0c24      	lsrs	r4, r4, #16
 8000fec:	188a      	adds	r2, r1, r2
 8000fee:	191c      	adds	r4, r3, r4
 8000ff0:	4290      	cmp	r0, r2
 8000ff2:	d302      	bcc.n	8000ffa <__aeabi_ddiv+0x1be>
 8000ff4:	d116      	bne.n	8001024 <__aeabi_ddiv+0x1e8>
 8000ff6:	42a7      	cmp	r7, r4
 8000ff8:	d214      	bcs.n	8001024 <__aeabi_ddiv+0x1e8>
 8000ffa:	465b      	mov	r3, fp
 8000ffc:	9d00      	ldr	r5, [sp, #0]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	444f      	add	r7, r9
 8001002:	9305      	str	r3, [sp, #20]
 8001004:	454f      	cmp	r7, r9
 8001006:	419b      	sbcs	r3, r3
 8001008:	46ac      	mov	ip, r5
 800100a:	425b      	negs	r3, r3
 800100c:	4463      	add	r3, ip
 800100e:	18c0      	adds	r0, r0, r3
 8001010:	4285      	cmp	r5, r0
 8001012:	d300      	bcc.n	8001016 <__aeabi_ddiv+0x1da>
 8001014:	e1a1      	b.n	800135a <__aeabi_ddiv+0x51e>
 8001016:	4282      	cmp	r2, r0
 8001018:	d900      	bls.n	800101c <__aeabi_ddiv+0x1e0>
 800101a:	e1f6      	b.n	800140a <__aeabi_ddiv+0x5ce>
 800101c:	d100      	bne.n	8001020 <__aeabi_ddiv+0x1e4>
 800101e:	e1f1      	b.n	8001404 <__aeabi_ddiv+0x5c8>
 8001020:	9b05      	ldr	r3, [sp, #20]
 8001022:	469b      	mov	fp, r3
 8001024:	1b3c      	subs	r4, r7, r4
 8001026:	42a7      	cmp	r7, r4
 8001028:	41bf      	sbcs	r7, r7
 800102a:	9d00      	ldr	r5, [sp, #0]
 800102c:	1a80      	subs	r0, r0, r2
 800102e:	427f      	negs	r7, r7
 8001030:	1bc0      	subs	r0, r0, r7
 8001032:	4285      	cmp	r5, r0
 8001034:	d100      	bne.n	8001038 <__aeabi_ddiv+0x1fc>
 8001036:	e1d0      	b.n	80013da <__aeabi_ddiv+0x59e>
 8001038:	9902      	ldr	r1, [sp, #8]
 800103a:	f7ff f907 	bl	800024c <__aeabi_uidivmod>
 800103e:	9a03      	ldr	r2, [sp, #12]
 8001040:	040b      	lsls	r3, r1, #16
 8001042:	4342      	muls	r2, r0
 8001044:	0c21      	lsrs	r1, r4, #16
 8001046:	0007      	movs	r7, r0
 8001048:	4319      	orrs	r1, r3
 800104a:	428a      	cmp	r2, r1
 800104c:	d900      	bls.n	8001050 <__aeabi_ddiv+0x214>
 800104e:	e178      	b.n	8001342 <__aeabi_ddiv+0x506>
 8001050:	1a88      	subs	r0, r1, r2
 8001052:	9902      	ldr	r1, [sp, #8]
 8001054:	f7ff f8fa 	bl	800024c <__aeabi_uidivmod>
 8001058:	9a03      	ldr	r2, [sp, #12]
 800105a:	0424      	lsls	r4, r4, #16
 800105c:	4342      	muls	r2, r0
 800105e:	0409      	lsls	r1, r1, #16
 8001060:	0c24      	lsrs	r4, r4, #16
 8001062:	0003      	movs	r3, r0
 8001064:	430c      	orrs	r4, r1
 8001066:	42a2      	cmp	r2, r4
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x230>
 800106a:	e15d      	b.n	8001328 <__aeabi_ddiv+0x4ec>
 800106c:	4641      	mov	r1, r8
 800106e:	1aa4      	subs	r4, r4, r2
 8001070:	043a      	lsls	r2, r7, #16
 8001072:	431a      	orrs	r2, r3
 8001074:	9d04      	ldr	r5, [sp, #16]
 8001076:	0413      	lsls	r3, r2, #16
 8001078:	0c1b      	lsrs	r3, r3, #16
 800107a:	4359      	muls	r1, r3
 800107c:	4647      	mov	r7, r8
 800107e:	436b      	muls	r3, r5
 8001080:	469c      	mov	ip, r3
 8001082:	0c10      	lsrs	r0, r2, #16
 8001084:	4347      	muls	r7, r0
 8001086:	0c0b      	lsrs	r3, r1, #16
 8001088:	44bc      	add	ip, r7
 800108a:	4463      	add	r3, ip
 800108c:	4368      	muls	r0, r5
 800108e:	429f      	cmp	r7, r3
 8001090:	d903      	bls.n	800109a <__aeabi_ddiv+0x25e>
 8001092:	2580      	movs	r5, #128	@ 0x80
 8001094:	026d      	lsls	r5, r5, #9
 8001096:	46ac      	mov	ip, r5
 8001098:	4460      	add	r0, ip
 800109a:	0c1f      	lsrs	r7, r3, #16
 800109c:	0409      	lsls	r1, r1, #16
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	0c09      	lsrs	r1, r1, #16
 80010a2:	183f      	adds	r7, r7, r0
 80010a4:	185b      	adds	r3, r3, r1
 80010a6:	42bc      	cmp	r4, r7
 80010a8:	d200      	bcs.n	80010ac <__aeabi_ddiv+0x270>
 80010aa:	e102      	b.n	80012b2 <__aeabi_ddiv+0x476>
 80010ac:	d100      	bne.n	80010b0 <__aeabi_ddiv+0x274>
 80010ae:	e0fd      	b.n	80012ac <__aeabi_ddiv+0x470>
 80010b0:	2301      	movs	r3, #1
 80010b2:	431a      	orrs	r2, r3
 80010b4:	4b43      	ldr	r3, [pc, #268]	@ (80011c4 <__aeabi_ddiv+0x388>)
 80010b6:	4453      	add	r3, sl
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	dc00      	bgt.n	80010be <__aeabi_ddiv+0x282>
 80010bc:	e0ae      	b.n	800121c <__aeabi_ddiv+0x3e0>
 80010be:	0751      	lsls	r1, r2, #29
 80010c0:	d000      	beq.n	80010c4 <__aeabi_ddiv+0x288>
 80010c2:	e198      	b.n	80013f6 <__aeabi_ddiv+0x5ba>
 80010c4:	4659      	mov	r1, fp
 80010c6:	01c9      	lsls	r1, r1, #7
 80010c8:	d506      	bpl.n	80010d8 <__aeabi_ddiv+0x29c>
 80010ca:	4659      	mov	r1, fp
 80010cc:	4b3e      	ldr	r3, [pc, #248]	@ (80011c8 <__aeabi_ddiv+0x38c>)
 80010ce:	4019      	ands	r1, r3
 80010d0:	2380      	movs	r3, #128	@ 0x80
 80010d2:	468b      	mov	fp, r1
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	4453      	add	r3, sl
 80010d8:	493c      	ldr	r1, [pc, #240]	@ (80011cc <__aeabi_ddiv+0x390>)
 80010da:	428b      	cmp	r3, r1
 80010dc:	dd00      	ble.n	80010e0 <__aeabi_ddiv+0x2a4>
 80010de:	e71a      	b.n	8000f16 <__aeabi_ddiv+0xda>
 80010e0:	4659      	mov	r1, fp
 80010e2:	08d2      	lsrs	r2, r2, #3
 80010e4:	0749      	lsls	r1, r1, #29
 80010e6:	4311      	orrs	r1, r2
 80010e8:	465a      	mov	r2, fp
 80010ea:	055b      	lsls	r3, r3, #21
 80010ec:	0254      	lsls	r4, r2, #9
 80010ee:	4688      	mov	r8, r1
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	0d5b      	lsrs	r3, r3, #21
 80010f4:	e702      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80010f6:	465a      	mov	r2, fp
 80010f8:	9b00      	ldr	r3, [sp, #0]
 80010fa:	431a      	orrs	r2, r3
 80010fc:	d100      	bne.n	8001100 <__aeabi_ddiv+0x2c4>
 80010fe:	e07e      	b.n	80011fe <__aeabi_ddiv+0x3c2>
 8001100:	465b      	mov	r3, fp
 8001102:	2b00      	cmp	r3, #0
 8001104:	d100      	bne.n	8001108 <__aeabi_ddiv+0x2cc>
 8001106:	e100      	b.n	800130a <__aeabi_ddiv+0x4ce>
 8001108:	4658      	mov	r0, fp
 800110a:	f001 fabb 	bl	8002684 <__clzsi2>
 800110e:	0002      	movs	r2, r0
 8001110:	0003      	movs	r3, r0
 8001112:	3a0b      	subs	r2, #11
 8001114:	271d      	movs	r7, #29
 8001116:	9e00      	ldr	r6, [sp, #0]
 8001118:	1aba      	subs	r2, r7, r2
 800111a:	0019      	movs	r1, r3
 800111c:	4658      	mov	r0, fp
 800111e:	40d6      	lsrs	r6, r2
 8001120:	3908      	subs	r1, #8
 8001122:	4088      	lsls	r0, r1
 8001124:	0032      	movs	r2, r6
 8001126:	4302      	orrs	r2, r0
 8001128:	4693      	mov	fp, r2
 800112a:	9a00      	ldr	r2, [sp, #0]
 800112c:	408a      	lsls	r2, r1
 800112e:	4928      	ldr	r1, [pc, #160]	@ (80011d0 <__aeabi_ddiv+0x394>)
 8001130:	4453      	add	r3, sl
 8001132:	468a      	mov	sl, r1
 8001134:	449a      	add	sl, r3
 8001136:	2300      	movs	r3, #0
 8001138:	e6c8      	b.n	8000ecc <__aeabi_ddiv+0x90>
 800113a:	465b      	mov	r3, fp
 800113c:	4303      	orrs	r3, r0
 800113e:	4699      	mov	r9, r3
 8001140:	d056      	beq.n	80011f0 <__aeabi_ddiv+0x3b4>
 8001142:	465b      	mov	r3, fp
 8001144:	2b00      	cmp	r3, #0
 8001146:	d100      	bne.n	800114a <__aeabi_ddiv+0x30e>
 8001148:	e0cd      	b.n	80012e6 <__aeabi_ddiv+0x4aa>
 800114a:	4658      	mov	r0, fp
 800114c:	f001 fa9a 	bl	8002684 <__clzsi2>
 8001150:	230b      	movs	r3, #11
 8001152:	425b      	negs	r3, r3
 8001154:	469c      	mov	ip, r3
 8001156:	0002      	movs	r2, r0
 8001158:	4484      	add	ip, r0
 800115a:	4666      	mov	r6, ip
 800115c:	231d      	movs	r3, #29
 800115e:	1b9b      	subs	r3, r3, r6
 8001160:	0026      	movs	r6, r4
 8001162:	0011      	movs	r1, r2
 8001164:	4658      	mov	r0, fp
 8001166:	40de      	lsrs	r6, r3
 8001168:	3908      	subs	r1, #8
 800116a:	4088      	lsls	r0, r1
 800116c:	0033      	movs	r3, r6
 800116e:	4303      	orrs	r3, r0
 8001170:	4699      	mov	r9, r3
 8001172:	0023      	movs	r3, r4
 8001174:	408b      	lsls	r3, r1
 8001176:	4698      	mov	r8, r3
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <__aeabi_ddiv+0x398>)
 800117a:	2400      	movs	r4, #0
 800117c:	1a9b      	subs	r3, r3, r2
 800117e:	469a      	mov	sl, r3
 8001180:	2300      	movs	r3, #0
 8001182:	9303      	str	r3, [sp, #12]
 8001184:	e682      	b.n	8000e8c <__aeabi_ddiv+0x50>
 8001186:	465a      	mov	r2, fp
 8001188:	4302      	orrs	r2, r0
 800118a:	4691      	mov	r9, r2
 800118c:	d12a      	bne.n	80011e4 <__aeabi_ddiv+0x3a8>
 800118e:	2200      	movs	r2, #0
 8001190:	469a      	mov	sl, r3
 8001192:	2302      	movs	r3, #2
 8001194:	4690      	mov	r8, r2
 8001196:	2408      	movs	r4, #8
 8001198:	9303      	str	r3, [sp, #12]
 800119a:	e677      	b.n	8000e8c <__aeabi_ddiv+0x50>
 800119c:	465a      	mov	r2, fp
 800119e:	9b00      	ldr	r3, [sp, #0]
 80011a0:	431a      	orrs	r2, r3
 80011a2:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <__aeabi_ddiv+0x39c>)
 80011a4:	469c      	mov	ip, r3
 80011a6:	44e2      	add	sl, ip
 80011a8:	2a00      	cmp	r2, #0
 80011aa:	d117      	bne.n	80011dc <__aeabi_ddiv+0x3a0>
 80011ac:	2302      	movs	r3, #2
 80011ae:	431c      	orrs	r4, r3
 80011b0:	2300      	movs	r3, #0
 80011b2:	469b      	mov	fp, r3
 80011b4:	3302      	adds	r3, #2
 80011b6:	e689      	b.n	8000ecc <__aeabi_ddiv+0x90>
 80011b8:	000007ff 	.word	0x000007ff
 80011bc:	fffffc01 	.word	0xfffffc01
 80011c0:	0800c7c8 	.word	0x0800c7c8
 80011c4:	000003ff 	.word	0x000003ff
 80011c8:	feffffff 	.word	0xfeffffff
 80011cc:	000007fe 	.word	0x000007fe
 80011d0:	000003f3 	.word	0x000003f3
 80011d4:	fffffc0d 	.word	0xfffffc0d
 80011d8:	fffff801 	.word	0xfffff801
 80011dc:	2303      	movs	r3, #3
 80011de:	0032      	movs	r2, r6
 80011e0:	431c      	orrs	r4, r3
 80011e2:	e673      	b.n	8000ecc <__aeabi_ddiv+0x90>
 80011e4:	469a      	mov	sl, r3
 80011e6:	2303      	movs	r3, #3
 80011e8:	46d9      	mov	r9, fp
 80011ea:	240c      	movs	r4, #12
 80011ec:	9303      	str	r3, [sp, #12]
 80011ee:	e64d      	b.n	8000e8c <__aeabi_ddiv+0x50>
 80011f0:	2300      	movs	r3, #0
 80011f2:	4698      	mov	r8, r3
 80011f4:	469a      	mov	sl, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	2404      	movs	r4, #4
 80011fa:	9303      	str	r3, [sp, #12]
 80011fc:	e646      	b.n	8000e8c <__aeabi_ddiv+0x50>
 80011fe:	2301      	movs	r3, #1
 8001200:	431c      	orrs	r4, r3
 8001202:	2300      	movs	r3, #0
 8001204:	469b      	mov	fp, r3
 8001206:	3301      	adds	r3, #1
 8001208:	e660      	b.n	8000ecc <__aeabi_ddiv+0x90>
 800120a:	2300      	movs	r3, #0
 800120c:	2480      	movs	r4, #128	@ 0x80
 800120e:	4698      	mov	r8, r3
 8001210:	2600      	movs	r6, #0
 8001212:	4b92      	ldr	r3, [pc, #584]	@ (800145c <__aeabi_ddiv+0x620>)
 8001214:	0324      	lsls	r4, r4, #12
 8001216:	e671      	b.n	8000efc <__aeabi_ddiv+0xc0>
 8001218:	2201      	movs	r2, #1
 800121a:	4252      	negs	r2, r2
 800121c:	2101      	movs	r1, #1
 800121e:	1ac9      	subs	r1, r1, r3
 8001220:	2938      	cmp	r1, #56	@ 0x38
 8001222:	dd00      	ble.n	8001226 <__aeabi_ddiv+0x3ea>
 8001224:	e666      	b.n	8000ef4 <__aeabi_ddiv+0xb8>
 8001226:	291f      	cmp	r1, #31
 8001228:	dc00      	bgt.n	800122c <__aeabi_ddiv+0x3f0>
 800122a:	e0ab      	b.n	8001384 <__aeabi_ddiv+0x548>
 800122c:	201f      	movs	r0, #31
 800122e:	4240      	negs	r0, r0
 8001230:	1ac3      	subs	r3, r0, r3
 8001232:	4658      	mov	r0, fp
 8001234:	40d8      	lsrs	r0, r3
 8001236:	0003      	movs	r3, r0
 8001238:	2920      	cmp	r1, #32
 800123a:	d004      	beq.n	8001246 <__aeabi_ddiv+0x40a>
 800123c:	4658      	mov	r0, fp
 800123e:	4988      	ldr	r1, [pc, #544]	@ (8001460 <__aeabi_ddiv+0x624>)
 8001240:	4451      	add	r1, sl
 8001242:	4088      	lsls	r0, r1
 8001244:	4302      	orrs	r2, r0
 8001246:	1e51      	subs	r1, r2, #1
 8001248:	418a      	sbcs	r2, r1
 800124a:	431a      	orrs	r2, r3
 800124c:	2307      	movs	r3, #7
 800124e:	0019      	movs	r1, r3
 8001250:	2400      	movs	r4, #0
 8001252:	4011      	ands	r1, r2
 8001254:	4213      	tst	r3, r2
 8001256:	d00c      	beq.n	8001272 <__aeabi_ddiv+0x436>
 8001258:	230f      	movs	r3, #15
 800125a:	4013      	ands	r3, r2
 800125c:	2b04      	cmp	r3, #4
 800125e:	d100      	bne.n	8001262 <__aeabi_ddiv+0x426>
 8001260:	e0f9      	b.n	8001456 <__aeabi_ddiv+0x61a>
 8001262:	1d11      	adds	r1, r2, #4
 8001264:	4291      	cmp	r1, r2
 8001266:	419b      	sbcs	r3, r3
 8001268:	000a      	movs	r2, r1
 800126a:	425b      	negs	r3, r3
 800126c:	0759      	lsls	r1, r3, #29
 800126e:	025b      	lsls	r3, r3, #9
 8001270:	0b1c      	lsrs	r4, r3, #12
 8001272:	08d2      	lsrs	r2, r2, #3
 8001274:	430a      	orrs	r2, r1
 8001276:	4690      	mov	r8, r2
 8001278:	2300      	movs	r3, #0
 800127a:	e63f      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800127c:	2480      	movs	r4, #128	@ 0x80
 800127e:	464b      	mov	r3, r9
 8001280:	0324      	lsls	r4, r4, #12
 8001282:	4223      	tst	r3, r4
 8001284:	d009      	beq.n	800129a <__aeabi_ddiv+0x45e>
 8001286:	465b      	mov	r3, fp
 8001288:	4223      	tst	r3, r4
 800128a:	d106      	bne.n	800129a <__aeabi_ddiv+0x45e>
 800128c:	431c      	orrs	r4, r3
 800128e:	0324      	lsls	r4, r4, #12
 8001290:	002e      	movs	r6, r5
 8001292:	4690      	mov	r8, r2
 8001294:	4b71      	ldr	r3, [pc, #452]	@ (800145c <__aeabi_ddiv+0x620>)
 8001296:	0b24      	lsrs	r4, r4, #12
 8001298:	e630      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800129a:	2480      	movs	r4, #128	@ 0x80
 800129c:	464b      	mov	r3, r9
 800129e:	0324      	lsls	r4, r4, #12
 80012a0:	431c      	orrs	r4, r3
 80012a2:	0324      	lsls	r4, r4, #12
 80012a4:	9e02      	ldr	r6, [sp, #8]
 80012a6:	4b6d      	ldr	r3, [pc, #436]	@ (800145c <__aeabi_ddiv+0x620>)
 80012a8:	0b24      	lsrs	r4, r4, #12
 80012aa:	e627      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d100      	bne.n	80012b2 <__aeabi_ddiv+0x476>
 80012b0:	e700      	b.n	80010b4 <__aeabi_ddiv+0x278>
 80012b2:	9800      	ldr	r0, [sp, #0]
 80012b4:	1e51      	subs	r1, r2, #1
 80012b6:	4684      	mov	ip, r0
 80012b8:	4464      	add	r4, ip
 80012ba:	4284      	cmp	r4, r0
 80012bc:	d200      	bcs.n	80012c0 <__aeabi_ddiv+0x484>
 80012be:	e084      	b.n	80013ca <__aeabi_ddiv+0x58e>
 80012c0:	42bc      	cmp	r4, r7
 80012c2:	d200      	bcs.n	80012c6 <__aeabi_ddiv+0x48a>
 80012c4:	e0ae      	b.n	8001424 <__aeabi_ddiv+0x5e8>
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x48e>
 80012c8:	e0c1      	b.n	800144e <__aeabi_ddiv+0x612>
 80012ca:	000a      	movs	r2, r1
 80012cc:	e6f0      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80012ce:	4542      	cmp	r2, r8
 80012d0:	d900      	bls.n	80012d4 <__aeabi_ddiv+0x498>
 80012d2:	e62c      	b.n	8000f2e <__aeabi_ddiv+0xf2>
 80012d4:	464b      	mov	r3, r9
 80012d6:	07dc      	lsls	r4, r3, #31
 80012d8:	0858      	lsrs	r0, r3, #1
 80012da:	4643      	mov	r3, r8
 80012dc:	085b      	lsrs	r3, r3, #1
 80012de:	431c      	orrs	r4, r3
 80012e0:	4643      	mov	r3, r8
 80012e2:	07df      	lsls	r7, r3, #31
 80012e4:	e62a      	b.n	8000f3c <__aeabi_ddiv+0x100>
 80012e6:	f001 f9cd 	bl	8002684 <__clzsi2>
 80012ea:	2315      	movs	r3, #21
 80012ec:	469c      	mov	ip, r3
 80012ee:	4484      	add	ip, r0
 80012f0:	0002      	movs	r2, r0
 80012f2:	4663      	mov	r3, ip
 80012f4:	3220      	adds	r2, #32
 80012f6:	2b1c      	cmp	r3, #28
 80012f8:	dc00      	bgt.n	80012fc <__aeabi_ddiv+0x4c0>
 80012fa:	e72e      	b.n	800115a <__aeabi_ddiv+0x31e>
 80012fc:	0023      	movs	r3, r4
 80012fe:	3808      	subs	r0, #8
 8001300:	4083      	lsls	r3, r0
 8001302:	4699      	mov	r9, r3
 8001304:	2300      	movs	r3, #0
 8001306:	4698      	mov	r8, r3
 8001308:	e736      	b.n	8001178 <__aeabi_ddiv+0x33c>
 800130a:	f001 f9bb 	bl	8002684 <__clzsi2>
 800130e:	0002      	movs	r2, r0
 8001310:	0003      	movs	r3, r0
 8001312:	3215      	adds	r2, #21
 8001314:	3320      	adds	r3, #32
 8001316:	2a1c      	cmp	r2, #28
 8001318:	dc00      	bgt.n	800131c <__aeabi_ddiv+0x4e0>
 800131a:	e6fb      	b.n	8001114 <__aeabi_ddiv+0x2d8>
 800131c:	9900      	ldr	r1, [sp, #0]
 800131e:	3808      	subs	r0, #8
 8001320:	4081      	lsls	r1, r0
 8001322:	2200      	movs	r2, #0
 8001324:	468b      	mov	fp, r1
 8001326:	e702      	b.n	800112e <__aeabi_ddiv+0x2f2>
 8001328:	9900      	ldr	r1, [sp, #0]
 800132a:	3b01      	subs	r3, #1
 800132c:	468c      	mov	ip, r1
 800132e:	4464      	add	r4, ip
 8001330:	42a1      	cmp	r1, r4
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4fa>
 8001334:	e69a      	b.n	800106c <__aeabi_ddiv+0x230>
 8001336:	42a2      	cmp	r2, r4
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x500>
 800133a:	e697      	b.n	800106c <__aeabi_ddiv+0x230>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	4464      	add	r4, ip
 8001340:	e694      	b.n	800106c <__aeabi_ddiv+0x230>
 8001342:	46ac      	mov	ip, r5
 8001344:	4461      	add	r1, ip
 8001346:	3f01      	subs	r7, #1
 8001348:	428d      	cmp	r5, r1
 800134a:	d900      	bls.n	800134e <__aeabi_ddiv+0x512>
 800134c:	e680      	b.n	8001050 <__aeabi_ddiv+0x214>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x518>
 8001352:	e67d      	b.n	8001050 <__aeabi_ddiv+0x214>
 8001354:	1e87      	subs	r7, r0, #2
 8001356:	4461      	add	r1, ip
 8001358:	e67a      	b.n	8001050 <__aeabi_ddiv+0x214>
 800135a:	4285      	cmp	r5, r0
 800135c:	d000      	beq.n	8001360 <__aeabi_ddiv+0x524>
 800135e:	e65f      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 8001360:	45b9      	cmp	r9, r7
 8001362:	d900      	bls.n	8001366 <__aeabi_ddiv+0x52a>
 8001364:	e65c      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 8001366:	e656      	b.n	8001016 <__aeabi_ddiv+0x1da>
 8001368:	42a2      	cmp	r2, r4
 800136a:	d800      	bhi.n	800136e <__aeabi_ddiv+0x532>
 800136c:	e61a      	b.n	8000fa4 <__aeabi_ddiv+0x168>
 800136e:	1e83      	subs	r3, r0, #2
 8001370:	4464      	add	r4, ip
 8001372:	e617      	b.n	8000fa4 <__aeabi_ddiv+0x168>
 8001374:	428a      	cmp	r2, r1
 8001376:	d800      	bhi.n	800137a <__aeabi_ddiv+0x53e>
 8001378:	e600      	b.n	8000f7c <__aeabi_ddiv+0x140>
 800137a:	46ac      	mov	ip, r5
 800137c:	1e83      	subs	r3, r0, #2
 800137e:	4698      	mov	r8, r3
 8001380:	4461      	add	r1, ip
 8001382:	e5fb      	b.n	8000f7c <__aeabi_ddiv+0x140>
 8001384:	4837      	ldr	r0, [pc, #220]	@ (8001464 <__aeabi_ddiv+0x628>)
 8001386:	0014      	movs	r4, r2
 8001388:	4450      	add	r0, sl
 800138a:	4082      	lsls	r2, r0
 800138c:	465b      	mov	r3, fp
 800138e:	0017      	movs	r7, r2
 8001390:	4083      	lsls	r3, r0
 8001392:	40cc      	lsrs	r4, r1
 8001394:	1e7a      	subs	r2, r7, #1
 8001396:	4197      	sbcs	r7, r2
 8001398:	4323      	orrs	r3, r4
 800139a:	433b      	orrs	r3, r7
 800139c:	001a      	movs	r2, r3
 800139e:	465b      	mov	r3, fp
 80013a0:	40cb      	lsrs	r3, r1
 80013a2:	0751      	lsls	r1, r2, #29
 80013a4:	d009      	beq.n	80013ba <__aeabi_ddiv+0x57e>
 80013a6:	210f      	movs	r1, #15
 80013a8:	4011      	ands	r1, r2
 80013aa:	2904      	cmp	r1, #4
 80013ac:	d005      	beq.n	80013ba <__aeabi_ddiv+0x57e>
 80013ae:	1d11      	adds	r1, r2, #4
 80013b0:	4291      	cmp	r1, r2
 80013b2:	4192      	sbcs	r2, r2
 80013b4:	4252      	negs	r2, r2
 80013b6:	189b      	adds	r3, r3, r2
 80013b8:	000a      	movs	r2, r1
 80013ba:	0219      	lsls	r1, r3, #8
 80013bc:	d400      	bmi.n	80013c0 <__aeabi_ddiv+0x584>
 80013be:	e755      	b.n	800126c <__aeabi_ddiv+0x430>
 80013c0:	2200      	movs	r2, #0
 80013c2:	2301      	movs	r3, #1
 80013c4:	2400      	movs	r4, #0
 80013c6:	4690      	mov	r8, r2
 80013c8:	e598      	b.n	8000efc <__aeabi_ddiv+0xc0>
 80013ca:	000a      	movs	r2, r1
 80013cc:	42bc      	cmp	r4, r7
 80013ce:	d000      	beq.n	80013d2 <__aeabi_ddiv+0x596>
 80013d0:	e66e      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80013d2:	454b      	cmp	r3, r9
 80013d4:	d000      	beq.n	80013d8 <__aeabi_ddiv+0x59c>
 80013d6:	e66b      	b.n	80010b0 <__aeabi_ddiv+0x274>
 80013d8:	e66c      	b.n	80010b4 <__aeabi_ddiv+0x278>
 80013da:	4b23      	ldr	r3, [pc, #140]	@ (8001468 <__aeabi_ddiv+0x62c>)
 80013dc:	4a23      	ldr	r2, [pc, #140]	@ (800146c <__aeabi_ddiv+0x630>)
 80013de:	4453      	add	r3, sl
 80013e0:	4592      	cmp	sl, r2
 80013e2:	da00      	bge.n	80013e6 <__aeabi_ddiv+0x5aa>
 80013e4:	e718      	b.n	8001218 <__aeabi_ddiv+0x3dc>
 80013e6:	2101      	movs	r1, #1
 80013e8:	4249      	negs	r1, r1
 80013ea:	1d0a      	adds	r2, r1, #4
 80013ec:	428a      	cmp	r2, r1
 80013ee:	4189      	sbcs	r1, r1
 80013f0:	4249      	negs	r1, r1
 80013f2:	448b      	add	fp, r1
 80013f4:	e666      	b.n	80010c4 <__aeabi_ddiv+0x288>
 80013f6:	210f      	movs	r1, #15
 80013f8:	4011      	ands	r1, r2
 80013fa:	2904      	cmp	r1, #4
 80013fc:	d100      	bne.n	8001400 <__aeabi_ddiv+0x5c4>
 80013fe:	e661      	b.n	80010c4 <__aeabi_ddiv+0x288>
 8001400:	0011      	movs	r1, r2
 8001402:	e7f2      	b.n	80013ea <__aeabi_ddiv+0x5ae>
 8001404:	42bc      	cmp	r4, r7
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x5ce>
 8001408:	e60a      	b.n	8001020 <__aeabi_ddiv+0x1e4>
 800140a:	2302      	movs	r3, #2
 800140c:	425b      	negs	r3, r3
 800140e:	469c      	mov	ip, r3
 8001410:	9900      	ldr	r1, [sp, #0]
 8001412:	444f      	add	r7, r9
 8001414:	454f      	cmp	r7, r9
 8001416:	419b      	sbcs	r3, r3
 8001418:	44e3      	add	fp, ip
 800141a:	468c      	mov	ip, r1
 800141c:	425b      	negs	r3, r3
 800141e:	4463      	add	r3, ip
 8001420:	18c0      	adds	r0, r0, r3
 8001422:	e5ff      	b.n	8001024 <__aeabi_ddiv+0x1e8>
 8001424:	4649      	mov	r1, r9
 8001426:	9d00      	ldr	r5, [sp, #0]
 8001428:	0048      	lsls	r0, r1, #1
 800142a:	4548      	cmp	r0, r9
 800142c:	4189      	sbcs	r1, r1
 800142e:	46ac      	mov	ip, r5
 8001430:	4249      	negs	r1, r1
 8001432:	4461      	add	r1, ip
 8001434:	4681      	mov	r9, r0
 8001436:	3a02      	subs	r2, #2
 8001438:	1864      	adds	r4, r4, r1
 800143a:	e7c7      	b.n	80013cc <__aeabi_ddiv+0x590>
 800143c:	2480      	movs	r4, #128	@ 0x80
 800143e:	465b      	mov	r3, fp
 8001440:	0324      	lsls	r4, r4, #12
 8001442:	431c      	orrs	r4, r3
 8001444:	0324      	lsls	r4, r4, #12
 8001446:	4690      	mov	r8, r2
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <__aeabi_ddiv+0x620>)
 800144a:	0b24      	lsrs	r4, r4, #12
 800144c:	e556      	b.n	8000efc <__aeabi_ddiv+0xc0>
 800144e:	4599      	cmp	r9, r3
 8001450:	d3e8      	bcc.n	8001424 <__aeabi_ddiv+0x5e8>
 8001452:	000a      	movs	r2, r1
 8001454:	e7bd      	b.n	80013d2 <__aeabi_ddiv+0x596>
 8001456:	2300      	movs	r3, #0
 8001458:	e708      	b.n	800126c <__aeabi_ddiv+0x430>
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	000007ff 	.word	0x000007ff
 8001460:	0000043e 	.word	0x0000043e
 8001464:	0000041e 	.word	0x0000041e
 8001468:	000003ff 	.word	0x000003ff
 800146c:	fffffc02 	.word	0xfffffc02

08001470 <__eqdf2>:
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	4657      	mov	r7, sl
 8001474:	46de      	mov	lr, fp
 8001476:	464e      	mov	r6, r9
 8001478:	4645      	mov	r5, r8
 800147a:	b5e0      	push	{r5, r6, r7, lr}
 800147c:	000d      	movs	r5, r1
 800147e:	0004      	movs	r4, r0
 8001480:	0fe8      	lsrs	r0, r5, #31
 8001482:	4683      	mov	fp, r0
 8001484:	0309      	lsls	r1, r1, #12
 8001486:	0fd8      	lsrs	r0, r3, #31
 8001488:	0b09      	lsrs	r1, r1, #12
 800148a:	4682      	mov	sl, r0
 800148c:	4819      	ldr	r0, [pc, #100]	@ (80014f4 <__eqdf2+0x84>)
 800148e:	468c      	mov	ip, r1
 8001490:	031f      	lsls	r7, r3, #12
 8001492:	0069      	lsls	r1, r5, #1
 8001494:	005e      	lsls	r6, r3, #1
 8001496:	0d49      	lsrs	r1, r1, #21
 8001498:	0b3f      	lsrs	r7, r7, #12
 800149a:	0d76      	lsrs	r6, r6, #21
 800149c:	4281      	cmp	r1, r0
 800149e:	d018      	beq.n	80014d2 <__eqdf2+0x62>
 80014a0:	4286      	cmp	r6, r0
 80014a2:	d00f      	beq.n	80014c4 <__eqdf2+0x54>
 80014a4:	2001      	movs	r0, #1
 80014a6:	42b1      	cmp	r1, r6
 80014a8:	d10d      	bne.n	80014c6 <__eqdf2+0x56>
 80014aa:	45bc      	cmp	ip, r7
 80014ac:	d10b      	bne.n	80014c6 <__eqdf2+0x56>
 80014ae:	4294      	cmp	r4, r2
 80014b0:	d109      	bne.n	80014c6 <__eqdf2+0x56>
 80014b2:	45d3      	cmp	fp, sl
 80014b4:	d01c      	beq.n	80014f0 <__eqdf2+0x80>
 80014b6:	2900      	cmp	r1, #0
 80014b8:	d105      	bne.n	80014c6 <__eqdf2+0x56>
 80014ba:	4660      	mov	r0, ip
 80014bc:	4320      	orrs	r0, r4
 80014be:	1e43      	subs	r3, r0, #1
 80014c0:	4198      	sbcs	r0, r3
 80014c2:	e000      	b.n	80014c6 <__eqdf2+0x56>
 80014c4:	2001      	movs	r0, #1
 80014c6:	bcf0      	pop	{r4, r5, r6, r7}
 80014c8:	46bb      	mov	fp, r7
 80014ca:	46b2      	mov	sl, r6
 80014cc:	46a9      	mov	r9, r5
 80014ce:	46a0      	mov	r8, r4
 80014d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d2:	2001      	movs	r0, #1
 80014d4:	428e      	cmp	r6, r1
 80014d6:	d1f6      	bne.n	80014c6 <__eqdf2+0x56>
 80014d8:	4661      	mov	r1, ip
 80014da:	4339      	orrs	r1, r7
 80014dc:	000f      	movs	r7, r1
 80014de:	4317      	orrs	r7, r2
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d1f0      	bne.n	80014c6 <__eqdf2+0x56>
 80014e4:	465b      	mov	r3, fp
 80014e6:	4652      	mov	r2, sl
 80014e8:	1a98      	subs	r0, r3, r2
 80014ea:	1e43      	subs	r3, r0, #1
 80014ec:	4198      	sbcs	r0, r3
 80014ee:	e7ea      	b.n	80014c6 <__eqdf2+0x56>
 80014f0:	2000      	movs	r0, #0
 80014f2:	e7e8      	b.n	80014c6 <__eqdf2+0x56>
 80014f4:	000007ff 	.word	0x000007ff

080014f8 <__gedf2>:
 80014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fa:	4657      	mov	r7, sl
 80014fc:	464e      	mov	r6, r9
 80014fe:	4645      	mov	r5, r8
 8001500:	46de      	mov	lr, fp
 8001502:	b5e0      	push	{r5, r6, r7, lr}
 8001504:	000d      	movs	r5, r1
 8001506:	030f      	lsls	r7, r1, #12
 8001508:	0b39      	lsrs	r1, r7, #12
 800150a:	b083      	sub	sp, #12
 800150c:	0004      	movs	r4, r0
 800150e:	4680      	mov	r8, r0
 8001510:	9101      	str	r1, [sp, #4]
 8001512:	0058      	lsls	r0, r3, #1
 8001514:	0fe9      	lsrs	r1, r5, #31
 8001516:	4f31      	ldr	r7, [pc, #196]	@ (80015dc <__gedf2+0xe4>)
 8001518:	0d40      	lsrs	r0, r0, #21
 800151a:	468c      	mov	ip, r1
 800151c:	006e      	lsls	r6, r5, #1
 800151e:	0319      	lsls	r1, r3, #12
 8001520:	4682      	mov	sl, r0
 8001522:	4691      	mov	r9, r2
 8001524:	0d76      	lsrs	r6, r6, #21
 8001526:	0b09      	lsrs	r1, r1, #12
 8001528:	0fd8      	lsrs	r0, r3, #31
 800152a:	42be      	cmp	r6, r7
 800152c:	d01f      	beq.n	800156e <__gedf2+0x76>
 800152e:	45ba      	cmp	sl, r7
 8001530:	d00f      	beq.n	8001552 <__gedf2+0x5a>
 8001532:	2e00      	cmp	r6, #0
 8001534:	d12f      	bne.n	8001596 <__gedf2+0x9e>
 8001536:	4655      	mov	r5, sl
 8001538:	9e01      	ldr	r6, [sp, #4]
 800153a:	4334      	orrs	r4, r6
 800153c:	2d00      	cmp	r5, #0
 800153e:	d127      	bne.n	8001590 <__gedf2+0x98>
 8001540:	430a      	orrs	r2, r1
 8001542:	d03a      	beq.n	80015ba <__gedf2+0xc2>
 8001544:	2c00      	cmp	r4, #0
 8001546:	d145      	bne.n	80015d4 <__gedf2+0xdc>
 8001548:	2800      	cmp	r0, #0
 800154a:	d11a      	bne.n	8001582 <__gedf2+0x8a>
 800154c:	2001      	movs	r0, #1
 800154e:	4240      	negs	r0, r0
 8001550:	e017      	b.n	8001582 <__gedf2+0x8a>
 8001552:	4311      	orrs	r1, r2
 8001554:	d13b      	bne.n	80015ce <__gedf2+0xd6>
 8001556:	2e00      	cmp	r6, #0
 8001558:	d102      	bne.n	8001560 <__gedf2+0x68>
 800155a:	9f01      	ldr	r7, [sp, #4]
 800155c:	4327      	orrs	r7, r4
 800155e:	d0f3      	beq.n	8001548 <__gedf2+0x50>
 8001560:	4584      	cmp	ip, r0
 8001562:	d109      	bne.n	8001578 <__gedf2+0x80>
 8001564:	4663      	mov	r3, ip
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0f0      	beq.n	800154c <__gedf2+0x54>
 800156a:	4660      	mov	r0, ip
 800156c:	e009      	b.n	8001582 <__gedf2+0x8a>
 800156e:	9f01      	ldr	r7, [sp, #4]
 8001570:	4327      	orrs	r7, r4
 8001572:	d12c      	bne.n	80015ce <__gedf2+0xd6>
 8001574:	45b2      	cmp	sl, r6
 8001576:	d024      	beq.n	80015c2 <__gedf2+0xca>
 8001578:	4663      	mov	r3, ip
 800157a:	2002      	movs	r0, #2
 800157c:	3b01      	subs	r3, #1
 800157e:	4018      	ands	r0, r3
 8001580:	3801      	subs	r0, #1
 8001582:	b003      	add	sp, #12
 8001584:	bcf0      	pop	{r4, r5, r6, r7}
 8001586:	46bb      	mov	fp, r7
 8001588:	46b2      	mov	sl, r6
 800158a:	46a9      	mov	r9, r5
 800158c:	46a0      	mov	r8, r4
 800158e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001590:	2c00      	cmp	r4, #0
 8001592:	d0d9      	beq.n	8001548 <__gedf2+0x50>
 8001594:	e7e4      	b.n	8001560 <__gedf2+0x68>
 8001596:	4654      	mov	r4, sl
 8001598:	2c00      	cmp	r4, #0
 800159a:	d0ed      	beq.n	8001578 <__gedf2+0x80>
 800159c:	4584      	cmp	ip, r0
 800159e:	d1eb      	bne.n	8001578 <__gedf2+0x80>
 80015a0:	4556      	cmp	r6, sl
 80015a2:	dce9      	bgt.n	8001578 <__gedf2+0x80>
 80015a4:	dbde      	blt.n	8001564 <__gedf2+0x6c>
 80015a6:	9b01      	ldr	r3, [sp, #4]
 80015a8:	428b      	cmp	r3, r1
 80015aa:	d8e5      	bhi.n	8001578 <__gedf2+0x80>
 80015ac:	d1da      	bne.n	8001564 <__gedf2+0x6c>
 80015ae:	45c8      	cmp	r8, r9
 80015b0:	d8e2      	bhi.n	8001578 <__gedf2+0x80>
 80015b2:	2000      	movs	r0, #0
 80015b4:	45c8      	cmp	r8, r9
 80015b6:	d2e4      	bcs.n	8001582 <__gedf2+0x8a>
 80015b8:	e7d4      	b.n	8001564 <__gedf2+0x6c>
 80015ba:	2000      	movs	r0, #0
 80015bc:	2c00      	cmp	r4, #0
 80015be:	d0e0      	beq.n	8001582 <__gedf2+0x8a>
 80015c0:	e7da      	b.n	8001578 <__gedf2+0x80>
 80015c2:	4311      	orrs	r1, r2
 80015c4:	d103      	bne.n	80015ce <__gedf2+0xd6>
 80015c6:	4584      	cmp	ip, r0
 80015c8:	d1d6      	bne.n	8001578 <__gedf2+0x80>
 80015ca:	2000      	movs	r0, #0
 80015cc:	e7d9      	b.n	8001582 <__gedf2+0x8a>
 80015ce:	2002      	movs	r0, #2
 80015d0:	4240      	negs	r0, r0
 80015d2:	e7d6      	b.n	8001582 <__gedf2+0x8a>
 80015d4:	4584      	cmp	ip, r0
 80015d6:	d0e6      	beq.n	80015a6 <__gedf2+0xae>
 80015d8:	e7ce      	b.n	8001578 <__gedf2+0x80>
 80015da:	46c0      	nop			@ (mov r8, r8)
 80015dc:	000007ff 	.word	0x000007ff

080015e0 <__ledf2>:
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	4657      	mov	r7, sl
 80015e4:	464e      	mov	r6, r9
 80015e6:	4645      	mov	r5, r8
 80015e8:	46de      	mov	lr, fp
 80015ea:	b5e0      	push	{r5, r6, r7, lr}
 80015ec:	000d      	movs	r5, r1
 80015ee:	030f      	lsls	r7, r1, #12
 80015f0:	0004      	movs	r4, r0
 80015f2:	4680      	mov	r8, r0
 80015f4:	0fe8      	lsrs	r0, r5, #31
 80015f6:	0b39      	lsrs	r1, r7, #12
 80015f8:	4684      	mov	ip, r0
 80015fa:	b083      	sub	sp, #12
 80015fc:	0058      	lsls	r0, r3, #1
 80015fe:	4f30      	ldr	r7, [pc, #192]	@ (80016c0 <__ledf2+0xe0>)
 8001600:	0d40      	lsrs	r0, r0, #21
 8001602:	9101      	str	r1, [sp, #4]
 8001604:	031e      	lsls	r6, r3, #12
 8001606:	0069      	lsls	r1, r5, #1
 8001608:	4682      	mov	sl, r0
 800160a:	4691      	mov	r9, r2
 800160c:	0d49      	lsrs	r1, r1, #21
 800160e:	0b36      	lsrs	r6, r6, #12
 8001610:	0fd8      	lsrs	r0, r3, #31
 8001612:	42b9      	cmp	r1, r7
 8001614:	d020      	beq.n	8001658 <__ledf2+0x78>
 8001616:	45ba      	cmp	sl, r7
 8001618:	d00f      	beq.n	800163a <__ledf2+0x5a>
 800161a:	2900      	cmp	r1, #0
 800161c:	d12b      	bne.n	8001676 <__ledf2+0x96>
 800161e:	9901      	ldr	r1, [sp, #4]
 8001620:	430c      	orrs	r4, r1
 8001622:	4651      	mov	r1, sl
 8001624:	2900      	cmp	r1, #0
 8001626:	d137      	bne.n	8001698 <__ledf2+0xb8>
 8001628:	4332      	orrs	r2, r6
 800162a:	d038      	beq.n	800169e <__ledf2+0xbe>
 800162c:	2c00      	cmp	r4, #0
 800162e:	d144      	bne.n	80016ba <__ledf2+0xda>
 8001630:	2800      	cmp	r0, #0
 8001632:	d119      	bne.n	8001668 <__ledf2+0x88>
 8001634:	2001      	movs	r0, #1
 8001636:	4240      	negs	r0, r0
 8001638:	e016      	b.n	8001668 <__ledf2+0x88>
 800163a:	4316      	orrs	r6, r2
 800163c:	d113      	bne.n	8001666 <__ledf2+0x86>
 800163e:	2900      	cmp	r1, #0
 8001640:	d102      	bne.n	8001648 <__ledf2+0x68>
 8001642:	9f01      	ldr	r7, [sp, #4]
 8001644:	4327      	orrs	r7, r4
 8001646:	d0f3      	beq.n	8001630 <__ledf2+0x50>
 8001648:	4584      	cmp	ip, r0
 800164a:	d020      	beq.n	800168e <__ledf2+0xae>
 800164c:	4663      	mov	r3, ip
 800164e:	2002      	movs	r0, #2
 8001650:	3b01      	subs	r3, #1
 8001652:	4018      	ands	r0, r3
 8001654:	3801      	subs	r0, #1
 8001656:	e007      	b.n	8001668 <__ledf2+0x88>
 8001658:	9f01      	ldr	r7, [sp, #4]
 800165a:	4327      	orrs	r7, r4
 800165c:	d103      	bne.n	8001666 <__ledf2+0x86>
 800165e:	458a      	cmp	sl, r1
 8001660:	d1f4      	bne.n	800164c <__ledf2+0x6c>
 8001662:	4316      	orrs	r6, r2
 8001664:	d01f      	beq.n	80016a6 <__ledf2+0xc6>
 8001666:	2002      	movs	r0, #2
 8001668:	b003      	add	sp, #12
 800166a:	bcf0      	pop	{r4, r5, r6, r7}
 800166c:	46bb      	mov	fp, r7
 800166e:	46b2      	mov	sl, r6
 8001670:	46a9      	mov	r9, r5
 8001672:	46a0      	mov	r8, r4
 8001674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001676:	4654      	mov	r4, sl
 8001678:	2c00      	cmp	r4, #0
 800167a:	d0e7      	beq.n	800164c <__ledf2+0x6c>
 800167c:	4584      	cmp	ip, r0
 800167e:	d1e5      	bne.n	800164c <__ledf2+0x6c>
 8001680:	4551      	cmp	r1, sl
 8001682:	dce3      	bgt.n	800164c <__ledf2+0x6c>
 8001684:	db03      	blt.n	800168e <__ledf2+0xae>
 8001686:	9b01      	ldr	r3, [sp, #4]
 8001688:	42b3      	cmp	r3, r6
 800168a:	d8df      	bhi.n	800164c <__ledf2+0x6c>
 800168c:	d00f      	beq.n	80016ae <__ledf2+0xce>
 800168e:	4663      	mov	r3, ip
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0cf      	beq.n	8001634 <__ledf2+0x54>
 8001694:	4660      	mov	r0, ip
 8001696:	e7e7      	b.n	8001668 <__ledf2+0x88>
 8001698:	2c00      	cmp	r4, #0
 800169a:	d0c9      	beq.n	8001630 <__ledf2+0x50>
 800169c:	e7d4      	b.n	8001648 <__ledf2+0x68>
 800169e:	2000      	movs	r0, #0
 80016a0:	2c00      	cmp	r4, #0
 80016a2:	d0e1      	beq.n	8001668 <__ledf2+0x88>
 80016a4:	e7d2      	b.n	800164c <__ledf2+0x6c>
 80016a6:	4584      	cmp	ip, r0
 80016a8:	d1d0      	bne.n	800164c <__ledf2+0x6c>
 80016aa:	2000      	movs	r0, #0
 80016ac:	e7dc      	b.n	8001668 <__ledf2+0x88>
 80016ae:	45c8      	cmp	r8, r9
 80016b0:	d8cc      	bhi.n	800164c <__ledf2+0x6c>
 80016b2:	2000      	movs	r0, #0
 80016b4:	45c8      	cmp	r8, r9
 80016b6:	d2d7      	bcs.n	8001668 <__ledf2+0x88>
 80016b8:	e7e9      	b.n	800168e <__ledf2+0xae>
 80016ba:	4584      	cmp	ip, r0
 80016bc:	d0e3      	beq.n	8001686 <__ledf2+0xa6>
 80016be:	e7c5      	b.n	800164c <__ledf2+0x6c>
 80016c0:	000007ff 	.word	0x000007ff

080016c4 <__aeabi_dmul>:
 80016c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c6:	4657      	mov	r7, sl
 80016c8:	46de      	mov	lr, fp
 80016ca:	464e      	mov	r6, r9
 80016cc:	4645      	mov	r5, r8
 80016ce:	b5e0      	push	{r5, r6, r7, lr}
 80016d0:	001f      	movs	r7, r3
 80016d2:	030b      	lsls	r3, r1, #12
 80016d4:	0b1b      	lsrs	r3, r3, #12
 80016d6:	0016      	movs	r6, r2
 80016d8:	469a      	mov	sl, r3
 80016da:	0fca      	lsrs	r2, r1, #31
 80016dc:	004b      	lsls	r3, r1, #1
 80016de:	0004      	movs	r4, r0
 80016e0:	4693      	mov	fp, r2
 80016e2:	b087      	sub	sp, #28
 80016e4:	0d5b      	lsrs	r3, r3, #21
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0x26>
 80016e8:	e0d5      	b.n	8001896 <__aeabi_dmul+0x1d2>
 80016ea:	4abb      	ldr	r2, [pc, #748]	@ (80019d8 <__aeabi_dmul+0x314>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2e>
 80016f0:	e0f8      	b.n	80018e4 <__aeabi_dmul+0x220>
 80016f2:	4651      	mov	r1, sl
 80016f4:	0f42      	lsrs	r2, r0, #29
 80016f6:	00c9      	lsls	r1, r1, #3
 80016f8:	430a      	orrs	r2, r1
 80016fa:	2180      	movs	r1, #128	@ 0x80
 80016fc:	0409      	lsls	r1, r1, #16
 80016fe:	4311      	orrs	r1, r2
 8001700:	00c2      	lsls	r2, r0, #3
 8001702:	4691      	mov	r9, r2
 8001704:	4ab5      	ldr	r2, [pc, #724]	@ (80019dc <__aeabi_dmul+0x318>)
 8001706:	468a      	mov	sl, r1
 8001708:	189d      	adds	r5, r3, r2
 800170a:	2300      	movs	r3, #0
 800170c:	4698      	mov	r8, r3
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	033c      	lsls	r4, r7, #12
 8001712:	007b      	lsls	r3, r7, #1
 8001714:	0ffa      	lsrs	r2, r7, #31
 8001716:	0030      	movs	r0, r6
 8001718:	0b24      	lsrs	r4, r4, #12
 800171a:	0d5b      	lsrs	r3, r3, #21
 800171c:	9200      	str	r2, [sp, #0]
 800171e:	d100      	bne.n	8001722 <__aeabi_dmul+0x5e>
 8001720:	e096      	b.n	8001850 <__aeabi_dmul+0x18c>
 8001722:	4aad      	ldr	r2, [pc, #692]	@ (80019d8 <__aeabi_dmul+0x314>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d031      	beq.n	800178c <__aeabi_dmul+0xc8>
 8001728:	0f72      	lsrs	r2, r6, #29
 800172a:	00e4      	lsls	r4, r4, #3
 800172c:	4322      	orrs	r2, r4
 800172e:	2480      	movs	r4, #128	@ 0x80
 8001730:	0424      	lsls	r4, r4, #16
 8001732:	4314      	orrs	r4, r2
 8001734:	4aa9      	ldr	r2, [pc, #676]	@ (80019dc <__aeabi_dmul+0x318>)
 8001736:	00f0      	lsls	r0, r6, #3
 8001738:	4694      	mov	ip, r2
 800173a:	4463      	add	r3, ip
 800173c:	195b      	adds	r3, r3, r5
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	9201      	str	r2, [sp, #4]
 8001742:	4642      	mov	r2, r8
 8001744:	2600      	movs	r6, #0
 8001746:	2a0a      	cmp	r2, #10
 8001748:	dc42      	bgt.n	80017d0 <__aeabi_dmul+0x10c>
 800174a:	465a      	mov	r2, fp
 800174c:	9900      	ldr	r1, [sp, #0]
 800174e:	404a      	eors	r2, r1
 8001750:	4693      	mov	fp, r2
 8001752:	4642      	mov	r2, r8
 8001754:	2a02      	cmp	r2, #2
 8001756:	dc32      	bgt.n	80017be <__aeabi_dmul+0xfa>
 8001758:	3a01      	subs	r2, #1
 800175a:	2a01      	cmp	r2, #1
 800175c:	d900      	bls.n	8001760 <__aeabi_dmul+0x9c>
 800175e:	e149      	b.n	80019f4 <__aeabi_dmul+0x330>
 8001760:	2e02      	cmp	r6, #2
 8001762:	d100      	bne.n	8001766 <__aeabi_dmul+0xa2>
 8001764:	e0ca      	b.n	80018fc <__aeabi_dmul+0x238>
 8001766:	2e01      	cmp	r6, #1
 8001768:	d13d      	bne.n	80017e6 <__aeabi_dmul+0x122>
 800176a:	2300      	movs	r3, #0
 800176c:	2400      	movs	r4, #0
 800176e:	2200      	movs	r2, #0
 8001770:	0010      	movs	r0, r2
 8001772:	465a      	mov	r2, fp
 8001774:	051b      	lsls	r3, r3, #20
 8001776:	4323      	orrs	r3, r4
 8001778:	07d2      	lsls	r2, r2, #31
 800177a:	4313      	orrs	r3, r2
 800177c:	0019      	movs	r1, r3
 800177e:	b007      	add	sp, #28
 8001780:	bcf0      	pop	{r4, r5, r6, r7}
 8001782:	46bb      	mov	fp, r7
 8001784:	46b2      	mov	sl, r6
 8001786:	46a9      	mov	r9, r5
 8001788:	46a0      	mov	r8, r4
 800178a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800178c:	4b92      	ldr	r3, [pc, #584]	@ (80019d8 <__aeabi_dmul+0x314>)
 800178e:	4326      	orrs	r6, r4
 8001790:	18eb      	adds	r3, r5, r3
 8001792:	2e00      	cmp	r6, #0
 8001794:	d100      	bne.n	8001798 <__aeabi_dmul+0xd4>
 8001796:	e0bb      	b.n	8001910 <__aeabi_dmul+0x24c>
 8001798:	2203      	movs	r2, #3
 800179a:	4641      	mov	r1, r8
 800179c:	4311      	orrs	r1, r2
 800179e:	465a      	mov	r2, fp
 80017a0:	4688      	mov	r8, r1
 80017a2:	9900      	ldr	r1, [sp, #0]
 80017a4:	404a      	eors	r2, r1
 80017a6:	2180      	movs	r1, #128	@ 0x80
 80017a8:	0109      	lsls	r1, r1, #4
 80017aa:	468c      	mov	ip, r1
 80017ac:	0029      	movs	r1, r5
 80017ae:	4461      	add	r1, ip
 80017b0:	9101      	str	r1, [sp, #4]
 80017b2:	4641      	mov	r1, r8
 80017b4:	290a      	cmp	r1, #10
 80017b6:	dd00      	ble.n	80017ba <__aeabi_dmul+0xf6>
 80017b8:	e233      	b.n	8001c22 <__aeabi_dmul+0x55e>
 80017ba:	4693      	mov	fp, r2
 80017bc:	2603      	movs	r6, #3
 80017be:	4642      	mov	r2, r8
 80017c0:	2701      	movs	r7, #1
 80017c2:	4097      	lsls	r7, r2
 80017c4:	21a6      	movs	r1, #166	@ 0xa6
 80017c6:	003a      	movs	r2, r7
 80017c8:	00c9      	lsls	r1, r1, #3
 80017ca:	400a      	ands	r2, r1
 80017cc:	420f      	tst	r7, r1
 80017ce:	d031      	beq.n	8001834 <__aeabi_dmul+0x170>
 80017d0:	9e02      	ldr	r6, [sp, #8]
 80017d2:	2e02      	cmp	r6, #2
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dmul+0x114>
 80017d6:	e235      	b.n	8001c44 <__aeabi_dmul+0x580>
 80017d8:	2e03      	cmp	r6, #3
 80017da:	d100      	bne.n	80017de <__aeabi_dmul+0x11a>
 80017dc:	e1d2      	b.n	8001b84 <__aeabi_dmul+0x4c0>
 80017de:	4654      	mov	r4, sl
 80017e0:	4648      	mov	r0, r9
 80017e2:	2e01      	cmp	r6, #1
 80017e4:	d0c1      	beq.n	800176a <__aeabi_dmul+0xa6>
 80017e6:	9a01      	ldr	r2, [sp, #4]
 80017e8:	4b7d      	ldr	r3, [pc, #500]	@ (80019e0 <__aeabi_dmul+0x31c>)
 80017ea:	4694      	mov	ip, r2
 80017ec:	4463      	add	r3, ip
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	dc00      	bgt.n	80017f4 <__aeabi_dmul+0x130>
 80017f2:	e0c0      	b.n	8001976 <__aeabi_dmul+0x2b2>
 80017f4:	0742      	lsls	r2, r0, #29
 80017f6:	d009      	beq.n	800180c <__aeabi_dmul+0x148>
 80017f8:	220f      	movs	r2, #15
 80017fa:	4002      	ands	r2, r0
 80017fc:	2a04      	cmp	r2, #4
 80017fe:	d005      	beq.n	800180c <__aeabi_dmul+0x148>
 8001800:	1d02      	adds	r2, r0, #4
 8001802:	4282      	cmp	r2, r0
 8001804:	4180      	sbcs	r0, r0
 8001806:	4240      	negs	r0, r0
 8001808:	1824      	adds	r4, r4, r0
 800180a:	0010      	movs	r0, r2
 800180c:	01e2      	lsls	r2, r4, #7
 800180e:	d506      	bpl.n	800181e <__aeabi_dmul+0x15a>
 8001810:	4b74      	ldr	r3, [pc, #464]	@ (80019e4 <__aeabi_dmul+0x320>)
 8001812:	9a01      	ldr	r2, [sp, #4]
 8001814:	401c      	ands	r4, r3
 8001816:	2380      	movs	r3, #128	@ 0x80
 8001818:	4694      	mov	ip, r2
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	4463      	add	r3, ip
 800181e:	4a72      	ldr	r2, [pc, #456]	@ (80019e8 <__aeabi_dmul+0x324>)
 8001820:	4293      	cmp	r3, r2
 8001822:	dc6b      	bgt.n	80018fc <__aeabi_dmul+0x238>
 8001824:	0762      	lsls	r2, r4, #29
 8001826:	08c0      	lsrs	r0, r0, #3
 8001828:	0264      	lsls	r4, r4, #9
 800182a:	055b      	lsls	r3, r3, #21
 800182c:	4302      	orrs	r2, r0
 800182e:	0b24      	lsrs	r4, r4, #12
 8001830:	0d5b      	lsrs	r3, r3, #21
 8001832:	e79d      	b.n	8001770 <__aeabi_dmul+0xac>
 8001834:	2190      	movs	r1, #144	@ 0x90
 8001836:	0089      	lsls	r1, r1, #2
 8001838:	420f      	tst	r7, r1
 800183a:	d163      	bne.n	8001904 <__aeabi_dmul+0x240>
 800183c:	2288      	movs	r2, #136	@ 0x88
 800183e:	423a      	tst	r2, r7
 8001840:	d100      	bne.n	8001844 <__aeabi_dmul+0x180>
 8001842:	e0d7      	b.n	80019f4 <__aeabi_dmul+0x330>
 8001844:	9b00      	ldr	r3, [sp, #0]
 8001846:	46a2      	mov	sl, r4
 8001848:	469b      	mov	fp, r3
 800184a:	4681      	mov	r9, r0
 800184c:	9602      	str	r6, [sp, #8]
 800184e:	e7bf      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001850:	0023      	movs	r3, r4
 8001852:	4333      	orrs	r3, r6
 8001854:	d100      	bne.n	8001858 <__aeabi_dmul+0x194>
 8001856:	e07f      	b.n	8001958 <__aeabi_dmul+0x294>
 8001858:	2c00      	cmp	r4, #0
 800185a:	d100      	bne.n	800185e <__aeabi_dmul+0x19a>
 800185c:	e1ad      	b.n	8001bba <__aeabi_dmul+0x4f6>
 800185e:	0020      	movs	r0, r4
 8001860:	f000 ff10 	bl	8002684 <__clzsi2>
 8001864:	0002      	movs	r2, r0
 8001866:	0003      	movs	r3, r0
 8001868:	3a0b      	subs	r2, #11
 800186a:	201d      	movs	r0, #29
 800186c:	0019      	movs	r1, r3
 800186e:	1a82      	subs	r2, r0, r2
 8001870:	0030      	movs	r0, r6
 8001872:	3908      	subs	r1, #8
 8001874:	40d0      	lsrs	r0, r2
 8001876:	408c      	lsls	r4, r1
 8001878:	4304      	orrs	r4, r0
 800187a:	0030      	movs	r0, r6
 800187c:	4088      	lsls	r0, r1
 800187e:	4a5b      	ldr	r2, [pc, #364]	@ (80019ec <__aeabi_dmul+0x328>)
 8001880:	1aeb      	subs	r3, r5, r3
 8001882:	4694      	mov	ip, r2
 8001884:	4463      	add	r3, ip
 8001886:	1c5a      	adds	r2, r3, #1
 8001888:	9201      	str	r2, [sp, #4]
 800188a:	4642      	mov	r2, r8
 800188c:	2600      	movs	r6, #0
 800188e:	2a0a      	cmp	r2, #10
 8001890:	dc00      	bgt.n	8001894 <__aeabi_dmul+0x1d0>
 8001892:	e75a      	b.n	800174a <__aeabi_dmul+0x86>
 8001894:	e79c      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001896:	4653      	mov	r3, sl
 8001898:	4303      	orrs	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	d054      	beq.n	8001948 <__aeabi_dmul+0x284>
 800189e:	4653      	mov	r3, sl
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d100      	bne.n	80018a6 <__aeabi_dmul+0x1e2>
 80018a4:	e177      	b.n	8001b96 <__aeabi_dmul+0x4d2>
 80018a6:	4650      	mov	r0, sl
 80018a8:	f000 feec 	bl	8002684 <__clzsi2>
 80018ac:	230b      	movs	r3, #11
 80018ae:	425b      	negs	r3, r3
 80018b0:	469c      	mov	ip, r3
 80018b2:	0002      	movs	r2, r0
 80018b4:	4484      	add	ip, r0
 80018b6:	0011      	movs	r1, r2
 80018b8:	4650      	mov	r0, sl
 80018ba:	3908      	subs	r1, #8
 80018bc:	4088      	lsls	r0, r1
 80018be:	231d      	movs	r3, #29
 80018c0:	4680      	mov	r8, r0
 80018c2:	4660      	mov	r0, ip
 80018c4:	1a1b      	subs	r3, r3, r0
 80018c6:	0020      	movs	r0, r4
 80018c8:	40d8      	lsrs	r0, r3
 80018ca:	0003      	movs	r3, r0
 80018cc:	4640      	mov	r0, r8
 80018ce:	4303      	orrs	r3, r0
 80018d0:	469a      	mov	sl, r3
 80018d2:	0023      	movs	r3, r4
 80018d4:	408b      	lsls	r3, r1
 80018d6:	4699      	mov	r9, r3
 80018d8:	2300      	movs	r3, #0
 80018da:	4d44      	ldr	r5, [pc, #272]	@ (80019ec <__aeabi_dmul+0x328>)
 80018dc:	4698      	mov	r8, r3
 80018de:	1aad      	subs	r5, r5, r2
 80018e0:	9302      	str	r3, [sp, #8]
 80018e2:	e715      	b.n	8001710 <__aeabi_dmul+0x4c>
 80018e4:	4652      	mov	r2, sl
 80018e6:	4302      	orrs	r2, r0
 80018e8:	4691      	mov	r9, r2
 80018ea:	d126      	bne.n	800193a <__aeabi_dmul+0x276>
 80018ec:	2200      	movs	r2, #0
 80018ee:	001d      	movs	r5, r3
 80018f0:	2302      	movs	r3, #2
 80018f2:	4692      	mov	sl, r2
 80018f4:	3208      	adds	r2, #8
 80018f6:	4690      	mov	r8, r2
 80018f8:	9302      	str	r3, [sp, #8]
 80018fa:	e709      	b.n	8001710 <__aeabi_dmul+0x4c>
 80018fc:	2400      	movs	r4, #0
 80018fe:	2200      	movs	r2, #0
 8001900:	4b35      	ldr	r3, [pc, #212]	@ (80019d8 <__aeabi_dmul+0x314>)
 8001902:	e735      	b.n	8001770 <__aeabi_dmul+0xac>
 8001904:	2300      	movs	r3, #0
 8001906:	2480      	movs	r4, #128	@ 0x80
 8001908:	469b      	mov	fp, r3
 800190a:	0324      	lsls	r4, r4, #12
 800190c:	4b32      	ldr	r3, [pc, #200]	@ (80019d8 <__aeabi_dmul+0x314>)
 800190e:	e72f      	b.n	8001770 <__aeabi_dmul+0xac>
 8001910:	2202      	movs	r2, #2
 8001912:	4641      	mov	r1, r8
 8001914:	4311      	orrs	r1, r2
 8001916:	2280      	movs	r2, #128	@ 0x80
 8001918:	0112      	lsls	r2, r2, #4
 800191a:	4694      	mov	ip, r2
 800191c:	002a      	movs	r2, r5
 800191e:	4462      	add	r2, ip
 8001920:	4688      	mov	r8, r1
 8001922:	9201      	str	r2, [sp, #4]
 8001924:	290a      	cmp	r1, #10
 8001926:	dd00      	ble.n	800192a <__aeabi_dmul+0x266>
 8001928:	e752      	b.n	80017d0 <__aeabi_dmul+0x10c>
 800192a:	465a      	mov	r2, fp
 800192c:	2000      	movs	r0, #0
 800192e:	9900      	ldr	r1, [sp, #0]
 8001930:	0004      	movs	r4, r0
 8001932:	404a      	eors	r2, r1
 8001934:	4693      	mov	fp, r2
 8001936:	2602      	movs	r6, #2
 8001938:	e70b      	b.n	8001752 <__aeabi_dmul+0x8e>
 800193a:	220c      	movs	r2, #12
 800193c:	001d      	movs	r5, r3
 800193e:	2303      	movs	r3, #3
 8001940:	4681      	mov	r9, r0
 8001942:	4690      	mov	r8, r2
 8001944:	9302      	str	r3, [sp, #8]
 8001946:	e6e3      	b.n	8001710 <__aeabi_dmul+0x4c>
 8001948:	2300      	movs	r3, #0
 800194a:	469a      	mov	sl, r3
 800194c:	3304      	adds	r3, #4
 800194e:	4698      	mov	r8, r3
 8001950:	3b03      	subs	r3, #3
 8001952:	2500      	movs	r5, #0
 8001954:	9302      	str	r3, [sp, #8]
 8001956:	e6db      	b.n	8001710 <__aeabi_dmul+0x4c>
 8001958:	4642      	mov	r2, r8
 800195a:	3301      	adds	r3, #1
 800195c:	431a      	orrs	r2, r3
 800195e:	002b      	movs	r3, r5
 8001960:	4690      	mov	r8, r2
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	9201      	str	r2, [sp, #4]
 8001966:	4642      	mov	r2, r8
 8001968:	2400      	movs	r4, #0
 800196a:	2000      	movs	r0, #0
 800196c:	2601      	movs	r6, #1
 800196e:	2a0a      	cmp	r2, #10
 8001970:	dc00      	bgt.n	8001974 <__aeabi_dmul+0x2b0>
 8001972:	e6ea      	b.n	800174a <__aeabi_dmul+0x86>
 8001974:	e72c      	b.n	80017d0 <__aeabi_dmul+0x10c>
 8001976:	2201      	movs	r2, #1
 8001978:	1ad2      	subs	r2, r2, r3
 800197a:	2a38      	cmp	r2, #56	@ 0x38
 800197c:	dd00      	ble.n	8001980 <__aeabi_dmul+0x2bc>
 800197e:	e6f4      	b.n	800176a <__aeabi_dmul+0xa6>
 8001980:	2a1f      	cmp	r2, #31
 8001982:	dc00      	bgt.n	8001986 <__aeabi_dmul+0x2c2>
 8001984:	e12a      	b.n	8001bdc <__aeabi_dmul+0x518>
 8001986:	211f      	movs	r1, #31
 8001988:	4249      	negs	r1, r1
 800198a:	1acb      	subs	r3, r1, r3
 800198c:	0021      	movs	r1, r4
 800198e:	40d9      	lsrs	r1, r3
 8001990:	000b      	movs	r3, r1
 8001992:	2a20      	cmp	r2, #32
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x2de>
 8001996:	4a16      	ldr	r2, [pc, #88]	@ (80019f0 <__aeabi_dmul+0x32c>)
 8001998:	9d01      	ldr	r5, [sp, #4]
 800199a:	4694      	mov	ip, r2
 800199c:	4465      	add	r5, ip
 800199e:	40ac      	lsls	r4, r5
 80019a0:	4320      	orrs	r0, r4
 80019a2:	1e42      	subs	r2, r0, #1
 80019a4:	4190      	sbcs	r0, r2
 80019a6:	4318      	orrs	r0, r3
 80019a8:	2307      	movs	r3, #7
 80019aa:	0019      	movs	r1, r3
 80019ac:	2400      	movs	r4, #0
 80019ae:	4001      	ands	r1, r0
 80019b0:	4203      	tst	r3, r0
 80019b2:	d00c      	beq.n	80019ce <__aeabi_dmul+0x30a>
 80019b4:	230f      	movs	r3, #15
 80019b6:	4003      	ands	r3, r0
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d100      	bne.n	80019be <__aeabi_dmul+0x2fa>
 80019bc:	e140      	b.n	8001c40 <__aeabi_dmul+0x57c>
 80019be:	1d03      	adds	r3, r0, #4
 80019c0:	4283      	cmp	r3, r0
 80019c2:	41a4      	sbcs	r4, r4
 80019c4:	0018      	movs	r0, r3
 80019c6:	4264      	negs	r4, r4
 80019c8:	0761      	lsls	r1, r4, #29
 80019ca:	0264      	lsls	r4, r4, #9
 80019cc:	0b24      	lsrs	r4, r4, #12
 80019ce:	08c2      	lsrs	r2, r0, #3
 80019d0:	2300      	movs	r3, #0
 80019d2:	430a      	orrs	r2, r1
 80019d4:	e6cc      	b.n	8001770 <__aeabi_dmul+0xac>
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	000007ff 	.word	0x000007ff
 80019dc:	fffffc01 	.word	0xfffffc01
 80019e0:	000003ff 	.word	0x000003ff
 80019e4:	feffffff 	.word	0xfeffffff
 80019e8:	000007fe 	.word	0x000007fe
 80019ec:	fffffc0d 	.word	0xfffffc0d
 80019f0:	0000043e 	.word	0x0000043e
 80019f4:	4649      	mov	r1, r9
 80019f6:	464a      	mov	r2, r9
 80019f8:	0409      	lsls	r1, r1, #16
 80019fa:	0c09      	lsrs	r1, r1, #16
 80019fc:	000d      	movs	r5, r1
 80019fe:	0c16      	lsrs	r6, r2, #16
 8001a00:	0c02      	lsrs	r2, r0, #16
 8001a02:	0400      	lsls	r0, r0, #16
 8001a04:	0c00      	lsrs	r0, r0, #16
 8001a06:	4345      	muls	r5, r0
 8001a08:	46ac      	mov	ip, r5
 8001a0a:	0005      	movs	r5, r0
 8001a0c:	4375      	muls	r5, r6
 8001a0e:	46a8      	mov	r8, r5
 8001a10:	0015      	movs	r5, r2
 8001a12:	000f      	movs	r7, r1
 8001a14:	4375      	muls	r5, r6
 8001a16:	9200      	str	r2, [sp, #0]
 8001a18:	9502      	str	r5, [sp, #8]
 8001a1a:	002a      	movs	r2, r5
 8001a1c:	9d00      	ldr	r5, [sp, #0]
 8001a1e:	436f      	muls	r7, r5
 8001a20:	4665      	mov	r5, ip
 8001a22:	0c2d      	lsrs	r5, r5, #16
 8001a24:	46a9      	mov	r9, r5
 8001a26:	4447      	add	r7, r8
 8001a28:	444f      	add	r7, r9
 8001a2a:	45b8      	cmp	r8, r7
 8001a2c:	d905      	bls.n	8001a3a <__aeabi_dmul+0x376>
 8001a2e:	0015      	movs	r5, r2
 8001a30:	2280      	movs	r2, #128	@ 0x80
 8001a32:	0252      	lsls	r2, r2, #9
 8001a34:	4690      	mov	r8, r2
 8001a36:	4445      	add	r5, r8
 8001a38:	9502      	str	r5, [sp, #8]
 8001a3a:	0c3d      	lsrs	r5, r7, #16
 8001a3c:	9503      	str	r5, [sp, #12]
 8001a3e:	4665      	mov	r5, ip
 8001a40:	042d      	lsls	r5, r5, #16
 8001a42:	043f      	lsls	r7, r7, #16
 8001a44:	0c2d      	lsrs	r5, r5, #16
 8001a46:	46ac      	mov	ip, r5
 8001a48:	003d      	movs	r5, r7
 8001a4a:	4465      	add	r5, ip
 8001a4c:	9504      	str	r5, [sp, #16]
 8001a4e:	0c25      	lsrs	r5, r4, #16
 8001a50:	0424      	lsls	r4, r4, #16
 8001a52:	0c24      	lsrs	r4, r4, #16
 8001a54:	46ac      	mov	ip, r5
 8001a56:	0025      	movs	r5, r4
 8001a58:	4375      	muls	r5, r6
 8001a5a:	46a8      	mov	r8, r5
 8001a5c:	4665      	mov	r5, ip
 8001a5e:	000f      	movs	r7, r1
 8001a60:	4369      	muls	r1, r5
 8001a62:	4441      	add	r1, r8
 8001a64:	4689      	mov	r9, r1
 8001a66:	4367      	muls	r7, r4
 8001a68:	0c39      	lsrs	r1, r7, #16
 8001a6a:	4449      	add	r1, r9
 8001a6c:	436e      	muls	r6, r5
 8001a6e:	4588      	cmp	r8, r1
 8001a70:	d903      	bls.n	8001a7a <__aeabi_dmul+0x3b6>
 8001a72:	2280      	movs	r2, #128	@ 0x80
 8001a74:	0252      	lsls	r2, r2, #9
 8001a76:	4690      	mov	r8, r2
 8001a78:	4446      	add	r6, r8
 8001a7a:	0c0d      	lsrs	r5, r1, #16
 8001a7c:	46a8      	mov	r8, r5
 8001a7e:	0035      	movs	r5, r6
 8001a80:	4445      	add	r5, r8
 8001a82:	9505      	str	r5, [sp, #20]
 8001a84:	9d03      	ldr	r5, [sp, #12]
 8001a86:	043f      	lsls	r7, r7, #16
 8001a88:	46a8      	mov	r8, r5
 8001a8a:	0c3f      	lsrs	r7, r7, #16
 8001a8c:	0409      	lsls	r1, r1, #16
 8001a8e:	19c9      	adds	r1, r1, r7
 8001a90:	4488      	add	r8, r1
 8001a92:	4645      	mov	r5, r8
 8001a94:	9503      	str	r5, [sp, #12]
 8001a96:	4655      	mov	r5, sl
 8001a98:	042e      	lsls	r6, r5, #16
 8001a9a:	0c36      	lsrs	r6, r6, #16
 8001a9c:	0c2f      	lsrs	r7, r5, #16
 8001a9e:	0035      	movs	r5, r6
 8001aa0:	4345      	muls	r5, r0
 8001aa2:	4378      	muls	r0, r7
 8001aa4:	4681      	mov	r9, r0
 8001aa6:	0038      	movs	r0, r7
 8001aa8:	46a8      	mov	r8, r5
 8001aaa:	0c2d      	lsrs	r5, r5, #16
 8001aac:	46aa      	mov	sl, r5
 8001aae:	9a00      	ldr	r2, [sp, #0]
 8001ab0:	4350      	muls	r0, r2
 8001ab2:	4372      	muls	r2, r6
 8001ab4:	444a      	add	r2, r9
 8001ab6:	4452      	add	r2, sl
 8001ab8:	4591      	cmp	r9, r2
 8001aba:	d903      	bls.n	8001ac4 <__aeabi_dmul+0x400>
 8001abc:	2580      	movs	r5, #128	@ 0x80
 8001abe:	026d      	lsls	r5, r5, #9
 8001ac0:	46a9      	mov	r9, r5
 8001ac2:	4448      	add	r0, r9
 8001ac4:	0c15      	lsrs	r5, r2, #16
 8001ac6:	46a9      	mov	r9, r5
 8001ac8:	4645      	mov	r5, r8
 8001aca:	042d      	lsls	r5, r5, #16
 8001acc:	0c2d      	lsrs	r5, r5, #16
 8001ace:	46a8      	mov	r8, r5
 8001ad0:	4665      	mov	r5, ip
 8001ad2:	437d      	muls	r5, r7
 8001ad4:	0412      	lsls	r2, r2, #16
 8001ad6:	4448      	add	r0, r9
 8001ad8:	4490      	add	r8, r2
 8001ada:	46a9      	mov	r9, r5
 8001adc:	0032      	movs	r2, r6
 8001ade:	4665      	mov	r5, ip
 8001ae0:	4362      	muls	r2, r4
 8001ae2:	436e      	muls	r6, r5
 8001ae4:	437c      	muls	r4, r7
 8001ae6:	0c17      	lsrs	r7, r2, #16
 8001ae8:	1936      	adds	r6, r6, r4
 8001aea:	19bf      	adds	r7, r7, r6
 8001aec:	42bc      	cmp	r4, r7
 8001aee:	d903      	bls.n	8001af8 <__aeabi_dmul+0x434>
 8001af0:	2480      	movs	r4, #128	@ 0x80
 8001af2:	0264      	lsls	r4, r4, #9
 8001af4:	46a4      	mov	ip, r4
 8001af6:	44e1      	add	r9, ip
 8001af8:	9c02      	ldr	r4, [sp, #8]
 8001afa:	9e03      	ldr	r6, [sp, #12]
 8001afc:	46a4      	mov	ip, r4
 8001afe:	9d05      	ldr	r5, [sp, #20]
 8001b00:	4466      	add	r6, ip
 8001b02:	428e      	cmp	r6, r1
 8001b04:	4189      	sbcs	r1, r1
 8001b06:	46ac      	mov	ip, r5
 8001b08:	0412      	lsls	r2, r2, #16
 8001b0a:	043c      	lsls	r4, r7, #16
 8001b0c:	0c12      	lsrs	r2, r2, #16
 8001b0e:	18a2      	adds	r2, r4, r2
 8001b10:	4462      	add	r2, ip
 8001b12:	4249      	negs	r1, r1
 8001b14:	1854      	adds	r4, r2, r1
 8001b16:	4446      	add	r6, r8
 8001b18:	46a4      	mov	ip, r4
 8001b1a:	4546      	cmp	r6, r8
 8001b1c:	41a4      	sbcs	r4, r4
 8001b1e:	4682      	mov	sl, r0
 8001b20:	4264      	negs	r4, r4
 8001b22:	46a0      	mov	r8, r4
 8001b24:	42aa      	cmp	r2, r5
 8001b26:	4192      	sbcs	r2, r2
 8001b28:	458c      	cmp	ip, r1
 8001b2a:	4189      	sbcs	r1, r1
 8001b2c:	44e2      	add	sl, ip
 8001b2e:	44d0      	add	r8, sl
 8001b30:	4249      	negs	r1, r1
 8001b32:	4252      	negs	r2, r2
 8001b34:	430a      	orrs	r2, r1
 8001b36:	45a0      	cmp	r8, r4
 8001b38:	41a4      	sbcs	r4, r4
 8001b3a:	4582      	cmp	sl, r0
 8001b3c:	4189      	sbcs	r1, r1
 8001b3e:	4264      	negs	r4, r4
 8001b40:	4249      	negs	r1, r1
 8001b42:	430c      	orrs	r4, r1
 8001b44:	4641      	mov	r1, r8
 8001b46:	0c3f      	lsrs	r7, r7, #16
 8001b48:	19d2      	adds	r2, r2, r7
 8001b4a:	1912      	adds	r2, r2, r4
 8001b4c:	0dcc      	lsrs	r4, r1, #23
 8001b4e:	9904      	ldr	r1, [sp, #16]
 8001b50:	0270      	lsls	r0, r6, #9
 8001b52:	4308      	orrs	r0, r1
 8001b54:	1e41      	subs	r1, r0, #1
 8001b56:	4188      	sbcs	r0, r1
 8001b58:	4641      	mov	r1, r8
 8001b5a:	444a      	add	r2, r9
 8001b5c:	0df6      	lsrs	r6, r6, #23
 8001b5e:	0252      	lsls	r2, r2, #9
 8001b60:	4330      	orrs	r0, r6
 8001b62:	0249      	lsls	r1, r1, #9
 8001b64:	4314      	orrs	r4, r2
 8001b66:	4308      	orrs	r0, r1
 8001b68:	01d2      	lsls	r2, r2, #7
 8001b6a:	d535      	bpl.n	8001bd8 <__aeabi_dmul+0x514>
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	0843      	lsrs	r3, r0, #1
 8001b70:	4002      	ands	r2, r0
 8001b72:	4313      	orrs	r3, r2
 8001b74:	07e0      	lsls	r0, r4, #31
 8001b76:	4318      	orrs	r0, r3
 8001b78:	0864      	lsrs	r4, r4, #1
 8001b7a:	e634      	b.n	80017e6 <__aeabi_dmul+0x122>
 8001b7c:	9b00      	ldr	r3, [sp, #0]
 8001b7e:	46a2      	mov	sl, r4
 8001b80:	469b      	mov	fp, r3
 8001b82:	4681      	mov	r9, r0
 8001b84:	2480      	movs	r4, #128	@ 0x80
 8001b86:	4653      	mov	r3, sl
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	431c      	orrs	r4, r3
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	464a      	mov	r2, r9
 8001b90:	4b2e      	ldr	r3, [pc, #184]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001b92:	0b24      	lsrs	r4, r4, #12
 8001b94:	e5ec      	b.n	8001770 <__aeabi_dmul+0xac>
 8001b96:	f000 fd75 	bl	8002684 <__clzsi2>
 8001b9a:	2315      	movs	r3, #21
 8001b9c:	469c      	mov	ip, r3
 8001b9e:	4484      	add	ip, r0
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	4663      	mov	r3, ip
 8001ba4:	3220      	adds	r2, #32
 8001ba6:	2b1c      	cmp	r3, #28
 8001ba8:	dc00      	bgt.n	8001bac <__aeabi_dmul+0x4e8>
 8001baa:	e684      	b.n	80018b6 <__aeabi_dmul+0x1f2>
 8001bac:	2300      	movs	r3, #0
 8001bae:	4699      	mov	r9, r3
 8001bb0:	0023      	movs	r3, r4
 8001bb2:	3808      	subs	r0, #8
 8001bb4:	4083      	lsls	r3, r0
 8001bb6:	469a      	mov	sl, r3
 8001bb8:	e68e      	b.n	80018d8 <__aeabi_dmul+0x214>
 8001bba:	f000 fd63 	bl	8002684 <__clzsi2>
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	3215      	adds	r2, #21
 8001bc4:	3320      	adds	r3, #32
 8001bc6:	2a1c      	cmp	r2, #28
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dmul+0x508>
 8001bca:	e64e      	b.n	800186a <__aeabi_dmul+0x1a6>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	0034      	movs	r4, r6
 8001bd0:	3a08      	subs	r2, #8
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	4094      	lsls	r4, r2
 8001bd6:	e652      	b.n	800187e <__aeabi_dmul+0x1ba>
 8001bd8:	9301      	str	r3, [sp, #4]
 8001bda:	e604      	b.n	80017e6 <__aeabi_dmul+0x122>
 8001bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <__aeabi_dmul+0x58c>)
 8001bde:	0021      	movs	r1, r4
 8001be0:	469c      	mov	ip, r3
 8001be2:	0003      	movs	r3, r0
 8001be4:	9d01      	ldr	r5, [sp, #4]
 8001be6:	40d3      	lsrs	r3, r2
 8001be8:	4465      	add	r5, ip
 8001bea:	40a9      	lsls	r1, r5
 8001bec:	4319      	orrs	r1, r3
 8001bee:	0003      	movs	r3, r0
 8001bf0:	40ab      	lsls	r3, r5
 8001bf2:	1e58      	subs	r0, r3, #1
 8001bf4:	4183      	sbcs	r3, r0
 8001bf6:	4319      	orrs	r1, r3
 8001bf8:	0008      	movs	r0, r1
 8001bfa:	40d4      	lsrs	r4, r2
 8001bfc:	074b      	lsls	r3, r1, #29
 8001bfe:	d009      	beq.n	8001c14 <__aeabi_dmul+0x550>
 8001c00:	230f      	movs	r3, #15
 8001c02:	400b      	ands	r3, r1
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d005      	beq.n	8001c14 <__aeabi_dmul+0x550>
 8001c08:	1d0b      	adds	r3, r1, #4
 8001c0a:	428b      	cmp	r3, r1
 8001c0c:	4180      	sbcs	r0, r0
 8001c0e:	4240      	negs	r0, r0
 8001c10:	1824      	adds	r4, r4, r0
 8001c12:	0018      	movs	r0, r3
 8001c14:	0223      	lsls	r3, r4, #8
 8001c16:	d400      	bmi.n	8001c1a <__aeabi_dmul+0x556>
 8001c18:	e6d6      	b.n	80019c8 <__aeabi_dmul+0x304>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	2400      	movs	r4, #0
 8001c1e:	2200      	movs	r2, #0
 8001c20:	e5a6      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c22:	290f      	cmp	r1, #15
 8001c24:	d1aa      	bne.n	8001b7c <__aeabi_dmul+0x4b8>
 8001c26:	2380      	movs	r3, #128	@ 0x80
 8001c28:	4652      	mov	r2, sl
 8001c2a:	031b      	lsls	r3, r3, #12
 8001c2c:	421a      	tst	r2, r3
 8001c2e:	d0a9      	beq.n	8001b84 <__aeabi_dmul+0x4c0>
 8001c30:	421c      	tst	r4, r3
 8001c32:	d1a7      	bne.n	8001b84 <__aeabi_dmul+0x4c0>
 8001c34:	431c      	orrs	r4, r3
 8001c36:	9b00      	ldr	r3, [sp, #0]
 8001c38:	0002      	movs	r2, r0
 8001c3a:	469b      	mov	fp, r3
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001c3e:	e597      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c40:	2400      	movs	r4, #0
 8001c42:	e6c1      	b.n	80019c8 <__aeabi_dmul+0x304>
 8001c44:	2400      	movs	r4, #0
 8001c46:	4b01      	ldr	r3, [pc, #4]	@ (8001c4c <__aeabi_dmul+0x588>)
 8001c48:	0022      	movs	r2, r4
 8001c4a:	e591      	b.n	8001770 <__aeabi_dmul+0xac>
 8001c4c:	000007ff 	.word	0x000007ff
 8001c50:	0000041e 	.word	0x0000041e

08001c54 <__aeabi_dsub>:
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c56:	464e      	mov	r6, r9
 8001c58:	4645      	mov	r5, r8
 8001c5a:	46de      	mov	lr, fp
 8001c5c:	4657      	mov	r7, sl
 8001c5e:	b5e0      	push	{r5, r6, r7, lr}
 8001c60:	b085      	sub	sp, #20
 8001c62:	9000      	str	r0, [sp, #0]
 8001c64:	9101      	str	r1, [sp, #4]
 8001c66:	030c      	lsls	r4, r1, #12
 8001c68:	004f      	lsls	r7, r1, #1
 8001c6a:	0fce      	lsrs	r6, r1, #31
 8001c6c:	0a61      	lsrs	r1, r4, #9
 8001c6e:	9c00      	ldr	r4, [sp, #0]
 8001c70:	46b0      	mov	r8, r6
 8001c72:	0f64      	lsrs	r4, r4, #29
 8001c74:	430c      	orrs	r4, r1
 8001c76:	9900      	ldr	r1, [sp, #0]
 8001c78:	0d7f      	lsrs	r7, r7, #21
 8001c7a:	00c8      	lsls	r0, r1, #3
 8001c7c:	0011      	movs	r1, r2
 8001c7e:	001a      	movs	r2, r3
 8001c80:	031b      	lsls	r3, r3, #12
 8001c82:	469c      	mov	ip, r3
 8001c84:	9100      	str	r1, [sp, #0]
 8001c86:	9201      	str	r2, [sp, #4]
 8001c88:	0051      	lsls	r1, r2, #1
 8001c8a:	0d4b      	lsrs	r3, r1, #21
 8001c8c:	4699      	mov	r9, r3
 8001c8e:	9b01      	ldr	r3, [sp, #4]
 8001c90:	9d00      	ldr	r5, [sp, #0]
 8001c92:	0fd9      	lsrs	r1, r3, #31
 8001c94:	4663      	mov	r3, ip
 8001c96:	0f6a      	lsrs	r2, r5, #29
 8001c98:	0a5b      	lsrs	r3, r3, #9
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	00ea      	lsls	r2, r5, #3
 8001c9e:	4694      	mov	ip, r2
 8001ca0:	4693      	mov	fp, r2
 8001ca2:	4ac1      	ldr	r2, [pc, #772]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001ca4:	9003      	str	r0, [sp, #12]
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	4591      	cmp	r9, r2
 8001caa:	d100      	bne.n	8001cae <__aeabi_dsub+0x5a>
 8001cac:	e0cd      	b.n	8001e4a <__aeabi_dsub+0x1f6>
 8001cae:	2501      	movs	r5, #1
 8001cb0:	4069      	eors	r1, r5
 8001cb2:	464d      	mov	r5, r9
 8001cb4:	1b7d      	subs	r5, r7, r5
 8001cb6:	46aa      	mov	sl, r5
 8001cb8:	428e      	cmp	r6, r1
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dsub+0x6a>
 8001cbc:	e080      	b.n	8001dc0 <__aeabi_dsub+0x16c>
 8001cbe:	2d00      	cmp	r5, #0
 8001cc0:	dc00      	bgt.n	8001cc4 <__aeabi_dsub+0x70>
 8001cc2:	e335      	b.n	8002330 <__aeabi_dsub+0x6dc>
 8001cc4:	4649      	mov	r1, r9
 8001cc6:	2900      	cmp	r1, #0
 8001cc8:	d100      	bne.n	8001ccc <__aeabi_dsub+0x78>
 8001cca:	e0df      	b.n	8001e8c <__aeabi_dsub+0x238>
 8001ccc:	4297      	cmp	r7, r2
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x7e>
 8001cd0:	e194      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001cd2:	4652      	mov	r2, sl
 8001cd4:	2501      	movs	r5, #1
 8001cd6:	2a38      	cmp	r2, #56	@ 0x38
 8001cd8:	dc19      	bgt.n	8001d0e <__aeabi_dsub+0xba>
 8001cda:	2280      	movs	r2, #128	@ 0x80
 8001cdc:	9b02      	ldr	r3, [sp, #8]
 8001cde:	0412      	lsls	r2, r2, #16
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	9302      	str	r3, [sp, #8]
 8001ce4:	4652      	mov	r2, sl
 8001ce6:	2a1f      	cmp	r2, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0x98>
 8001cea:	e1e3      	b.n	80020b4 <__aeabi_dsub+0x460>
 8001cec:	4653      	mov	r3, sl
 8001cee:	2220      	movs	r2, #32
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	9d02      	ldr	r5, [sp, #8]
 8001cf4:	1ad2      	subs	r2, r2, r3
 8001cf6:	4095      	lsls	r5, r2
 8001cf8:	40d9      	lsrs	r1, r3
 8001cfa:	430d      	orrs	r5, r1
 8001cfc:	4661      	mov	r1, ip
 8001cfe:	4091      	lsls	r1, r2
 8001d00:	000a      	movs	r2, r1
 8001d02:	1e51      	subs	r1, r2, #1
 8001d04:	418a      	sbcs	r2, r1
 8001d06:	4315      	orrs	r5, r2
 8001d08:	9a02      	ldr	r2, [sp, #8]
 8001d0a:	40da      	lsrs	r2, r3
 8001d0c:	1aa4      	subs	r4, r4, r2
 8001d0e:	1b45      	subs	r5, r0, r5
 8001d10:	42a8      	cmp	r0, r5
 8001d12:	4180      	sbcs	r0, r0
 8001d14:	4240      	negs	r0, r0
 8001d16:	1a24      	subs	r4, r4, r0
 8001d18:	0223      	lsls	r3, r4, #8
 8001d1a:	d400      	bmi.n	8001d1e <__aeabi_dsub+0xca>
 8001d1c:	e13d      	b.n	8001f9a <__aeabi_dsub+0x346>
 8001d1e:	0264      	lsls	r4, r4, #9
 8001d20:	0a64      	lsrs	r4, r4, #9
 8001d22:	2c00      	cmp	r4, #0
 8001d24:	d100      	bne.n	8001d28 <__aeabi_dsub+0xd4>
 8001d26:	e147      	b.n	8001fb8 <__aeabi_dsub+0x364>
 8001d28:	0020      	movs	r0, r4
 8001d2a:	f000 fcab 	bl	8002684 <__clzsi2>
 8001d2e:	0003      	movs	r3, r0
 8001d30:	3b08      	subs	r3, #8
 8001d32:	2120      	movs	r1, #32
 8001d34:	0028      	movs	r0, r5
 8001d36:	1aca      	subs	r2, r1, r3
 8001d38:	40d0      	lsrs	r0, r2
 8001d3a:	409c      	lsls	r4, r3
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	409d      	lsls	r5, r3
 8001d40:	4322      	orrs	r2, r4
 8001d42:	429f      	cmp	r7, r3
 8001d44:	dd00      	ble.n	8001d48 <__aeabi_dsub+0xf4>
 8001d46:	e177      	b.n	8002038 <__aeabi_dsub+0x3e4>
 8001d48:	1bd8      	subs	r0, r3, r7
 8001d4a:	3001      	adds	r0, #1
 8001d4c:	1a09      	subs	r1, r1, r0
 8001d4e:	002c      	movs	r4, r5
 8001d50:	408d      	lsls	r5, r1
 8001d52:	40c4      	lsrs	r4, r0
 8001d54:	1e6b      	subs	r3, r5, #1
 8001d56:	419d      	sbcs	r5, r3
 8001d58:	0013      	movs	r3, r2
 8001d5a:	40c2      	lsrs	r2, r0
 8001d5c:	408b      	lsls	r3, r1
 8001d5e:	4325      	orrs	r5, r4
 8001d60:	2700      	movs	r7, #0
 8001d62:	0014      	movs	r4, r2
 8001d64:	431d      	orrs	r5, r3
 8001d66:	076b      	lsls	r3, r5, #29
 8001d68:	d009      	beq.n	8001d7e <__aeabi_dsub+0x12a>
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	402b      	ands	r3, r5
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d005      	beq.n	8001d7e <__aeabi_dsub+0x12a>
 8001d72:	1d2b      	adds	r3, r5, #4
 8001d74:	42ab      	cmp	r3, r5
 8001d76:	41ad      	sbcs	r5, r5
 8001d78:	426d      	negs	r5, r5
 8001d7a:	1964      	adds	r4, r4, r5
 8001d7c:	001d      	movs	r5, r3
 8001d7e:	0223      	lsls	r3, r4, #8
 8001d80:	d400      	bmi.n	8001d84 <__aeabi_dsub+0x130>
 8001d82:	e140      	b.n	8002006 <__aeabi_dsub+0x3b2>
 8001d84:	4a88      	ldr	r2, [pc, #544]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001d86:	3701      	adds	r7, #1
 8001d88:	4297      	cmp	r7, r2
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x13a>
 8001d8c:	e101      	b.n	8001f92 <__aeabi_dsub+0x33e>
 8001d8e:	2601      	movs	r6, #1
 8001d90:	4643      	mov	r3, r8
 8001d92:	4986      	ldr	r1, [pc, #536]	@ (8001fac <__aeabi_dsub+0x358>)
 8001d94:	08ed      	lsrs	r5, r5, #3
 8001d96:	4021      	ands	r1, r4
 8001d98:	074a      	lsls	r2, r1, #29
 8001d9a:	432a      	orrs	r2, r5
 8001d9c:	057c      	lsls	r4, r7, #21
 8001d9e:	024d      	lsls	r5, r1, #9
 8001da0:	0b2d      	lsrs	r5, r5, #12
 8001da2:	0d64      	lsrs	r4, r4, #21
 8001da4:	401e      	ands	r6, r3
 8001da6:	0524      	lsls	r4, r4, #20
 8001da8:	432c      	orrs	r4, r5
 8001daa:	07f6      	lsls	r6, r6, #31
 8001dac:	4334      	orrs	r4, r6
 8001dae:	0010      	movs	r0, r2
 8001db0:	0021      	movs	r1, r4
 8001db2:	b005      	add	sp, #20
 8001db4:	bcf0      	pop	{r4, r5, r6, r7}
 8001db6:	46bb      	mov	fp, r7
 8001db8:	46b2      	mov	sl, r6
 8001dba:	46a9      	mov	r9, r5
 8001dbc:	46a0      	mov	r8, r4
 8001dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dc0:	2d00      	cmp	r5, #0
 8001dc2:	dc00      	bgt.n	8001dc6 <__aeabi_dsub+0x172>
 8001dc4:	e2d0      	b.n	8002368 <__aeabi_dsub+0x714>
 8001dc6:	4649      	mov	r1, r9
 8001dc8:	2900      	cmp	r1, #0
 8001dca:	d000      	beq.n	8001dce <__aeabi_dsub+0x17a>
 8001dcc:	e0d4      	b.n	8001f78 <__aeabi_dsub+0x324>
 8001dce:	4661      	mov	r1, ip
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4319      	orrs	r1, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x184>
 8001dd6:	e12b      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8001dd8:	1e69      	subs	r1, r5, #1
 8001dda:	2d01      	cmp	r5, #1
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_dsub+0x18c>
 8001dde:	e1d9      	b.n	8002194 <__aeabi_dsub+0x540>
 8001de0:	4295      	cmp	r5, r2
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x192>
 8001de4:	e10a      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001de6:	2501      	movs	r5, #1
 8001de8:	2938      	cmp	r1, #56	@ 0x38
 8001dea:	dc17      	bgt.n	8001e1c <__aeabi_dsub+0x1c8>
 8001dec:	468a      	mov	sl, r1
 8001dee:	4653      	mov	r3, sl
 8001df0:	2b1f      	cmp	r3, #31
 8001df2:	dd00      	ble.n	8001df6 <__aeabi_dsub+0x1a2>
 8001df4:	e1e7      	b.n	80021c6 <__aeabi_dsub+0x572>
 8001df6:	2220      	movs	r2, #32
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	9b02      	ldr	r3, [sp, #8]
 8001dfc:	4661      	mov	r1, ip
 8001dfe:	4093      	lsls	r3, r2
 8001e00:	001d      	movs	r5, r3
 8001e02:	4653      	mov	r3, sl
 8001e04:	40d9      	lsrs	r1, r3
 8001e06:	4663      	mov	r3, ip
 8001e08:	4093      	lsls	r3, r2
 8001e0a:	001a      	movs	r2, r3
 8001e0c:	430d      	orrs	r5, r1
 8001e0e:	1e51      	subs	r1, r2, #1
 8001e10:	418a      	sbcs	r2, r1
 8001e12:	4653      	mov	r3, sl
 8001e14:	4315      	orrs	r5, r2
 8001e16:	9a02      	ldr	r2, [sp, #8]
 8001e18:	40da      	lsrs	r2, r3
 8001e1a:	18a4      	adds	r4, r4, r2
 8001e1c:	182d      	adds	r5, r5, r0
 8001e1e:	4285      	cmp	r5, r0
 8001e20:	4180      	sbcs	r0, r0
 8001e22:	4240      	negs	r0, r0
 8001e24:	1824      	adds	r4, r4, r0
 8001e26:	0223      	lsls	r3, r4, #8
 8001e28:	d400      	bmi.n	8001e2c <__aeabi_dsub+0x1d8>
 8001e2a:	e0b6      	b.n	8001f9a <__aeabi_dsub+0x346>
 8001e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001e2e:	3701      	adds	r7, #1
 8001e30:	429f      	cmp	r7, r3
 8001e32:	d100      	bne.n	8001e36 <__aeabi_dsub+0x1e2>
 8001e34:	e0ad      	b.n	8001f92 <__aeabi_dsub+0x33e>
 8001e36:	2101      	movs	r1, #1
 8001e38:	4b5c      	ldr	r3, [pc, #368]	@ (8001fac <__aeabi_dsub+0x358>)
 8001e3a:	086a      	lsrs	r2, r5, #1
 8001e3c:	401c      	ands	r4, r3
 8001e3e:	4029      	ands	r1, r5
 8001e40:	430a      	orrs	r2, r1
 8001e42:	07e5      	lsls	r5, r4, #31
 8001e44:	4315      	orrs	r5, r2
 8001e46:	0864      	lsrs	r4, r4, #1
 8001e48:	e78d      	b.n	8001d66 <__aeabi_dsub+0x112>
 8001e4a:	4a59      	ldr	r2, [pc, #356]	@ (8001fb0 <__aeabi_dsub+0x35c>)
 8001e4c:	9b02      	ldr	r3, [sp, #8]
 8001e4e:	4692      	mov	sl, r2
 8001e50:	4662      	mov	r2, ip
 8001e52:	44ba      	add	sl, r7
 8001e54:	431a      	orrs	r2, r3
 8001e56:	d02c      	beq.n	8001eb2 <__aeabi_dsub+0x25e>
 8001e58:	428e      	cmp	r6, r1
 8001e5a:	d02e      	beq.n	8001eba <__aeabi_dsub+0x266>
 8001e5c:	4652      	mov	r2, sl
 8001e5e:	2a00      	cmp	r2, #0
 8001e60:	d060      	beq.n	8001f24 <__aeabi_dsub+0x2d0>
 8001e62:	2f00      	cmp	r7, #0
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x214>
 8001e66:	e0db      	b.n	8002020 <__aeabi_dsub+0x3cc>
 8001e68:	4663      	mov	r3, ip
 8001e6a:	000e      	movs	r6, r1
 8001e6c:	9c02      	ldr	r4, [sp, #8]
 8001e6e:	08d8      	lsrs	r0, r3, #3
 8001e70:	0762      	lsls	r2, r4, #29
 8001e72:	4302      	orrs	r2, r0
 8001e74:	08e4      	lsrs	r4, r4, #3
 8001e76:	0013      	movs	r3, r2
 8001e78:	4323      	orrs	r3, r4
 8001e7a:	d100      	bne.n	8001e7e <__aeabi_dsub+0x22a>
 8001e7c:	e254      	b.n	8002328 <__aeabi_dsub+0x6d4>
 8001e7e:	2580      	movs	r5, #128	@ 0x80
 8001e80:	032d      	lsls	r5, r5, #12
 8001e82:	4325      	orrs	r5, r4
 8001e84:	032d      	lsls	r5, r5, #12
 8001e86:	4c48      	ldr	r4, [pc, #288]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001e88:	0b2d      	lsrs	r5, r5, #12
 8001e8a:	e78c      	b.n	8001da6 <__aeabi_dsub+0x152>
 8001e8c:	4661      	mov	r1, ip
 8001e8e:	9b02      	ldr	r3, [sp, #8]
 8001e90:	4319      	orrs	r1, r3
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x242>
 8001e94:	e0cc      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8001e96:	0029      	movs	r1, r5
 8001e98:	3901      	subs	r1, #1
 8001e9a:	2d01      	cmp	r5, #1
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x24c>
 8001e9e:	e188      	b.n	80021b2 <__aeabi_dsub+0x55e>
 8001ea0:	4295      	cmp	r5, r2
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x252>
 8001ea4:	e0aa      	b.n	8001ffc <__aeabi_dsub+0x3a8>
 8001ea6:	2501      	movs	r5, #1
 8001ea8:	2938      	cmp	r1, #56	@ 0x38
 8001eaa:	dd00      	ble.n	8001eae <__aeabi_dsub+0x25a>
 8001eac:	e72f      	b.n	8001d0e <__aeabi_dsub+0xba>
 8001eae:	468a      	mov	sl, r1
 8001eb0:	e718      	b.n	8001ce4 <__aeabi_dsub+0x90>
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4051      	eors	r1, r2
 8001eb6:	428e      	cmp	r6, r1
 8001eb8:	d1d0      	bne.n	8001e5c <__aeabi_dsub+0x208>
 8001eba:	4653      	mov	r3, sl
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d100      	bne.n	8001ec2 <__aeabi_dsub+0x26e>
 8001ec0:	e0be      	b.n	8002040 <__aeabi_dsub+0x3ec>
 8001ec2:	2f00      	cmp	r7, #0
 8001ec4:	d000      	beq.n	8001ec8 <__aeabi_dsub+0x274>
 8001ec6:	e138      	b.n	800213a <__aeabi_dsub+0x4e6>
 8001ec8:	46ca      	mov	sl, r9
 8001eca:	0022      	movs	r2, r4
 8001ecc:	4302      	orrs	r2, r0
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x27e>
 8001ed0:	e1e2      	b.n	8002298 <__aeabi_dsub+0x644>
 8001ed2:	4653      	mov	r3, sl
 8001ed4:	1e59      	subs	r1, r3, #1
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d100      	bne.n	8001edc <__aeabi_dsub+0x288>
 8001eda:	e20d      	b.n	80022f8 <__aeabi_dsub+0x6a4>
 8001edc:	4a32      	ldr	r2, [pc, #200]	@ (8001fa8 <__aeabi_dsub+0x354>)
 8001ede:	4592      	cmp	sl, r2
 8001ee0:	d100      	bne.n	8001ee4 <__aeabi_dsub+0x290>
 8001ee2:	e1d2      	b.n	800228a <__aeabi_dsub+0x636>
 8001ee4:	2701      	movs	r7, #1
 8001ee6:	2938      	cmp	r1, #56	@ 0x38
 8001ee8:	dc13      	bgt.n	8001f12 <__aeabi_dsub+0x2be>
 8001eea:	291f      	cmp	r1, #31
 8001eec:	dd00      	ble.n	8001ef0 <__aeabi_dsub+0x29c>
 8001eee:	e1ee      	b.n	80022ce <__aeabi_dsub+0x67a>
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	9b02      	ldr	r3, [sp, #8]
 8001ef4:	1a52      	subs	r2, r2, r1
 8001ef6:	0025      	movs	r5, r4
 8001ef8:	0007      	movs	r7, r0
 8001efa:	469a      	mov	sl, r3
 8001efc:	40cc      	lsrs	r4, r1
 8001efe:	4090      	lsls	r0, r2
 8001f00:	4095      	lsls	r5, r2
 8001f02:	40cf      	lsrs	r7, r1
 8001f04:	44a2      	add	sl, r4
 8001f06:	1e42      	subs	r2, r0, #1
 8001f08:	4190      	sbcs	r0, r2
 8001f0a:	4653      	mov	r3, sl
 8001f0c:	432f      	orrs	r7, r5
 8001f0e:	4307      	orrs	r7, r0
 8001f10:	9302      	str	r3, [sp, #8]
 8001f12:	003d      	movs	r5, r7
 8001f14:	4465      	add	r5, ip
 8001f16:	4565      	cmp	r5, ip
 8001f18:	4192      	sbcs	r2, r2
 8001f1a:	9b02      	ldr	r3, [sp, #8]
 8001f1c:	4252      	negs	r2, r2
 8001f1e:	464f      	mov	r7, r9
 8001f20:	18d4      	adds	r4, r2, r3
 8001f22:	e780      	b.n	8001e26 <__aeabi_dsub+0x1d2>
 8001f24:	4a23      	ldr	r2, [pc, #140]	@ (8001fb4 <__aeabi_dsub+0x360>)
 8001f26:	1c7d      	adds	r5, r7, #1
 8001f28:	4215      	tst	r5, r2
 8001f2a:	d000      	beq.n	8001f2e <__aeabi_dsub+0x2da>
 8001f2c:	e0aa      	b.n	8002084 <__aeabi_dsub+0x430>
 8001f2e:	4662      	mov	r2, ip
 8001f30:	0025      	movs	r5, r4
 8001f32:	9b02      	ldr	r3, [sp, #8]
 8001f34:	4305      	orrs	r5, r0
 8001f36:	431a      	orrs	r2, r3
 8001f38:	2f00      	cmp	r7, #0
 8001f3a:	d000      	beq.n	8001f3e <__aeabi_dsub+0x2ea>
 8001f3c:	e0f5      	b.n	800212a <__aeabi_dsub+0x4d6>
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	d100      	bne.n	8001f44 <__aeabi_dsub+0x2f0>
 8001f42:	e16b      	b.n	800221c <__aeabi_dsub+0x5c8>
 8001f44:	2a00      	cmp	r2, #0
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x2f6>
 8001f48:	e152      	b.n	80021f0 <__aeabi_dsub+0x59c>
 8001f4a:	4663      	mov	r3, ip
 8001f4c:	1ac5      	subs	r5, r0, r3
 8001f4e:	9b02      	ldr	r3, [sp, #8]
 8001f50:	1ae2      	subs	r2, r4, r3
 8001f52:	42a8      	cmp	r0, r5
 8001f54:	419b      	sbcs	r3, r3
 8001f56:	425b      	negs	r3, r3
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	021a      	lsls	r2, r3, #8
 8001f5c:	d400      	bmi.n	8001f60 <__aeabi_dsub+0x30c>
 8001f5e:	e1d5      	b.n	800230c <__aeabi_dsub+0x6b8>
 8001f60:	4663      	mov	r3, ip
 8001f62:	1a1d      	subs	r5, r3, r0
 8001f64:	45ac      	cmp	ip, r5
 8001f66:	4192      	sbcs	r2, r2
 8001f68:	2601      	movs	r6, #1
 8001f6a:	9b02      	ldr	r3, [sp, #8]
 8001f6c:	4252      	negs	r2, r2
 8001f6e:	1b1c      	subs	r4, r3, r4
 8001f70:	4688      	mov	r8, r1
 8001f72:	1aa4      	subs	r4, r4, r2
 8001f74:	400e      	ands	r6, r1
 8001f76:	e6f6      	b.n	8001d66 <__aeabi_dsub+0x112>
 8001f78:	4297      	cmp	r7, r2
 8001f7a:	d03f      	beq.n	8001ffc <__aeabi_dsub+0x3a8>
 8001f7c:	4652      	mov	r2, sl
 8001f7e:	2501      	movs	r5, #1
 8001f80:	2a38      	cmp	r2, #56	@ 0x38
 8001f82:	dd00      	ble.n	8001f86 <__aeabi_dsub+0x332>
 8001f84:	e74a      	b.n	8001e1c <__aeabi_dsub+0x1c8>
 8001f86:	2280      	movs	r2, #128	@ 0x80
 8001f88:	9b02      	ldr	r3, [sp, #8]
 8001f8a:	0412      	lsls	r2, r2, #16
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	9302      	str	r3, [sp, #8]
 8001f90:	e72d      	b.n	8001dee <__aeabi_dsub+0x19a>
 8001f92:	003c      	movs	r4, r7
 8001f94:	2500      	movs	r5, #0
 8001f96:	2200      	movs	r2, #0
 8001f98:	e705      	b.n	8001da6 <__aeabi_dsub+0x152>
 8001f9a:	2307      	movs	r3, #7
 8001f9c:	402b      	ands	r3, r5
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d000      	beq.n	8001fa4 <__aeabi_dsub+0x350>
 8001fa2:	e6e2      	b.n	8001d6a <__aeabi_dsub+0x116>
 8001fa4:	e06b      	b.n	800207e <__aeabi_dsub+0x42a>
 8001fa6:	46c0      	nop			@ (mov r8, r8)
 8001fa8:	000007ff 	.word	0x000007ff
 8001fac:	ff7fffff 	.word	0xff7fffff
 8001fb0:	fffff801 	.word	0xfffff801
 8001fb4:	000007fe 	.word	0x000007fe
 8001fb8:	0028      	movs	r0, r5
 8001fba:	f000 fb63 	bl	8002684 <__clzsi2>
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	3318      	adds	r3, #24
 8001fc2:	2b1f      	cmp	r3, #31
 8001fc4:	dc00      	bgt.n	8001fc8 <__aeabi_dsub+0x374>
 8001fc6:	e6b4      	b.n	8001d32 <__aeabi_dsub+0xde>
 8001fc8:	002a      	movs	r2, r5
 8001fca:	3808      	subs	r0, #8
 8001fcc:	4082      	lsls	r2, r0
 8001fce:	429f      	cmp	r7, r3
 8001fd0:	dd00      	ble.n	8001fd4 <__aeabi_dsub+0x380>
 8001fd2:	e0b9      	b.n	8002148 <__aeabi_dsub+0x4f4>
 8001fd4:	1bdb      	subs	r3, r3, r7
 8001fd6:	1c58      	adds	r0, r3, #1
 8001fd8:	281f      	cmp	r0, #31
 8001fda:	dc00      	bgt.n	8001fde <__aeabi_dsub+0x38a>
 8001fdc:	e1a0      	b.n	8002320 <__aeabi_dsub+0x6cc>
 8001fde:	0015      	movs	r5, r2
 8001fe0:	3b1f      	subs	r3, #31
 8001fe2:	40dd      	lsrs	r5, r3
 8001fe4:	2820      	cmp	r0, #32
 8001fe6:	d005      	beq.n	8001ff4 <__aeabi_dsub+0x3a0>
 8001fe8:	2340      	movs	r3, #64	@ 0x40
 8001fea:	1a1b      	subs	r3, r3, r0
 8001fec:	409a      	lsls	r2, r3
 8001fee:	1e53      	subs	r3, r2, #1
 8001ff0:	419a      	sbcs	r2, r3
 8001ff2:	4315      	orrs	r5, r2
 8001ff4:	2307      	movs	r3, #7
 8001ff6:	2700      	movs	r7, #0
 8001ff8:	402b      	ands	r3, r5
 8001ffa:	e7d0      	b.n	8001f9e <__aeabi_dsub+0x34a>
 8001ffc:	08c0      	lsrs	r0, r0, #3
 8001ffe:	0762      	lsls	r2, r4, #29
 8002000:	4302      	orrs	r2, r0
 8002002:	08e4      	lsrs	r4, r4, #3
 8002004:	e737      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002006:	08ea      	lsrs	r2, r5, #3
 8002008:	0763      	lsls	r3, r4, #29
 800200a:	431a      	orrs	r2, r3
 800200c:	4bd3      	ldr	r3, [pc, #844]	@ (800235c <__aeabi_dsub+0x708>)
 800200e:	08e4      	lsrs	r4, r4, #3
 8002010:	429f      	cmp	r7, r3
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x3c2>
 8002014:	e72f      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002016:	0324      	lsls	r4, r4, #12
 8002018:	0b25      	lsrs	r5, r4, #12
 800201a:	057c      	lsls	r4, r7, #21
 800201c:	0d64      	lsrs	r4, r4, #21
 800201e:	e6c2      	b.n	8001da6 <__aeabi_dsub+0x152>
 8002020:	46ca      	mov	sl, r9
 8002022:	0022      	movs	r2, r4
 8002024:	4302      	orrs	r2, r0
 8002026:	d158      	bne.n	80020da <__aeabi_dsub+0x486>
 8002028:	4663      	mov	r3, ip
 800202a:	000e      	movs	r6, r1
 800202c:	9c02      	ldr	r4, [sp, #8]
 800202e:	9303      	str	r3, [sp, #12]
 8002030:	9b03      	ldr	r3, [sp, #12]
 8002032:	4657      	mov	r7, sl
 8002034:	08da      	lsrs	r2, r3, #3
 8002036:	e7e7      	b.n	8002008 <__aeabi_dsub+0x3b4>
 8002038:	4cc9      	ldr	r4, [pc, #804]	@ (8002360 <__aeabi_dsub+0x70c>)
 800203a:	1aff      	subs	r7, r7, r3
 800203c:	4014      	ands	r4, r2
 800203e:	e692      	b.n	8001d66 <__aeabi_dsub+0x112>
 8002040:	4dc8      	ldr	r5, [pc, #800]	@ (8002364 <__aeabi_dsub+0x710>)
 8002042:	1c7a      	adds	r2, r7, #1
 8002044:	422a      	tst	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x3f6>
 8002048:	e084      	b.n	8002154 <__aeabi_dsub+0x500>
 800204a:	0022      	movs	r2, r4
 800204c:	4302      	orrs	r2, r0
 800204e:	2f00      	cmp	r7, #0
 8002050:	d000      	beq.n	8002054 <__aeabi_dsub+0x400>
 8002052:	e0ef      	b.n	8002234 <__aeabi_dsub+0x5e0>
 8002054:	2a00      	cmp	r2, #0
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x406>
 8002058:	e0e5      	b.n	8002226 <__aeabi_dsub+0x5d2>
 800205a:	4662      	mov	r2, ip
 800205c:	9902      	ldr	r1, [sp, #8]
 800205e:	430a      	orrs	r2, r1
 8002060:	d100      	bne.n	8002064 <__aeabi_dsub+0x410>
 8002062:	e0c5      	b.n	80021f0 <__aeabi_dsub+0x59c>
 8002064:	4663      	mov	r3, ip
 8002066:	18c5      	adds	r5, r0, r3
 8002068:	468c      	mov	ip, r1
 800206a:	4285      	cmp	r5, r0
 800206c:	4180      	sbcs	r0, r0
 800206e:	4464      	add	r4, ip
 8002070:	4240      	negs	r0, r0
 8002072:	1824      	adds	r4, r4, r0
 8002074:	0223      	lsls	r3, r4, #8
 8002076:	d502      	bpl.n	800207e <__aeabi_dsub+0x42a>
 8002078:	4bb9      	ldr	r3, [pc, #740]	@ (8002360 <__aeabi_dsub+0x70c>)
 800207a:	3701      	adds	r7, #1
 800207c:	401c      	ands	r4, r3
 800207e:	46ba      	mov	sl, r7
 8002080:	9503      	str	r5, [sp, #12]
 8002082:	e7d5      	b.n	8002030 <__aeabi_dsub+0x3dc>
 8002084:	4662      	mov	r2, ip
 8002086:	1a85      	subs	r5, r0, r2
 8002088:	42a8      	cmp	r0, r5
 800208a:	4192      	sbcs	r2, r2
 800208c:	4252      	negs	r2, r2
 800208e:	4691      	mov	r9, r2
 8002090:	9b02      	ldr	r3, [sp, #8]
 8002092:	1ae3      	subs	r3, r4, r3
 8002094:	001a      	movs	r2, r3
 8002096:	464b      	mov	r3, r9
 8002098:	1ad2      	subs	r2, r2, r3
 800209a:	0013      	movs	r3, r2
 800209c:	4691      	mov	r9, r2
 800209e:	021a      	lsls	r2, r3, #8
 80020a0:	d46c      	bmi.n	800217c <__aeabi_dsub+0x528>
 80020a2:	464a      	mov	r2, r9
 80020a4:	464c      	mov	r4, r9
 80020a6:	432a      	orrs	r2, r5
 80020a8:	d000      	beq.n	80020ac <__aeabi_dsub+0x458>
 80020aa:	e63a      	b.n	8001d22 <__aeabi_dsub+0xce>
 80020ac:	2600      	movs	r6, #0
 80020ae:	2400      	movs	r4, #0
 80020b0:	2500      	movs	r5, #0
 80020b2:	e678      	b.n	8001da6 <__aeabi_dsub+0x152>
 80020b4:	9902      	ldr	r1, [sp, #8]
 80020b6:	4653      	mov	r3, sl
 80020b8:	000d      	movs	r5, r1
 80020ba:	3a20      	subs	r2, #32
 80020bc:	40d5      	lsrs	r5, r2
 80020be:	2b20      	cmp	r3, #32
 80020c0:	d006      	beq.n	80020d0 <__aeabi_dsub+0x47c>
 80020c2:	2240      	movs	r2, #64	@ 0x40
 80020c4:	1ad2      	subs	r2, r2, r3
 80020c6:	000b      	movs	r3, r1
 80020c8:	4093      	lsls	r3, r2
 80020ca:	4662      	mov	r2, ip
 80020cc:	431a      	orrs	r2, r3
 80020ce:	4693      	mov	fp, r2
 80020d0:	465b      	mov	r3, fp
 80020d2:	1e5a      	subs	r2, r3, #1
 80020d4:	4193      	sbcs	r3, r2
 80020d6:	431d      	orrs	r5, r3
 80020d8:	e619      	b.n	8001d0e <__aeabi_dsub+0xba>
 80020da:	4653      	mov	r3, sl
 80020dc:	1e5a      	subs	r2, r3, #1
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d100      	bne.n	80020e4 <__aeabi_dsub+0x490>
 80020e2:	e0c6      	b.n	8002272 <__aeabi_dsub+0x61e>
 80020e4:	4e9d      	ldr	r6, [pc, #628]	@ (800235c <__aeabi_dsub+0x708>)
 80020e6:	45b2      	cmp	sl, r6
 80020e8:	d100      	bne.n	80020ec <__aeabi_dsub+0x498>
 80020ea:	e6bd      	b.n	8001e68 <__aeabi_dsub+0x214>
 80020ec:	4688      	mov	r8, r1
 80020ee:	000e      	movs	r6, r1
 80020f0:	2501      	movs	r5, #1
 80020f2:	2a38      	cmp	r2, #56	@ 0x38
 80020f4:	dc10      	bgt.n	8002118 <__aeabi_dsub+0x4c4>
 80020f6:	2a1f      	cmp	r2, #31
 80020f8:	dc7f      	bgt.n	80021fa <__aeabi_dsub+0x5a6>
 80020fa:	2120      	movs	r1, #32
 80020fc:	0025      	movs	r5, r4
 80020fe:	1a89      	subs	r1, r1, r2
 8002100:	0007      	movs	r7, r0
 8002102:	4088      	lsls	r0, r1
 8002104:	408d      	lsls	r5, r1
 8002106:	40d7      	lsrs	r7, r2
 8002108:	40d4      	lsrs	r4, r2
 800210a:	1e41      	subs	r1, r0, #1
 800210c:	4188      	sbcs	r0, r1
 800210e:	9b02      	ldr	r3, [sp, #8]
 8002110:	433d      	orrs	r5, r7
 8002112:	1b1b      	subs	r3, r3, r4
 8002114:	4305      	orrs	r5, r0
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	4662      	mov	r2, ip
 800211a:	1b55      	subs	r5, r2, r5
 800211c:	45ac      	cmp	ip, r5
 800211e:	4192      	sbcs	r2, r2
 8002120:	9b02      	ldr	r3, [sp, #8]
 8002122:	4252      	negs	r2, r2
 8002124:	464f      	mov	r7, r9
 8002126:	1a9c      	subs	r4, r3, r2
 8002128:	e5f6      	b.n	8001d18 <__aeabi_dsub+0xc4>
 800212a:	2d00      	cmp	r5, #0
 800212c:	d000      	beq.n	8002130 <__aeabi_dsub+0x4dc>
 800212e:	e0b7      	b.n	80022a0 <__aeabi_dsub+0x64c>
 8002130:	2a00      	cmp	r2, #0
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x4e2>
 8002134:	e0f0      	b.n	8002318 <__aeabi_dsub+0x6c4>
 8002136:	2601      	movs	r6, #1
 8002138:	400e      	ands	r6, r1
 800213a:	4663      	mov	r3, ip
 800213c:	9802      	ldr	r0, [sp, #8]
 800213e:	08d9      	lsrs	r1, r3, #3
 8002140:	0742      	lsls	r2, r0, #29
 8002142:	430a      	orrs	r2, r1
 8002144:	08c4      	lsrs	r4, r0, #3
 8002146:	e696      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002148:	4c85      	ldr	r4, [pc, #532]	@ (8002360 <__aeabi_dsub+0x70c>)
 800214a:	1aff      	subs	r7, r7, r3
 800214c:	4014      	ands	r4, r2
 800214e:	0762      	lsls	r2, r4, #29
 8002150:	08e4      	lsrs	r4, r4, #3
 8002152:	e760      	b.n	8002016 <__aeabi_dsub+0x3c2>
 8002154:	4981      	ldr	r1, [pc, #516]	@ (800235c <__aeabi_dsub+0x708>)
 8002156:	428a      	cmp	r2, r1
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x508>
 800215a:	e0c9      	b.n	80022f0 <__aeabi_dsub+0x69c>
 800215c:	4663      	mov	r3, ip
 800215e:	18c1      	adds	r1, r0, r3
 8002160:	4281      	cmp	r1, r0
 8002162:	4180      	sbcs	r0, r0
 8002164:	9b02      	ldr	r3, [sp, #8]
 8002166:	4240      	negs	r0, r0
 8002168:	18e3      	adds	r3, r4, r3
 800216a:	181b      	adds	r3, r3, r0
 800216c:	07dd      	lsls	r5, r3, #31
 800216e:	085c      	lsrs	r4, r3, #1
 8002170:	2307      	movs	r3, #7
 8002172:	0849      	lsrs	r1, r1, #1
 8002174:	430d      	orrs	r5, r1
 8002176:	0017      	movs	r7, r2
 8002178:	402b      	ands	r3, r5
 800217a:	e710      	b.n	8001f9e <__aeabi_dsub+0x34a>
 800217c:	4663      	mov	r3, ip
 800217e:	1a1d      	subs	r5, r3, r0
 8002180:	45ac      	cmp	ip, r5
 8002182:	4192      	sbcs	r2, r2
 8002184:	2601      	movs	r6, #1
 8002186:	9b02      	ldr	r3, [sp, #8]
 8002188:	4252      	negs	r2, r2
 800218a:	1b1c      	subs	r4, r3, r4
 800218c:	4688      	mov	r8, r1
 800218e:	1aa4      	subs	r4, r4, r2
 8002190:	400e      	ands	r6, r1
 8002192:	e5c6      	b.n	8001d22 <__aeabi_dsub+0xce>
 8002194:	4663      	mov	r3, ip
 8002196:	18c5      	adds	r5, r0, r3
 8002198:	9b02      	ldr	r3, [sp, #8]
 800219a:	4285      	cmp	r5, r0
 800219c:	4180      	sbcs	r0, r0
 800219e:	469c      	mov	ip, r3
 80021a0:	4240      	negs	r0, r0
 80021a2:	4464      	add	r4, ip
 80021a4:	1824      	adds	r4, r4, r0
 80021a6:	2701      	movs	r7, #1
 80021a8:	0223      	lsls	r3, r4, #8
 80021aa:	d400      	bmi.n	80021ae <__aeabi_dsub+0x55a>
 80021ac:	e6f5      	b.n	8001f9a <__aeabi_dsub+0x346>
 80021ae:	2702      	movs	r7, #2
 80021b0:	e641      	b.n	8001e36 <__aeabi_dsub+0x1e2>
 80021b2:	4663      	mov	r3, ip
 80021b4:	1ac5      	subs	r5, r0, r3
 80021b6:	42a8      	cmp	r0, r5
 80021b8:	4180      	sbcs	r0, r0
 80021ba:	9b02      	ldr	r3, [sp, #8]
 80021bc:	4240      	negs	r0, r0
 80021be:	1ae4      	subs	r4, r4, r3
 80021c0:	2701      	movs	r7, #1
 80021c2:	1a24      	subs	r4, r4, r0
 80021c4:	e5a8      	b.n	8001d18 <__aeabi_dsub+0xc4>
 80021c6:	9d02      	ldr	r5, [sp, #8]
 80021c8:	4652      	mov	r2, sl
 80021ca:	002b      	movs	r3, r5
 80021cc:	3a20      	subs	r2, #32
 80021ce:	40d3      	lsrs	r3, r2
 80021d0:	0019      	movs	r1, r3
 80021d2:	4653      	mov	r3, sl
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	d006      	beq.n	80021e6 <__aeabi_dsub+0x592>
 80021d8:	2240      	movs	r2, #64	@ 0x40
 80021da:	1ad2      	subs	r2, r2, r3
 80021dc:	002b      	movs	r3, r5
 80021de:	4093      	lsls	r3, r2
 80021e0:	4662      	mov	r2, ip
 80021e2:	431a      	orrs	r2, r3
 80021e4:	4693      	mov	fp, r2
 80021e6:	465d      	mov	r5, fp
 80021e8:	1e6b      	subs	r3, r5, #1
 80021ea:	419d      	sbcs	r5, r3
 80021ec:	430d      	orrs	r5, r1
 80021ee:	e615      	b.n	8001e1c <__aeabi_dsub+0x1c8>
 80021f0:	0762      	lsls	r2, r4, #29
 80021f2:	08c0      	lsrs	r0, r0, #3
 80021f4:	4302      	orrs	r2, r0
 80021f6:	08e4      	lsrs	r4, r4, #3
 80021f8:	e70d      	b.n	8002016 <__aeabi_dsub+0x3c2>
 80021fa:	0011      	movs	r1, r2
 80021fc:	0027      	movs	r7, r4
 80021fe:	3920      	subs	r1, #32
 8002200:	40cf      	lsrs	r7, r1
 8002202:	2a20      	cmp	r2, #32
 8002204:	d005      	beq.n	8002212 <__aeabi_dsub+0x5be>
 8002206:	2140      	movs	r1, #64	@ 0x40
 8002208:	1a8a      	subs	r2, r1, r2
 800220a:	4094      	lsls	r4, r2
 800220c:	0025      	movs	r5, r4
 800220e:	4305      	orrs	r5, r0
 8002210:	9503      	str	r5, [sp, #12]
 8002212:	9d03      	ldr	r5, [sp, #12]
 8002214:	1e6a      	subs	r2, r5, #1
 8002216:	4195      	sbcs	r5, r2
 8002218:	433d      	orrs	r5, r7
 800221a:	e77d      	b.n	8002118 <__aeabi_dsub+0x4c4>
 800221c:	2a00      	cmp	r2, #0
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x5ce>
 8002220:	e744      	b.n	80020ac <__aeabi_dsub+0x458>
 8002222:	2601      	movs	r6, #1
 8002224:	400e      	ands	r6, r1
 8002226:	4663      	mov	r3, ip
 8002228:	08d9      	lsrs	r1, r3, #3
 800222a:	9b02      	ldr	r3, [sp, #8]
 800222c:	075a      	lsls	r2, r3, #29
 800222e:	430a      	orrs	r2, r1
 8002230:	08dc      	lsrs	r4, r3, #3
 8002232:	e6f0      	b.n	8002016 <__aeabi_dsub+0x3c2>
 8002234:	2a00      	cmp	r2, #0
 8002236:	d028      	beq.n	800228a <__aeabi_dsub+0x636>
 8002238:	4662      	mov	r2, ip
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08c0      	lsrs	r0, r0, #3
 800223e:	433a      	orrs	r2, r7
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x5f0>
 8002242:	e6dc      	b.n	8001ffe <__aeabi_dsub+0x3aa>
 8002244:	0762      	lsls	r2, r4, #29
 8002246:	4310      	orrs	r0, r2
 8002248:	2280      	movs	r2, #128	@ 0x80
 800224a:	08e4      	lsrs	r4, r4, #3
 800224c:	0312      	lsls	r2, r2, #12
 800224e:	4214      	tst	r4, r2
 8002250:	d009      	beq.n	8002266 <__aeabi_dsub+0x612>
 8002252:	08fd      	lsrs	r5, r7, #3
 8002254:	4215      	tst	r5, r2
 8002256:	d106      	bne.n	8002266 <__aeabi_dsub+0x612>
 8002258:	4663      	mov	r3, ip
 800225a:	2601      	movs	r6, #1
 800225c:	002c      	movs	r4, r5
 800225e:	08d8      	lsrs	r0, r3, #3
 8002260:	077b      	lsls	r3, r7, #29
 8002262:	4318      	orrs	r0, r3
 8002264:	400e      	ands	r6, r1
 8002266:	0f42      	lsrs	r2, r0, #29
 8002268:	00c0      	lsls	r0, r0, #3
 800226a:	08c0      	lsrs	r0, r0, #3
 800226c:	0752      	lsls	r2, r2, #29
 800226e:	4302      	orrs	r2, r0
 8002270:	e601      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002272:	4663      	mov	r3, ip
 8002274:	1a1d      	subs	r5, r3, r0
 8002276:	45ac      	cmp	ip, r5
 8002278:	4192      	sbcs	r2, r2
 800227a:	9b02      	ldr	r3, [sp, #8]
 800227c:	4252      	negs	r2, r2
 800227e:	1b1c      	subs	r4, r3, r4
 8002280:	000e      	movs	r6, r1
 8002282:	4688      	mov	r8, r1
 8002284:	2701      	movs	r7, #1
 8002286:	1aa4      	subs	r4, r4, r2
 8002288:	e546      	b.n	8001d18 <__aeabi_dsub+0xc4>
 800228a:	4663      	mov	r3, ip
 800228c:	08d9      	lsrs	r1, r3, #3
 800228e:	9b02      	ldr	r3, [sp, #8]
 8002290:	075a      	lsls	r2, r3, #29
 8002292:	430a      	orrs	r2, r1
 8002294:	08dc      	lsrs	r4, r3, #3
 8002296:	e5ee      	b.n	8001e76 <__aeabi_dsub+0x222>
 8002298:	4663      	mov	r3, ip
 800229a:	9c02      	ldr	r4, [sp, #8]
 800229c:	9303      	str	r3, [sp, #12]
 800229e:	e6c7      	b.n	8002030 <__aeabi_dsub+0x3dc>
 80022a0:	08c0      	lsrs	r0, r0, #3
 80022a2:	2a00      	cmp	r2, #0
 80022a4:	d100      	bne.n	80022a8 <__aeabi_dsub+0x654>
 80022a6:	e6aa      	b.n	8001ffe <__aeabi_dsub+0x3aa>
 80022a8:	0762      	lsls	r2, r4, #29
 80022aa:	4310      	orrs	r0, r2
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	08e4      	lsrs	r4, r4, #3
 80022b0:	0312      	lsls	r2, r2, #12
 80022b2:	4214      	tst	r4, r2
 80022b4:	d0d7      	beq.n	8002266 <__aeabi_dsub+0x612>
 80022b6:	9f02      	ldr	r7, [sp, #8]
 80022b8:	08fd      	lsrs	r5, r7, #3
 80022ba:	4215      	tst	r5, r2
 80022bc:	d1d3      	bne.n	8002266 <__aeabi_dsub+0x612>
 80022be:	4663      	mov	r3, ip
 80022c0:	2601      	movs	r6, #1
 80022c2:	08d8      	lsrs	r0, r3, #3
 80022c4:	077b      	lsls	r3, r7, #29
 80022c6:	002c      	movs	r4, r5
 80022c8:	4318      	orrs	r0, r3
 80022ca:	400e      	ands	r6, r1
 80022cc:	e7cb      	b.n	8002266 <__aeabi_dsub+0x612>
 80022ce:	000a      	movs	r2, r1
 80022d0:	0027      	movs	r7, r4
 80022d2:	3a20      	subs	r2, #32
 80022d4:	40d7      	lsrs	r7, r2
 80022d6:	2920      	cmp	r1, #32
 80022d8:	d005      	beq.n	80022e6 <__aeabi_dsub+0x692>
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	1a52      	subs	r2, r2, r1
 80022de:	4094      	lsls	r4, r2
 80022e0:	0025      	movs	r5, r4
 80022e2:	4305      	orrs	r5, r0
 80022e4:	9503      	str	r5, [sp, #12]
 80022e6:	9d03      	ldr	r5, [sp, #12]
 80022e8:	1e6a      	subs	r2, r5, #1
 80022ea:	4195      	sbcs	r5, r2
 80022ec:	432f      	orrs	r7, r5
 80022ee:	e610      	b.n	8001f12 <__aeabi_dsub+0x2be>
 80022f0:	0014      	movs	r4, r2
 80022f2:	2500      	movs	r5, #0
 80022f4:	2200      	movs	r2, #0
 80022f6:	e556      	b.n	8001da6 <__aeabi_dsub+0x152>
 80022f8:	9b02      	ldr	r3, [sp, #8]
 80022fa:	4460      	add	r0, ip
 80022fc:	4699      	mov	r9, r3
 80022fe:	4560      	cmp	r0, ip
 8002300:	4192      	sbcs	r2, r2
 8002302:	444c      	add	r4, r9
 8002304:	4252      	negs	r2, r2
 8002306:	0005      	movs	r5, r0
 8002308:	18a4      	adds	r4, r4, r2
 800230a:	e74c      	b.n	80021a6 <__aeabi_dsub+0x552>
 800230c:	001a      	movs	r2, r3
 800230e:	001c      	movs	r4, r3
 8002310:	432a      	orrs	r2, r5
 8002312:	d000      	beq.n	8002316 <__aeabi_dsub+0x6c2>
 8002314:	e6b3      	b.n	800207e <__aeabi_dsub+0x42a>
 8002316:	e6c9      	b.n	80020ac <__aeabi_dsub+0x458>
 8002318:	2480      	movs	r4, #128	@ 0x80
 800231a:	2600      	movs	r6, #0
 800231c:	0324      	lsls	r4, r4, #12
 800231e:	e5ae      	b.n	8001e7e <__aeabi_dsub+0x22a>
 8002320:	2120      	movs	r1, #32
 8002322:	2500      	movs	r5, #0
 8002324:	1a09      	subs	r1, r1, r0
 8002326:	e517      	b.n	8001d58 <__aeabi_dsub+0x104>
 8002328:	2200      	movs	r2, #0
 800232a:	2500      	movs	r5, #0
 800232c:	4c0b      	ldr	r4, [pc, #44]	@ (800235c <__aeabi_dsub+0x708>)
 800232e:	e53a      	b.n	8001da6 <__aeabi_dsub+0x152>
 8002330:	2d00      	cmp	r5, #0
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x6e2>
 8002334:	e5f6      	b.n	8001f24 <__aeabi_dsub+0x2d0>
 8002336:	464b      	mov	r3, r9
 8002338:	1bda      	subs	r2, r3, r7
 800233a:	4692      	mov	sl, r2
 800233c:	2f00      	cmp	r7, #0
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x6ee>
 8002340:	e66f      	b.n	8002022 <__aeabi_dsub+0x3ce>
 8002342:	2a38      	cmp	r2, #56	@ 0x38
 8002344:	dc05      	bgt.n	8002352 <__aeabi_dsub+0x6fe>
 8002346:	2680      	movs	r6, #128	@ 0x80
 8002348:	0436      	lsls	r6, r6, #16
 800234a:	4334      	orrs	r4, r6
 800234c:	4688      	mov	r8, r1
 800234e:	000e      	movs	r6, r1
 8002350:	e6d1      	b.n	80020f6 <__aeabi_dsub+0x4a2>
 8002352:	4688      	mov	r8, r1
 8002354:	000e      	movs	r6, r1
 8002356:	2501      	movs	r5, #1
 8002358:	e6de      	b.n	8002118 <__aeabi_dsub+0x4c4>
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	000007ff 	.word	0x000007ff
 8002360:	ff7fffff 	.word	0xff7fffff
 8002364:	000007fe 	.word	0x000007fe
 8002368:	2d00      	cmp	r5, #0
 800236a:	d100      	bne.n	800236e <__aeabi_dsub+0x71a>
 800236c:	e668      	b.n	8002040 <__aeabi_dsub+0x3ec>
 800236e:	464b      	mov	r3, r9
 8002370:	1bd9      	subs	r1, r3, r7
 8002372:	2f00      	cmp	r7, #0
 8002374:	d101      	bne.n	800237a <__aeabi_dsub+0x726>
 8002376:	468a      	mov	sl, r1
 8002378:	e5a7      	b.n	8001eca <__aeabi_dsub+0x276>
 800237a:	2701      	movs	r7, #1
 800237c:	2938      	cmp	r1, #56	@ 0x38
 800237e:	dd00      	ble.n	8002382 <__aeabi_dsub+0x72e>
 8002380:	e5c7      	b.n	8001f12 <__aeabi_dsub+0x2be>
 8002382:	2280      	movs	r2, #128	@ 0x80
 8002384:	0412      	lsls	r2, r2, #16
 8002386:	4314      	orrs	r4, r2
 8002388:	e5af      	b.n	8001eea <__aeabi_dsub+0x296>
 800238a:	46c0      	nop			@ (mov r8, r8)

0800238c <__aeabi_dcmpun>:
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	46c6      	mov	lr, r8
 8002390:	031e      	lsls	r6, r3, #12
 8002392:	0b36      	lsrs	r6, r6, #12
 8002394:	46b0      	mov	r8, r6
 8002396:	4e0d      	ldr	r6, [pc, #52]	@ (80023cc <__aeabi_dcmpun+0x40>)
 8002398:	030c      	lsls	r4, r1, #12
 800239a:	004d      	lsls	r5, r1, #1
 800239c:	005f      	lsls	r7, r3, #1
 800239e:	b500      	push	{lr}
 80023a0:	0b24      	lsrs	r4, r4, #12
 80023a2:	0d6d      	lsrs	r5, r5, #21
 80023a4:	0d7f      	lsrs	r7, r7, #21
 80023a6:	42b5      	cmp	r5, r6
 80023a8:	d00b      	beq.n	80023c2 <__aeabi_dcmpun+0x36>
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <__aeabi_dcmpun+0x40>)
 80023ac:	2000      	movs	r0, #0
 80023ae:	428f      	cmp	r7, r1
 80023b0:	d104      	bne.n	80023bc <__aeabi_dcmpun+0x30>
 80023b2:	4646      	mov	r6, r8
 80023b4:	4316      	orrs	r6, r2
 80023b6:	0030      	movs	r0, r6
 80023b8:	1e43      	subs	r3, r0, #1
 80023ba:	4198      	sbcs	r0, r3
 80023bc:	bc80      	pop	{r7}
 80023be:	46b8      	mov	r8, r7
 80023c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c2:	4304      	orrs	r4, r0
 80023c4:	2001      	movs	r0, #1
 80023c6:	2c00      	cmp	r4, #0
 80023c8:	d1f8      	bne.n	80023bc <__aeabi_dcmpun+0x30>
 80023ca:	e7ee      	b.n	80023aa <__aeabi_dcmpun+0x1e>
 80023cc:	000007ff 	.word	0x000007ff

080023d0 <__aeabi_d2iz>:
 80023d0:	000b      	movs	r3, r1
 80023d2:	0002      	movs	r2, r0
 80023d4:	b570      	push	{r4, r5, r6, lr}
 80023d6:	4d16      	ldr	r5, [pc, #88]	@ (8002430 <__aeabi_d2iz+0x60>)
 80023d8:	030c      	lsls	r4, r1, #12
 80023da:	b082      	sub	sp, #8
 80023dc:	0049      	lsls	r1, r1, #1
 80023de:	2000      	movs	r0, #0
 80023e0:	9200      	str	r2, [sp, #0]
 80023e2:	9301      	str	r3, [sp, #4]
 80023e4:	0b24      	lsrs	r4, r4, #12
 80023e6:	0d49      	lsrs	r1, r1, #21
 80023e8:	0fde      	lsrs	r6, r3, #31
 80023ea:	42a9      	cmp	r1, r5
 80023ec:	dd04      	ble.n	80023f8 <__aeabi_d2iz+0x28>
 80023ee:	4811      	ldr	r0, [pc, #68]	@ (8002434 <__aeabi_d2iz+0x64>)
 80023f0:	4281      	cmp	r1, r0
 80023f2:	dd03      	ble.n	80023fc <__aeabi_d2iz+0x2c>
 80023f4:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <__aeabi_d2iz+0x68>)
 80023f6:	18f0      	adds	r0, r6, r3
 80023f8:	b002      	add	sp, #8
 80023fa:	bd70      	pop	{r4, r5, r6, pc}
 80023fc:	2080      	movs	r0, #128	@ 0x80
 80023fe:	0340      	lsls	r0, r0, #13
 8002400:	4320      	orrs	r0, r4
 8002402:	4c0e      	ldr	r4, [pc, #56]	@ (800243c <__aeabi_d2iz+0x6c>)
 8002404:	1a64      	subs	r4, r4, r1
 8002406:	2c1f      	cmp	r4, #31
 8002408:	dd08      	ble.n	800241c <__aeabi_d2iz+0x4c>
 800240a:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <__aeabi_d2iz+0x70>)
 800240c:	1a5b      	subs	r3, r3, r1
 800240e:	40d8      	lsrs	r0, r3
 8002410:	0003      	movs	r3, r0
 8002412:	4258      	negs	r0, r3
 8002414:	2e00      	cmp	r6, #0
 8002416:	d1ef      	bne.n	80023f8 <__aeabi_d2iz+0x28>
 8002418:	0018      	movs	r0, r3
 800241a:	e7ed      	b.n	80023f8 <__aeabi_d2iz+0x28>
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <__aeabi_d2iz+0x74>)
 800241e:	9a00      	ldr	r2, [sp, #0]
 8002420:	469c      	mov	ip, r3
 8002422:	0003      	movs	r3, r0
 8002424:	4461      	add	r1, ip
 8002426:	408b      	lsls	r3, r1
 8002428:	40e2      	lsrs	r2, r4
 800242a:	4313      	orrs	r3, r2
 800242c:	e7f1      	b.n	8002412 <__aeabi_d2iz+0x42>
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	000003fe 	.word	0x000003fe
 8002434:	0000041d 	.word	0x0000041d
 8002438:	7fffffff 	.word	0x7fffffff
 800243c:	00000433 	.word	0x00000433
 8002440:	00000413 	.word	0x00000413
 8002444:	fffffbed 	.word	0xfffffbed

08002448 <__aeabi_i2d>:
 8002448:	b570      	push	{r4, r5, r6, lr}
 800244a:	2800      	cmp	r0, #0
 800244c:	d016      	beq.n	800247c <__aeabi_i2d+0x34>
 800244e:	17c3      	asrs	r3, r0, #31
 8002450:	18c5      	adds	r5, r0, r3
 8002452:	405d      	eors	r5, r3
 8002454:	0fc4      	lsrs	r4, r0, #31
 8002456:	0028      	movs	r0, r5
 8002458:	f000 f914 	bl	8002684 <__clzsi2>
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <__aeabi_i2d+0x58>)
 800245e:	1a1b      	subs	r3, r3, r0
 8002460:	055b      	lsls	r3, r3, #21
 8002462:	0d5b      	lsrs	r3, r3, #21
 8002464:	280a      	cmp	r0, #10
 8002466:	dc14      	bgt.n	8002492 <__aeabi_i2d+0x4a>
 8002468:	0002      	movs	r2, r0
 800246a:	002e      	movs	r6, r5
 800246c:	3215      	adds	r2, #21
 800246e:	4096      	lsls	r6, r2
 8002470:	220b      	movs	r2, #11
 8002472:	1a12      	subs	r2, r2, r0
 8002474:	40d5      	lsrs	r5, r2
 8002476:	032d      	lsls	r5, r5, #12
 8002478:	0b2d      	lsrs	r5, r5, #12
 800247a:	e003      	b.n	8002484 <__aeabi_i2d+0x3c>
 800247c:	2400      	movs	r4, #0
 800247e:	2300      	movs	r3, #0
 8002480:	2500      	movs	r5, #0
 8002482:	2600      	movs	r6, #0
 8002484:	051b      	lsls	r3, r3, #20
 8002486:	432b      	orrs	r3, r5
 8002488:	07e4      	lsls	r4, r4, #31
 800248a:	4323      	orrs	r3, r4
 800248c:	0030      	movs	r0, r6
 800248e:	0019      	movs	r1, r3
 8002490:	bd70      	pop	{r4, r5, r6, pc}
 8002492:	380b      	subs	r0, #11
 8002494:	4085      	lsls	r5, r0
 8002496:	032d      	lsls	r5, r5, #12
 8002498:	2600      	movs	r6, #0
 800249a:	0b2d      	lsrs	r5, r5, #12
 800249c:	e7f2      	b.n	8002484 <__aeabi_i2d+0x3c>
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	0000041e 	.word	0x0000041e

080024a4 <__aeabi_ui2d>:
 80024a4:	b510      	push	{r4, lr}
 80024a6:	1e04      	subs	r4, r0, #0
 80024a8:	d010      	beq.n	80024cc <__aeabi_ui2d+0x28>
 80024aa:	f000 f8eb 	bl	8002684 <__clzsi2>
 80024ae:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <__aeabi_ui2d+0x44>)
 80024b0:	1a1b      	subs	r3, r3, r0
 80024b2:	055b      	lsls	r3, r3, #21
 80024b4:	0d5b      	lsrs	r3, r3, #21
 80024b6:	280a      	cmp	r0, #10
 80024b8:	dc0f      	bgt.n	80024da <__aeabi_ui2d+0x36>
 80024ba:	220b      	movs	r2, #11
 80024bc:	0021      	movs	r1, r4
 80024be:	1a12      	subs	r2, r2, r0
 80024c0:	40d1      	lsrs	r1, r2
 80024c2:	3015      	adds	r0, #21
 80024c4:	030a      	lsls	r2, r1, #12
 80024c6:	4084      	lsls	r4, r0
 80024c8:	0b12      	lsrs	r2, r2, #12
 80024ca:	e001      	b.n	80024d0 <__aeabi_ui2d+0x2c>
 80024cc:	2300      	movs	r3, #0
 80024ce:	2200      	movs	r2, #0
 80024d0:	051b      	lsls	r3, r3, #20
 80024d2:	4313      	orrs	r3, r2
 80024d4:	0020      	movs	r0, r4
 80024d6:	0019      	movs	r1, r3
 80024d8:	bd10      	pop	{r4, pc}
 80024da:	0022      	movs	r2, r4
 80024dc:	380b      	subs	r0, #11
 80024de:	4082      	lsls	r2, r0
 80024e0:	0312      	lsls	r2, r2, #12
 80024e2:	2400      	movs	r4, #0
 80024e4:	0b12      	lsrs	r2, r2, #12
 80024e6:	e7f3      	b.n	80024d0 <__aeabi_ui2d+0x2c>
 80024e8:	0000041e 	.word	0x0000041e

080024ec <__aeabi_f2d>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0242      	lsls	r2, r0, #9
 80024f0:	0043      	lsls	r3, r0, #1
 80024f2:	0fc4      	lsrs	r4, r0, #31
 80024f4:	20fe      	movs	r0, #254	@ 0xfe
 80024f6:	0e1b      	lsrs	r3, r3, #24
 80024f8:	1c59      	adds	r1, r3, #1
 80024fa:	0a55      	lsrs	r5, r2, #9
 80024fc:	4208      	tst	r0, r1
 80024fe:	d00c      	beq.n	800251a <__aeabi_f2d+0x2e>
 8002500:	21e0      	movs	r1, #224	@ 0xe0
 8002502:	0089      	lsls	r1, r1, #2
 8002504:	468c      	mov	ip, r1
 8002506:	076d      	lsls	r5, r5, #29
 8002508:	0b12      	lsrs	r2, r2, #12
 800250a:	4463      	add	r3, ip
 800250c:	051b      	lsls	r3, r3, #20
 800250e:	4313      	orrs	r3, r2
 8002510:	07e4      	lsls	r4, r4, #31
 8002512:	4323      	orrs	r3, r4
 8002514:	0028      	movs	r0, r5
 8002516:	0019      	movs	r1, r3
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	2b00      	cmp	r3, #0
 800251c:	d114      	bne.n	8002548 <__aeabi_f2d+0x5c>
 800251e:	2d00      	cmp	r5, #0
 8002520:	d01b      	beq.n	800255a <__aeabi_f2d+0x6e>
 8002522:	0028      	movs	r0, r5
 8002524:	f000 f8ae 	bl	8002684 <__clzsi2>
 8002528:	280a      	cmp	r0, #10
 800252a:	dc1c      	bgt.n	8002566 <__aeabi_f2d+0x7a>
 800252c:	230b      	movs	r3, #11
 800252e:	002a      	movs	r2, r5
 8002530:	1a1b      	subs	r3, r3, r0
 8002532:	40da      	lsrs	r2, r3
 8002534:	0003      	movs	r3, r0
 8002536:	3315      	adds	r3, #21
 8002538:	409d      	lsls	r5, r3
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <__aeabi_f2d+0x88>)
 800253c:	0312      	lsls	r2, r2, #12
 800253e:	1a1b      	subs	r3, r3, r0
 8002540:	055b      	lsls	r3, r3, #21
 8002542:	0b12      	lsrs	r2, r2, #12
 8002544:	0d5b      	lsrs	r3, r3, #21
 8002546:	e7e1      	b.n	800250c <__aeabi_f2d+0x20>
 8002548:	2d00      	cmp	r5, #0
 800254a:	d009      	beq.n	8002560 <__aeabi_f2d+0x74>
 800254c:	0b13      	lsrs	r3, r2, #12
 800254e:	2280      	movs	r2, #128	@ 0x80
 8002550:	0312      	lsls	r2, r2, #12
 8002552:	431a      	orrs	r2, r3
 8002554:	076d      	lsls	r5, r5, #29
 8002556:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <__aeabi_f2d+0x8c>)
 8002558:	e7d8      	b.n	800250c <__aeabi_f2d+0x20>
 800255a:	2300      	movs	r3, #0
 800255c:	2200      	movs	r2, #0
 800255e:	e7d5      	b.n	800250c <__aeabi_f2d+0x20>
 8002560:	2200      	movs	r2, #0
 8002562:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <__aeabi_f2d+0x8c>)
 8002564:	e7d2      	b.n	800250c <__aeabi_f2d+0x20>
 8002566:	0003      	movs	r3, r0
 8002568:	002a      	movs	r2, r5
 800256a:	3b0b      	subs	r3, #11
 800256c:	409a      	lsls	r2, r3
 800256e:	2500      	movs	r5, #0
 8002570:	e7e3      	b.n	800253a <__aeabi_f2d+0x4e>
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	00000389 	.word	0x00000389
 8002578:	000007ff 	.word	0x000007ff

0800257c <__aeabi_d2f>:
 800257c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800257e:	004b      	lsls	r3, r1, #1
 8002580:	030f      	lsls	r7, r1, #12
 8002582:	0d5b      	lsrs	r3, r3, #21
 8002584:	4c3b      	ldr	r4, [pc, #236]	@ (8002674 <__aeabi_d2f+0xf8>)
 8002586:	0f45      	lsrs	r5, r0, #29
 8002588:	b083      	sub	sp, #12
 800258a:	0a7f      	lsrs	r7, r7, #9
 800258c:	1c5e      	adds	r6, r3, #1
 800258e:	432f      	orrs	r7, r5
 8002590:	9000      	str	r0, [sp, #0]
 8002592:	9101      	str	r1, [sp, #4]
 8002594:	0fca      	lsrs	r2, r1, #31
 8002596:	00c5      	lsls	r5, r0, #3
 8002598:	4226      	tst	r6, r4
 800259a:	d00b      	beq.n	80025b4 <__aeabi_d2f+0x38>
 800259c:	4936      	ldr	r1, [pc, #216]	@ (8002678 <__aeabi_d2f+0xfc>)
 800259e:	185c      	adds	r4, r3, r1
 80025a0:	2cfe      	cmp	r4, #254	@ 0xfe
 80025a2:	dd13      	ble.n	80025cc <__aeabi_d2f+0x50>
 80025a4:	20ff      	movs	r0, #255	@ 0xff
 80025a6:	2300      	movs	r3, #0
 80025a8:	05c0      	lsls	r0, r0, #23
 80025aa:	4318      	orrs	r0, r3
 80025ac:	07d2      	lsls	r2, r2, #31
 80025ae:	4310      	orrs	r0, r2
 80025b0:	b003      	add	sp, #12
 80025b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <__aeabi_d2f+0x42>
 80025b8:	2000      	movs	r0, #0
 80025ba:	2300      	movs	r3, #0
 80025bc:	e7f4      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025be:	433d      	orrs	r5, r7
 80025c0:	d0f0      	beq.n	80025a4 <__aeabi_d2f+0x28>
 80025c2:	2380      	movs	r3, #128	@ 0x80
 80025c4:	03db      	lsls	r3, r3, #15
 80025c6:	20ff      	movs	r0, #255	@ 0xff
 80025c8:	433b      	orrs	r3, r7
 80025ca:	e7ed      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025cc:	2c00      	cmp	r4, #0
 80025ce:	dd14      	ble.n	80025fa <__aeabi_d2f+0x7e>
 80025d0:	9b00      	ldr	r3, [sp, #0]
 80025d2:	00ff      	lsls	r7, r7, #3
 80025d4:	019b      	lsls	r3, r3, #6
 80025d6:	1e58      	subs	r0, r3, #1
 80025d8:	4183      	sbcs	r3, r0
 80025da:	0f69      	lsrs	r1, r5, #29
 80025dc:	433b      	orrs	r3, r7
 80025de:	430b      	orrs	r3, r1
 80025e0:	0759      	lsls	r1, r3, #29
 80025e2:	d041      	beq.n	8002668 <__aeabi_d2f+0xec>
 80025e4:	210f      	movs	r1, #15
 80025e6:	4019      	ands	r1, r3
 80025e8:	2904      	cmp	r1, #4
 80025ea:	d028      	beq.n	800263e <__aeabi_d2f+0xc2>
 80025ec:	3304      	adds	r3, #4
 80025ee:	0159      	lsls	r1, r3, #5
 80025f0:	d525      	bpl.n	800263e <__aeabi_d2f+0xc2>
 80025f2:	3401      	adds	r4, #1
 80025f4:	2300      	movs	r3, #0
 80025f6:	b2e0      	uxtb	r0, r4
 80025f8:	e7d6      	b.n	80025a8 <__aeabi_d2f+0x2c>
 80025fa:	0021      	movs	r1, r4
 80025fc:	3117      	adds	r1, #23
 80025fe:	dbdb      	blt.n	80025b8 <__aeabi_d2f+0x3c>
 8002600:	2180      	movs	r1, #128	@ 0x80
 8002602:	201e      	movs	r0, #30
 8002604:	0409      	lsls	r1, r1, #16
 8002606:	4339      	orrs	r1, r7
 8002608:	1b00      	subs	r0, r0, r4
 800260a:	281f      	cmp	r0, #31
 800260c:	dd1b      	ble.n	8002646 <__aeabi_d2f+0xca>
 800260e:	2602      	movs	r6, #2
 8002610:	4276      	negs	r6, r6
 8002612:	1b34      	subs	r4, r6, r4
 8002614:	000e      	movs	r6, r1
 8002616:	40e6      	lsrs	r6, r4
 8002618:	0034      	movs	r4, r6
 800261a:	2820      	cmp	r0, #32
 800261c:	d004      	beq.n	8002628 <__aeabi_d2f+0xac>
 800261e:	4817      	ldr	r0, [pc, #92]	@ (800267c <__aeabi_d2f+0x100>)
 8002620:	4684      	mov	ip, r0
 8002622:	4463      	add	r3, ip
 8002624:	4099      	lsls	r1, r3
 8002626:	430d      	orrs	r5, r1
 8002628:	002b      	movs	r3, r5
 800262a:	1e59      	subs	r1, r3, #1
 800262c:	418b      	sbcs	r3, r1
 800262e:	4323      	orrs	r3, r4
 8002630:	0759      	lsls	r1, r3, #29
 8002632:	d015      	beq.n	8002660 <__aeabi_d2f+0xe4>
 8002634:	210f      	movs	r1, #15
 8002636:	2400      	movs	r4, #0
 8002638:	4019      	ands	r1, r3
 800263a:	2904      	cmp	r1, #4
 800263c:	d117      	bne.n	800266e <__aeabi_d2f+0xf2>
 800263e:	019b      	lsls	r3, r3, #6
 8002640:	0a5b      	lsrs	r3, r3, #9
 8002642:	b2e0      	uxtb	r0, r4
 8002644:	e7b0      	b.n	80025a8 <__aeabi_d2f+0x2c>
 8002646:	4c0e      	ldr	r4, [pc, #56]	@ (8002680 <__aeabi_d2f+0x104>)
 8002648:	191c      	adds	r4, r3, r4
 800264a:	002b      	movs	r3, r5
 800264c:	40a5      	lsls	r5, r4
 800264e:	40c3      	lsrs	r3, r0
 8002650:	40a1      	lsls	r1, r4
 8002652:	1e68      	subs	r0, r5, #1
 8002654:	4185      	sbcs	r5, r0
 8002656:	4329      	orrs	r1, r5
 8002658:	430b      	orrs	r3, r1
 800265a:	2400      	movs	r4, #0
 800265c:	0759      	lsls	r1, r3, #29
 800265e:	d1c1      	bne.n	80025e4 <__aeabi_d2f+0x68>
 8002660:	019b      	lsls	r3, r3, #6
 8002662:	2000      	movs	r0, #0
 8002664:	0a5b      	lsrs	r3, r3, #9
 8002666:	e79f      	b.n	80025a8 <__aeabi_d2f+0x2c>
 8002668:	08db      	lsrs	r3, r3, #3
 800266a:	b2e0      	uxtb	r0, r4
 800266c:	e79c      	b.n	80025a8 <__aeabi_d2f+0x2c>
 800266e:	3304      	adds	r3, #4
 8002670:	e7e5      	b.n	800263e <__aeabi_d2f+0xc2>
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	000007fe 	.word	0x000007fe
 8002678:	fffffc80 	.word	0xfffffc80
 800267c:	fffffca2 	.word	0xfffffca2
 8002680:	fffffc82 	.word	0xfffffc82

08002684 <__clzsi2>:
 8002684:	211c      	movs	r1, #28
 8002686:	2301      	movs	r3, #1
 8002688:	041b      	lsls	r3, r3, #16
 800268a:	4298      	cmp	r0, r3
 800268c:	d301      	bcc.n	8002692 <__clzsi2+0xe>
 800268e:	0c00      	lsrs	r0, r0, #16
 8002690:	3910      	subs	r1, #16
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	4298      	cmp	r0, r3
 8002696:	d301      	bcc.n	800269c <__clzsi2+0x18>
 8002698:	0a00      	lsrs	r0, r0, #8
 800269a:	3908      	subs	r1, #8
 800269c:	091b      	lsrs	r3, r3, #4
 800269e:	4298      	cmp	r0, r3
 80026a0:	d301      	bcc.n	80026a6 <__clzsi2+0x22>
 80026a2:	0900      	lsrs	r0, r0, #4
 80026a4:	3904      	subs	r1, #4
 80026a6:	a202      	add	r2, pc, #8	@ (adr r2, 80026b0 <__clzsi2+0x2c>)
 80026a8:	5c10      	ldrb	r0, [r2, r0]
 80026aa:	1840      	adds	r0, r0, r1
 80026ac:	4770      	bx	lr
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	02020304 	.word	0x02020304
 80026b4:	01010101 	.word	0x01010101
	...

080026c0 <__clzdi2>:
 80026c0:	b510      	push	{r4, lr}
 80026c2:	2900      	cmp	r1, #0
 80026c4:	d103      	bne.n	80026ce <__clzdi2+0xe>
 80026c6:	f7ff ffdd 	bl	8002684 <__clzsi2>
 80026ca:	3020      	adds	r0, #32
 80026cc:	e002      	b.n	80026d4 <__clzdi2+0x14>
 80026ce:	0008      	movs	r0, r1
 80026d0:	f7ff ffd8 	bl	8002684 <__clzsi2>
 80026d4:	bd10      	pop	{r4, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)

080026d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026dc:	f3bf 8f4f 	dsb	sy
}
 80026e0:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e2:	4b04      	ldr	r3, [pc, #16]	@ (80026f4 <__NVIC_SystemReset+0x1c>)
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <__NVIC_SystemReset+0x20>)
 80026e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80026e8:	f3bf 8f4f 	dsb	sy
}
 80026ec:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	e7fd      	b.n	80026ee <__NVIC_SystemReset+0x16>
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	e000ed00 	.word	0xe000ed00
 80026f8:	05fa0004 	.word	0x05fa0004

080026fc <delayUS>:

/* USER CODE BEGIN PFP */

/* Helper Functions -----------------------------------------------*/

void delayUS(uint32_t us) {   // Sets the delay in microseconds.
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2, 0);  // set the counter value a 0
 8002704:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <delayUS+0x28>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2200      	movs	r2, #0
 800270a:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us)
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <delayUS+0x28>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	429a      	cmp	r2, r3
 8002718:	d8f9      	bhi.n	800270e <delayUS+0x12>
		;
}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	46c0      	nop			@ (mov r8, r8)
 800271e:	46bd      	mov	sp, r7
 8002720:	b002      	add	sp, #8
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200002a0 	.word	0x200002a0

08002728 <delayMS>:

void delayMS(uint32_t ms) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < ms; i++) {
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	e007      	b.n	8002746 <delayMS+0x1e>
		delayUS(1000);
 8002736:	23fa      	movs	r3, #250	@ 0xfa
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	0018      	movs	r0, r3
 800273c:	f7ff ffde 	bl	80026fc <delayUS>
	for (int i = 0; i < ms; i++) {
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3301      	adds	r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	429a      	cmp	r2, r3
 800274c:	d8f3      	bhi.n	8002736 <delayMS+0xe>
	}
}
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	46c0      	nop			@ (mov r8, r8)
 8002752:	46bd      	mov	sp, r7
 8002754:	b004      	add	sp, #16
 8002756:	bd80      	pop	{r7, pc}

08002758 <CopyArray>:

void CopyArray(uint8_t *source, uint8_t *dest, uint8_t count) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	1dfb      	adds	r3, r7, #7
 8002764:	701a      	strb	r2, [r3, #0]
	uint8_t copyIndex = 0;
 8002766:	2117      	movs	r1, #23
 8002768:	187b      	adds	r3, r7, r1
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 800276e:	187b      	adds	r3, r7, r1
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	e00f      	b.n	8002796 <CopyArray+0x3e>
		dest[copyIndex] = source[copyIndex];
 8002776:	2017      	movs	r0, #23
 8002778:	183b      	adds	r3, r7, r0
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	18d2      	adds	r2, r2, r3
 8002780:	183b      	adds	r3, r7, r0
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	18cb      	adds	r3, r1, r3
 8002788:	7812      	ldrb	r2, [r2, #0]
 800278a:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 800278c:	183b      	adds	r3, r7, r0
 800278e:	781a      	ldrb	r2, [r3, #0]
 8002790:	183b      	adds	r3, r7, r0
 8002792:	3201      	adds	r2, #1
 8002794:	701a      	strb	r2, [r3, #0]
 8002796:	2317      	movs	r3, #23
 8002798:	18fa      	adds	r2, r7, r3
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	7812      	ldrb	r2, [r2, #0]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d3e8      	bcc.n	8002776 <CopyArray+0x1e>
	}
}
 80027a4:	46c0      	nop			@ (mov r8, r8)
 80027a6:	46c0      	nop			@ (mov r8, r8)
 80027a8:	46bd      	mov	sp, r7
 80027aa:	b006      	add	sp, #24
 80027ac:	bd80      	pop	{r7, pc}

080027ae <FloatToUInt>:
	returnFloat[3] = floatToConvert[0];

	return retVal;
}

uint32_t FloatToUInt(float n) {
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
	return (uint32_t) (*(uint32_t*) &n);
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	681b      	ldr	r3, [r3, #0]
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b002      	add	sp, #8
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <Checksum>:
	return *((float*) &temp);
}

unsigned char Checksum(unsigned char *ptr, unsigned char len)
// Calculates the checksum when writing to a RAM register. The checksum is the inverse of the sum of the bytes.
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	000a      	movs	r2, r1
 80027cc:	1cfb      	adds	r3, r7, #3
 80027ce:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char checksum = 0;
 80027d0:	230e      	movs	r3, #14
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]

	for (i = 0; i < len; i++)
 80027d8:	230f      	movs	r3, #15
 80027da:	18fb      	adds	r3, r7, r3
 80027dc:	2200      	movs	r2, #0
 80027de:	701a      	strb	r2, [r3, #0]
 80027e0:	e010      	b.n	8002804 <Checksum+0x42>
		checksum += ptr[i];
 80027e2:	200f      	movs	r0, #15
 80027e4:	183b      	adds	r3, r7, r0
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	18d3      	adds	r3, r2, r3
 80027ec:	7819      	ldrb	r1, [r3, #0]
 80027ee:	220e      	movs	r2, #14
 80027f0:	18bb      	adds	r3, r7, r2
 80027f2:	18ba      	adds	r2, r7, r2
 80027f4:	7812      	ldrb	r2, [r2, #0]
 80027f6:	188a      	adds	r2, r1, r2
 80027f8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len; i++)
 80027fa:	183b      	adds	r3, r7, r0
 80027fc:	781a      	ldrb	r2, [r3, #0]
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	3201      	adds	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
 8002804:	230f      	movs	r3, #15
 8002806:	18fa      	adds	r2, r7, r3
 8002808:	1cfb      	adds	r3, r7, #3
 800280a:	7812      	ldrb	r2, [r2, #0]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d3e7      	bcc.n	80027e2 <Checksum+0x20>

	checksum = 0xff & ~checksum;
 8002812:	210e      	movs	r1, #14
 8002814:	187b      	adds	r3, r7, r1
 8002816:	187a      	adds	r2, r7, r1
 8002818:	7812      	ldrb	r2, [r2, #0]
 800281a:	43d2      	mvns	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]

	return (checksum);
 800281e:	187b      	adds	r3, r7, r1
 8002820:	781b      	ldrb	r3, [r3, #0]
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	b004      	add	sp, #16
 8002828:	bd80      	pop	{r7, pc}

0800282a <CRC8>:

unsigned char CRC8(unsigned char *ptr, unsigned char len)
//Calculates CRC8 for passed bytes. Used in i2c read and write functions
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	000a      	movs	r2, r1
 8002834:	1cfb      	adds	r3, r7, #3
 8002836:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char crc = 0;
 8002838:	230e      	movs	r3, #14
 800283a:	18fb      	adds	r3, r7, r3
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]
	while (len-- != 0) {
 8002840:	e03e      	b.n	80028c0 <CRC8+0x96>
		for (i = 0x80; i != 0; i /= 2) {
 8002842:	230f      	movs	r3, #15
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2280      	movs	r2, #128	@ 0x80
 8002848:	701a      	strb	r2, [r3, #0]
 800284a:	e031      	b.n	80028b0 <CRC8+0x86>
			if ((crc & 0x80) != 0) {
 800284c:	210e      	movs	r1, #14
 800284e:	187b      	adds	r3, r7, r1
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	b25b      	sxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	da0d      	bge.n	8002874 <CRC8+0x4a>
				crc *= 2;
 8002858:	187a      	adds	r2, r7, r1
 800285a:	187b      	adds	r3, r7, r1
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	18db      	adds	r3, r3, r3
 8002860:	7013      	strb	r3, [r2, #0]
				crc ^= 0x107;
 8002862:	187b      	adds	r3, r7, r1
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b25b      	sxtb	r3, r3
 8002868:	2207      	movs	r2, #7
 800286a:	4053      	eors	r3, r2
 800286c:	b25a      	sxtb	r2, r3
 800286e:	187b      	adds	r3, r7, r1
 8002870:	701a      	strb	r2, [r3, #0]
 8002872:	e005      	b.n	8002880 <CRC8+0x56>
			} else
				crc *= 2;
 8002874:	230e      	movs	r3, #14
 8002876:	18fa      	adds	r2, r7, r3
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	18db      	adds	r3, r3, r3
 800287e:	7013      	strb	r3, [r2, #0]

			if ((*ptr & i) != 0)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	220f      	movs	r2, #15
 8002886:	18ba      	adds	r2, r7, r2
 8002888:	7812      	ldrb	r2, [r2, #0]
 800288a:	4013      	ands	r3, r2
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <CRC8+0x7a>
				crc ^= 0x107;
 8002892:	210e      	movs	r1, #14
 8002894:	187b      	adds	r3, r7, r1
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	b25b      	sxtb	r3, r3
 800289a:	2207      	movs	r2, #7
 800289c:	4053      	eors	r3, r2
 800289e:	b25a      	sxtb	r2, r3
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	701a      	strb	r2, [r3, #0]
		for (i = 0x80; i != 0; i /= 2) {
 80028a4:	220f      	movs	r2, #15
 80028a6:	18bb      	adds	r3, r7, r2
 80028a8:	18ba      	adds	r2, r7, r2
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	0852      	lsrs	r2, r2, #1
 80028ae:	701a      	strb	r2, [r3, #0]
 80028b0:	230f      	movs	r3, #15
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1c8      	bne.n	800284c <CRC8+0x22>
		}
		ptr++;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	3301      	adds	r3, #1
 80028be:	607b      	str	r3, [r7, #4]
	while (len-- != 0) {
 80028c0:	1cfb      	adds	r3, r7, #3
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	1cfa      	adds	r2, r7, #3
 80028c6:	1e59      	subs	r1, r3, #1
 80028c8:	7011      	strb	r1, [r2, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1b9      	bne.n	8002842 <CRC8+0x18>
	}
	return (crc);
 80028ce:	230e      	movs	r3, #14
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}

080028dc <I2C_WriteReg>:

/* BQ Specific I2C Functions -----------------------------------------------*/
void I2C_WriteReg(uint8_t reg_addr, uint8_t *reg_data, uint8_t count) {
 80028dc:	b5b0      	push	{r4, r5, r7, lr}
 80028de:	b094      	sub	sp, #80	@ 0x50
 80028e0:	af04      	add	r7, sp, #16
 80028e2:	6039      	str	r1, [r7, #0]
 80028e4:	0011      	movs	r1, r2
 80028e6:	1dfb      	adds	r3, r7, #7
 80028e8:	1c02      	adds	r2, r0, #0
 80028ea:	701a      	strb	r2, [r3, #0]
 80028ec:	1dbb      	adds	r3, r7, #6
 80028ee:	1c0a      	adds	r2, r1, #0
 80028f0:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 80028f2:	2514      	movs	r5, #20
 80028f4:	1979      	adds	r1, r7, r5
 80028f6:	4a3c      	ldr	r2, [pc, #240]	@ (80029e8 <I2C_WriteReg+0x10c>)
 80028f8:	000b      	movs	r3, r1
 80028fa:	ca11      	ldmia	r2!, {r0, r4}
 80028fc:	c311      	stmia	r3!, {r0, r4}
 80028fe:	8810      	ldrh	r0, [r2, #0]
 8002900:	8018      	strh	r0, [r3, #0]
 8002902:	7892      	ldrb	r2, [r2, #2]
 8002904:	709a      	strb	r2, [r3, #2]
 8002906:	230b      	movs	r3, #11
 8002908:	18cb      	adds	r3, r1, r3
 800290a:	2215      	movs	r2, #21
 800290c:	2100      	movs	r1, #0
 800290e:	0018      	movs	r0, r3
 8002910:	f007 fed2 	bl	800a6b8 <memset>
			0x00, 0x00, 0x00, 0x00 };
#if CRC_MODE
	{
		uint8_t crc_count = 0;
 8002914:	2137      	movs	r1, #55	@ 0x37
 8002916:	187b      	adds	r3, r7, r1
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
		crc_count = count * 2;
 800291c:	187a      	adds	r2, r7, r1
 800291e:	1dbb      	adds	r3, r7, #6
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	18db      	adds	r3, r3, r3
 8002924:	7013      	strb	r3, [r2, #0]
		uint8_t crc1stByteBuffer[3] = { 0x10, reg_addr, reg_data[0] };
 8002926:	2110      	movs	r1, #16
 8002928:	187b      	adds	r3, r7, r1
 800292a:	2210      	movs	r2, #16
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	187b      	adds	r3, r7, r1
 8002930:	1dfa      	adds	r2, r7, #7
 8002932:	7812      	ldrb	r2, [r2, #0]
 8002934:	705a      	strb	r2, [r3, #1]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	781a      	ldrb	r2, [r3, #0]
 800293a:	187b      	adds	r3, r7, r1
 800293c:	709a      	strb	r2, [r3, #2]
		unsigned int j;
		unsigned int i;
		uint8_t temp_crc_buffer[3];

		TX_Buffer[0] = reg_data[0];
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	781a      	ldrb	r2, [r3, #0]
 8002942:	197b      	adds	r3, r7, r5
 8002944:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = CRC8(crc1stByteBuffer, 3);
 8002946:	187b      	adds	r3, r7, r1
 8002948:	2103      	movs	r1, #3
 800294a:	0018      	movs	r0, r3
 800294c:	f7ff ff6d 	bl	800282a <CRC8>
 8002950:	0003      	movs	r3, r0
 8002952:	001a      	movs	r2, r3
 8002954:	197b      	adds	r3, r7, r5
 8002956:	705a      	strb	r2, [r3, #1]

		j = 2;
 8002958:	2302      	movs	r3, #2
 800295a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (i = 1; i < count; i++) {
 800295c:	2301      	movs	r3, #1
 800295e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002960:	e025      	b.n	80029ae <I2C_WriteReg+0xd2>
			TX_Buffer[j] = reg_data[i];
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002966:	18d3      	adds	r3, r2, r3
 8002968:	7819      	ldrb	r1, [r3, #0]
 800296a:	2414      	movs	r4, #20
 800296c:	193a      	adds	r2, r7, r4
 800296e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002970:	18d3      	adds	r3, r2, r3
 8002972:	1c0a      	adds	r2, r1, #0
 8002974:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002978:	3301      	adds	r3, #1
 800297a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			temp_crc_buffer[0] = reg_data[i];
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002980:	18d3      	adds	r3, r2, r3
 8002982:	781a      	ldrb	r2, [r3, #0]
 8002984:	210c      	movs	r1, #12
 8002986:	187b      	adds	r3, r7, r1
 8002988:	701a      	strb	r2, [r3, #0]
			TX_Buffer[j] = CRC8(temp_crc_buffer, 1);
 800298a:	187b      	adds	r3, r7, r1
 800298c:	2101      	movs	r1, #1
 800298e:	0018      	movs	r0, r3
 8002990:	f7ff ff4b 	bl	800282a <CRC8>
 8002994:	0003      	movs	r3, r0
 8002996:	0019      	movs	r1, r3
 8002998:	193a      	adds	r2, r7, r4
 800299a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299c:	18d3      	adds	r3, r2, r3
 800299e:	1c0a      	adds	r2, r1, #0
 80029a0:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 80029a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029a4:	3301      	adds	r3, #1
 80029a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (i = 1; i < count; i++) {
 80029a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029aa:	3301      	adds	r3, #1
 80029ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029ae:	1dbb      	adds	r3, r7, #6
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d3d4      	bcc.n	8002962 <I2C_WriteReg+0x86>
		}

		HAL_I2C_Mem_Write(&hi2c1, DEV_ADDR, reg_addr, 1, TX_Buffer, crc_count,
 80029b8:	1dfb      	adds	r3, r7, #7
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	b299      	uxth	r1, r3
 80029be:	2337      	movs	r3, #55	@ 0x37
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	4809      	ldr	r0, [pc, #36]	@ (80029ec <I2C_WriteReg+0x110>)
 80029c8:	22fa      	movs	r2, #250	@ 0xfa
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	9202      	str	r2, [sp, #8]
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2314      	movs	r3, #20
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	2301      	movs	r3, #1
 80029d8:	000a      	movs	r2, r1
 80029da:	2110      	movs	r1, #16
 80029dc:	f003 fb8e 	bl	80060fc <HAL_I2C_Mem_Write>

	}
#else
	HAL_I2C_Mem_Write(&hi2c1, DEV_ADDR, reg_addr, 1, reg_data, count, 1000);
#endif
}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b010      	add	sp, #64	@ 0x40
 80029e6:	bdb0      	pop	{r4, r5, r7, pc}
 80029e8:	0800c668 	.word	0x0800c668
 80029ec:	2000024c 	.word	0x2000024c

080029f0 <I2C_BQ769x2_ReadReg>:

/* hacked version that doesn't segfault */
int I2C_BQ769x2_ReadReg(uint8_t reg_addr, uint8_t *reg_data, uint8_t count) {
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f2:	b09d      	sub	sp, #116	@ 0x74
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	6039      	str	r1, [r7, #0]
 80029f8:	0011      	movs	r1, r2
 80029fa:	1dfb      	adds	r3, r7, #7
 80029fc:	1c02      	adds	r2, r0, #0
 80029fe:	701a      	strb	r2, [r3, #0]
 8002a00:	1dbb      	adds	r3, r7, #6
 8002a02:	1c0a      	adds	r2, r1, #0
 8002a04:	701a      	strb	r2, [r3, #0]
	unsigned int RX_CRC_Fail = 0; // reset to 0. If in CRC Mode and CRC fails, this will be incremented.
 8002a06:	2300      	movs	r3, #0
 8002a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t RX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002a0a:	2330      	movs	r3, #48	@ 0x30
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	4a53      	ldr	r2, [pc, #332]	@ (8002b5c <I2C_BQ769x2_ReadReg+0x16c>)
 8002a10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a12:	c313      	stmia	r3!, {r0, r1, r4}
 8002a14:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a16:	c313      	stmia	r3!, {r0, r1, r4}
 8002a18:	ca03      	ldmia	r2!, {r0, r1}
 8002a1a:	c303      	stmia	r3!, {r0, r1}
			0x00, 0x00, 0x00, 0x00 };

	//uint8_t RX_Buffer[MAX_BUFFER_SIZE] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
#if CRC_MODE
	{
		uint8_t crc_count = 0;
 8002a1c:	2653      	movs	r6, #83	@ 0x53
 8002a1e:	19bb      	adds	r3, r7, r6
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]
		//uint8_t ReceiveBuffer [10] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
		uint8_t ReceiveBuffer[32] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002a24:	2508      	movs	r5, #8
 8002a26:	197b      	adds	r3, r7, r5
 8002a28:	4a4c      	ldr	r2, [pc, #304]	@ (8002b5c <I2C_BQ769x2_ReadReg+0x16c>)
 8002a2a:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a2c:	c313      	stmia	r3!, {r0, r1, r4}
 8002a2e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a30:	c313      	stmia	r3!, {r0, r1, r4}
 8002a32:	ca03      	ldmia	r2!, {r0, r1}
 8002a34:	c303      	stmia	r3!, {r0, r1}
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00 };
		crc_count = count * 2;
 8002a36:	0030      	movs	r0, r6
 8002a38:	183a      	adds	r2, r7, r0
 8002a3a:	1dbb      	adds	r3, r7, #6
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	18db      	adds	r3, r3, r3
 8002a40:	7013      	strb	r3, [r2, #0]
		unsigned int j;
		unsigned int i;
		unsigned char CRCc = 0;
 8002a42:	2452      	movs	r4, #82	@ 0x52
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
		uint8_t temp_crc_buffer[3];

		HAL_I2C_Mem_Read(&hi2c1, DEV_ADDR, reg_addr, 1, ReceiveBuffer,
 8002a4a:	1dfb      	adds	r3, r7, #7
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	183b      	adds	r3, r7, r0
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	4842      	ldr	r0, [pc, #264]	@ (8002b60 <I2C_BQ769x2_ReadReg+0x170>)
 8002a58:	22fa      	movs	r2, #250	@ 0xfa
 8002a5a:	0092      	lsls	r2, r2, #2
 8002a5c:	9202      	str	r2, [sp, #8]
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	197b      	adds	r3, r7, r5
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2301      	movs	r3, #1
 8002a66:	000a      	movs	r2, r1
 8002a68:	2110      	movs	r1, #16
 8002a6a:	f003 fc75 	bl	8006358 <HAL_I2C_Mem_Read>
				crc_count, 1000);
		uint8_t crc1stByteBuffer[4] = { 0x10, reg_addr, 0x11, ReceiveBuffer[0] };
 8002a6e:	2128      	movs	r1, #40	@ 0x28
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	2210      	movs	r2, #16
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	187b      	adds	r3, r7, r1
 8002a78:	1dfa      	adds	r2, r7, #7
 8002a7a:	7812      	ldrb	r2, [r2, #0]
 8002a7c:	705a      	strb	r2, [r3, #1]
 8002a7e:	187b      	adds	r3, r7, r1
 8002a80:	2211      	movs	r2, #17
 8002a82:	709a      	strb	r2, [r3, #2]
 8002a84:	197b      	adds	r3, r7, r5
 8002a86:	781a      	ldrb	r2, [r3, #0]
 8002a88:	187b      	adds	r3, r7, r1
 8002a8a:	70da      	strb	r2, [r3, #3]
		CRCc = CRC8(crc1stByteBuffer, 4);
 8002a8c:	0026      	movs	r6, r4
 8002a8e:	193c      	adds	r4, r7, r4
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	2104      	movs	r1, #4
 8002a94:	0018      	movs	r0, r3
 8002a96:	f7ff fec8 	bl	800282a <CRC8>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	7023      	strb	r3, [r4, #0]
		if (CRCc != ReceiveBuffer[1]) {
 8002a9e:	197b      	adds	r3, r7, r5
 8002aa0:	785b      	ldrb	r3, [r3, #1]
 8002aa2:	19ba      	adds	r2, r7, r6
 8002aa4:	7812      	ldrb	r2, [r2, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d002      	beq.n	8002ab0 <I2C_BQ769x2_ReadReg+0xc0>
			RX_CRC_Fail += 1;
 8002aaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002aac:	3301      	adds	r3, #1
 8002aae:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		RX_Buffer[0] = ReceiveBuffer[0];
 8002ab0:	2308      	movs	r3, #8
 8002ab2:	18fb      	adds	r3, r7, r3
 8002ab4:	781a      	ldrb	r2, [r3, #0]
 8002ab6:	2330      	movs	r3, #48	@ 0x30
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	701a      	strb	r2, [r3, #0]

		j = 2;
 8002abc:	2302      	movs	r3, #2
 8002abe:	65bb      	str	r3, [r7, #88]	@ 0x58
		for (i = 1; i < count; i++) {
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ac4:	e02e      	b.n	8002b24 <I2C_BQ769x2_ReadReg+0x134>
			RX_Buffer[i] = ReceiveBuffer[j];
 8002ac6:	2508      	movs	r5, #8
 8002ac8:	197a      	adds	r2, r7, r5
 8002aca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002acc:	18d3      	adds	r3, r2, r3
 8002ace:	7819      	ldrb	r1, [r3, #0]
 8002ad0:	2330      	movs	r3, #48	@ 0x30
 8002ad2:	18fa      	adds	r2, r7, r3
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad6:	18d3      	adds	r3, r2, r3
 8002ad8:	1c0a      	adds	r2, r1, #0
 8002ada:	701a      	strb	r2, [r3, #0]
			temp_crc_buffer[0] = ReceiveBuffer[j];
 8002adc:	197a      	adds	r2, r7, r5
 8002ade:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ae0:	18d3      	adds	r3, r2, r3
 8002ae2:	781a      	ldrb	r2, [r3, #0]
 8002ae4:	212c      	movs	r1, #44	@ 0x2c
 8002ae6:	187b      	adds	r3, r7, r1
 8002ae8:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aec:	3301      	adds	r3, #1
 8002aee:	65bb      	str	r3, [r7, #88]	@ 0x58
			CRCc = CRC8(temp_crc_buffer, 1);
 8002af0:	2652      	movs	r6, #82	@ 0x52
 8002af2:	19bc      	adds	r4, r7, r6
 8002af4:	187b      	adds	r3, r7, r1
 8002af6:	2101      	movs	r1, #1
 8002af8:	0018      	movs	r0, r3
 8002afa:	f7ff fe96 	bl	800282a <CRC8>
 8002afe:	0003      	movs	r3, r0
 8002b00:	7023      	strb	r3, [r4, #0]
			if (CRCc != ReceiveBuffer[j])
 8002b02:	197a      	adds	r2, r7, r5
 8002b04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b06:	18d3      	adds	r3, r2, r3
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	19ba      	adds	r2, r7, r6
 8002b0c:	7812      	ldrb	r2, [r2, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d002      	beq.n	8002b18 <I2C_BQ769x2_ReadReg+0x128>
				RX_CRC_Fail += 1;
 8002b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b14:	3301      	adds	r3, #1
 8002b16:	65fb      	str	r3, [r7, #92]	@ 0x5c
			j = j + 1;
 8002b18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
		for (i = 1; i < count; i++) {
 8002b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b20:	3301      	adds	r3, #1
 8002b22:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b24:	1dbb      	adds	r3, r7, #6
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d3cb      	bcc.n	8002ac6 <I2C_BQ769x2_ReadReg+0xd6>
		}
		CopyArray(RX_Buffer, reg_data, crc_count);
 8002b2e:	2353      	movs	r3, #83	@ 0x53
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	6839      	ldr	r1, [r7, #0]
 8002b36:	2330      	movs	r3, #48	@ 0x30
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f7ff fe0c 	bl	8002758 <CopyArray>
		CRC_Fail += RX_CRC_Fail;
 8002b40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <I2C_BQ769x2_ReadReg+0x174>)
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	18d3      	adds	r3, r2, r3
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <I2C_BQ769x2_ReadReg+0x174>)
 8002b4e:	801a      	strh	r2, [r3, #0]
	}
#else
	HAL_I2C_Mem_Read(&hi2c1, DEV_ADDR, reg_addr, 1, reg_data, count, 1000);
#endif
	return 0;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b019      	add	sp, #100	@ 0x64
 8002b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	0800c688 	.word	0x0800c688
 8002b60:	2000024c 	.word	0x2000024c
 8002b64:	20000416 	.word	0x20000416

08002b68 <BQ769x2_SetRegister>:

/* BQ Functions -----------------------------------------------*/
void BQ769x2_SetRegister(uint16_t reg_addr, uint32_t reg_data, uint8_t datalen) {
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6039      	str	r1, [r7, #0]
 8002b70:	0011      	movs	r1, r2
 8002b72:	1dbb      	adds	r3, r7, #6
 8002b74:	1c02      	adds	r2, r0, #0
 8002b76:	801a      	strh	r2, [r3, #0]
 8002b78:	1d7b      	adds	r3, r7, #5
 8002b7a:	1c0a      	adds	r2, r1, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002b7e:	2314      	movs	r3, #20
 8002b80:	18fb      	adds	r3, r7, r3
 8002b82:	2200      	movs	r2, #0
 8002b84:	801a      	strh	r2, [r3, #0]
	uint8_t TX_RegData[6] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8002b86:	200c      	movs	r0, #12
 8002b88:	183b      	adds	r3, r7, r0
 8002b8a:	4a55      	ldr	r2, [pc, #340]	@ (8002ce0 <BQ769x2_SetRegister+0x178>)
 8002b8c:	6811      	ldr	r1, [r2, #0]
 8002b8e:	6019      	str	r1, [r3, #0]
 8002b90:	8892      	ldrh	r2, [r2, #4]
 8002b92:	809a      	strh	r2, [r3, #4]

	//TX_RegData in little endian format
	TX_RegData[0] = reg_addr & 0xff;
 8002b94:	1dbb      	adds	r3, r7, #6
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	183b      	adds	r3, r7, r0
 8002b9c:	701a      	strb	r2, [r3, #0]
	TX_RegData[1] = (reg_addr >> 8) & 0xff;
 8002b9e:	1dbb      	adds	r3, r7, #6
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	705a      	strb	r2, [r3, #1]
	TX_RegData[2] = reg_data & 0xff; //1st byte of data
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	183b      	adds	r3, r7, r0
 8002bb2:	709a      	strb	r2, [r3, #2]

	switch (datalen) {
 8002bb4:	1d7b      	adds	r3, r7, #5
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d055      	beq.n	8002c68 <BQ769x2_SetRegister+0x100>
 8002bbc:	dd00      	ble.n	8002bc0 <BQ769x2_SetRegister+0x58>
 8002bbe:	e088      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d002      	beq.n	8002bca <BQ769x2_SetRegister+0x62>
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d025      	beq.n	8002c14 <BQ769x2_SetRegister+0xac>
 8002bc8:	e083      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 1: //1 byte datalength
		I2C_WriteReg(0x3E, TX_RegData, 3);
 8002bca:	240c      	movs	r4, #12
 8002bcc:	193b      	adds	r3, r7, r4
 8002bce:	2203      	movs	r2, #3
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	203e      	movs	r0, #62	@ 0x3e
 8002bd4:	f7ff fe82 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002bd8:	23fa      	movs	r3, #250	@ 0xfa
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f7ff fd8d 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 3);
 8002be2:	193b      	adds	r3, r7, r4
 8002be4:	2103      	movs	r1, #3
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7ff fdeb 	bl	80027c2 <Checksum>
 8002bec:	0003      	movs	r3, r0
 8002bee:	001a      	movs	r2, r3
 8002bf0:	2114      	movs	r1, #20
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of register address and data
 8002bf6:	187b      	adds	r3, r7, r1
 8002bf8:	2205      	movs	r2, #5
 8002bfa:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	2202      	movs	r2, #2
 8002c00:	0019      	movs	r1, r3
 8002c02:	2060      	movs	r0, #96	@ 0x60
 8002c04:	f7ff fe6a 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c08:	23fa      	movs	r3, #250	@ 0xfa
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f7ff fd75 	bl	80026fc <delayUS>
		break;
 8002c12:	e05e      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 2: //2 byte datalength
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	0a1b      	lsrs	r3, r3, #8
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	240c      	movs	r4, #12
 8002c1c:	193b      	adds	r3, r7, r4
 8002c1e:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(0x3E, TX_RegData, 4);
 8002c20:	193b      	adds	r3, r7, r4
 8002c22:	2204      	movs	r2, #4
 8002c24:	0019      	movs	r1, r3
 8002c26:	203e      	movs	r0, #62	@ 0x3e
 8002c28:	f7ff fe58 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c2c:	23fa      	movs	r3, #250	@ 0xfa
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7ff fd63 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 4);
 8002c36:	193b      	adds	r3, r7, r4
 8002c38:	2104      	movs	r1, #4
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f7ff fdc1 	bl	80027c2 <Checksum>
 8002c40:	0003      	movs	r3, r0
 8002c42:	001a      	movs	r2, r3
 8002c44:	2114      	movs	r1, #20
 8002c46:	187b      	adds	r3, r7, r1
 8002c48:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of register address and data
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	2206      	movs	r2, #6
 8002c4e:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	2202      	movs	r2, #2
 8002c54:	0019      	movs	r1, r3
 8002c56:	2060      	movs	r0, #96	@ 0x60
 8002c58:	f7ff fe40 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c5c:	23fa      	movs	r3, #250	@ 0xfa
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7ff fd4b 	bl	80026fc <delayUS>
		break;
 8002c66:	e034      	b.n	8002cd2 <BQ769x2_SetRegister+0x16a>
	case 4: //4 byte datalength, Only used for CCGain and Capacity Gain
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	0a1b      	lsrs	r3, r3, #8
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	210c      	movs	r1, #12
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	70da      	strb	r2, [r3, #3]
		TX_RegData[4] = (reg_data >> 16) & 0xff;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	0c1b      	lsrs	r3, r3, #16
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	187b      	adds	r3, r7, r1
 8002c7c:	711a      	strb	r2, [r3, #4]
		TX_RegData[5] = (reg_data >> 24) & 0xff;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	0e1b      	lsrs	r3, r3, #24
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	187b      	adds	r3, r7, r1
 8002c86:	715a      	strb	r2, [r3, #5]
		I2C_WriteReg(0x3E, TX_RegData, 6);
 8002c88:	000c      	movs	r4, r1
 8002c8a:	187b      	adds	r3, r7, r1
 8002c8c:	2206      	movs	r2, #6
 8002c8e:	0019      	movs	r1, r3
 8002c90:	203e      	movs	r0, #62	@ 0x3e
 8002c92:	f7ff fe23 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002c96:	23fa      	movs	r3, #250	@ 0xfa
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f7ff fd2e 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 6);
 8002ca0:	193b      	adds	r3, r7, r4
 8002ca2:	2106      	movs	r1, #6
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7ff fd8c 	bl	80027c2 <Checksum>
 8002caa:	0003      	movs	r3, r0
 8002cac:	001a      	movs	r2, r3
 8002cae:	2114      	movs	r1, #20
 8002cb0:	187b      	adds	r3, r7, r1
 8002cb2:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x08; //combined length of register address and data
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2); // Write the checksum and length
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	2060      	movs	r0, #96	@ 0x60
 8002cc2:	f7ff fe0b 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002cc6:	23fa      	movs	r3, #250	@ 0xfa
 8002cc8:	00db      	lsls	r3, r3, #3
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f7ff fd16 	bl	80026fc <delayUS>
		break;
 8002cd0:	46c0      	nop			@ (mov r8, r8)
	}
	delayMS(2);
 8002cd2:	2002      	movs	r0, #2
 8002cd4:	f7ff fd28 	bl	8002728 <delayMS>
}
 8002cd8:	46c0      	nop			@ (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	b007      	add	sp, #28
 8002cde:	bd90      	pop	{r4, r7, pc}
 8002ce0:	0800c6a8 	.word	0x0800c6a8

08002ce4 <BQ769x2_CommandSubcommand>:

void BQ769x2_CommandSubcommand(uint16_t command) //For Command only Subcommands
// See the TRM or the BQ76952 header file for a full list of Command-only subcommands
{ //For DEEPSLEEP/SHUTDOWN subcommand you will need to call this function twice consecutively
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	0002      	movs	r2, r0
 8002cec:	1dbb      	adds	r3, r7, #6
 8002cee:	801a      	strh	r2, [r3, #0]

	uint8_t TX_Reg[2] = { 0x00, 0x00 };
 8002cf0:	210c      	movs	r1, #12
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002cf8:	1dbb      	adds	r3, r7, #6
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	187b      	adds	r3, r7, r1
 8002d00:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002d02:	1dbb      	adds	r3, r7, #6
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	705a      	strb	r2, [r3, #1]

	I2C_WriteReg(0x3E, TX_Reg, 2);
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	2202      	movs	r2, #2
 8002d14:	0019      	movs	r1, r3
 8002d16:	203e      	movs	r0, #62	@ 0x3e
 8002d18:	f7ff fde0 	bl	80028dc <I2C_WriteReg>
	delayMS(2);
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f7ff fd03 	bl	8002728 <delayMS>
}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b004      	add	sp, #16
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <BQ769x2_Subcommand>:
}

//read data from Subcommands. Max readback size is 16 bytes because of a bug that would cause CRC errors with readbacks longer than 16.
void BQ769x2_Subcommand(uint16_t command, uint16_t data, uint8_t type)
// See the TRM or the BQ76952 header file for a full list of Subcommands
{
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	0004      	movs	r4, r0
 8002d34:	0008      	movs	r0, r1
 8002d36:	0011      	movs	r1, r2
 8002d38:	1dbb      	adds	r3, r7, #6
 8002d3a:	1c22      	adds	r2, r4, #0
 8002d3c:	801a      	strh	r2, [r3, #0]
 8002d3e:	1d3b      	adds	r3, r7, #4
 8002d40:	1c02      	adds	r2, r0, #0
 8002d42:	801a      	strh	r2, [r3, #0]
 8002d44:	1cfb      	adds	r3, r7, #3
 8002d46:	1c0a      	adds	r2, r1, #0
 8002d48:	701a      	strb	r2, [r3, #0]
	//security keys and Manu_data writes dont work with this function (reading these commands works)
	//max readback size is 16 bytes i.e. DASTATUS, CUV/COV snapshot are not supported by this function
	uint8_t TX_Reg[4] = { 0x00, 0x00, 0x00, 0x00 };
 8002d4a:	210c      	movs	r1, #12
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002d52:	2308      	movs	r3, #8
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	2200      	movs	r2, #0
 8002d58:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002d5a:	1dbb      	adds	r3, r7, #6
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	187b      	adds	r3, r7, r1
 8002d62:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002d64:	1dbb      	adds	r3, r7, #6
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	0a1b      	lsrs	r3, r3, #8
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	187b      	adds	r3, r7, r1
 8002d70:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//read
 8002d72:	1cfb      	adds	r3, r7, #3
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d111      	bne.n	8002d9e <BQ769x2_Subcommand+0x72>
		I2C_WriteReg(0x3E, TX_Reg, 2);
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	0019      	movs	r1, r3
 8002d80:	203e      	movs	r0, #62	@ 0x3e
 8002d82:	f7ff fdab 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002d86:	23fa      	movs	r3, #250	@ 0xfa
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	f7ff fcb6 	bl	80026fc <delayUS>
		//I2C_BQ769x2_ReadReg(0x40, RX_32Byte, 32); //RX_32Byte is a global variable
		I2C_BQ769x2_ReadReg(0x40, RX_32Byte, 16); //more then 16 would cause CRC errors for a reason I didn't dig into, so I limit this to 16. This does mean that large data reads are not supported.
 8002d90:	4b33      	ldr	r3, [pc, #204]	@ (8002e60 <BQ769x2_Subcommand+0x134>)
 8002d92:	2210      	movs	r2, #16
 8002d94:	0019      	movs	r1, r3
 8002d96:	2040      	movs	r0, #64	@ 0x40
 8002d98:	f7ff fe2a 	bl	80029f0 <I2C_BQ769x2_ReadReg>
 8002d9c:	e058      	b.n	8002e50 <BQ769x2_Subcommand+0x124>
	} else if (type == W) {
 8002d9e:	1cfb      	adds	r3, r7, #3
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d124      	bne.n	8002df0 <BQ769x2_Subcommand+0xc4>
		//FET_Control, REG12_Control
		TX_Reg[2] = data & 0xff;
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	240c      	movs	r4, #12
 8002dae:	193b      	adds	r3, r7, r4
 8002db0:	709a      	strb	r2, [r3, #2]
		I2C_WriteReg(0x3E, TX_Reg, 3);
 8002db2:	193b      	adds	r3, r7, r4
 8002db4:	2203      	movs	r2, #3
 8002db6:	0019      	movs	r1, r3
 8002db8:	203e      	movs	r0, #62	@ 0x3e
 8002dba:	f7ff fd8f 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002dbe:	23fa      	movs	r3, #250	@ 0xfa
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7ff fc9a 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 3);
 8002dc8:	193b      	adds	r3, r7, r4
 8002dca:	2103      	movs	r1, #3
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7ff fcf8 	bl	80027c2 <Checksum>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	001a      	movs	r2, r3
 8002dd6:	2108      	movs	r1, #8
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of registers address and data
 8002ddc:	187b      	adds	r3, r7, r1
 8002dde:	2205      	movs	r2, #5
 8002de0:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2);
 8002de2:	187b      	adds	r3, r7, r1
 8002de4:	2202      	movs	r2, #2
 8002de6:	0019      	movs	r1, r3
 8002de8:	2060      	movs	r0, #96	@ 0x60
 8002dea:	f7ff fd77 	bl	80028dc <I2C_WriteReg>
 8002dee:	e02f      	b.n	8002e50 <BQ769x2_Subcommand+0x124>
	} else if (type == W2) { //write data with 2 bytes
 8002df0:	1cfb      	adds	r3, r7, #3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d12b      	bne.n	8002e50 <BQ769x2_Subcommand+0x124>
		//CB_Active_Cells, CB_SET_LVL
		TX_Reg[2] = data & 0xff;
 8002df8:	1d3b      	adds	r3, r7, #4
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	210c      	movs	r1, #12
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	709a      	strb	r2, [r3, #2]
		TX_Reg[3] = (data >> 8) & 0xff;
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	0a1b      	lsrs	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(0x3E, TX_Reg, 4);
 8002e12:	000c      	movs	r4, r1
 8002e14:	187b      	adds	r3, r7, r1
 8002e16:	2204      	movs	r2, #4
 8002e18:	0019      	movs	r1, r3
 8002e1a:	203e      	movs	r0, #62	@ 0x3e
 8002e1c:	f7ff fd5e 	bl	80028dc <I2C_WriteReg>
		delayUS(1000);
 8002e20:	23fa      	movs	r3, #250	@ 0xfa
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	0018      	movs	r0, r3
 8002e26:	f7ff fc69 	bl	80026fc <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 4);
 8002e2a:	193b      	adds	r3, r7, r4
 8002e2c:	2104      	movs	r1, #4
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7ff fcc7 	bl	80027c2 <Checksum>
 8002e34:	0003      	movs	r3, r0
 8002e36:	001a      	movs	r2, r3
 8002e38:	2108      	movs	r1, #8
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of registers address and data
 8002e3e:	187b      	adds	r3, r7, r1
 8002e40:	2206      	movs	r2, #6
 8002e42:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(0x60, TX_Buffer, 2);
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	2202      	movs	r2, #2
 8002e48:	0019      	movs	r1, r3
 8002e4a:	2060      	movs	r0, #96	@ 0x60
 8002e4c:	f7ff fd46 	bl	80028dc <I2C_WriteReg>
	}
	delayMS(2);
 8002e50:	2002      	movs	r0, #2
 8002e52:	f7ff fc69 	bl	8002728 <delayMS>
}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b005      	add	sp, #20
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	200003a4 	.word	0x200003a4

08002e64 <BQ769x2_DirectCommand>:

void BQ769x2_DirectCommand(uint8_t command, uint16_t data, uint8_t type)
// See the TRM or the BQ76952 header file for a full list of Direct Commands
{	//type: R = read, W = write
 8002e64:	b590      	push	{r4, r7, lr}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	0004      	movs	r4, r0
 8002e6c:	0008      	movs	r0, r1
 8002e6e:	0011      	movs	r1, r2
 8002e70:	1dfb      	adds	r3, r7, #7
 8002e72:	1c22      	adds	r2, r4, #0
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	1d3b      	adds	r3, r7, #4
 8002e78:	1c02      	adds	r2, r0, #0
 8002e7a:	801a      	strh	r2, [r3, #0]
 8002e7c:	1dbb      	adds	r3, r7, #6
 8002e7e:	1c0a      	adds	r2, r1, #0
 8002e80:	701a      	strb	r2, [r3, #0]
	uint8_t TX_data[2] = { 0x00, 0x00 };
 8002e82:	210c      	movs	r1, #12
 8002e84:	187b      	adds	r3, r7, r1
 8002e86:	2200      	movs	r2, #0
 8002e88:	801a      	strh	r2, [r3, #0]

	//little endian format
	TX_data[0] = data & 0xff;
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	187b      	adds	r3, r7, r1
 8002e92:	701a      	strb	r2, [r3, #0]
	TX_data[1] = (data >> 8) & 0xff;
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//Read
 8002ea2:	1dbb      	adds	r3, r7, #6
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10b      	bne.n	8002ec2 <BQ769x2_DirectCommand+0x5e>
		I2C_BQ769x2_ReadReg(command, RX_data, 2); //RX_data is a global variable
 8002eaa:	4910      	ldr	r1, [pc, #64]	@ (8002eec <BQ769x2_DirectCommand+0x88>)
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f7ff fd9c 	bl	80029f0 <I2C_BQ769x2_ReadReg>
		delayUS(2000);
 8002eb8:	23fa      	movs	r3, #250	@ 0xfa
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f7ff fc1d 	bl	80026fc <delayUS>
	}
	if (type == W) { //write
 8002ec2:	1dbb      	adds	r3, r7, #6
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d10c      	bne.n	8002ee4 <BQ769x2_DirectCommand+0x80>
		//Control_status, alarm_status, alarm_enable all 2 bytes long
		I2C_WriteReg(command, TX_data, 2);
 8002eca:	230c      	movs	r3, #12
 8002ecc:	18f9      	adds	r1, r7, r3
 8002ece:	1dfb      	adds	r3, r7, #7
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f7ff fd01 	bl	80028dc <I2C_WriteReg>
		delayUS(2000);
 8002eda:	23fa      	movs	r3, #250	@ 0xfa
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7ff fc0c 	bl	80026fc <delayUS>
	}
}
 8002ee4:	46c0      	nop			@ (mov r8, r8)
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b005      	add	sp, #20
 8002eea:	bd90      	pop	{r4, r7, pc}
 8002eec:	200003a0 	.word	0x200003a0

08002ef0 <BQ769x2_ReadUnsignedRegister>:



uint16_t BQ769x2_ReadUnsignedRegister(uint16_t reg_addr, uint8_t count) {
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	1dbb      	adds	r3, r7, #6
 8002efa:	801a      	strh	r2, [r3, #0]
 8002efc:	1d7b      	adds	r3, r7, #5
 8002efe:	1c0a      	adds	r2, r1, #0
 8002f00:	701a      	strb	r2, [r3, #0]
	// Read Unsigned Register of 1 or 2 byte length
	BQ769x2_Subcommand(reg_addr, 0x00, R);
 8002f02:	1dbb      	adds	r3, r7, #6
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7ff ff0e 	bl	8002d2c <BQ769x2_Subcommand>
	switch (count) {
 8002f10:	1d7b      	adds	r3, r7, #5
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d002      	beq.n	8002f1e <BQ769x2_ReadUnsignedRegister+0x2e>
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d003      	beq.n	8002f24 <BQ769x2_ReadUnsignedRegister+0x34>
 8002f1c:	e00b      	b.n	8002f36 <BQ769x2_ReadUnsignedRegister+0x46>
	case 1:
		return RX_32Byte[0];
 8002f1e:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	e009      	b.n	8002f38 <BQ769x2_ReadUnsignedRegister+0x48>
	case 2:
		return (RX_32Byte[1] * 256 + RX_32Byte[0]);
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	4a04      	ldr	r2, [pc, #16]	@ (8002f40 <BQ769x2_ReadUnsignedRegister+0x50>)
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	189b      	adds	r3, r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	e000      	b.n	8002f38 <BQ769x2_ReadUnsignedRegister+0x48>
	}
	return 0;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b002      	add	sp, #8
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	200003a4 	.word	0x200003a4

08002f44 <BQ769x2_ReadBatteryStatus>:
		}
		tries++;
	}
}

void BQ769x2_ReadBatteryStatus() {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
	// Read Battery Status with DirectCommand
	// This shows which primary protections have been triggered
	BQ769x2_DirectCommand(BatteryStatus, 0x00, R);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	2012      	movs	r0, #18
 8002f4e:	f7ff ff89 	bl	8002e64 <BQ769x2_DirectCommand>
	value_BatteryStatus = (RX_data[1] * 256 + RX_data[0]);
 8002f52:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <BQ769x2_ReadBatteryStatus+0x28>)
 8002f54:	785b      	ldrb	r3, [r3, #1]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4a04      	ldr	r2, [pc, #16]	@ (8002f6c <BQ769x2_ReadBatteryStatus+0x28>)
 8002f5c:	7812      	ldrb	r2, [r2, #0]
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <BQ769x2_ReadBatteryStatus+0x2c>)
 8002f64:	801a      	strh	r2, [r3, #0]
}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	200003a0 	.word	0x200003a0
 8002f70:	20000406 	.word	0x20000406

08002f74 <BQ769x2_Configure>:
	// Read Device Number with SubCommand
	BQ769x2_Subcommand(DEVICE_NUMBER, 0x00, R);
	return (RX_32Byte[1] * 256 + RX_32Byte[0]);
}

void BQ769x2_Configure() {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
	// Configures all parameters in device RAM

	// Enter CONFIGUPDATE mode (Subcommand 0x0090) - It is required to be in CONFIG_UPDATE mode to program the device RAM settings
	BQ769x2_CommandSubcommand(SET_CFGUPDATE);
 8002f78:	2090      	movs	r0, #144	@ 0x90
 8002f7a:	f7ff feb3 	bl	8002ce4 <BQ769x2_CommandSubcommand>

	delayUS(2000);
 8002f7e:	23fa      	movs	r3, #250	@ 0xfa
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff fbba 	bl	80026fc <delayUS>
	 * BIT 6 - 0 for default ADC speed
	 * BIT 5/4 - 10 for quarter speed measurements during balancing, increases balancing power
	 * BIT 3-2 - 00 for standard loop ADC loop speed
	 * BIT 1-0 - 10 for default coulomb counter conversion speed
	 */
	BQ769x2_SetRegister(PowerConfig, 0b0010110010100010, 2);
 8002f88:	49c7      	ldr	r1, [pc, #796]	@ (80032a8 <BQ769x2_Configure+0x334>)
 8002f8a:	4bc8      	ldr	r3, [pc, #800]	@ (80032ac <BQ769x2_Configure+0x338>)
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f7ff fdea 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(FETOptions, 0x0D, 1); //device may not turn FETs on autonomously unless allowed to do so. Important because the STM32 is the only thing that can turn the pack off.
 8002f94:	4bc6      	ldr	r3, [pc, #792]	@ (80032b0 <BQ769x2_Configure+0x33c>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	210d      	movs	r1, #13
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff fde4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(REG0Config, 0x01, 1); // 'REG0 Config' - set REG0_EN bit to enable pre-regulator
 8002fa0:	4bc4      	ldr	r3, [pc, #784]	@ (80032b4 <BQ769x2_Configure+0x340>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7ff fdde 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(REG12Config, 0x0D, 1); // 'REG12 Config' - Enable REG1 with 3.3V output (0x0D for 3.3V and disable REG2 as not used
 8002fac:	4bc2      	ldr	r3, [pc, #776]	@ (80032b8 <BQ769x2_Configure+0x344>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	210d      	movs	r1, #13
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7ff fdd8 	bl	8002b68 <BQ769x2_SetRegister>

	/* MFG status - keep chip in FULLACCESS, but set FETs to autonomous mode and enable permanent fail*/
	BQ769x2_SetRegister(MfgStatusInit, 0b0000000001010000, 2); //autonomous mode and enable permanent fail
 8002fb8:	4bc0      	ldr	r3, [pc, #768]	@ (80032bc <BQ769x2_Configure+0x348>)
 8002fba:	2202      	movs	r2, #2
 8002fbc:	2150      	movs	r1, #80	@ 0x50
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f7ff fdd2 	bl	8002b68 <BQ769x2_SetRegister>

	/* Pin Function Configs */
	BQ769x2_SetRegister(DFETOFFPinConfig, 0b10000010, 1); // Set DFETOFF pin to control BOTH DSG FET - 0x92FB = 0x42 (set to 0x00 to disable)
 8002fc4:	4bbe      	ldr	r3, [pc, #760]	@ (80032c0 <BQ769x2_Configure+0x34c>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	2182      	movs	r1, #130	@ 0x82
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f7ff fdcc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CFETOFFPinConfig, 0b10000010, 1); // Set CFETOFF pin to control BOTH CHG FET - 0x92FA = 0x42 (set to 0x00 to disable). Configures as ALT function, active-low, individual control
 8002fd0:	4bbc      	ldr	r3, [pc, #752]	@ (80032c4 <BQ769x2_Configure+0x350>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	2182      	movs	r1, #130	@ 0x82
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f7ff fdc6 	bl	8002b68 <BQ769x2_SetRegister>
	//OPT3:1 to use REG1 to drive rising edge
	//OPT2:0 for no pull-up to reg1
	//OPT1:0
	//OPT0:1 weak pull-down enabled
	//FXN1/FXN0: 10 for alert
	BQ769x2_SetRegister(ALERTPinConfig, 0b00100110, 1);
 8002fdc:	4bba      	ldr	r3, [pc, #744]	@ (80032c8 <BQ769x2_Configure+0x354>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	2126      	movs	r1, #38	@ 0x26
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff fdc0 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TS1Config, 0x07, 1); // Set TS1 to measure Cell Temperature - 0x92FD = 0x07
 8002fe8:	4bb8      	ldr	r3, [pc, #736]	@ (80032cc <BQ769x2_Configure+0x358>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	2107      	movs	r1, #7
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f7ff fdba 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TS3Config, 0x07, 1); // Set TS3 to measure Cell Temperature - 0x74
 8002ff4:	4bb6      	ldr	r3, [pc, #728]	@ (80032d0 <BQ769x2_Configure+0x35c>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	2107      	movs	r1, #7
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f7ff fdb4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(HDQPinConfig, 0x07, 1); // Set HDQ pin to measure Cell temperature
 8003000:	2393      	movs	r3, #147	@ 0x93
 8003002:	021b      	lsls	r3, r3, #8
 8003004:	2201      	movs	r2, #1
 8003006:	2107      	movs	r1, #7
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff fdad 	bl	8002b68 <BQ769x2_SetRegister>

	/* Alarm Configuration - what can pull the ALERT pin high */
	// 'Default Alarm Mask' - only use the FULLSCAN bit - this will be set to trigger the ALERT pin to wake from DEEPSLEEP
	BQ769x2_SetRegister(DefaultAlarmMask, 0x0080, 2);
 800300e:	4bb1      	ldr	r3, [pc, #708]	@ (80032d4 <BQ769x2_Configure+0x360>)
 8003010:	2202      	movs	r2, #2
 8003012:	2180      	movs	r1, #128	@ 0x80
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff fda7 	bl	8002b68 <BQ769x2_SetRegister>

	/* Current measurement */
	BQ769x2_SetRegister(CCGain, FloatToUInt((float) 0.75684), 4); // 7.5684/R_sense(mOhm) = 7.5684/10 = 7.76
 800301a:	4baf      	ldr	r3, [pc, #700]	@ (80032d8 <BQ769x2_Configure+0x364>)
 800301c:	1c18      	adds	r0, r3, #0
 800301e:	f7ff fbc6 	bl	80027ae <FloatToUInt>
 8003022:	0003      	movs	r3, r0
 8003024:	48ad      	ldr	r0, [pc, #692]	@ (80032dc <BQ769x2_Configure+0x368>)
 8003026:	2204      	movs	r2, #4
 8003028:	0019      	movs	r1, r3
 800302a:	f7ff fd9d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CapacityGain, FloatToUInt((float) 225736.32), 4); // CC Gain * 298261.6178 = = 7.5684/10 * 298261.6178 = 225736.32
 800302e:	4bac      	ldr	r3, [pc, #688]	@ (80032e0 <BQ769x2_Configure+0x36c>)
 8003030:	1c18      	adds	r0, r3, #0
 8003032:	f7ff fbbc 	bl	80027ae <FloatToUInt>
 8003036:	0003      	movs	r3, r0
 8003038:	48aa      	ldr	r0, [pc, #680]	@ (80032e4 <BQ769x2_Configure+0x370>)
 800303a:	2204      	movs	r2, #4
 800303c:	0019      	movs	r1, r3
 800303e:	f7ff fd93 	bl	8002b68 <BQ769x2_SetRegister>
	 *
	 bestA [A1 A2 A3 A4 A5] =  [-22175  31696 -16652  31696 4029]
	 bestB [B1 B2 B3 B4] =  [-23835  20738 -8470  4596]
	 Adc0 = 11703
	 */
	BQ769x2_SetRegister(T18kCoeffa1, (int16_t) -22175, 2);
 8003042:	49a9      	ldr	r1, [pc, #676]	@ (80032e8 <BQ769x2_Configure+0x374>)
 8003044:	4ba9      	ldr	r3, [pc, #676]	@ (80032ec <BQ769x2_Configure+0x378>)
 8003046:	2202      	movs	r2, #2
 8003048:	0018      	movs	r0, r3
 800304a:	f7ff fd8d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa2, (int16_t) 31696, 2);
 800304e:	49a8      	ldr	r1, [pc, #672]	@ (80032f0 <BQ769x2_Configure+0x37c>)
 8003050:	4ba8      	ldr	r3, [pc, #672]	@ (80032f4 <BQ769x2_Configure+0x380>)
 8003052:	2202      	movs	r2, #2
 8003054:	0018      	movs	r0, r3
 8003056:	f7ff fd87 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa3, (int16_t) -16652, 2);
 800305a:	49a7      	ldr	r1, [pc, #668]	@ (80032f8 <BQ769x2_Configure+0x384>)
 800305c:	4ba7      	ldr	r3, [pc, #668]	@ (80032fc <BQ769x2_Configure+0x388>)
 800305e:	2202      	movs	r2, #2
 8003060:	0018      	movs	r0, r3
 8003062:	f7ff fd81 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa4, (int16_t) 31696, 2);
 8003066:	49a2      	ldr	r1, [pc, #648]	@ (80032f0 <BQ769x2_Configure+0x37c>)
 8003068:	4ba5      	ldr	r3, [pc, #660]	@ (8003300 <BQ769x2_Configure+0x38c>)
 800306a:	2202      	movs	r2, #2
 800306c:	0018      	movs	r0, r3
 800306e:	f7ff fd7b 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffa5, (int16_t) 4029, 2);
 8003072:	49a4      	ldr	r1, [pc, #656]	@ (8003304 <BQ769x2_Configure+0x390>)
 8003074:	4ba4      	ldr	r3, [pc, #656]	@ (8003308 <BQ769x2_Configure+0x394>)
 8003076:	2202      	movs	r2, #2
 8003078:	0018      	movs	r0, r3
 800307a:	f7ff fd75 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb1, (int16_t) -23835, 2);
 800307e:	49a3      	ldr	r1, [pc, #652]	@ (800330c <BQ769x2_Configure+0x398>)
 8003080:	4ba3      	ldr	r3, [pc, #652]	@ (8003310 <BQ769x2_Configure+0x39c>)
 8003082:	2202      	movs	r2, #2
 8003084:	0018      	movs	r0, r3
 8003086:	f7ff fd6f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb2, (int16_t) 20738, 2);
 800308a:	49a2      	ldr	r1, [pc, #648]	@ (8003314 <BQ769x2_Configure+0x3a0>)
 800308c:	4ba2      	ldr	r3, [pc, #648]	@ (8003318 <BQ769x2_Configure+0x3a4>)
 800308e:	2202      	movs	r2, #2
 8003090:	0018      	movs	r0, r3
 8003092:	f7ff fd69 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb3, (int16_t) -8470, 2);
 8003096:	49a1      	ldr	r1, [pc, #644]	@ (800331c <BQ769x2_Configure+0x3a8>)
 8003098:	4ba1      	ldr	r3, [pc, #644]	@ (8003320 <BQ769x2_Configure+0x3ac>)
 800309a:	2202      	movs	r2, #2
 800309c:	0018      	movs	r0, r3
 800309e:	f7ff fd63 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kCoeffb4, (int16_t) 4596, 2);
 80030a2:	49a0      	ldr	r1, [pc, #640]	@ (8003324 <BQ769x2_Configure+0x3b0>)
 80030a4:	4ba0      	ldr	r3, [pc, #640]	@ (8003328 <BQ769x2_Configure+0x3b4>)
 80030a6:	2202      	movs	r2, #2
 80030a8:	0018      	movs	r0, r3
 80030aa:	f7ff fd5d 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(T18kAdc0, (int16_t) 11703, 2);
 80030ae:	499f      	ldr	r1, [pc, #636]	@ (800332c <BQ769x2_Configure+0x3b8>)
 80030b0:	4b9f      	ldr	r3, [pc, #636]	@ (8003330 <BQ769x2_Configure+0x3bc>)
 80030b2:	2202      	movs	r2, #2
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff fd57 	bl	8002b68 <BQ769x2_SetRegister>

	/* Protections Config */
	BQ769x2_SetRegister(VCellMode, ACTIVE_CELLS, 2); //Faraday BMS = 0xAAFF for 12 cells. See schematic
 80030ba:	499e      	ldr	r1, [pc, #632]	@ (8003334 <BQ769x2_Configure+0x3c0>)
 80030bc:	4b9e      	ldr	r3, [pc, #632]	@ (8003338 <BQ769x2_Configure+0x3c4>)
 80030be:	2202      	movs	r2, #2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff fd51 	bl	8002b68 <BQ769x2_SetRegister>

	// Enable protections in 'Enabled Protections A' 0x9261 = 0xBC
	// Enables SCD (short-circuit), OCD1 (over-current in discharge), OCC (over-current in charge),
	// COV (over-voltage), CUV (under-voltage)
	//BQ769x2_SetRegister(EnabledProtectionsA, 0xBC, 1);
	BQ769x2_SetRegister(EnabledProtectionsA, 0b10111100, 1);
 80030c6:	4b9d      	ldr	r3, [pc, #628]	@ (800333c <BQ769x2_Configure+0x3c8>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	21bc      	movs	r1, #188	@ 0xbc
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fd4b 	bl	8002b68 <BQ769x2_SetRegister>

	// Enable all protections in 'Enabled Protections B' 0x9262 = 0xF7
	// Enables OTF (over-temperature FET), OTINT (internal over-temperature), OTD (over-temperature in discharge),
	// OTC (over-temperature in charge), UTINT (internal under-temperature), UTD (under-temperature in discharge), UTC (under-temperature in charge)
	BQ769x2_SetRegister(EnabledProtectionsB, 0b01110111, 1);
 80030d2:	4b9b      	ldr	r3, [pc, #620]	@ (8003340 <BQ769x2_Configure+0x3cc>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	2177      	movs	r1, #119	@ 0x77
 80030d8:	0018      	movs	r0, r3
 80030da:	f7ff fd45 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(UTCThreshold, (signed char) 5, 1); // Set undertemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 80030de:	4b99      	ldr	r3, [pc, #612]	@ (8003344 <BQ769x2_Configure+0x3d0>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	2105      	movs	r1, #5
 80030e4:	0018      	movs	r0, r3
 80030e6:	f7ff fd3f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(UTDThreshold, (signed char) -10, 1); // Set undertemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 80030ea:	230a      	movs	r3, #10
 80030ec:	425b      	negs	r3, r3
 80030ee:	4896      	ldr	r0, [pc, #600]	@ (8003348 <BQ769x2_Configure+0x3d4>)
 80030f0:	2201      	movs	r2, #1
 80030f2:	0019      	movs	r1, r3
 80030f4:	f7ff fd38 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OTCThreshold, (signed char) 40, 1); // Set overtemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 80030f8:	4b94      	ldr	r3, [pc, #592]	@ (800334c <BQ769x2_Configure+0x3d8>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	2128      	movs	r1, #40	@ 0x28
 80030fe:	0018      	movs	r0, r3
 8003100:	f7ff fd32 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OTDThreshold, (signed char) 55, 1); // Set overtemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 8003104:	4b92      	ldr	r3, [pc, #584]	@ (8003350 <BQ769x2_Configure+0x3dc>)
 8003106:	2201      	movs	r2, #1
 8003108:	2137      	movs	r1, #55	@ 0x37
 800310a:	0018      	movs	r0, r3
 800310c:	f7ff fd2c 	bl	8002b68 <BQ769x2_SetRegister>

	/*Set Permanent Fail for SUV and SOV*/
	BQ769x2_SetRegister(SUVThreshold,1900,2); //0x92CB - set safety undervoltage threshold to 1.9V
 8003110:	4990      	ldr	r1, [pc, #576]	@ (8003354 <BQ769x2_Configure+0x3e0>)
 8003112:	4b91      	ldr	r3, [pc, #580]	@ (8003358 <BQ769x2_Configure+0x3e4>)
 8003114:	2202      	movs	r2, #2
 8003116:	0018      	movs	r0, r3
 8003118:	f7ff fd26 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SOVThreshold,4500,2); //0x92CE - set safety overvoltage threshold to 4.5V
 800311c:	498f      	ldr	r1, [pc, #572]	@ (800335c <BQ769x2_Configure+0x3e8>)
 800311e:	4b90      	ldr	r3, [pc, #576]	@ (8003360 <BQ769x2_Configure+0x3ec>)
 8003120:	2202      	movs	r2, #2
 8003122:	0018      	movs	r0, r3
 8003124:	f7ff fd20 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(EnabledPFA,0b00000011,1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 8003128:	4b8e      	ldr	r3, [pc, #568]	@ (8003364 <BQ769x2_Configure+0x3f0>)
 800312a:	2201      	movs	r2, #1
 800312c:	2103      	movs	r1, #3
 800312e:	0018      	movs	r0, r3
 8003130:	f7ff fd1a 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(EnabledPFD,0b00000001,1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 8003134:	4b8c      	ldr	r3, [pc, #560]	@ (8003368 <BQ769x2_Configure+0x3f4>)
 8003136:	2201      	movs	r2, #1
 8003138:	2101      	movs	r1, #1
 800313a:	0018      	movs	r0, r3
 800313c:	f7ff fd14 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(TOSSThreshold,240,2); //enable permanent fail if top of stack voltage deviates from cell voltages added up by 240*12 = 2.8V
 8003140:	4b8a      	ldr	r3, [pc, #552]	@ (800336c <BQ769x2_Configure+0x3f8>)
 8003142:	2202      	movs	r2, #2
 8003144:	21f0      	movs	r1, #240	@ 0xf0
 8003146:	0018      	movs	r0, r3
 8003148:	f7ff fd0e 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ProtectionConfiguration,0x02,2); //Set Permanent Fail to turn FETs off only. Assume that idle will take care of DEEPSLEEP
 800314c:	4b88      	ldr	r3, [pc, #544]	@ (8003370 <BQ769x2_Configure+0x3fc>)
 800314e:	2202      	movs	r2, #2
 8003150:	2102      	movs	r1, #2
 8003152:	0018      	movs	r0, r3
 8003154:	f7ff fd08 	bl	8002b68 <BQ769x2_SetRegister>

	//BQ769x2_SetRegister(CHGFETProtectionsA,0b00001000,1); //Protection subsystem only disables CHG on COV. Should be on by default
	//BQ769x2_SetRegister(DSGFETProtectionsA,0b00000100,1); //Protection subsystem only disables DSG on CUV. Should be on by default

	/* Balancing Configuration - leaving defaults for deltas (>40mV to start, <20mV to stop*/
	BQ769x2_SetRegister(BalancingConfiguration, 0b00000011, 1); //Set balancing to autonomously operate while in RELAX and CHARGE configurations. Sleep is disabled.
 8003158:	4b86      	ldr	r3, [pc, #536]	@ (8003374 <BQ769x2_Configure+0x400>)
 800315a:	2201      	movs	r2, #1
 800315c:	2103      	movs	r1, #3
 800315e:	0018      	movs	r0, r3
 8003160:	f7ff fd02 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMaxCells, 3, 1); //0x933A  - set maximum number of cells that may balance at once. Contributes to thermal limit of BQ chip
 8003164:	4b84      	ldr	r3, [pc, #528]	@ (8003378 <BQ769x2_Configure+0x404>)
 8003166:	2201      	movs	r2, #1
 8003168:	2103      	movs	r1, #3
 800316a:	0018      	movs	r0, r3
 800316c:	f7ff fcfc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinDeltaCharge, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in CHARGE to 15mV
 8003170:	4b82      	ldr	r3, [pc, #520]	@ (800337c <BQ769x2_Configure+0x408>)
 8003172:	2201      	movs	r2, #1
 8003174:	2119      	movs	r1, #25
 8003176:	0018      	movs	r0, r3
 8003178:	f7ff fcf6 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinDeltaRelax, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in RELAX to 15mV
 800317c:	4b80      	ldr	r3, [pc, #512]	@ (8003380 <BQ769x2_Configure+0x40c>)
 800317e:	2201      	movs	r2, #1
 8003180:	2119      	movs	r1, #25
 8003182:	0018      	movs	r0, r3
 8003184:	f7ff fcf0 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceStopDeltaCharge, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in CHARGE to 15mV
 8003188:	4b7e      	ldr	r3, [pc, #504]	@ (8003384 <BQ769x2_Configure+0x410>)
 800318a:	2201      	movs	r2, #1
 800318c:	210f      	movs	r1, #15
 800318e:	0018      	movs	r0, r3
 8003190:	f7ff fcea 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceStopDeltaRelax, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in RELAX to 15mV
 8003194:	4b7c      	ldr	r3, [pc, #496]	@ (8003388 <BQ769x2_Configure+0x414>)
 8003196:	2201      	movs	r2, #1
 8003198:	210f      	movs	r1, #15
 800319a:	0018      	movs	r0, r3
 800319c:	f7ff fce4 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinCellVCharge, (int16_t) 0x0E74, 2); //0x933B -Minimum voltage at which cells start balancing. Set to 3700mV for now
 80031a0:	497a      	ldr	r1, [pc, #488]	@ (800338c <BQ769x2_Configure+0x418>)
 80031a2:	4b7b      	ldr	r3, [pc, #492]	@ (8003390 <BQ769x2_Configure+0x41c>)
 80031a4:	2202      	movs	r2, #2
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7ff fcde 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CellBalanceMinCellVRelax, (int16_t) 0x0E74, 2); //0x933F -Minimum voltage at which cells start balancing. Set to 3700mV for now
 80031ac:	4977      	ldr	r1, [pc, #476]	@ (800338c <BQ769x2_Configure+0x418>)
 80031ae:	4b79      	ldr	r3, [pc, #484]	@ (8003394 <BQ769x2_Configure+0x420>)
 80031b0:	2202      	movs	r2, #2
 80031b2:	0018      	movs	r0, r3
 80031b4:	f7ff fcd8 	bl	8002b68 <BQ769x2_SetRegister>

	/*Over and Under Voltage configuration*/
	BQ769x2_SetRegister(CUVThreshold, 0x34, 1); //CUV (under-voltage) Threshold - 0x9275 = 0x34 (2631 mV) this value multiplied by 50.6mV = 2631mV
 80031b8:	4b77      	ldr	r3, [pc, #476]	@ (8003398 <BQ769x2_Configure+0x424>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	2134      	movs	r1, #52	@ 0x34
 80031be:	0018      	movs	r0, r3
 80031c0:	f7ff fcd2 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(COVThreshold, 0x53, 1); //COV (over-voltage) Threshold - 0x9278 = 0x53 (4199 mV) this value multiplied by 50.6mV = 4199mV
 80031c4:	4b75      	ldr	r3, [pc, #468]	@ (800339c <BQ769x2_Configure+0x428>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	2153      	movs	r1, #83	@ 0x53
 80031ca:	0018      	movs	r0, r3
 80031cc:	f7ff fccc 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ShutdownCellVoltage, 0x0960, 2); // Shutdown 0x923F - enter SHUTDOWN when below this cell voltage to minimize power draw . Set to 2400mV
 80031d0:	2396      	movs	r3, #150	@ 0x96
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	4872      	ldr	r0, [pc, #456]	@ (80033a0 <BQ769x2_Configure+0x42c>)
 80031d6:	2202      	movs	r2, #2
 80031d8:	0019      	movs	r1, r3
 80031da:	f7ff fcc5 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ShutdownStackVoltage, 0x0AC8, 2); //ShutdownStackVoltage 0x9241 - enter SHUTDOWn when the stack is below this voltage - set to 2300mV/cell -> 2760*10mV
 80031de:	4971      	ldr	r1, [pc, #452]	@ (80033a4 <BQ769x2_Configure+0x430>)
 80031e0:	4b71      	ldr	r3, [pc, #452]	@ (80033a8 <BQ769x2_Configure+0x434>)
 80031e2:	2202      	movs	r2, #2
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7ff fcbf 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(CUVRecoveryHysteresis, 0x04, 1); //CUVRecoveryHystersis 0x927B - hysteresis value after COV - set to 200mV -> 4* 50.6mV = 202.4mV
 80031ea:	4b70      	ldr	r3, [pc, #448]	@ (80033ac <BQ769x2_Configure+0x438>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	2104      	movs	r1, #4
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7ff fcb9 	bl	8002b68 <BQ769x2_SetRegister>

	/*Definitions of charge and discharge*/
	BQ769x2_SetRegister(DsgCurrentThreshold, 0x64, 2); //0x9310   Set definition of discharge in mA. 100mA. Balancing happens when current is above the negative of this current.
 80031f6:	4b6e      	ldr	r3, [pc, #440]	@ (80033b0 <BQ769x2_Configure+0x43c>)
 80031f8:	2202      	movs	r2, #2
 80031fa:	2164      	movs	r1, #100	@ 0x64
 80031fc:	0018      	movs	r0, r3
 80031fe:	f7ff fcb3 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(ChgCurrentThreshold, 0x32, 2); //0x9312  Set definition of charge in mA. 50mA Balancing happens in charge when above this current
 8003202:	4b6c      	ldr	r3, [pc, #432]	@ (80033b4 <BQ769x2_Configure+0x440>)
 8003204:	2202      	movs	r2, #2
 8003206:	2132      	movs	r1, #50	@ 0x32
 8003208:	0018      	movs	r0, r3
 800320a:	f7ff fcad 	bl	8002b68 <BQ769x2_SetRegister>

	/*Charge current limit*/
	BQ769x2_SetRegister(OCCThreshold, 0x0F, 1); //OCC (over-current in charge) Threshold - 0x9280 = 0x05 (30mV = 3A across 10mOhm sense resistor) Units in 2mV
 800320e:	4b6a      	ldr	r3, [pc, #424]	@ (80033b8 <BQ769x2_Configure+0x444>)
 8003210:	2201      	movs	r2, #1
 8003212:	210f      	movs	r1, #15
 8003214:	0018      	movs	r0, r3
 8003216:	f7ff fca7 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCCDelay, 0x1E, 1); //OCC Delay (over current in charge delay) - 0x9281 = 0x0D (around 100ms)
 800321a:	4b68      	ldr	r3, [pc, #416]	@ (80033bc <BQ769x2_Configure+0x448>)
 800321c:	2201      	movs	r2, #1
 800321e:	211e      	movs	r1, #30
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff fca1 	bl	8002b68 <BQ769x2_SetRegister>

	/*Overcurrent in Discharge Config*/
	BQ769x2_SetRegister(OCD1Threshold, 0x7D, 1); //OCD1 "fast"Threshold - 0x9282 = 0x62 (250 mV = -25A across 10mOhm sense resistor) units of 2mV
 8003226:	4b66      	ldr	r3, [pc, #408]	@ (80033c0 <BQ769x2_Configure+0x44c>)
 8003228:	2201      	movs	r2, #1
 800322a:	217d      	movs	r1, #125	@ 0x7d
 800322c:	0018      	movs	r0, r3
 800322e:	f7ff fc9b 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD1Delay, 0x04, 1); //OCD1 Delay- 0x9283 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + setting) = 20ms.
 8003232:	4b64      	ldr	r3, [pc, #400]	@ (80033c4 <BQ769x2_Configure+0x450>)
 8003234:	2201      	movs	r2, #1
 8003236:	2104      	movs	r1, #4
 8003238:	0018      	movs	r0, r3
 800323a:	f7ff fc95 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(OCD2Threshold, 0x64, 1); //OCD1 Threshold - 0x9284 = (0x50 * 20 mV = 20A across 10mOhm sense resistor) units of 2mV
 800323e:	4b62      	ldr	r3, [pc, #392]	@ (80033c8 <BQ769x2_Configure+0x454>)
 8003240:	2201      	movs	r2, #1
 8003242:	2164      	movs	r1, #100	@ 0x64
 8003244:	0018      	movs	r0, r3
 8003246:	f7ff fc8f 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD2Delay, 0x5A, 1); //OCD2 Threshold - 0x9285 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + 120) = 90ms.
 800324a:	4b60      	ldr	r3, [pc, #384]	@ (80033cc <BQ769x2_Configure+0x458>)
 800324c:	2201      	movs	r2, #1
 800324e:	215a      	movs	r1, #90	@ 0x5a
 8003250:	0018      	movs	r0, r3
 8003252:	f7ff fc89 	bl	8002b68 <BQ769x2_SetRegister>

	BQ769x2_SetRegister(OCD3Threshold, (int16_t) -16000, 2); //OCD3 Threshold - 0x928A (-16A in units of user Amps (mA))
 8003256:	495e      	ldr	r1, [pc, #376]	@ (80033d0 <BQ769x2_Configure+0x45c>)
 8003258:	4b5e      	ldr	r3, [pc, #376]	@ (80033d4 <BQ769x2_Configure+0x460>)
 800325a:	2202      	movs	r2, #2
 800325c:	0018      	movs	r0, r3
 800325e:	f7ff fc83 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(OCD3Delay, 15, 2); //OCD3 Threshold - 0x928C (15 second delay)
 8003262:	4b5d      	ldr	r3, [pc, #372]	@ (80033d8 <BQ769x2_Configure+0x464>)
 8003264:	2202      	movs	r2, #2
 8003266:	210f      	movs	r1, #15
 8003268:	0018      	movs	r0, r3
 800326a:	f7ff fc7d 	bl	8002b68 <BQ769x2_SetRegister>

	/*Fast short circuit detection config */
	BQ769x2_SetRegister(SCDThreshold, 0x0D, 1); //Short circuit discharge Threshold - 0x9286 = 0x0B (400 mV = 40A across 10mOhm sense resistor)
 800326e:	4b5b      	ldr	r3, [pc, #364]	@ (80033dc <BQ769x2_Configure+0x468>)
 8003270:	2201      	movs	r2, #1
 8003272:	210d      	movs	r1, #13
 8003274:	0018      	movs	r0, r3
 8003276:	f7ff fc77 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SCDDelay, 0x11, 1); //SCD Delay - 0x9287 = 0x11 (240us = (17-1)*15us = 240us
 800327a:	4b59      	ldr	r3, [pc, #356]	@ (80033e0 <BQ769x2_Configure+0x46c>)
 800327c:	2201      	movs	r2, #1
 800327e:	2111      	movs	r1, #17
 8003280:	0018      	movs	r0, r3
 8003282:	f7ff fc71 	bl	8002b68 <BQ769x2_SetRegister>
	BQ769x2_SetRegister(SCDLLatchLimit, 0x01, 1); //Set up SCDL Latch Limit to 1 to set SCD recovery only with load removal 0x9295 = 0x01
 8003286:	4b57      	ldr	r3, [pc, #348]	@ (80033e4 <BQ769x2_Configure+0x470>)
 8003288:	2201      	movs	r2, #1
 800328a:	2101      	movs	r1, #1
 800328c:	0018      	movs	r0, r3
 800328e:	f7ff fc6b 	bl	8002b68 <BQ769x2_SetRegister>

	// Exit CONFIGUPDATE mode  - Subcommand 0x0092
	BQ769x2_CommandSubcommand(EXIT_CFGUPDATE);
 8003292:	2092      	movs	r0, #146	@ 0x92
 8003294:	f7ff fd26 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(60000); //wait for chip to be ready
 8003298:	4b53      	ldr	r3, [pc, #332]	@ (80033e8 <BQ769x2_Configure+0x474>)
 800329a:	0018      	movs	r0, r3
 800329c:	f7ff fa2e 	bl	80026fc <delayUS>
}
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	00002ca2 	.word	0x00002ca2
 80032ac:	00009234 	.word	0x00009234
 80032b0:	00009308 	.word	0x00009308
 80032b4:	00009237 	.word	0x00009237
 80032b8:	00009236 	.word	0x00009236
 80032bc:	00009343 	.word	0x00009343
 80032c0:	000092fb 	.word	0x000092fb
 80032c4:	000092fa 	.word	0x000092fa
 80032c8:	000092fc 	.word	0x000092fc
 80032cc:	000092fd 	.word	0x000092fd
 80032d0:	000092ff 	.word	0x000092ff
 80032d4:	0000926d 	.word	0x0000926d
 80032d8:	3f41c044 	.word	0x3f41c044
 80032dc:	000091a8 	.word	0x000091a8
 80032e0:	485c7214 	.word	0x485c7214
 80032e4:	000091ac 	.word	0x000091ac
 80032e8:	ffffa961 	.word	0xffffa961
 80032ec:	000091ea 	.word	0x000091ea
 80032f0:	00007bd0 	.word	0x00007bd0
 80032f4:	000091ec 	.word	0x000091ec
 80032f8:	ffffbef4 	.word	0xffffbef4
 80032fc:	000091ee 	.word	0x000091ee
 8003300:	000091f0 	.word	0x000091f0
 8003304:	00000fbd 	.word	0x00000fbd
 8003308:	000091f2 	.word	0x000091f2
 800330c:	ffffa2e5 	.word	0xffffa2e5
 8003310:	000091f4 	.word	0x000091f4
 8003314:	00005102 	.word	0x00005102
 8003318:	000091f6 	.word	0x000091f6
 800331c:	ffffdeea 	.word	0xffffdeea
 8003320:	000091f8 	.word	0x000091f8
 8003324:	000011f4 	.word	0x000011f4
 8003328:	000091fa 	.word	0x000091fa
 800332c:	00002db7 	.word	0x00002db7
 8003330:	000091fe 	.word	0x000091fe
 8003334:	0000aaff 	.word	0x0000aaff
 8003338:	00009304 	.word	0x00009304
 800333c:	00009261 	.word	0x00009261
 8003340:	00009262 	.word	0x00009262
 8003344:	000092a6 	.word	0x000092a6
 8003348:	000092a9 	.word	0x000092a9
 800334c:	0000929a 	.word	0x0000929a
 8003350:	0000929d 	.word	0x0000929d
 8003354:	0000076c 	.word	0x0000076c
 8003358:	000092cb 	.word	0x000092cb
 800335c:	00001194 	.word	0x00001194
 8003360:	000092ce 	.word	0x000092ce
 8003364:	000092c0 	.word	0x000092c0
 8003368:	000092c3 	.word	0x000092c3
 800336c:	000092d1 	.word	0x000092d1
 8003370:	0000925f 	.word	0x0000925f
 8003374:	00009335 	.word	0x00009335
 8003378:	0000933a 	.word	0x0000933a
 800337c:	0000933d 	.word	0x0000933d
 8003380:	00009341 	.word	0x00009341
 8003384:	0000933e 	.word	0x0000933e
 8003388:	00009342 	.word	0x00009342
 800338c:	00000e74 	.word	0x00000e74
 8003390:	0000933b 	.word	0x0000933b
 8003394:	0000933f 	.word	0x0000933f
 8003398:	00009275 	.word	0x00009275
 800339c:	00009278 	.word	0x00009278
 80033a0:	0000923f 	.word	0x0000923f
 80033a4:	00000ac8 	.word	0x00000ac8
 80033a8:	00009241 	.word	0x00009241
 80033ac:	0000927b 	.word	0x0000927b
 80033b0:	00009310 	.word	0x00009310
 80033b4:	00009312 	.word	0x00009312
 80033b8:	00009280 	.word	0x00009280
 80033bc:	00009281 	.word	0x00009281
 80033c0:	00009282 	.word	0x00009282
 80033c4:	00009283 	.word	0x00009283
 80033c8:	00009284 	.word	0x00009284
 80033cc:	00009285 	.word	0x00009285
 80033d0:	ffffc180 	.word	0xffffc180
 80033d4:	0000928a 	.word	0x0000928a
 80033d8:	0000928c 	.word	0x0000928c
 80033dc:	00009286 	.word	0x00009286
 80033e0:	00009287 	.word	0x00009287
 80033e4:	00009295 	.word	0x00009295
 80033e8:	0000ea60 	.word	0x0000ea60

080033ec <BQ769x2_Initialize>:

/*Initialize BQ chip by configuring registers and then checking that a critical register was written. Return 1 if successfully configured, 0 if failed*/
uint8_t BQ769x2_Initialize() {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0

	BQ769x2_Configure();
 80033f0:	f7ff fdc0 	bl	8002f74 <BQ769x2_Configure>

	//Fail if device is still in config update mode.
	BQ769x2_ReadBatteryStatus();
 80033f4:	f7ff fda6 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
	if (value_BatteryStatus & 1) {
 80033f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <BQ769x2_Initialize+0x3c>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	001a      	movs	r2, r3
 80033fe:	2301      	movs	r3, #1
 8003400:	4013      	ands	r3, r2
 8003402:	d001      	beq.n	8003408 <BQ769x2_Initialize+0x1c>
		return 0;
 8003404:	2300      	movs	r3, #0
 8003406:	e00c      	b.n	8003422 <BQ769x2_Initialize+0x36>
	}
	//Fail if the active cells register is not 0xAAFF
	if (BQ769x2_ReadUnsignedRegister(VCellMode, 2) != ACTIVE_CELLS) {
 8003408:	4b08      	ldr	r3, [pc, #32]	@ (800342c <BQ769x2_Initialize+0x40>)
 800340a:	2102      	movs	r1, #2
 800340c:	0018      	movs	r0, r3
 800340e:	f7ff fd6f 	bl	8002ef0 <BQ769x2_ReadUnsignedRegister>
 8003412:	0003      	movs	r3, r0
 8003414:	001a      	movs	r2, r3
 8003416:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <BQ769x2_Initialize+0x44>)
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <BQ769x2_Initialize+0x34>
		return 0;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <BQ769x2_Initialize+0x36>
	}

	//config successful and register spot check complete
	return 1;
 8003420:	2301      	movs	r3, #1

}
 8003422:	0018      	movs	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000406 	.word	0x20000406
 800342c:	00009304 	.word	0x00009304
 8003430:	0000aaff 	.word	0x0000aaff

08003434 <BQ769x2_ForceDisableFETs>:

//  ********************************* FET Control Commands  ***************************************

void BQ769x2_ForceDisableFETs() {
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
	// Disables all FETs using the DFETOFF (BOTHOFF) pin
	// The DFETOFF pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(CFETOFF_PORT, CFETOFF_PIN, GPIO_PIN_RESET); // CFETOFF pin (BOTHOFF) set low
 8003438:	4b07      	ldr	r3, [pc, #28]	@ (8003458 <BQ769x2_ForceDisableFETs+0x24>)
 800343a:	2200      	movs	r2, #0
 800343c:	2108      	movs	r1, #8
 800343e:	0018      	movs	r0, r3
 8003440:	f002 fd83 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DFETOFF_PORT, DFETOFF_PIN, GPIO_PIN_RESET); // DFETOFF pin (BOTHOFF) set low
 8003444:	4b04      	ldr	r3, [pc, #16]	@ (8003458 <BQ769x2_ForceDisableFETs+0x24>)
 8003446:	2200      	movs	r2, #0
 8003448:	2110      	movs	r1, #16
 800344a:	0018      	movs	r0, r3
 800344c:	f002 fd7d 	bl	8005f4a <HAL_GPIO_WritePin>
}
 8003450:	46c0      	nop			@ (mov r8, r8)
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	46c0      	nop			@ (mov r8, r8)
 8003458:	50000400 	.word	0x50000400

0800345c <BQ769x2_AllowFETs>:

void BQ769x2_AllowFETs() {
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
	// Resets DFETOFF (BOTHOFF) pin
	// The DFETOFF pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(CFETOFF_PORT, CFETOFF_PIN, GPIO_PIN_SET); // CFETOFF pin set high
 8003460:	4b07      	ldr	r3, [pc, #28]	@ (8003480 <BQ769x2_AllowFETs+0x24>)
 8003462:	2201      	movs	r2, #1
 8003464:	2108      	movs	r1, #8
 8003466:	0018      	movs	r0, r3
 8003468:	f002 fd6f 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DFETOFF_PORT, DFETOFF_PIN, GPIO_PIN_SET); // DFETOFF pin set high
 800346c:	4b04      	ldr	r3, [pc, #16]	@ (8003480 <BQ769x2_AllowFETs+0x24>)
 800346e:	2201      	movs	r2, #1
 8003470:	2110      	movs	r1, #16
 8003472:	0018      	movs	r0, r3
 8003474:	f002 fd69 	bl	8005f4a <HAL_GPIO_WritePin>
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	50000400 	.word	0x50000400

08003484 <BQ769x2_ReadFETStatus>:

void BQ769x2_ReadFETStatus() {
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	// Read FET Status to see which FETs are enabled
	BQ769x2_DirectCommand(FETStatus, 0x00, R);
 8003488:	2200      	movs	r2, #0
 800348a:	2100      	movs	r1, #0
 800348c:	207f      	movs	r0, #127	@ 0x7f
 800348e:	f7ff fce9 	bl	8002e64 <BQ769x2_DirectCommand>
	FET_Status = (RX_data[1] * 256 + RX_data[0]);
 8003492:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	4b14      	ldr	r3, [pc, #80]	@ (80034e8 <BQ769x2_ReadFETStatus+0x64>)
 8003498:	701a      	strb	r2, [r3, #0]
	Dsg = ((0x4 & RX_data[0]) >> 2); // discharge FET state
 800349a:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	089b      	lsrs	r3, r3, #2
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2201      	movs	r2, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <BQ769x2_ReadFETStatus+0x68>)
 80034aa:	701a      	strb	r2, [r3, #0]
	Chg = (0x1 & RX_data[0]); // charge FET state
 80034ac:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2201      	movs	r2, #1
 80034b2:	4013      	ands	r3, r2
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b0e      	ldr	r3, [pc, #56]	@ (80034f0 <BQ769x2_ReadFETStatus+0x6c>)
 80034b8:	701a      	strb	r2, [r3, #0]
	PChg = ((0x2 & RX_data[0]) >> 1); // pre-charge FET state
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2201      	movs	r2, #1
 80034c4:	4013      	ands	r3, r2
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <BQ769x2_ReadFETStatus+0x70>)
 80034ca:	701a      	strb	r2, [r3, #0]
	PDsg = ((0x8 & RX_data[0]) >> 3); // pre-discharge FET state
 80034cc:	4b05      	ldr	r3, [pc, #20]	@ (80034e4 <BQ769x2_ReadFETStatus+0x60>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2201      	movs	r2, #1
 80034d6:	4013      	ands	r3, r2
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	4b07      	ldr	r3, [pc, #28]	@ (80034f8 <BQ769x2_ReadFETStatus+0x74>)
 80034dc:	701a      	strb	r2, [r3, #0]
}
 80034de:	46c0      	nop			@ (mov r8, r8)
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	200003a0 	.word	0x200003a0
 80034e8:	20000408 	.word	0x20000408
 80034ec:	20000411 	.word	0x20000411
 80034f0:	20000412 	.word	0x20000412
 80034f4:	20000413 	.word	0x20000413
 80034f8:	20000414 	.word	0x20000414

080034fc <BQ769x2_ResetShutdownPin>:
	// Puts the device into SHUTDOWN mode using the RST_SHUT pin
	// The RST_SHUT pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET); // Sets RST_SHUT pin
}

void BQ769x2_ResetShutdownPin() {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
	// Releases the RST_SHUT pin
	// The RST_SHUT pin on the BQ76952EVM should be connected to the MCU board to use this function
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET); // Resets RST_SHUT pin
 8003500:	23a0      	movs	r3, #160	@ 0xa0
 8003502:	05db      	lsls	r3, r3, #23
 8003504:	2200      	movs	r2, #0
 8003506:	2102      	movs	r1, #2
 8003508:	0018      	movs	r0, r3
 800350a:	f002 fd1e 	bl	8005f4a <HAL_GPIO_WritePin>
}
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <BQ769x2_EnterDeepSleep>:

/*Put the BQ into DEEPSLEEP by writing the DEEPSLEEP command twice. Returns 1 if successful, otherwise 0*/
uint8_t BQ769x2_EnterDeepSleep() {
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
	BQ769x2_CommandSubcommand(DEEPSLEEP);
 8003518:	200f      	movs	r0, #15
 800351a:	f7ff fbe3 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(2000);
 800351e:	23fa      	movs	r3, #250	@ 0xfa
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	0018      	movs	r0, r3
 8003524:	f7ff f8ea 	bl	80026fc <delayUS>
	BQ769x2_CommandSubcommand(DEEPSLEEP);
 8003528:	200f      	movs	r0, #15
 800352a:	f7ff fbdb 	bl	8002ce4 <BQ769x2_CommandSubcommand>
	delayUS(2000);
 800352e:	23fa      	movs	r3, #250	@ 0xfa
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	0018      	movs	r0, r3
 8003534:	f7ff f8e2 	bl	80026fc <delayUS>
	if (BQ769x2_ReadControlStatus() & 0x04) //if bit 2 is high, then device is in DEEPSLEEP. Return 1 for success
 8003538:	f000 f89c 	bl	8003674 <BQ769x2_ReadControlStatus>
 800353c:	0003      	movs	r3, r0
 800353e:	001a      	movs	r2, r3
 8003540:	2304      	movs	r3, #4
 8003542:	4013      	ands	r3, r2
 8003544:	d001      	beq.n	800354a <BQ769x2_EnterDeepSleep+0x36>
			{
		return 1;
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <BQ769x2_EnterDeepSleep+0x38>
	}
	return 0;
 800354a:	2300      	movs	r3, #0
}
 800354c:	0018      	movs	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <BQ769x2_Wake>:

/*Wake up the BQ from DEEPSLEEP by toggling RST_SHUT once. Return 1 if successfully woken up, otherwise 0*/
uint8_t BQ769x2_Wake() {
 8003552:	b580      	push	{r7, lr}
 8003554:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET);
 8003556:	23a0      	movs	r3, #160	@ 0xa0
 8003558:	05db      	lsls	r3, r3, #23
 800355a:	2201      	movs	r2, #1
 800355c:	2102      	movs	r1, #2
 800355e:	0018      	movs	r0, r3
 8003560:	f002 fcf3 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(2000);
 8003564:	23fa      	movs	r3, #250	@ 0xfa
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	0018      	movs	r0, r3
 800356a:	f7ff f8c7 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
 800356e:	23a0      	movs	r3, #160	@ 0xa0
 8003570:	05db      	lsls	r3, r3, #23
 8003572:	2200      	movs	r2, #0
 8003574:	2102      	movs	r1, #2
 8003576:	0018      	movs	r0, r3
 8003578:	f002 fce7 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(2000);
 800357c:	23fa      	movs	r3, #250	@ 0xfa
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	0018      	movs	r0, r3
 8003582:	f7ff f8bb 	bl	80026fc <delayUS>

	if (BQ769x2_ReadControlStatus() & 0x04) { //if bit 2 is high, then device is in DEEPSLEEP
 8003586:	f000 f875 	bl	8003674 <BQ769x2_ReadControlStatus>
 800358a:	0003      	movs	r3, r0
 800358c:	001a      	movs	r2, r3
 800358e:	2304      	movs	r3, #4
 8003590:	4013      	ands	r3, r2
 8003592:	d001      	beq.n	8003598 <BQ769x2_Wake+0x46>
		return 0;
 8003594:	2300      	movs	r3, #0
 8003596:	e000      	b.n	800359a <BQ769x2_Wake+0x48>
	}

	return 1;
 8003598:	2301      	movs	r3, #1

}
 800359a:	0018      	movs	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <BQ769x2_Reset>:
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
}

/* BQ769x2_Reset - hard reset of the BQ chip, which takes ~250ms. The 3V3 rail comes up 20ms after the rest begins
 * Should only be called if the 3v3 rail needs to be reset, which can fix some issues related to sleep with the STM32 after using the debugger */
void BQ769x2_Reset() {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
	uint8_t RetryCounter = 0;
 80035a6:	1dfb      	adds	r3, r7, #7
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80035ac:	e00f      	b.n	80035ce <BQ769x2_Reset+0x2e>
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 80035ae:	2380      	movs	r3, #128	@ 0x80
 80035b0:	0099      	lsls	r1, r3, #2
 80035b2:	23a0      	movs	r3, #160	@ 0xa0
 80035b4:	05db      	lsls	r3, r3, #23
 80035b6:	2201      	movs	r2, #1
 80035b8:	0018      	movs	r0, r3
 80035ba:	f002 fcc6 	bl	8005f4a <HAL_GPIO_WritePin>
		BQ769x2_CommandSubcommand(BQ769x2_RESET); // Resets the BQ769x2 registers and kills the 3v3 Rail
 80035be:	2012      	movs	r0, #18
 80035c0:	f7ff fb90 	bl	8002ce4 <BQ769x2_CommandSubcommand>
		RetryCounter++;
 80035c4:	1dfb      	adds	r3, r7, #7
 80035c6:	781a      	ldrb	r2, [r3, #0]
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	3201      	adds	r2, #1
 80035cc:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80035ce:	1dfb      	adds	r3, r7, #7
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b13      	cmp	r3, #19
 80035d4:	d9eb      	bls.n	80035ae <BQ769x2_Reset+0xe>
	}

	Error_Handler(); //If we end up here, something is truly messed up
 80035d6:	f001 fbcd 	bl	8004d74 <Error_Handler>
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <BQ769x2_Ready>:
/* BQ769x2_Ready - return 1 if BQ is initialized, 0 otherwise */
uint8_t BQ769x2_Ready() {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
	BQ769x2_ReadBatteryStatus();
 80035e8:	f7ff fcac 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
	if (value_BatteryStatus & 0x300) { //if bits 8 and 9 of battery status are set, device has finished booting
 80035ec:	4b07      	ldr	r3, [pc, #28]	@ (800360c <BQ769x2_Ready+0x28>)
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	001a      	movs	r2, r3
 80035f2:	23c0      	movs	r3, #192	@ 0xc0
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4013      	ands	r3, r2
 80035f8:	d004      	beq.n	8003604 <BQ769x2_Ready+0x20>
		delayMS(60);
 80035fa:	203c      	movs	r0, #60	@ 0x3c
 80035fc:	f7ff f894 	bl	8002728 <delayMS>
		return 1;
 8003600:	2301      	movs	r3, #1
 8003602:	e000      	b.n	8003606 <BQ769x2_Ready+0x22>
	};
	return 0;
 8003604:	2300      	movs	r3, #0
}
 8003606:	0018      	movs	r0, r3
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000406 	.word	0x20000406

08003610 <BQ769x2_SoftWake>:

/* Quickly toggle RST_SHUT to wake the BQ chip. Simple function that doesn't block */
void BQ769x2_SoftWake() {
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_SET);
 8003614:	23a0      	movs	r3, #160	@ 0xa0
 8003616:	05db      	lsls	r3, r3, #23
 8003618:	2201      	movs	r2, #1
 800361a:	2102      	movs	r1, #2
 800361c:	0018      	movs	r0, r3
 800361e:	f002 fc94 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(2000);
 8003622:	23fa      	movs	r3, #250	@ 0xfa
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	0018      	movs	r0, r3
 8003628:	f7ff f868 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(RST_SHUT_CTRL_PORT, RST_SHUT_CTRL_PIN, GPIO_PIN_RESET);
 800362c:	23a0      	movs	r3, #160	@ 0xa0
 800362e:	05db      	lsls	r3, r3, #23
 8003630:	2200      	movs	r2, #0
 8003632:	2102      	movs	r1, #2
 8003634:	0018      	movs	r0, r3
 8003636:	f002 fc88 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(2000);
 800363a:	23fa      	movs	r3, #250	@ 0xfa
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	0018      	movs	r0, r3
 8003640:	f7ff f85c 	bl	80026fc <delayUS>
}
 8003644:	46c0      	nop			@ (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <BQ769x2_ReadAlarmStatus>:

// ********************************* End of BQ769x2 Power Commands   *****************************************

// ********************************* BQ769x2 Status and Fault Commands   *****************************************

uint16_t BQ769x2_ReadAlarmStatus() {
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
	// Read this register to find out why the ALERT pin was asserted
	BQ769x2_DirectCommand(AlarmStatus, 0x00, R);
 8003650:	2200      	movs	r2, #0
 8003652:	2100      	movs	r1, #0
 8003654:	2062      	movs	r0, #98	@ 0x62
 8003656:	f7ff fc05 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 800365a:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <BQ769x2_ReadAlarmStatus+0x24>)
 800365c:	785b      	ldrb	r3, [r3, #1]
 800365e:	021b      	lsls	r3, r3, #8
 8003660:	b29b      	uxth	r3, r3
 8003662:	4a03      	ldr	r2, [pc, #12]	@ (8003670 <BQ769x2_ReadAlarmStatus+0x24>)
 8003664:	7812      	ldrb	r2, [r2, #0]
 8003666:	189b      	adds	r3, r3, r2
 8003668:	b29b      	uxth	r3, r3
}
 800366a:	0018      	movs	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	200003a0 	.word	0x200003a0

08003674 <BQ769x2_ReadControlStatus>:

uint16_t BQ769x2_ReadControlStatus() {
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
	// Read this register to get the Control Status Pins
	BQ769x2_DirectCommand(ControlStatus, 0x00, R);
 8003678:	2200      	movs	r2, #0
 800367a:	2100      	movs	r1, #0
 800367c:	2000      	movs	r0, #0
 800367e:	f7ff fbf1 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 8003682:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <BQ769x2_ReadControlStatus+0x24>)
 8003684:	785b      	ldrb	r3, [r3, #1]
 8003686:	021b      	lsls	r3, r3, #8
 8003688:	b29b      	uxth	r3, r3
 800368a:	4a03      	ldr	r2, [pc, #12]	@ (8003698 <BQ769x2_ReadControlStatus+0x24>)
 800368c:	7812      	ldrb	r2, [r2, #0]
 800368e:	189b      	adds	r3, r3, r2
 8003690:	b29b      	uxth	r3, r3
}
 8003692:	0018      	movs	r0, r3
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200003a0 	.word	0x200003a0

0800369c <BQ769x2_ReadSafetyStatus>:
	// Read this register to find out why the ALERT raw pin was asserted. Distinct from AlarmStatus in that these do not latch
	BQ769x2_DirectCommand(AlarmRawStatus, 0x00, R);
	return (RX_data[1] * 256 + RX_data[0]);
}

uint8_t BQ769x2_ReadSafetyStatus() {
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
	// Read Safety Status A/B/C and find which bits are set
	// This shows which primary protections have been triggered
	// Return 1 at end to match structure of other functions
	BQ769x2_DirectCommand(SafetyStatusA, 0x00, R);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2100      	movs	r1, #0
 80036a4:	2003      	movs	r0, #3
 80036a6:	f7ff fbdd 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusA = (RX_data[1] * 256 + RX_data[0]);
 80036aa:	4b28      	ldr	r3, [pc, #160]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036ac:	781a      	ldrb	r2, [r3, #0]
 80036ae:	4b28      	ldr	r3, [pc, #160]	@ (8003750 <BQ769x2_ReadSafetyStatus+0xb4>)
 80036b0:	701a      	strb	r2, [r3, #0]
	//Example Fault Flags
	UV_Fault = ((0x4 & RX_data[0]) >> 2);
 80036b2:	4b26      	ldr	r3, [pc, #152]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2201      	movs	r2, #1
 80036bc:	4013      	ands	r3, r2
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <BQ769x2_ReadSafetyStatus+0xb8>)
 80036c2:	701a      	strb	r2, [r3, #0]
	OV_Fault = ((0x8 & RX_data[0]) >> 3);
 80036c4:	4b21      	ldr	r3, [pc, #132]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	08db      	lsrs	r3, r3, #3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2201      	movs	r2, #1
 80036ce:	4013      	ands	r3, r2
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	4b21      	ldr	r3, [pc, #132]	@ (8003758 <BQ769x2_ReadSafetyStatus+0xbc>)
 80036d4:	701a      	strb	r2, [r3, #0]
	SCD_Fault = ((0x8 & RX_data[1]) >> 3);
 80036d6:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036d8:	785b      	ldrb	r3, [r3, #1]
 80036da:	08db      	lsrs	r3, r3, #3
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2201      	movs	r2, #1
 80036e0:	4013      	ands	r3, r2
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <BQ769x2_ReadSafetyStatus+0xc0>)
 80036e6:	701a      	strb	r2, [r3, #0]
	OCD_Fault = ((0x2 & RX_data[1]) >> 1);
 80036e8:	4b18      	ldr	r3, [pc, #96]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 80036ea:	785b      	ldrb	r3, [r3, #1]
 80036ec:	085b      	lsrs	r3, r3, #1
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2201      	movs	r2, #1
 80036f2:	4013      	ands	r3, r2
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003760 <BQ769x2_ReadSafetyStatus+0xc4>)
 80036f8:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(SafetyStatusB, 0x00, R);
 80036fa:	2200      	movs	r2, #0
 80036fc:	2100      	movs	r1, #0
 80036fe:	2005      	movs	r0, #5
 8003700:	f7ff fbb0 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusB = (RX_data[1] * 256 + RX_data[0]);
 8003704:	4b11      	ldr	r3, [pc, #68]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 8003706:	781a      	ldrb	r2, [r3, #0]
 8003708:	4b16      	ldr	r3, [pc, #88]	@ (8003764 <BQ769x2_ReadSafetyStatus+0xc8>)
 800370a:	701a      	strb	r2, [r3, #0]

	BQ769x2_DirectCommand(SafetyStatusC, 0x00, R);
 800370c:	2200      	movs	r2, #0
 800370e:	2100      	movs	r1, #0
 8003710:	2007      	movs	r0, #7
 8003712:	f7ff fba7 	bl	8002e64 <BQ769x2_DirectCommand>
	value_SafetyStatusC = (RX_data[1] * 256 + RX_data[0]);
 8003716:	4b0d      	ldr	r3, [pc, #52]	@ (800374c <BQ769x2_ReadSafetyStatus+0xb0>)
 8003718:	781a      	ldrb	r2, [r3, #0]
 800371a:	4b13      	ldr	r3, [pc, #76]	@ (8003768 <BQ769x2_ReadSafetyStatus+0xcc>)
 800371c:	701a      	strb	r2, [r3, #0]

	if ((value_SafetyStatusA + value_SafetyStatusB + value_SafetyStatusC) > 1) {
 800371e:	4b0c      	ldr	r3, [pc, #48]	@ (8003750 <BQ769x2_ReadSafetyStatus+0xb4>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	001a      	movs	r2, r3
 8003724:	4b0f      	ldr	r3, [pc, #60]	@ (8003764 <BQ769x2_ReadSafetyStatus+0xc8>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	18d3      	adds	r3, r2, r3
 800372a:	4a0f      	ldr	r2, [pc, #60]	@ (8003768 <BQ769x2_ReadSafetyStatus+0xcc>)
 800372c:	7812      	ldrb	r2, [r2, #0]
 800372e:	189b      	adds	r3, r3, r2
 8003730:	2b01      	cmp	r3, #1
 8003732:	dd03      	ble.n	800373c <BQ769x2_ReadSafetyStatus+0xa0>
		ProtectionsTriggered = 1;
 8003734:	4b0d      	ldr	r3, [pc, #52]	@ (800376c <BQ769x2_ReadSafetyStatus+0xd0>)
 8003736:	2201      	movs	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	e002      	b.n	8003742 <BQ769x2_ReadSafetyStatus+0xa6>
	} else {
		ProtectionsTriggered = 0;
 800373c:	4b0b      	ldr	r3, [pc, #44]	@ (800376c <BQ769x2_ReadSafetyStatus+0xd0>)
 800373e:	2200      	movs	r2, #0
 8003740:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 8003742:	2301      	movs	r3, #1
}
 8003744:	0018      	movs	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	200003a0 	.word	0x200003a0
 8003750:	20000402 	.word	0x20000402
 8003754:	2000040c 	.word	0x2000040c
 8003758:	2000040d 	.word	0x2000040d
 800375c:	2000040e 	.word	0x2000040e
 8003760:	2000040f 	.word	0x2000040f
 8003764:	20000403 	.word	0x20000403
 8003768:	20000404 	.word	0x20000404
 800376c:	20000410 	.word	0x20000410

08003770 <BQ769x2_ReadVoltage>:

// ********************************* BQ769x2 Measurement Commands   *****************************************

uint16_t BQ769x2_ReadVoltage(uint8_t command)
// This function can be used to read a specific cell voltage or stack / pack / LD voltage
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	0002      	movs	r2, r0
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	701a      	strb	r2, [r3, #0]
	//RX_data is global var
	BQ769x2_DirectCommand(command, 0x00, R);
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2200      	movs	r2, #0
 8003782:	2100      	movs	r1, #0
 8003784:	0018      	movs	r0, r3
 8003786:	f7ff fb6d 	bl	8002e64 <BQ769x2_DirectCommand>
	delayUS(2000);
 800378a:	23fa      	movs	r3, #250	@ 0xfa
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	0018      	movs	r0, r3
 8003790:	f7fe ffb4 	bl	80026fc <delayUS>
	if (command >= Cell1Voltage && command <= Cell16Voltage) {//Cells 1 through 16 (0x14 to 0x32)
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b13      	cmp	r3, #19
 800379a:	d90c      	bls.n	80037b6 <BQ769x2_ReadVoltage+0x46>
 800379c:	1dfb      	adds	r3, r7, #7
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b32      	cmp	r3, #50	@ 0x32
 80037a2:	d808      	bhi.n	80037b6 <BQ769x2_ReadVoltage+0x46>
		return (RX_data[1] * 256 + RX_data[0]); //voltage is reported in mV
 80037a4:	4b0c      	ldr	r3, [pc, #48]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037a6:	785b      	ldrb	r3, [r3, #1]
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	4a0a      	ldr	r2, [pc, #40]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037ae:	7812      	ldrb	r2, [r2, #0]
 80037b0:	189b      	adds	r3, r3, r2
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	e00b      	b.n	80037ce <BQ769x2_ReadVoltage+0x5e>
	} else { //stack, Pack, LD
		return 10 * (RX_data[1] * 256 + RX_data[0]); //voltage is reported in 0.01V units
 80037b6:	4b08      	ldr	r3, [pc, #32]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	4a06      	ldr	r2, [pc, #24]	@ (80037d8 <BQ769x2_ReadVoltage+0x68>)
 80037be:	7812      	ldrb	r2, [r2, #0]
 80037c0:	189b      	adds	r3, r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	1c1a      	adds	r2, r3, #0
 80037c6:	0092      	lsls	r2, r2, #2
 80037c8:	18d3      	adds	r3, r2, r3
 80037ca:	18db      	adds	r3, r3, r3
 80037cc:	b29b      	uxth	r3, r3
	}

}
 80037ce:	0018      	movs	r0, r3
 80037d0:	46bd      	mov	sp, r7
 80037d2:	b002      	add	sp, #8
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	46c0      	nop			@ (mov r8, r8)
 80037d8:	200003a0 	.word	0x200003a0

080037dc <BQ769x2_ReadAllVoltages>:
void BQ769x2_ReadAllVoltages()
// Reads all cell voltages, Stack voltage, PACK pin voltage, and LD pin voltage
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
	//int cellvoltageholder = Cell1Voltage; //Cell1Voltage is 0x14
	//for (int x = 0; x < 16; x++) { //Reads all cell voltages
	//	CellVoltage[x] = BQ769x2_ReadVoltage(cellvoltageholder);
	//	cellvoltageholder = cellvoltageholder + 2;
	//}
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 80037e2:	2300      	movs	r3, #0
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	e010      	b.n	800380a <BQ769x2_ReadAllVoltages+0x2e>
			CellVoltage[x] = BQ769x2_ReadVoltage(Cell1Voltage + 2 * x);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	330a      	adds	r3, #10
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	18db      	adds	r3, r3, r3
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	0018      	movs	r0, r3
 80037f4:	f7ff ffbc 	bl	8003770 <BQ769x2_ReadVoltage>
 80037f8:	0003      	movs	r3, r0
 80037fa:	b219      	sxth	r1, r3
 80037fc:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <BQ769x2_ReadAllVoltages+0x68>)
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	0052      	lsls	r2, r2, #1
 8003802:	52d1      	strh	r1, [r2, r3]
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3301      	adds	r3, #1
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b0f      	cmp	r3, #15
 800380e:	ddeb      	ble.n	80037e8 <BQ769x2_ReadAllVoltages+0xc>
	}

	Stack_Voltage = BQ769x2_ReadVoltage(StackVoltage);
 8003810:	2034      	movs	r0, #52	@ 0x34
 8003812:	f7ff ffad 	bl	8003770 <BQ769x2_ReadVoltage>
 8003816:	0003      	movs	r3, r0
 8003818:	001a      	movs	r2, r3
 800381a:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <BQ769x2_ReadAllVoltages+0x6c>)
 800381c:	801a      	strh	r2, [r3, #0]
	Pack_Voltage = BQ769x2_ReadVoltage(PACKPinVoltage);
 800381e:	2036      	movs	r0, #54	@ 0x36
 8003820:	f7ff ffa6 	bl	8003770 <BQ769x2_ReadVoltage>
 8003824:	0003      	movs	r3, r0
 8003826:	001a      	movs	r2, r3
 8003828:	4b08      	ldr	r3, [pc, #32]	@ (800384c <BQ769x2_ReadAllVoltages+0x70>)
 800382a:	801a      	strh	r2, [r3, #0]
	LD_Voltage = BQ769x2_ReadVoltage(LDPinVoltage);
 800382c:	2038      	movs	r0, #56	@ 0x38
 800382e:	f7ff ff9f 	bl	8003770 <BQ769x2_ReadVoltage>
 8003832:	0003      	movs	r3, r0
 8003834:	001a      	movs	r2, r3
 8003836:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <BQ769x2_ReadAllVoltages+0x74>)
 8003838:	801a      	strh	r2, [r3, #0]
}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b002      	add	sp, #8
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	200003c4 	.word	0x200003c4
 8003848:	200003f8 	.word	0x200003f8
 800384c:	200003fa 	.word	0x200003fa
 8003850:	200003fc 	.word	0x200003fc

08003854 <BQ769x2_ReadCurrent>:

int16_t BQ769x2_ReadCurrent()
// Reads PACK current
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
	BQ769x2_DirectCommand(CC2Current, 0x00, R);
 8003858:	2200      	movs	r2, #0
 800385a:	2100      	movs	r1, #0
 800385c:	203a      	movs	r0, #58	@ 0x3a
 800385e:	f7ff fb01 	bl	8002e64 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]); // cell current is reported as an int16 in UserAmps
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <BQ769x2_ReadCurrent+0x28>)
 8003864:	785b      	ldrb	r3, [r3, #1]
 8003866:	021b      	lsls	r3, r3, #8
 8003868:	b29b      	uxth	r3, r3
 800386a:	4a04      	ldr	r2, [pc, #16]	@ (800387c <BQ769x2_ReadCurrent+0x28>)
 800386c:	7812      	ldrb	r2, [r2, #0]
 800386e:	189b      	adds	r3, r3, r2
 8003870:	b29b      	uxth	r3, r3
 8003872:	b21b      	sxth	r3, r3
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	200003a0 	.word	0x200003a0

08003880 <BQ769x2_ReadTemperature>:

float BQ769x2_ReadTemperature(uint8_t command) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	0002      	movs	r2, r0
 8003888:	1dfb      	adds	r3, r7, #7
 800388a:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(command, 0x00, R);
 800388c:	1dfb      	adds	r3, r7, #7
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	2100      	movs	r1, #0
 8003894:	0018      	movs	r0, r3
 8003896:	f7ff fae5 	bl	8002e64 <BQ769x2_DirectCommand>
	//RX_data is a global var
	return (0.1 * (float) (RX_data[1] * 256 + RX_data[0])) - 273.15; // converts from 0.1K to Celcius
 800389a:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <BQ769x2_ReadTemperature+0x64>)
 800389c:	785b      	ldrb	r3, [r3, #1]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	4a10      	ldr	r2, [pc, #64]	@ (80038e4 <BQ769x2_ReadTemperature+0x64>)
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	189b      	adds	r3, r3, r2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7fc ff18 	bl	80006dc <__aeabi_i2f>
 80038ac:	1c03      	adds	r3, r0, #0
 80038ae:	1c18      	adds	r0, r3, #0
 80038b0:	f7fe fe1c 	bl	80024ec <__aeabi_f2d>
 80038b4:	4a0c      	ldr	r2, [pc, #48]	@ (80038e8 <BQ769x2_ReadTemperature+0x68>)
 80038b6:	4b0d      	ldr	r3, [pc, #52]	@ (80038ec <BQ769x2_ReadTemperature+0x6c>)
 80038b8:	f7fd ff04 	bl	80016c4 <__aeabi_dmul>
 80038bc:	0002      	movs	r2, r0
 80038be:	000b      	movs	r3, r1
 80038c0:	0010      	movs	r0, r2
 80038c2:	0019      	movs	r1, r3
 80038c4:	4a0a      	ldr	r2, [pc, #40]	@ (80038f0 <BQ769x2_ReadTemperature+0x70>)
 80038c6:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <BQ769x2_ReadTemperature+0x74>)
 80038c8:	f7fe f9c4 	bl	8001c54 <__aeabi_dsub>
 80038cc:	0002      	movs	r2, r0
 80038ce:	000b      	movs	r3, r1
 80038d0:	0010      	movs	r0, r2
 80038d2:	0019      	movs	r1, r3
 80038d4:	f7fe fe52 	bl	800257c <__aeabi_d2f>
 80038d8:	1c03      	adds	r3, r0, #0
}
 80038da:	1c18      	adds	r0, r3, #0
 80038dc:	46bd      	mov	sp, r7
 80038de:	b002      	add	sp, #8
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	200003a0 	.word	0x200003a0
 80038e8:	9999999a 	.word	0x9999999a
 80038ec:	3fb99999 	.word	0x3fb99999
 80038f0:	66666666 	.word	0x66666666
 80038f4:	40711266 	.word	0x40711266

080038f8 <BQ769x2_ReadBalancingStatus>:

void BQ769x2_ReadBalancingStatus() {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
	BQ769x2_Subcommand(CB_ACTIVE_CELLS, 0x00, R);
 80038fc:	2200      	movs	r2, #0
 80038fe:	2100      	movs	r1, #0
 8003900:	2083      	movs	r0, #131	@ 0x83
 8003902:	f7ff fa13 	bl	8002d2c <BQ769x2_Subcommand>
	CB_ActiveCells = (RX_32Byte[1] * 256 + RX_32Byte[0]); //CB_ACTIVE_CELLS returns a 2 byte bitfield of which cells are balancing
 8003906:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <BQ769x2_ReadBalancingStatus+0x28>)
 8003908:	785b      	ldrb	r3, [r3, #1]
 800390a:	021b      	lsls	r3, r3, #8
 800390c:	b29b      	uxth	r3, r3
 800390e:	4a04      	ldr	r2, [pc, #16]	@ (8003920 <BQ769x2_ReadBalancingStatus+0x28>)
 8003910:	7812      	ldrb	r2, [r2, #0]
 8003912:	189b      	adds	r3, r3, r2
 8003914:	b29a      	uxth	r2, r3
 8003916:	4b03      	ldr	r3, [pc, #12]	@ (8003924 <BQ769x2_ReadBalancingStatus+0x2c>)
 8003918:	801a      	strh	r2, [r3, #0]
}
 800391a:	46c0      	nop			@ (mov r8, r8)
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	200003a4 	.word	0x200003a4
 8003924:	2000040a 	.word	0x2000040a

08003928 <BQ769x2_ReadBatteryData>:
	AccumulatedCharge_Time = ((RX_32Byte[11] << 24) + (RX_32Byte[10] << 16)
			+ (RX_32Byte[9] << 8) + RX_32Byte[8]); //Bytes 8-11
}

/* update variables in STM32 with values from the BQ chip. Returns 1 if successful, 0 if failed or data not yet ready */
uint8_t BQ769x2_ReadBatteryData() {
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
	AlarmBits = BQ769x2_ReadAlarmStatus();
 800392c:	f7ff fe8e 	bl	800364c <BQ769x2_ReadAlarmStatus>
 8003930:	0003      	movs	r3, r0
 8003932:	001a      	movs	r2, r3
 8003934:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <BQ769x2_ReadBatteryData+0x78>)
 8003936:	801a      	strh	r2, [r3, #0]
	if (AlarmBits & 0x80) { // Check if FULLSCAN is complete. If set, new measurements are available
 8003938:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <BQ769x2_ReadBatteryData+0x78>)
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	001a      	movs	r2, r3
 800393e:	2380      	movs	r3, #128	@ 0x80
 8003940:	4013      	ands	r3, r2
 8003942:	d028      	beq.n	8003996 <BQ769x2_ReadBatteryData+0x6e>
		Pack_Current = BQ769x2_ReadCurrent(); //needed for STM32_HandleInactivity, do not remove
 8003944:	f7ff ff86 	bl	8003854 <BQ769x2_ReadCurrent>
 8003948:	0003      	movs	r3, r0
 800394a:	001a      	movs	r2, r3
 800394c:	4b15      	ldr	r3, [pc, #84]	@ (80039a4 <BQ769x2_ReadBatteryData+0x7c>)
 800394e:	801a      	strh	r2, [r3, #0]
		BQ769x2_ReadAllVoltages(); //get most recent voltages
 8003950:	f7ff ff44 	bl	80037dc <BQ769x2_ReadAllVoltages>
		BQ769x2_ReadBalancingStatus(); //needed for balancing status message
 8003954:	f7ff ffd0 	bl	80038f8 <BQ769x2_ReadBalancingStatus>
		Temperature[0] = BQ769x2_ReadTemperature(TS1Temperature);
 8003958:	2070      	movs	r0, #112	@ 0x70
 800395a:	f7ff ff91 	bl	8003880 <BQ769x2_ReadTemperature>
 800395e:	1c02      	adds	r2, r0, #0
 8003960:	4b11      	ldr	r3, [pc, #68]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 8003962:	601a      	str	r2, [r3, #0]
		Temperature[1] = BQ769x2_ReadTemperature(TS3Temperature);
 8003964:	2074      	movs	r0, #116	@ 0x74
 8003966:	f7ff ff8b 	bl	8003880 <BQ769x2_ReadTemperature>
 800396a:	1c02      	adds	r2, r0, #0
 800396c:	4b0e      	ldr	r3, [pc, #56]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 800396e:	605a      	str	r2, [r3, #4]
		Temperature[2] = BQ769x2_ReadTemperature(HDQTemperature);
 8003970:	2076      	movs	r0, #118	@ 0x76
 8003972:	f7ff ff85 	bl	8003880 <BQ769x2_ReadTemperature>
 8003976:	1c02      	adds	r2, r0, #0
 8003978:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 800397a:	609a      	str	r2, [r3, #8]
		Temperature[3] = BQ769x2_ReadTemperature(IntTemperature);
 800397c:	2068      	movs	r0, #104	@ 0x68
 800397e:	f7ff ff7f 	bl	8003880 <BQ769x2_ReadTemperature>
 8003982:	1c02      	adds	r2, r0, #0
 8003984:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <BQ769x2_ReadBatteryData+0x80>)
 8003986:	60da      	str	r2, [r3, #12]

		BQ769x2_DirectCommand(AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit
 8003988:	2201      	movs	r2, #1
 800398a:	2180      	movs	r1, #128	@ 0x80
 800398c:	2062      	movs	r0, #98	@ 0x62
 800398e:	f7ff fa69 	bl	8002e64 <BQ769x2_DirectCommand>
		return 1;
 8003992:	2301      	movs	r3, #1
 8003994:	e000      	b.n	8003998 <BQ769x2_ReadBatteryData+0x70>
	} else {
		return 0;
 8003996:	2300      	movs	r3, #0
	}
}
 8003998:	0018      	movs	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	20000400 	.word	0x20000400
 80039a4:	200003fe 	.word	0x200003fe
 80039a8:	200003e8 	.word	0x200003e8

080039ac <BQ769x2_CalcMinMaxCellV>:

/* calculate min and max voltage, update globals. */
void BQ769x2_CalcMinMaxCellV() {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
	// Assume the first element is the minimum
	int maxV = 50;
 80039b2:	2332      	movs	r3, #50	@ 0x32
 80039b4:	60fb      	str	r3, [r7, #12]
	int minV = 6000;
 80039b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a28 <BQ769x2_CalcMinMaxCellV+0x7c>)
 80039b8:	60bb      	str	r3, [r7, #8]

	// Loop through the array to find the minimum
	for (int i = 0; i < 16; i++) {
 80039ba:	2300      	movs	r3, #0
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	e023      	b.n	8003a08 <BQ769x2_CalcMinMaxCellV+0x5c>
		if (ACTIVE_CELLS & (1 << i)) {
 80039c0:	4a1a      	ldr	r2, [pc, #104]	@ (8003a2c <BQ769x2_CalcMinMaxCellV+0x80>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	411a      	asrs	r2, r3
 80039c6:	0013      	movs	r3, r2
 80039c8:	2201      	movs	r2, #1
 80039ca:	4013      	ands	r3, r2
 80039cc:	d019      	beq.n	8003a02 <BQ769x2_CalcMinMaxCellV+0x56>
			if (CellVoltage[i] < minV) {
 80039ce:	4b18      	ldr	r3, [pc, #96]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	0052      	lsls	r2, r2, #1
 80039d4:	5ed3      	ldrsh	r3, [r2, r3]
 80039d6:	001a      	movs	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4293      	cmp	r3, r2
 80039dc:	dd04      	ble.n	80039e8 <BQ769x2_CalcMinMaxCellV+0x3c>
				minV = CellVoltage[i];
 80039de:	4b14      	ldr	r3, [pc, #80]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	0052      	lsls	r2, r2, #1
 80039e4:	5ed3      	ldrsh	r3, [r2, r3]
 80039e6:	60bb      	str	r3, [r7, #8]
			}
			if (CellVoltage[i] > maxV) {
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	0052      	lsls	r2, r2, #1
 80039ee:	5ed3      	ldrsh	r3, [r2, r3]
 80039f0:	001a      	movs	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4293      	cmp	r3, r2
 80039f6:	da04      	bge.n	8003a02 <BQ769x2_CalcMinMaxCellV+0x56>
				maxV = CellVoltage[i];
 80039f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a30 <BQ769x2_CalcMinMaxCellV+0x84>)
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	0052      	lsls	r2, r2, #1
 80039fe:	5ed3      	ldrsh	r3, [r2, r3]
 8003a00:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3301      	adds	r3, #1
 8003a06:	607b      	str	r3, [r7, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b0f      	cmp	r3, #15
 8003a0c:	ddd8      	ble.n	80039c0 <BQ769x2_CalcMinMaxCellV+0x14>
			}
		}
	}
	CellMinV = minV;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	b21a      	sxth	r2, r3
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <BQ769x2_CalcMinMaxCellV+0x88>)
 8003a14:	801a      	strh	r2, [r3, #0]
	CellMaxV = maxV;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	b21a      	sxth	r2, r3
 8003a1a:	4b07      	ldr	r3, [pc, #28]	@ (8003a38 <BQ769x2_CalcMinMaxCellV+0x8c>)
 8003a1c:	801a      	strh	r2, [r3, #0]
}
 8003a1e:	46c0      	nop			@ (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b004      	add	sp, #16
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	00001770 	.word	0x00001770
 8003a2c:	0000aaff 	.word	0x0000aaff
 8003a30:	200003c4 	.word	0x200003c4
 8003a34:	200003e4 	.word	0x200003e4
 8003a38:	200003e6 	.word	0x200003e6

08003a3c <UART_CRC>:

/* UART Functions
 * ===================== */

//calculate faraday modbus CRC
uint16_t UART_CRC(uint8_t *buf, uint16_t size) {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	000a      	movs	r2, r1
 8003a46:	1cbb      	adds	r3, r7, #2
 8003a48:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0xFFFF;
 8003a4a:	230e      	movs	r3, #14
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	2201      	movs	r2, #1
 8003a50:	4252      	negs	r2, r2
 8003a52:	801a      	strh	r2, [r3, #0]

	uint8_t n;
	uint8_t i;
	for (n = 0; n < size; n++) {
 8003a54:	230d      	movs	r3, #13
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
 8003a5c:	e03a      	b.n	8003ad4 <UART_CRC+0x98>
		crc = crc ^ buf[n];
 8003a5e:	230d      	movs	r3, #13
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	18d3      	adds	r3, r2, r3
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	220e      	movs	r2, #14
 8003a6e:	18bb      	adds	r3, r7, r2
 8003a70:	18ba      	adds	r2, r7, r2
 8003a72:	8812      	ldrh	r2, [r2, #0]
 8003a74:	404a      	eors	r2, r1
 8003a76:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003a78:	230c      	movs	r3, #12
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e01d      	b.n	8003abe <UART_CRC+0x82>
			if (crc & 1) {
 8003a82:	210e      	movs	r1, #14
 8003a84:	187b      	adds	r3, r7, r1
 8003a86:	881b      	ldrh	r3, [r3, #0]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d00b      	beq.n	8003aa6 <UART_CRC+0x6a>
				crc = crc >> 1;
 8003a8e:	187b      	adds	r3, r7, r1
 8003a90:	187a      	adds	r2, r7, r1
 8003a92:	8812      	ldrh	r2, [r2, #0]
 8003a94:	0852      	lsrs	r2, r2, #1
 8003a96:	801a      	strh	r2, [r3, #0]
				crc = crc ^ 0xA001;
 8003a98:	187b      	adds	r3, r7, r1
 8003a9a:	187a      	adds	r2, r7, r1
 8003a9c:	8812      	ldrh	r2, [r2, #0]
 8003a9e:	4915      	ldr	r1, [pc, #84]	@ (8003af4 <UART_CRC+0xb8>)
 8003aa0:	404a      	eors	r2, r1
 8003aa2:	801a      	strh	r2, [r3, #0]
 8003aa4:	e005      	b.n	8003ab2 <UART_CRC+0x76>
			} else {
				crc = crc >> 1;
 8003aa6:	220e      	movs	r2, #14
 8003aa8:	18bb      	adds	r3, r7, r2
 8003aaa:	18ba      	adds	r2, r7, r2
 8003aac:	8812      	ldrh	r2, [r2, #0]
 8003aae:	0852      	lsrs	r2, r2, #1
 8003ab0:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003ab2:	210c      	movs	r1, #12
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	781a      	ldrb	r2, [r3, #0]
 8003ab8:	187b      	adds	r3, r7, r1
 8003aba:	3201      	adds	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	230c      	movs	r3, #12
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b07      	cmp	r3, #7
 8003ac6:	d9dc      	bls.n	8003a82 <UART_CRC+0x46>
	for (n = 0; n < size; n++) {
 8003ac8:	210d      	movs	r1, #13
 8003aca:	187b      	adds	r3, r7, r1
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	187b      	adds	r3, r7, r1
 8003ad0:	3201      	adds	r2, #1
 8003ad2:	701a      	strb	r2, [r3, #0]
 8003ad4:	230d      	movs	r3, #13
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	1cba      	adds	r2, r7, #2
 8003ade:	8812      	ldrh	r2, [r2, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d8bc      	bhi.n	8003a5e <UART_CRC+0x22>
			}
		}
	}
	return crc;
 8003ae4:	230e      	movs	r3, #14
 8003ae6:	18fb      	adds	r3, r7, r3
 8003ae8:	881b      	ldrh	r3, [r3, #0]
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b004      	add	sp, #16
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	ffffa001 	.word	0xffffa001

08003af8 <THVD2410_Sleep>:

void THVD2410_Sleep() {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8003afc:	23a0      	movs	r3, #160	@ 0xa0
 8003afe:	05db      	lsls	r3, r3, #23
 8003b00:	2200      	movs	r2, #0
 8003b02:	2140      	movs	r1, #64	@ 0x40
 8003b04:	0018      	movs	r0, r3
 8003b06:	f002 fa20 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003b0a:	23a0      	movs	r3, #160	@ 0xa0
 8003b0c:	05db      	lsls	r3, r3, #23
 8003b0e:	2201      	movs	r2, #1
 8003b10:	2180      	movs	r1, #128	@ 0x80
 8003b12:	0018      	movs	r0, r3
 8003b14:	f002 fa19 	bl	8005f4a <HAL_GPIO_WritePin>
}
 8003b18:	46c0      	nop			@ (mov r8, r8)
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <THVD2410_Transmit>:
;
void THVD2410_Transmit() {
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET);
 8003b22:	23a0      	movs	r3, #160	@ 0xa0
 8003b24:	05db      	lsls	r3, r3, #23
 8003b26:	2201      	movs	r2, #1
 8003b28:	2140      	movs	r1, #64	@ 0x40
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f002 fa0d 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003b30:	23a0      	movs	r3, #160	@ 0xa0
 8003b32:	05db      	lsls	r3, r3, #23
 8003b34:	2201      	movs	r2, #1
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f002 fa06 	bl	8005f4a <HAL_GPIO_WritePin>
}
 8003b3e:	46c0      	nop			@ (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <THVD2410_Receive>:
;
void THVD2410_Receive() {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8003b48:	23a0      	movs	r3, #160	@ 0xa0
 8003b4a:	05db      	lsls	r3, r3, #23
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2140      	movs	r1, #64	@ 0x40
 8003b50:	0018      	movs	r0, r3
 8003b52:	f002 f9fa 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_RESET);
 8003b56:	23a0      	movs	r3, #160	@ 0xa0
 8003b58:	05db      	lsls	r3, r3, #23
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2180      	movs	r1, #128	@ 0x80
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f002 f9f3 	bl	8005f4a <HAL_GPIO_WritePin>
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <UART_WaitForCommand>:
;

void UART_WaitForCommand() {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0

	if (!UartBusy) {
 8003b72:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <UART_WaitForCommand+0x54>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11d      	bne.n	8003bb8 <UART_WaitForCommand+0x4c>
		//set RX buffer to all zeros
		for (int i = 0; i < 8; i++) {
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	607b      	str	r3, [r7, #4]
 8003b80:	e007      	b.n	8003b92 <UART_WaitForCommand+0x26>
			UART_RxData[i] = 0;
 8003b82:	4a10      	ldr	r2, [pc, #64]	@ (8003bc4 <UART_WaitForCommand+0x58>)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	18d3      	adds	r3, r2, r3
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b07      	cmp	r3, #7
 8003b96:	ddf4      	ble.n	8003b82 <UART_WaitForCommand+0x16>
		}

		//start recieve-to-idle interrupt
		THVD2410_Receive();
 8003b98:	f7ff ffd4 	bl	8003b44 <THVD2410_Receive>
		huart2.RxState = HAL_UART_STATE_READY; //TODO EVALUATE THIS WITH SASHA
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc8 <UART_WaitForCommand+0x5c>)
 8003b9e:	2280      	movs	r2, #128	@ 0x80
 8003ba0:	2120      	movs	r1, #32
 8003ba2:	5099      	str	r1, [r3, r2]

		if (HAL_UARTEx_ReceiveToIdle_IT(&huart2, UART_RxData, 8) != HAL_OK) {
 8003ba4:	4907      	ldr	r1, [pc, #28]	@ (8003bc4 <UART_WaitForCommand+0x58>)
 8003ba6:	4b08      	ldr	r3, [pc, #32]	@ (8003bc8 <UART_WaitForCommand+0x5c>)
 8003ba8:	2208      	movs	r2, #8
 8003baa:	0018      	movs	r0, r3
 8003bac:	f005 ffaa 	bl	8009b04 <HAL_UARTEx_ReceiveToIdle_IT>
 8003bb0:	1e03      	subs	r3, r0, #0
 8003bb2:	d001      	beq.n	8003bb8 <UART_WaitForCommand+0x4c>
			Error_Handler();
 8003bb4:	f001 f8de 	bl	8004d74 <Error_Handler>
		}
	}

}
 8003bb8:	46c0      	nop			@ (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b002      	add	sp, #8
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	2000039c 	.word	0x2000039c
 8003bc4:	20000420 	.word	0x20000420
 8003bc8:	200002e0 	.word	0x200002e0

08003bcc <UART_PrepCellVoltageMessage>:

//prep the cell voltage message (30 bytes). Refer to documentation for packet format.
uint8_t UART_PrepCellVoltageMessage() {
 8003bcc:	b590      	push	{r4, r7, lr}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	e007      	b.n	8003be8 <UART_PrepCellVoltageMessage+0x1c>
		UART_TxData[i] = 0;
 8003bd8:	4a33      	ldr	r2, [pc, #204]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	18d3      	adds	r3, r2, r3
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	3301      	adds	r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b1f      	cmp	r3, #31
 8003bec:	ddf4      	ble.n	8003bd8 <UART_PrepCellVoltageMessage+0xc>
	}

	//device, fxn, length
	UART_TxData[0] = 0x02;
 8003bee:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003bf4:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bf6:	2203      	movs	r2, #3
 8003bf8:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x18;
 8003bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003bfc:	2218      	movs	r2, #24
 8003bfe:	709a      	strb	r2, [r3, #2]

	// loop through voltage field and construct uints
	int k = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 8003c04:	2300      	movs	r3, #0
 8003c06:	607b      	str	r3, [r7, #4]
 8003c08:	e02e      	b.n	8003c68 <UART_PrepCellVoltageMessage+0x9c>
		if (ACTIVE_CELLS & (1 << i)) {
 8003c0a:	4a28      	ldr	r2, [pc, #160]	@ (8003cac <UART_PrepCellVoltageMessage+0xe0>)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	411a      	asrs	r2, r3
 8003c10:	0013      	movs	r3, r2
 8003c12:	2201      	movs	r2, #1
 8003c14:	4013      	ands	r3, r2
 8003c16:	d024      	beq.n	8003c62 <UART_PrepCellVoltageMessage+0x96>
			UART_TxData[2 * k + 3] = (CellVoltage[i] * 2 / 3) >> 8;
 8003c18:	4b25      	ldr	r3, [pc, #148]	@ (8003cb0 <UART_PrepCellVoltageMessage+0xe4>)
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	0052      	lsls	r2, r2, #1
 8003c1e:	5ed3      	ldrsh	r3, [r2, r3]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	2103      	movs	r1, #3
 8003c24:	0018      	movs	r0, r3
 8003c26:	f7fc fb15 	bl	8000254 <__divsi3>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	121a      	asrs	r2, r3, #8
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	3303      	adds	r3, #3
 8003c34:	b2d1      	uxtb	r1, r2
 8003c36:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c38:	54d1      	strb	r1, [r2, r3]
			UART_TxData[2 * k + 4] = (CellVoltage[i] * 2 / 3) & 0xFF;
 8003c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <UART_PrepCellVoltageMessage+0xe4>)
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	0052      	lsls	r2, r2, #1
 8003c40:	5ed3      	ldrsh	r3, [r2, r3]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	2103      	movs	r1, #3
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7fc fb04 	bl	8000254 <__divsi3>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	001a      	movs	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	3302      	adds	r3, #2
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	b2d1      	uxtb	r1, r2
 8003c58:	4a13      	ldr	r2, [pc, #76]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c5a:	54d1      	strb	r1, [r2, r3]

			//UART_TxData[2 * k + 3] = (3100 * 2 / 3) >> 8;
			//UART_TxData[2 * k + 4] = (3100 * 2 / 3) & 0xFF;
			k++;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3301      	adds	r3, #1
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b0f      	cmp	r3, #15
 8003c6c:	ddcd      	ble.n	8003c0a <UART_PrepCellVoltageMessage+0x3e>
		}
	}

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 27);
 8003c6e:	1cbc      	adds	r4, r7, #2
 8003c70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c72:	211b      	movs	r1, #27
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fee1 	bl	8003a3c <UART_CRC>
 8003c7a:	0003      	movs	r3, r0
 8003c7c:	8023      	strh	r3, [r4, #0]
	UART_TxData[27] = crc & 0xFF;
 8003c7e:	1cbb      	adds	r3, r7, #2
 8003c80:	881b      	ldrh	r3, [r3, #0]
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	4b08      	ldr	r3, [pc, #32]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c86:	76da      	strb	r2, [r3, #27]
	UART_TxData[28] = crc >> 8;
 8003c88:	1cbb      	adds	r3, r7, #2
 8003c8a:	881b      	ldrh	r3, [r3, #0]
 8003c8c:	0a1b      	lsrs	r3, r3, #8
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c94:	771a      	strb	r2, [r3, #28]
	UART_TxData[29] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003c96:	4b04      	ldr	r3, [pc, #16]	@ (8003ca8 <UART_PrepCellVoltageMessage+0xdc>)
 8003c98:	22ff      	movs	r2, #255	@ 0xff
 8003c9a:	775a      	strb	r2, [r3, #29]

	return 30;
 8003c9c:	231e      	movs	r3, #30
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b005      	add	sp, #20
 8003ca4:	bd90      	pop	{r4, r7, pc}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	20000428 	.word	0x20000428
 8003cac:	0000aaff 	.word	0x0000aaff
 8003cb0:	200003c4 	.word	0x200003c4

08003cb4 <UART_PrepCellBalancingMessage>:

//prep the cell balancing message (8 bytes). Refer to documentation for packet format
uint8_t UART_PrepCellBalancingMessage() {
 8003cb4:	b590      	push	{r4, r7, lr}
 8003cb6:	b087      	sub	sp, #28
 8003cb8:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	e007      	b.n	8003cd0 <UART_PrepCellBalancingMessage+0x1c>
		UART_TxData[i] = 0;
 8003cc0:	4a35      	ldr	r2, [pc, #212]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	18d3      	adds	r3, r2, r3
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2b1f      	cmp	r3, #31
 8003cd4:	ddf4      	ble.n	8003cc0 <UART_PrepCellBalancingMessage+0xc>
	}

	UART_TxData[0] = 0x02;
 8003cd6:	4b30      	ldr	r3, [pc, #192]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cd8:	2202      	movs	r2, #2
 8003cda:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003cde:	2203      	movs	r2, #3
 8003ce0:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	709a      	strb	r2, [r3, #2]

	// CB_ActiveCells is a bitfield of which of 16 channels are active. Bike expects a bitfield with the first byte blank and the remainder a bitfield
	uint16_t CB = 0x00;
 8003ce8:	2312      	movs	r3, #18
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2200      	movs	r2, #0
 8003cee:	801a      	strh	r2, [r3, #0]
	int k = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
 8003cf8:	e022      	b.n	8003d40 <UART_PrepCellBalancingMessage+0x8c>
		if (ACTIVE_CELLS & (1 << i)) {
 8003cfa:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <UART_PrepCellBalancingMessage+0xe8>)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	411a      	asrs	r2, r3
 8003d00:	0013      	movs	r3, r2
 8003d02:	2201      	movs	r2, #1
 8003d04:	4013      	ands	r3, r2
 8003d06:	d018      	beq.n	8003d3a <UART_PrepCellBalancingMessage+0x86>
			//i is the cell number active cell bitfield (0xAAFF)
			//k is the cell number in faraday index
			if (CB_ActiveCells & (1 << i)) {
 8003d08:	4b25      	ldr	r3, [pc, #148]	@ (8003da0 <UART_PrepCellBalancingMessage+0xec>)
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	001a      	movs	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	411a      	asrs	r2, r3
 8003d12:	0013      	movs	r3, r2
 8003d14:	2201      	movs	r2, #1
 8003d16:	4013      	ands	r3, r2
 8003d18:	d00c      	beq.n	8003d34 <UART_PrepCellBalancingMessage+0x80>
				CB = CB | (1 << k); //TODO determine whether the cell number is mapped correctly
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	0013      	movs	r3, r2
 8003d22:	b21a      	sxth	r2, r3
 8003d24:	2112      	movs	r1, #18
 8003d26:	187b      	adds	r3, r7, r1
 8003d28:	2000      	movs	r0, #0
 8003d2a:	5e1b      	ldrsh	r3, [r3, r0]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b21a      	sxth	r2, r3
 8003d30:	187b      	adds	r3, r7, r1
 8003d32:	801a      	strh	r2, [r3, #0]
			};
			k++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	3301      	adds	r3, #1
 8003d38:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	60bb      	str	r3, [r7, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b0f      	cmp	r3, #15
 8003d44:	ddd9      	ble.n	8003cfa <UART_PrepCellBalancingMessage+0x46>
		}
	}

	UART_TxData[3] = CB >> 8;
 8003d46:	2112      	movs	r1, #18
 8003d48:	187b      	adds	r3, r7, r1
 8003d4a:	881b      	ldrh	r3, [r3, #0]
 8003d4c:	0a1b      	lsrs	r3, r3, #8
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	4b11      	ldr	r3, [pc, #68]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d54:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = CB & 0xFF;
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d5e:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003d60:	1dbc      	adds	r4, r7, #6
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d64:	2105      	movs	r1, #5
 8003d66:	0018      	movs	r0, r3
 8003d68:	f7ff fe68 	bl	8003a3c <UART_CRC>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003d70:	1dbb      	adds	r3, r7, #6
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d78:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003d7a:	1dbb      	adds	r3, r7, #6
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d86:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003d88:	4b03      	ldr	r3, [pc, #12]	@ (8003d98 <UART_PrepCellBalancingMessage+0xe4>)
 8003d8a:	22ff      	movs	r2, #255	@ 0xff
 8003d8c:	71da      	strb	r2, [r3, #7]
	return 8;
 8003d8e:	2308      	movs	r3, #8
}
 8003d90:	0018      	movs	r0, r3
 8003d92:	46bd      	mov	sp, r7
 8003d94:	b007      	add	sp, #28
 8003d96:	bd90      	pop	{r4, r7, pc}
 8003d98:	20000428 	.word	0x20000428
 8003d9c:	0000aaff 	.word	0x0000aaff
 8003da0:	2000040a 	.word	0x2000040a

08003da4 <UART_PrepBatteryStatusMessage1>:
 * Hard coded for now
 * Example request 0x2 0x3 0x0 0x0 0x0 0x1 0x84 0x39
 * Example response 0x2 0x3 0x2 0x0 0x0 0xfc 0x44
 */
//
uint8_t UART_PrepBatteryStatusMessage1() {
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003daa:	2300      	movs	r3, #0
 8003dac:	607b      	str	r3, [r7, #4]
 8003dae:	e007      	b.n	8003dc0 <UART_PrepBatteryStatusMessage1+0x1c>
		UART_TxData[i] = 0;
 8003db0:	4a1a      	ldr	r2, [pc, #104]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	18d3      	adds	r3, r2, r3
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	607b      	str	r3, [r7, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b1f      	cmp	r3, #31
 8003dc4:	ddf4      	ble.n	8003db0 <UART_PrepBatteryStatusMessage1+0xc>
	}

	UART_TxData[0] = 0x02;
 8003dc6:	4b15      	ldr	r3, [pc, #84]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dc8:	2202      	movs	r2, #2
 8003dca:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003dcc:	4b13      	ldr	r3, [pc, #76]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dce:	2203      	movs	r2, #3
 8003dd0:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003dd2:	4b12      	ldr	r3, [pc, #72]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 8003dd8:	4b10      	ldr	r3, [pc, #64]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = 0x00;
 8003dde:	4b0f      	ldr	r3, [pc, #60]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003de4:	1cbc      	adds	r4, r7, #2
 8003de6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003de8:	2105      	movs	r1, #5
 8003dea:	0018      	movs	r0, r3
 8003dec:	f7ff fe26 	bl	8003a3c <UART_CRC>
 8003df0:	0003      	movs	r3, r0
 8003df2:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003df4:	1cbb      	adds	r3, r7, #2
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	4b08      	ldr	r3, [pc, #32]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003dfc:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003dfe:	1cbb      	adds	r3, r7, #2
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	4b04      	ldr	r3, [pc, #16]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003e0a:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003e0c:	4b03      	ldr	r3, [pc, #12]	@ (8003e1c <UART_PrepBatteryStatusMessage1+0x78>)
 8003e0e:	22ff      	movs	r2, #255	@ 0xff
 8003e10:	71da      	strb	r2, [r3, #7]
	return 8;
 8003e12:	2308      	movs	r3, #8
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b003      	add	sp, #12
 8003e1a:	bd90      	pop	{r4, r7, pc}
 8003e1c:	20000428 	.word	0x20000428

08003e20 <UART_PrepBatteryStatusMessage2>:
 * Fill UART_TxData to battery status message 2 - purpose unknown. Hard coded for now
 *
 * Example request 0x2 0x3 0x0 0x1 0x0 0x1 0xd5 0xf9
 * Example response 0x2 0x3 0x2 0x0 0x19 0x3d 0x8e
 */
uint8_t UART_PrepBatteryStatusMessage2() {
 8003e20:	b590      	push	{r4, r7, lr}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	e007      	b.n	8003e3c <UART_PrepBatteryStatusMessage2+0x1c>
		UART_TxData[i] = 0;
 8003e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	18d3      	adds	r3, r2, r3
 8003e32:	2200      	movs	r2, #0
 8003e34:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	607b      	str	r3, [r7, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b1f      	cmp	r3, #31
 8003e40:	ddf4      	ble.n	8003e2c <UART_PrepBatteryStatusMessage2+0xc>
	}

	UART_TxData[0] = 0x02;
 8003e42:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e44:	2202      	movs	r2, #2
 8003e46:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8003e48:	4b13      	ldr	r3, [pc, #76]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 8003e4e:	4b12      	ldr	r3, [pc, #72]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e50:	2202      	movs	r2, #2
 8003e52:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 8003e54:	4b10      	ldr	r3, [pc, #64]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = 0x19;
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e5c:	2219      	movs	r2, #25
 8003e5e:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8003e60:	1cbc      	adds	r4, r7, #2
 8003e62:	4b0d      	ldr	r3, [pc, #52]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e64:	2105      	movs	r1, #5
 8003e66:	0018      	movs	r0, r3
 8003e68:	f7ff fde8 	bl	8003a3c <UART_CRC>
 8003e6c:	0003      	movs	r3, r0
 8003e6e:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8003e70:	1cbb      	adds	r3, r7, #2
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	4b08      	ldr	r3, [pc, #32]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e78:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8003e7a:	1cbb      	adds	r3, r7, #2
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	0a1b      	lsrs	r3, r3, #8
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	4b04      	ldr	r3, [pc, #16]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e86:	719a      	strb	r2, [r3, #6]

	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8003e88:	4b03      	ldr	r3, [pc, #12]	@ (8003e98 <UART_PrepBatteryStatusMessage2+0x78>)
 8003e8a:	22ff      	movs	r2, #255	@ 0xff
 8003e8c:	71da      	strb	r2, [r3, #7]
	return 8;
 8003e8e:	2308      	movs	r3, #8
}
 8003e90:	0018      	movs	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b003      	add	sp, #12
 8003e96:	bd90      	pop	{r4, r7, pc}
 8003e98:	20000428 	.word	0x20000428

08003e9c <UART_Respond>:

/*Takes in an 8 byte message, parses, checks CRC, and then responds with the appropriate message */
void UART_Respond(uint8_t *buf, uint16_t size) {
 8003e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	000a      	movs	r2, r1
 8003ea6:	1cbb      	adds	r3, r7, #2
 8003ea8:	801a      	strh	r2, [r3, #0]

	//Code currently only supports 8 byte read messages, which is all that's necessary to get the bike moving.
	if (size == 8) {
 8003eaa:	1cbb      	adds	r3, r7, #2
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d000      	beq.n	8003eb4 <UART_Respond+0x18>
 8003eb2:	e0c2      	b.n	800403a <UART_Respond+0x19e>

		//unpack message
		uint8_t SlaveID = buf[0];
 8003eb4:	2417      	movs	r4, #23
 8003eb6:	193b      	adds	r3, r7, r4
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	7812      	ldrb	r2, [r2, #0]
 8003ebc:	701a      	strb	r2, [r3, #0]
		uint8_t FunctionCode = buf[1];
 8003ebe:	2516      	movs	r5, #22
 8003ec0:	197b      	adds	r3, r7, r5
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	7852      	ldrb	r2, [r2, #1]
 8003ec6:	701a      	strb	r2, [r3, #0]
		uint16_t Address = buf[2] << 8 | buf[3];
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3302      	adds	r3, #2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	b21a      	sxth	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3303      	adds	r3, #3
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b21b      	sxth	r3, r3
 8003eda:	4313      	orrs	r3, r2
 8003edc:	b21a      	sxth	r2, r3
 8003ede:	2614      	movs	r6, #20
 8003ee0:	19bb      	adds	r3, r7, r6
 8003ee2:	801a      	strh	r2, [r3, #0]
		uint16_t NumRegs = buf[4] << 8 | buf[5];
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	b21a      	sxth	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3305      	adds	r3, #5
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	b21b      	sxth	r3, r3
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	b21a      	sxth	r2, r3
 8003efa:	2312      	movs	r3, #18
 8003efc:	18fb      	adds	r3, r7, r3
 8003efe:	801a      	strh	r2, [r3, #0]
		uint16_t CRCRecv = buf[7] << 8 | buf[6];
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3307      	adds	r3, #7
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	021b      	lsls	r3, r3, #8
 8003f08:	b21a      	sxth	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	3306      	adds	r3, #6
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	b21b      	sxth	r3, r3
 8003f12:	4313      	orrs	r3, r2
 8003f14:	b21a      	sxth	r2, r3
 8003f16:	2310      	movs	r3, #16
 8003f18:	18fb      	adds	r3, r7, r3
 8003f1a:	801a      	strh	r2, [r3, #0]

		//Check CRC and that we're the target audience (BMS is 0x02)
		if (CRCRecv == UART_CRC(buf, 6) && SlaveID == 0x02) {
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2106      	movs	r1, #6
 8003f20:	0018      	movs	r0, r3
 8003f22:	f7ff fd8b 	bl	8003a3c <UART_CRC>
 8003f26:	0003      	movs	r3, r0
 8003f28:	001a      	movs	r2, r3
 8003f2a:	2310      	movs	r3, #16
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	881b      	ldrh	r3, [r3, #0]
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d000      	beq.n	8003f36 <UART_Respond+0x9a>
 8003f34:	e081      	b.n	800403a <UART_Respond+0x19e>
 8003f36:	193b      	adds	r3, r7, r4
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d000      	beq.n	8003f40 <UART_Respond+0xa4>
 8003f3e:	e07c      	b.n	800403a <UART_Respond+0x19e>
			delayUS(450); //insert 1ms delay to match timing of original battery
 8003f40:	23e1      	movs	r3, #225	@ 0xe1
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	0018      	movs	r0, r3
 8003f46:	f7fe fbd9 	bl	80026fc <delayUS>
			if (FunctionCode == 0x03) { //it's a read
 8003f4a:	197b      	adds	r3, r7, r5
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d000      	beq.n	8003f54 <UART_Respond+0xb8>
 8003f52:	e072      	b.n	800403a <UART_Respond+0x19e>
				if (LEDS) {
					HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8003f54:	2380      	movs	r3, #128	@ 0x80
 8003f56:	0099      	lsls	r1, r3, #2
 8003f58:	23a0      	movs	r3, #160	@ 0xa0
 8003f5a:	05db      	lsls	r3, r3, #23
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f001 fff3 	bl	8005f4a <HAL_GPIO_WritePin>
					delayUS(50);
 8003f64:	2032      	movs	r0, #50	@ 0x32
 8003f66:	f7fe fbc9 	bl	80026fc <delayUS>
					HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	0099      	lsls	r1, r3, #2
 8003f6e:	23a0      	movs	r3, #160	@ 0xa0
 8003f70:	05db      	lsls	r3, r3, #23
 8003f72:	2200      	movs	r2, #0
 8003f74:	0018      	movs	r0, r3
 8003f76:	f001 ffe8 	bl	8005f4a <HAL_GPIO_WritePin>
				}

				uint8_t len;

				if (Address == 0x02) { //Battery Voltage Message
 8003f7a:	19bb      	adds	r3, r7, r6
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d110      	bne.n	8003fa4 <UART_Respond+0x108>
					len = UART_PrepCellVoltageMessage();
 8003f82:	250f      	movs	r5, #15
 8003f84:	197c      	adds	r4, r7, r5
 8003f86:	f7ff fe21 	bl	8003bcc <UART_PrepCellVoltageMessage>
 8003f8a:	0003      	movs	r3, r0
 8003f8c:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003f8e:	f7ff fdc6 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003f92:	197b      	adds	r3, r7, r5
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	492f      	ldr	r1, [pc, #188]	@ (8004058 <UART_Respond+0x1bc>)
 8003f9a:	4830      	ldr	r0, [pc, #192]	@ (800405c <UART_Respond+0x1c0>)
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	f004 fad3 	bl	8008548 <HAL_UART_Transmit>
 8003fa2:	e04a      	b.n	800403a <UART_Respond+0x19e>
							UART_TIMEOUT_S);

				} else if (Address == 0x17) { //Battery Balancing Message
 8003fa4:	2314      	movs	r3, #20
 8003fa6:	18fb      	adds	r3, r7, r3
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	2b17      	cmp	r3, #23
 8003fac:	d110      	bne.n	8003fd0 <UART_Respond+0x134>
					len = UART_PrepCellBalancingMessage();
 8003fae:	250f      	movs	r5, #15
 8003fb0:	197c      	adds	r4, r7, r5
 8003fb2:	f7ff fe7f 	bl	8003cb4 <UART_PrepCellBalancingMessage>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003fba:	f7ff fdb0 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003fbe:	197b      	adds	r3, r7, r5
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	4924      	ldr	r1, [pc, #144]	@ (8004058 <UART_Respond+0x1bc>)
 8003fc6:	4825      	ldr	r0, [pc, #148]	@ (800405c <UART_Respond+0x1c0>)
 8003fc8:	2303      	movs	r3, #3
 8003fca:	f004 fabd 	bl	8008548 <HAL_UART_Transmit>
 8003fce:	e034      	b.n	800403a <UART_Respond+0x19e>
							UART_TIMEOUT_S);

				} else if (Address == 0x00 && NumRegs == 0x01) { //Battery Status Message 1
 8003fd0:	2314      	movs	r3, #20
 8003fd2:	18fb      	adds	r3, r7, r3
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d115      	bne.n	8004006 <UART_Respond+0x16a>
 8003fda:	2312      	movs	r3, #18
 8003fdc:	18fb      	adds	r3, r7, r3
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d110      	bne.n	8004006 <UART_Respond+0x16a>
					len = UART_PrepBatteryStatusMessage1();
 8003fe4:	250f      	movs	r5, #15
 8003fe6:	197c      	adds	r4, r7, r5
 8003fe8:	f7ff fedc 	bl	8003da4 <UART_PrepBatteryStatusMessage1>
 8003fec:	0003      	movs	r3, r0
 8003fee:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8003ff0:	f7ff fd95 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8003ff4:	197b      	adds	r3, r7, r5
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	4917      	ldr	r1, [pc, #92]	@ (8004058 <UART_Respond+0x1bc>)
 8003ffc:	4817      	ldr	r0, [pc, #92]	@ (800405c <UART_Respond+0x1c0>)
 8003ffe:	2303      	movs	r3, #3
 8004000:	f004 faa2 	bl	8008548 <HAL_UART_Transmit>
 8004004:	e019      	b.n	800403a <UART_Respond+0x19e>
							UART_TIMEOUT_S);

				} else if (Address == 0x01 && NumRegs == 0x01) { //Battery Status Message 1
 8004006:	2314      	movs	r3, #20
 8004008:	18fb      	adds	r3, r7, r3
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d114      	bne.n	800403a <UART_Respond+0x19e>
 8004010:	2312      	movs	r3, #18
 8004012:	18fb      	adds	r3, r7, r3
 8004014:	881b      	ldrh	r3, [r3, #0]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d10f      	bne.n	800403a <UART_Respond+0x19e>
					len = UART_PrepBatteryStatusMessage2();
 800401a:	250f      	movs	r5, #15
 800401c:	197c      	adds	r4, r7, r5
 800401e:	f7ff feff 	bl	8003e20 <UART_PrepBatteryStatusMessage2>
 8004022:	0003      	movs	r3, r0
 8004024:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8004026:	f7ff fd7a 	bl	8003b1e <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 800402a:	197b      	adds	r3, r7, r5
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	b29a      	uxth	r2, r3
 8004030:	4909      	ldr	r1, [pc, #36]	@ (8004058 <UART_Respond+0x1bc>)
 8004032:	480a      	ldr	r0, [pc, #40]	@ (800405c <UART_Respond+0x1c0>)
 8004034:	2303      	movs	r3, #3
 8004036:	f004 fa87 	bl	8008548 <HAL_UART_Transmit>
				}
			}
		}

	}
	THVD2410_Receive();
 800403a:	f7ff fd83 	bl	8003b44 <THVD2410_Receive>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 800403e:	2380      	movs	r3, #128	@ 0x80
 8004040:	0099      	lsls	r1, r3, #2
 8004042:	23a0      	movs	r3, #160	@ 0xa0
 8004044:	05db      	lsls	r3, r3, #23
 8004046:	2200      	movs	r2, #0
 8004048:	0018      	movs	r0, r3
 800404a:	f001 ff7e 	bl	8005f4a <HAL_GPIO_WritePin>
}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	46bd      	mov	sp, r7
 8004052:	b007      	add	sp, #28
 8004054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	20000428 	.word	0x20000428
 800405c:	200002e0 	.word	0x200002e0

08004060 <STM32_PetWatchdog>:

/* State Machine Functions
 * ===================== */

/*Pet Independent Watchdog. Must be done once a second or sooner*/
void STM32_PetWatchdog() {
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0

	/* Refresh IWDG: reload counter */
	if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK) {
 8004064:	4b05      	ldr	r3, [pc, #20]	@ (800407c <STM32_PetWatchdog+0x1c>)
 8004066:	0018      	movs	r0, r3
 8004068:	f002 fe86 	bl	8006d78 <HAL_IWDG_Refresh>
 800406c:	1e03      	subs	r3, r0, #0
 800406e:	d001      	beq.n	8004074 <STM32_PetWatchdog+0x14>
		/* Refresh Error */
		Error_Handler();
 8004070:	f000 fe80 	bl	8004d74 <Error_Handler>
	}
}
 8004074:	46c0      	nop			@ (mov r8, r8)
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	20000368 	.word	0x20000368

08004080 <STM32_HandleButton>:


/* Implement button press timing*/
void STM32_HandleButton() {
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
	if (STM32_Wake_Button_Pressed()) {
 8004084:	f000 f822 	bl	80040cc <STM32_Wake_Button_Pressed>
 8004088:	1e03      	subs	r3, r0, #0
 800408a:	d006      	beq.n	800409a <STM32_HandleButton+0x1a>
		ButtonCount++;
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <STM32_HandleButton+0x48>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	3301      	adds	r3, #1
 8004092:	b2da      	uxtb	r2, r3
 8004094:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <STM32_HandleButton+0x48>)
 8004096:	701a      	strb	r2, [r3, #0]
 8004098:	e009      	b.n	80040ae <STM32_HandleButton+0x2e>

	} else if (ButtonCount) {
 800409a:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <STM32_HandleButton+0x48>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <STM32_HandleButton+0x2e>
		ButtonCount -= 1;
 80040a2:	4b09      	ldr	r3, [pc, #36]	@ (80040c8 <STM32_HandleButton+0x48>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	4b07      	ldr	r3, [pc, #28]	@ (80040c8 <STM32_HandleButton+0x48>)
 80040ac:	701a      	strb	r2, [r3, #0]
	};

	if (ButtonCount > BUTTON_LONG_PRESS_LOOPS) {
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <STM32_HandleButton+0x48>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	d904      	bls.n	80040c0 <STM32_HandleButton+0x40>
		if (DEBUG) {
			printf("\r\nbutton long press...time to get ready for bed\r\n");
		}
		ButtonCount = 0;
 80040b6:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <STM32_HandleButton+0x48>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
		Sleep();
 80040bc:	f000 f942 	bl	8004344 <Sleep>
	};
}
 80040c0:	46c0      	nop			@ (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	20000415 	.word	0x20000415

080040cc <STM32_Wake_Button_Pressed>:

uint8_t STM32_Wake_Button_Pressed() {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
	return !(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN));
 80040d0:	23a0      	movs	r3, #160	@ 0xa0
 80040d2:	05db      	lsls	r3, r3, #23
 80040d4:	2101      	movs	r1, #1
 80040d6:	0018      	movs	r0, r3
 80040d8:	f001 ff1a 	bl	8005f10 <HAL_GPIO_ReadPin>
 80040dc:	0003      	movs	r3, r0
 80040de:	425a      	negs	r2, r3
 80040e0:	4153      	adcs	r3, r2
 80040e2:	b2db      	uxtb	r3, r3
}
 80040e4:	0018      	movs	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <STM32_HandleInactivity>:

/* If current below 250mA for more than XXX loops, activate sleep. Must have a fresh value in Pack_Current */
void STM32_HandleInactivity() {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0

//Increment sleep timer if current is between +20mA and -250mA
	if (Pack_Current >= PACK_CURRENT_INACTIVITY_LOWER_LIMIT_MA
 80040f0:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <STM32_HandleInactivity+0x48>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	5e9b      	ldrsh	r3, [r3, r2]
 80040f6:	33fa      	adds	r3, #250	@ 0xfa
 80040f8:	db0b      	blt.n	8004112 <STM32_HandleInactivity+0x26>
			&& Pack_Current <= PACK_CURRENT_INACTIVITY_UPPER_LIMIT_MA) {
 80040fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004134 <STM32_HandleInactivity+0x48>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	5e9b      	ldrsh	r3, [r3, r2]
 8004100:	2b4b      	cmp	r3, #75	@ 0x4b
 8004102:	dc06      	bgt.n	8004112 <STM32_HandleInactivity+0x26>
		InactivityCount++;
 8004104:	4b0c      	ldr	r3, [pc, #48]	@ (8004138 <STM32_HandleInactivity+0x4c>)
 8004106:	881b      	ldrh	r3, [r3, #0]
 8004108:	3301      	adds	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <STM32_HandleInactivity+0x4c>)
 800410e:	801a      	strh	r2, [r3, #0]
 8004110:	e005      	b.n	800411e <STM32_HandleInactivity+0x32>
	} else {
		InactivityCount = InactivityCount / 2; //exponential decay if current detected
 8004112:	4b09      	ldr	r3, [pc, #36]	@ (8004138 <STM32_HandleInactivity+0x4c>)
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	085b      	lsrs	r3, r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	4b07      	ldr	r3, [pc, #28]	@ (8004138 <STM32_HandleInactivity+0x4c>)
 800411c:	801a      	strh	r2, [r3, #0]
	}

	if (!DEBUG) {
		if (InactivityCount > INACTIVITY_LOOPS_MAX) {
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <STM32_HandleInactivity+0x4c>)
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	4a06      	ldr	r2, [pc, #24]	@ (800413c <STM32_HandleInactivity+0x50>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d901      	bls.n	800412c <STM32_HandleInactivity+0x40>
			Sleep();
 8004128:	f000 f90c 	bl	8004344 <Sleep>
			Sleep();
		}

	}

}
 800412c:	46c0      	nop			@ (mov r8, r8)
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	46c0      	nop			@ (mov r8, r8)
 8004134:	200003fe 	.word	0x200003fe
 8004138:	20000418 	.word	0x20000418
 800413c:	00003a98 	.word	0x00003a98

08004140 <STM32_Stop>:

/* STM32_Stop - puts the STM32 into STOP mode at minimum power consumption.
 * Leaves two ways to wake - EXTI0_1 (PA0 pulldown) and EXTI2_3 (PB5 pullup)
 *
 * Note that this function will fail if IWDG is running. This must be called before IWDG is started to be successful*/
void STM32_Stop() {
 8004140:	b590      	push	{r4, r7, lr}
 8004142:	b08b      	sub	sp, #44	@ 0x2c
 8004144:	af00      	add	r7, sp, #0
	//blink to show that we're entering sleep
	if (LEDS) {
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	0099      	lsls	r1, r3, #2
 800414a:	23a0      	movs	r3, #160	@ 0xa0
 800414c:	05db      	lsls	r3, r3, #23
 800414e:	2201      	movs	r2, #1
 8004150:	0018      	movs	r0, r3
 8004152:	f001 fefa 	bl	8005f4a <HAL_GPIO_WritePin>
		delayMS(100);
 8004156:	2064      	movs	r0, #100	@ 0x64
 8004158:	f7fe fae6 	bl	8002728 <delayMS>
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 800415c:	2380      	movs	r3, #128	@ 0x80
 800415e:	0099      	lsls	r1, r3, #2
 8004160:	23a0      	movs	r3, #160	@ 0xa0
 8004162:	05db      	lsls	r3, r3, #23
 8004164:	2200      	movs	r2, #0
 8004166:	0018      	movs	r0, r3
 8004168:	f001 feef 	bl	8005f4a <HAL_GPIO_WritePin>
	}

	//turn off LEDs
	HAL_GPIO_WritePin(LED_CHG_PORT, LED_CHG_PIN, GPIO_PIN_RESET);
 800416c:	4b5e      	ldr	r3, [pc, #376]	@ (80042e8 <STM32_Stop+0x1a8>)
 800416e:	2200      	movs	r2, #0
 8004170:	2101      	movs	r1, #1
 8004172:	0018      	movs	r0, r3
 8004174:	f001 fee9 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_DSG_PORT, LED_DSG_PIN, GPIO_PIN_RESET);
 8004178:	4b5b      	ldr	r3, [pc, #364]	@ (80042e8 <STM32_Stop+0x1a8>)
 800417a:	2200      	movs	r2, #0
 800417c:	2102      	movs	r1, #2
 800417e:	0018      	movs	r0, r3
 8004180:	f001 fee3 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 8004184:	2380      	movs	r3, #128	@ 0x80
 8004186:	0059      	lsls	r1, r3, #1
 8004188:	23a0      	movs	r3, #160	@ 0xa0
 800418a:	05db      	lsls	r3, r3, #23
 800418c:	2200      	movs	r2, #0
 800418e:	0018      	movs	r0, r3
 8004190:	f001 fedb 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 8004194:	2380      	movs	r3, #128	@ 0x80
 8004196:	0099      	lsls	r1, r3, #2
 8004198:	23a0      	movs	r3, #160	@ 0xa0
 800419a:	05db      	lsls	r3, r3, #23
 800419c:	2200      	movs	r2, #0
 800419e:	0018      	movs	r0, r3
 80041a0:	f001 fed3 	bl	8005f4a <HAL_GPIO_WritePin>

	//Turn off FETs
	BQ769x2_ForceDisableFETs();
 80041a4:	f7ff f946 	bl	8003434 <BQ769x2_ForceDisableFETs>

	//Turn off RS485 Chip
	THVD2410_Sleep();
 80041a8:	f7ff fca6 	bl	8003af8 <THVD2410_Sleep>

	//Configure wake Interrupt on ALERT pin
	EXTI2_3_IRQHandler_Config();
 80041ac:	f000 faa4 	bl	80046f8 <EXTI2_3_IRQHandler_Config>

	//Configure wake interrupt on BUTTON pin
	EXTI0_1_IRQHandler_Config();
 80041b0:	f000 fa74 	bl	800469c <EXTI0_1_IRQHandler_Config>

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80041b4:	4b4d      	ldr	r3, [pc, #308]	@ (80042ec <STM32_Stop+0x1ac>)
 80041b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b8:	4b4c      	ldr	r3, [pc, #304]	@ (80042ec <STM32_Stop+0x1ac>)
 80041ba:	2101      	movs	r1, #1
 80041bc:	430a      	orrs	r2, r1
 80041be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041c0:	4b4a      	ldr	r3, [pc, #296]	@ (80042ec <STM32_Stop+0x1ac>)
 80041c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c4:	2201      	movs	r2, #1
 80041c6:	4013      	ands	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80041cc:	4b47      	ldr	r3, [pc, #284]	@ (80042ec <STM32_Stop+0x1ac>)
 80041ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d0:	4b46      	ldr	r3, [pc, #280]	@ (80042ec <STM32_Stop+0x1ac>)
 80041d2:	2102      	movs	r1, #2
 80041d4:	430a      	orrs	r2, r1
 80041d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041d8:	4b44      	ldr	r3, [pc, #272]	@ (80042ec <STM32_Stop+0x1ac>)
 80041da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041dc:	2202      	movs	r2, #2
 80041de:	4013      	ands	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80041e4:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <STM32_Stop+0x1ac>)
 80041e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041e8:	4b40      	ldr	r3, [pc, #256]	@ (80042ec <STM32_Stop+0x1ac>)
 80041ea:	2104      	movs	r1, #4
 80041ec:	430a      	orrs	r2, r1
 80041ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041f0:	4b3e      	ldr	r3, [pc, #248]	@ (80042ec <STM32_Stop+0x1ac>)
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	2204      	movs	r2, #4
 80041f6:	4013      	ands	r3, r2
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80041fc:	4b3b      	ldr	r3, [pc, #236]	@ (80042ec <STM32_Stop+0x1ac>)
 80041fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004200:	4b3a      	ldr	r3, [pc, #232]	@ (80042ec <STM32_Stop+0x1ac>)
 8004202:	2108      	movs	r1, #8
 8004204:	430a      	orrs	r2, r1
 8004206:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004208:	4b38      	ldr	r3, [pc, #224]	@ (80042ec <STM32_Stop+0x1ac>)
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	2208      	movs	r2, #8
 800420e:	4013      	ands	r3, r2
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004214:	4b35      	ldr	r3, [pc, #212]	@ (80042ec <STM32_Stop+0x1ac>)
 8004216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004218:	4b34      	ldr	r3, [pc, #208]	@ (80042ec <STM32_Stop+0x1ac>)
 800421a:	2180      	movs	r1, #128	@ 0x80
 800421c:	430a      	orrs	r2, r1
 800421e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004220:	4b32      	ldr	r3, [pc, #200]	@ (80042ec <STM32_Stop+0x1ac>)
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	2280      	movs	r2, #128	@ 0x80
 8004226:	4013      	ands	r3, r2
 8004228:	603b      	str	r3, [r7, #0]
 800422a:	683b      	ldr	r3, [r7, #0]


	//Configure all GPIO port pins in Analog Input mode (floating input trigger OFF)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 800422c:	2414      	movs	r4, #20
 800422e:	193b      	adds	r3, r7, r4
 8004230:	2203      	movs	r2, #3
 8004232:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8004234:	193b      	adds	r3, r7, r4
 8004236:	2200      	movs	r2, #0
 8004238:	609a      	str	r2, [r3, #8]

	//special config for port A since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_0;
 800423a:	193b      	adds	r3, r7, r4
 800423c:	4a2c      	ldr	r2, [pc, #176]	@ (80042f0 <STM32_Stop+0x1b0>)
 800423e:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004240:	193a      	adds	r2, r7, r4
 8004242:	23a0      	movs	r3, #160	@ 0xa0
 8004244:	05db      	lsls	r3, r3, #23
 8004246:	0011      	movs	r1, r2
 8004248:	0018      	movs	r0, r3
 800424a:	f001 fc11 	bl	8005a70 <HAL_GPIO_Init>

	//special config for port B since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_5;
 800424e:	193b      	adds	r3, r7, r4
 8004250:	4a28      	ldr	r2, [pc, #160]	@ (80042f4 <STM32_Stop+0x1b4>)
 8004252:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004254:	193b      	adds	r3, r7, r4
 8004256:	4a24      	ldr	r2, [pc, #144]	@ (80042e8 <STM32_Stop+0x1a8>)
 8004258:	0019      	movs	r1, r3
 800425a:	0010      	movs	r0, r2
 800425c:	f001 fc08 	bl	8005a70 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = GPIO_PIN_All;
 8004260:	193b      	adds	r3, r7, r4
 8004262:	4a25      	ldr	r2, [pc, #148]	@ (80042f8 <STM32_Stop+0x1b8>)
 8004264:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004266:	193b      	adds	r3, r7, r4
 8004268:	4a24      	ldr	r2, [pc, #144]	@ (80042fc <STM32_Stop+0x1bc>)
 800426a:	0019      	movs	r1, r3
 800426c:	0010      	movs	r0, r2
 800426e:	f001 fbff 	bl	8005a70 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004272:	193b      	adds	r3, r7, r4
 8004274:	4a22      	ldr	r2, [pc, #136]	@ (8004300 <STM32_Stop+0x1c0>)
 8004276:	0019      	movs	r1, r3
 8004278:	0010      	movs	r0, r2
 800427a:	f001 fbf9 	bl	8005a70 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOH, &GPIO_InitStructure);
 800427e:	193b      	adds	r3, r7, r4
 8004280:	4a20      	ldr	r2, [pc, #128]	@ (8004304 <STM32_Stop+0x1c4>)
 8004282:	0019      	movs	r1, r3
 8004284:	0010      	movs	r0, r2
 8004286:	f001 fbf3 	bl	8005a70 <HAL_GPIO_Init>

	//disable GPIO clocks to save power
	__HAL_RCC_GPIOA_CLK_DISABLE();
 800428a:	4b18      	ldr	r3, [pc, #96]	@ (80042ec <STM32_Stop+0x1ac>)
 800428c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800428e:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <STM32_Stop+0x1ac>)
 8004290:	2101      	movs	r1, #1
 8004292:	438a      	bics	r2, r1
 8004294:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <STM32_Stop+0x1ac>)
 8004298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800429a:	4b14      	ldr	r3, [pc, #80]	@ (80042ec <STM32_Stop+0x1ac>)
 800429c:	2102      	movs	r1, #2
 800429e:	438a      	bics	r2, r1
 80042a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <STM32_Stop+0x1ac>)
 80042a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a6:	4b11      	ldr	r3, [pc, #68]	@ (80042ec <STM32_Stop+0x1ac>)
 80042a8:	2104      	movs	r1, #4
 80042aa:	438a      	bics	r2, r1
 80042ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <STM32_Stop+0x1ac>)
 80042b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <STM32_Stop+0x1ac>)
 80042b4:	2108      	movs	r1, #8
 80042b6:	438a      	bics	r2, r1
 80042b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 80042ba:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <STM32_Stop+0x1ac>)
 80042bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042be:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <STM32_Stop+0x1ac>)
 80042c0:	2180      	movs	r1, #128	@ 0x80
 80042c2:	438a      	bics	r2, r1
 80042c4:	62da      	str	r2, [r3, #44]	@ 0x2c

	//disable RTC to save power
	HAL_RTC_MspDeInit(&hrtc);
 80042c6:	4b10      	ldr	r3, [pc, #64]	@ (8004308 <STM32_Stop+0x1c8>)
 80042c8:	0018      	movs	r0, r3
 80042ca:	f000 fe13 	bl	8004ef4 <HAL_RTC_MspDeInit>

	//here we go!
	//HAL_SuspendTick(); TODO investigate whether this prevents wake-on-detect-load
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80042ce:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <STM32_Stop+0x1cc>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b0e      	ldr	r3, [pc, #56]	@ (800430c <STM32_Stop+0x1cc>)
 80042d4:	2104      	movs	r1, #4
 80042d6:	430a      	orrs	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]

	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80042da:	2101      	movs	r1, #1
 80042dc:	2001      	movs	r0, #1
 80042de:	f002 fd79 	bl	8006dd4 <HAL_PWR_EnterSTOPMode>

	//reset on wake
	NVIC_SystemReset(); //When woken up, just reset, it's simpler that way.
 80042e2:	f7fe f9f9 	bl	80026d8 <__NVIC_SystemReset>
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	50000400 	.word	0x50000400
 80042ec:	40021000 	.word	0x40021000
 80042f0:	0000fffe 	.word	0x0000fffe
 80042f4:	0000ffdf 	.word	0x0000ffdf
 80042f8:	0000ffff 	.word	0x0000ffff
 80042fc:	50000800 	.word	0x50000800
 8004300:	50000c00 	.word	0x50000c00
 8004304:	50001c00 	.word	0x50001c00
 8004308:	20000378 	.word	0x20000378
 800430c:	40007000 	.word	0x40007000

08004310 <STM32_CheckForWatchdogReset>:

}

void STM32_CheckForWatchdogReset() {
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) != RESET) {
 8004314:	4b09      	ldr	r3, [pc, #36]	@ (800433c <STM32_CheckForWatchdogReset+0x2c>)
 8004316:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004318:	2380      	movs	r3, #128	@ 0x80
 800431a:	059b      	lsls	r3, r3, #22
 800431c:	4013      	ands	r3, r2
 800431e:	d002      	beq.n	8004326 <STM32_CheckForWatchdogReset+0x16>
		ResetByWatchdog = 1;
 8004320:	4b07      	ldr	r3, [pc, #28]	@ (8004340 <STM32_CheckForWatchdogReset+0x30>)
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
	}

	/* Clear reset flags in any cases */
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8004326:	4b05      	ldr	r3, [pc, #20]	@ (800433c <STM32_CheckForWatchdogReset+0x2c>)
 8004328:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800432a:	4b04      	ldr	r3, [pc, #16]	@ (800433c <STM32_CheckForWatchdogReset+0x2c>)
 800432c:	2180      	movs	r1, #128	@ 0x80
 800432e:	0409      	lsls	r1, r1, #16
 8004330:	430a      	orrs	r2, r1
 8004332:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004334:	46c0      	nop			@ (mov r8, r8)
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	40021000 	.word	0x40021000
 8004340:	2000041c 	.word	0x2000041c

08004344 <Sleep>:
/* Sleep() - start the process of putting the BMS in a low power mode
 * Puts the BQ chip to DEEPSLEEP, set a persistent flag that indicates we want to enter STOP,
 * reset the STM32. This clears the IWDG and the main loop reads the flag and puts the STM32 in STOP.
 * When the STM32 resets it will call STM32_Stop().
 * This is the only good way with an STM32L0 to disable IWDG and stay in STOP mode*/
void Sleep() {
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0

	//pet the watchdog so this delay doesn't turn it off
	STM32_PetWatchdog();
 8004348:	f7ff fe8a 	bl	8004060 <STM32_PetWatchdog>

	//disable the only interrupt that should be running (RS485 RX interrupt)
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE);
 800434c:	4b13      	ldr	r3, [pc, #76]	@ (800439c <Sleep+0x58>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	4b12      	ldr	r3, [pc, #72]	@ (800439c <Sleep+0x58>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2120      	movs	r1, #32
 8004358:	438a      	bics	r2, r1
 800435a:	601a      	str	r2, [r3, #0]

	//turn off both fets
	BQ769x2_ForceDisableFETs();
 800435c:	f7ff f86a 	bl	8003434 <BQ769x2_ForceDisableFETs>
	//BQ769x2_CommandSubcommand(ALL_FETS_OFF);

	//wait 200ms for the bus voltage to decay
	delayMS(200);
 8004360:	20c8      	movs	r0, #200	@ 0xc8
 8004362:	f7fe f9e1 	bl	8002728 <delayMS>

	//Put the BQ to sleep
	while (!BQ769x2_EnterDeepSleep()) {
 8004366:	e003      	b.n	8004370 <Sleep+0x2c>
		delayUS(5000);
 8004368:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <Sleep+0x5c>)
 800436a:	0018      	movs	r0, r3
 800436c:	f7fe f9c6 	bl	80026fc <delayUS>
	while (!BQ769x2_EnterDeepSleep()) {
 8004370:	f7ff f8d0 	bl	8003514 <BQ769x2_EnterDeepSleep>
 8004374:	1e03      	subs	r3, r0, #0
 8004376:	d0f7      	beq.n	8004368 <Sleep+0x24>
	}

	BQ769x2_DirectCommand(AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit, otherwise STM32 will wake up immediately
 8004378:	2201      	movs	r2, #1
 800437a:	2180      	movs	r1, #128	@ 0x80
 800437c:	2062      	movs	r0, #98	@ 0x62
 800437e:	f7fe fd71 	bl	8002e64 <BQ769x2_DirectCommand>
	if (DEBUG) {
		printf("\r\nbq put into DEEP SLEEP, STM about to reset to disable watchdog...\r\n");
	}

	//set persistent flag that we will want to STOP immediately upon reset
	HAL_PWR_EnableBkUpAccess();
 8004382:	f002 fd09 	bl	8006d98 <HAL_PWR_EnableBkUpAccess>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0xDEAD); // Writes a data in a RTC Backup data Register 1
 8004386:	4a07      	ldr	r2, [pc, #28]	@ (80043a4 <Sleep+0x60>)
 8004388:	4b07      	ldr	r3, [pc, #28]	@ (80043a8 <Sleep+0x64>)
 800438a:	2101      	movs	r1, #1
 800438c:	0018      	movs	r0, r3
 800438e:	f003 fd97 	bl	8007ec0 <HAL_RTCEx_BKUPWrite>
	HAL_PWR_DisableBkUpAccess();
 8004392:	f002 fd0f 	bl	8006db4 <HAL_PWR_DisableBkUpAccess>

	//restart into STOP mode
	NVIC_SystemReset();
 8004396:	f7fe f99f 	bl	80026d8 <__NVIC_SystemReset>
 800439a:	46c0      	nop			@ (mov r8, r8)
 800439c:	200002e0 	.word	0x200002e0
 80043a0:	00001388 	.word	0x00001388
 80043a4:	0000dead 	.word	0x0000dead
 80043a8:	20000378 	.word	0x20000378

080043ac <STM32_UpdateFETLEDs>:

/* LED Helper Functions
 * ===================== */

/* Update FET LEDs with most recent status */
void STM32_UpdateFETLEDs() {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	af00      	add	r7, sp, #0
	BQ769x2_ReadFETStatus();
 80043b0:	f7ff f868 	bl	8003484 <BQ769x2_ReadFETStatus>
	HAL_GPIO_WritePin(LED_CHG_PORT, LED_CHG_PIN, Chg);
 80043b4:	4b08      	ldr	r3, [pc, #32]	@ (80043d8 <STM32_UpdateFETLEDs+0x2c>)
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	4808      	ldr	r0, [pc, #32]	@ (80043dc <STM32_UpdateFETLEDs+0x30>)
 80043ba:	001a      	movs	r2, r3
 80043bc:	2101      	movs	r1, #1
 80043be:	f001 fdc4 	bl	8005f4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_DSG_PORT, LED_DSG_PIN, Dsg);
 80043c2:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <STM32_UpdateFETLEDs+0x34>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	4805      	ldr	r0, [pc, #20]	@ (80043dc <STM32_UpdateFETLEDs+0x30>)
 80043c8:	001a      	movs	r2, r3
 80043ca:	2102      	movs	r1, #2
 80043cc:	f001 fdbd 	bl	8005f4a <HAL_GPIO_WritePin>
}
 80043d0:	46c0      	nop			@ (mov r8, r8)
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	46c0      	nop			@ (mov r8, r8)
 80043d8:	20000412 	.word	0x20000412
 80043dc:	50000400 	.word	0x50000400
 80043e0:	20000411 	.word	0x20000411

080043e4 <STM32_ShouldStop>:
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
	delayMS(period_ms);
}

/* Check to see if the magic value was written into the persistent RTC registers on the last reboot. Return 1 if true, 0 if not. */
uint8_t STM32_ShouldStop() {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) == 0xDEAD) {
 80043e8:	4b0c      	ldr	r3, [pc, #48]	@ (800441c <STM32_ShouldStop+0x38>)
 80043ea:	2101      	movs	r1, #1
 80043ec:	0018      	movs	r0, r3
 80043ee:	f003 fd7f 	bl	8007ef0 <HAL_RTCEx_BKUPRead>
 80043f2:	0003      	movs	r3, r0
 80043f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004420 <STM32_ShouldStop+0x3c>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10b      	bne.n	8004412 <STM32_ShouldStop+0x2e>
		HAL_PWR_EnableBkUpAccess(); // Write Back Up Register 1 Data
 80043fa:	f002 fccd 	bl	8006d98 <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x0000); // Writes a data in a RTC Backup data Register 1
 80043fe:	4b07      	ldr	r3, [pc, #28]	@ (800441c <STM32_ShouldStop+0x38>)
 8004400:	2200      	movs	r2, #0
 8004402:	2101      	movs	r1, #1
 8004404:	0018      	movs	r0, r3
 8004406:	f003 fd5b 	bl	8007ec0 <HAL_RTCEx_BKUPWrite>
		HAL_PWR_DisableBkUpAccess(); //Disable access
 800440a:	f002 fcd3 	bl	8006db4 <HAL_PWR_DisableBkUpAccess>
		return 1;
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <STM32_ShouldStop+0x30>
	}

	return 0;
 8004412:	2300      	movs	r3, #0
}
 8004414:	0018      	movs	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	46c0      	nop			@ (mov r8, r8)
 800441c:	20000378 	.word	0x20000378
 8004420:	0000dead 	.word	0x0000dead

08004424 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004424:	b580      	push	{r7, lr}
 8004426:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8004428:	f000 ff3e 	bl	80052a8 <HAL_Init>

	/* USER CODE BEGIN Init */
	if (!DEBUG) {
		STM32_CheckForWatchdogReset();
 800442c:	f7ff ff70 	bl	8004310 <STM32_CheckForWatchdogReset>
	}
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004430:	f000 f992 	bl	8004758 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all the things */
	MX_GPIO_Init();
 8004434:	f000 fb8a 	bl	8004b4c <MX_GPIO_Init>
	MX_ADC_Init();
 8004438:	f000 fa00 	bl	800483c <MX_ADC_Init>
	MX_I2C1_Init();
 800443c:	f000 fa64 	bl	8004908 <MX_I2C1_Init>
	MX_TIM2_Init();
 8004440:	f000 fad6 	bl	80049f0 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8004444:	f000 fb28 	bl	8004a98 <MX_USART2_UART_Init>
	SystemPower_Config();
 8004448:	f000 fa9e 	bl	8004988 <SystemPower_Config>
	MX_RTC_Init();
 800444c:	f000 fb54 	bl	8004af8 <MX_RTC_Init>
	HAL_TIM_Base_Start(&htim2);
 8004450:	4b6d      	ldr	r3, [pc, #436]	@ (8004608 <main+0x1e4>)
 8004452:	0018      	movs	r0, r3
 8004454:	f003 fda2 	bl	8007f9c <HAL_TIM_Base_Start>
	if (DEBUG) {
			printf("stm32 init complete\r\n");
	}

	/*Check to see if the button is currently pressed*/
	if (STM32_Wake_Button_Pressed()) {
 8004458:	f7ff fe38 	bl	80040cc <STM32_Wake_Button_Pressed>
 800445c:	1e03      	subs	r3, r0, #0
 800445e:	d002      	beq.n	8004466 <main+0x42>
		ButtonPressedDuringBoot= 1;
 8004460:	4b6a      	ldr	r3, [pc, #424]	@ (800460c <main+0x1e8>)
 8004462:	2201      	movs	r2, #1
 8004464:	701a      	strb	r2, [r3, #0]
	}

	/* Check to see if the STOP flag is set from prior reset. If so, initiate STOP*/


	if (STM32_ShouldStop()) {
 8004466:	f7ff ffbd 	bl	80043e4 <STM32_ShouldStop>
 800446a:	1e03      	subs	r3, r0, #0
 800446c:	d001      	beq.n	8004472 <main+0x4e>
		if (DEBUG){
			printf("stm32 reset with intent to sleep, time to sleep...zzz\r\n");
		}
		STM32_Stop();
 800446e:	f7ff fe67 	bl	8004140 <STM32_Stop>
	}


	BQ769x2_ResetShutdownPin(); // RST_SHUT pin set low just in case
 8004472:	f7ff f843 	bl	80034fc <BQ769x2_ResetShutdownPin>

	delayMS(50); //Wait for everything to stabilize
 8004476:	2032      	movs	r0, #50	@ 0x32
 8004478:	f7fe f956 	bl	8002728 <delayMS>

	if (WATCHDOG) {
		MX_IWDG_Init();
 800447c:	f000 fa96 	bl	80049ac <MX_IWDG_Init>
	}

	/* Useful functions for debugging, especially if the STM32 gets into a weird state where it won't sleep */
	//BlinkForever(1); //uncomment to test IWDG
	//BQ769x2_Reset(); //Use this for several reasons - the main reason is to kill the 3.3V rail and power cycle the STM32, which may be necessary if the programmer puts it into a state where it won't sleep properly
	UART_WaitForCommand(); //Start UART Receiving
 8004480:	f7ff fb74 	bl	8003b6c <UART_WaitForCommand>

	while (1) {

		/* USER CODE BEGIN 3 */
		BQ769x2_ForceDisableFETs(); //disable FETs until we are getting communication from the BQ chip
 8004484:	f7fe ffd6 	bl	8003434 <BQ769x2_ForceDisableFETs>

		BQ769x2_SoftWake(); //wiggle RST_SHUT to do a partial reset of the BQ chip. Not sure if this is necessary but it doesn't seem to hurt.
 8004488:	f7ff f8c2 	bl	8003610 <BQ769x2_SoftWake>

		*/

		//Check for BQ state FULLACCESS, SEALED, or UNSEALED. Device must be connected and ACKing to get past this point.
		// This may take quite a few reads for the chip to wake up if it's the first time it's booting (I've seen 15 reads!)
		while (!BQ769x2_Ready()) {
 800448c:	e010      	b.n	80044b0 <main+0x8c>
			if (DEBUG) {
				printf("bq not ready\r\n");
			}
			delayUS(1000);
 800448e:	23fa      	movs	r3, #250	@ 0xfa
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	0018      	movs	r0, r3
 8004494:	f7fe f932 	bl	80026fc <delayUS>
			if (RetryCount > RETRY_LIMIT) {
 8004498:	4b5d      	ldr	r3, [pc, #372]	@ (8004610 <main+0x1ec>)
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	2b64      	cmp	r3, #100	@ 0x64
 800449e:	d901      	bls.n	80044a4 <main+0x80>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 80044a0:	f7ff f87e 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 80044a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004610 <main+0x1ec>)
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	4b58      	ldr	r3, [pc, #352]	@ (8004610 <main+0x1ec>)
 80044ae:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Ready()) {
 80044b0:	f7ff f898 	bl	80035e4 <BQ769x2_Ready>
 80044b4:	1e03      	subs	r3, r0, #0
 80044b6:	d0ea      	beq.n	800448e <main+0x6a>
		};

		RetryCount = 0;
 80044b8:	4b55      	ldr	r3, [pc, #340]	@ (8004610 <main+0x1ec>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	801a      	strh	r2, [r3, #0]

		//Wake up the device if it isn't already awake
		while (!BQ769x2_Wake()) {
 80044be:	e010      	b.n	80044e2 <main+0xbe>
			if (DEBUG){
				printf("bq not awake\r\n");
			}
			delayUS(1000);
 80044c0:	23fa      	movs	r3, #250	@ 0xfa
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	0018      	movs	r0, r3
 80044c6:	f7fe f919 	bl	80026fc <delayUS>
			if (RetryCount > RETRY_LIMIT) {
 80044ca:	4b51      	ldr	r3, [pc, #324]	@ (8004610 <main+0x1ec>)
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	2b64      	cmp	r3, #100	@ 0x64
 80044d0:	d901      	bls.n	80044d6 <main+0xb2>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 80044d2:	f7ff f865 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 80044d6:	4b4e      	ldr	r3, [pc, #312]	@ (8004610 <main+0x1ec>)
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	3301      	adds	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	4b4c      	ldr	r3, [pc, #304]	@ (8004610 <main+0x1ec>)
 80044e0:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Wake()) {
 80044e2:	f7ff f836 	bl	8003552 <BQ769x2_Wake>
 80044e6:	1e03      	subs	r3, r0, #0
 80044e8:	d0ea      	beq.n	80044c0 <main+0x9c>
		}

		RetryCount = 0;
 80044ea:	4b49      	ldr	r3, [pc, #292]	@ (8004610 <main+0x1ec>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	801a      	strh	r2, [r3, #0]

		//Initialize registers by calling BQ769x2_Init and then checking that the configuration was successful
		// BQ769x2 does a spot check of a register that should have been configured if BQ769x2_Init() was successful.
		while (!BQ769x2_Initialize()) {
 80044f0:	e00b      	b.n	800450a <main+0xe6>
			if (DEBUG) {
				printf("bq not configured\r\n");
			}
			if (RetryCount > RETRY_LIMIT) {
 80044f2:	4b47      	ldr	r3, [pc, #284]	@ (8004610 <main+0x1ec>)
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	2b64      	cmp	r3, #100	@ 0x64
 80044f8:	d901      	bls.n	80044fe <main+0xda>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 80044fa:	f7ff f851 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 80044fe:	4b44      	ldr	r3, [pc, #272]	@ (8004610 <main+0x1ec>)
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	3301      	adds	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	4b42      	ldr	r3, [pc, #264]	@ (8004610 <main+0x1ec>)
 8004508:	801a      	strh	r2, [r3, #0]
		while (!BQ769x2_Initialize()) {
 800450a:	f7fe ff6f 	bl	80033ec <BQ769x2_Initialize>
 800450e:	1e03      	subs	r3, r0, #0
 8004510:	d0ef      	beq.n	80044f2 <main+0xce>
		}

		RetryCount = 0;
 8004512:	4b3f      	ldr	r3, [pc, #252]	@ (8004610 <main+0x1ec>)
 8004514:	2200      	movs	r2, #0
 8004516:	801a      	strh	r2, [r3, #0]

		// get first ADC reading. Normal for this to take a few retries
		while (!BQ769x2_ReadBatteryData()) {
 8004518:	e00f      	b.n	800453a <main+0x116>
			if (RetryCount > RETRY_LIMIT) {
 800451a:	4b3d      	ldr	r3, [pc, #244]	@ (8004610 <main+0x1ec>)
 800451c:	881b      	ldrh	r3, [r3, #0]
 800451e:	2b64      	cmp	r3, #100	@ 0x64
 8004520:	d901      	bls.n	8004526 <main+0x102>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004522:	f7ff f83d 	bl	80035a0 <BQ769x2_Reset>
			}
			RetryCount++;
 8004526:	4b3a      	ldr	r3, [pc, #232]	@ (8004610 <main+0x1ec>)
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	3301      	adds	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	4b38      	ldr	r3, [pc, #224]	@ (8004610 <main+0x1ec>)
 8004530:	801a      	strh	r2, [r3, #0]
			delayUS(5000); //wait a bit for the ADC to finish measuring
 8004532:	4b38      	ldr	r3, [pc, #224]	@ (8004614 <main+0x1f0>)
 8004534:	0018      	movs	r0, r3
 8004536:	f7fe f8e1 	bl	80026fc <delayUS>
		while (!BQ769x2_ReadBatteryData()) {
 800453a:	f7ff f9f5 	bl	8003928 <BQ769x2_ReadBatteryData>
 800453e:	1e03      	subs	r3, r0, #0
 8004540:	d0eb      	beq.n	800451a <main+0xf6>
		}

		RetryCount = 0;
 8004542:	4b33      	ldr	r3, [pc, #204]	@ (8004610 <main+0x1ec>)
 8004544:	2200      	movs	r2, #0
 8004546:	801a      	strh	r2, [r3, #0]

		// check whether a charger >15V is connected and the button wasn't pressed during boot. If not, go back to sleep.
		if (!ButtonPressedDuringBoot && Pack_Voltage < 15000) {
 8004548:	4b30      	ldr	r3, [pc, #192]	@ (800460c <main+0x1e8>)
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d106      	bne.n	800455e <main+0x13a>
 8004550:	4b31      	ldr	r3, [pc, #196]	@ (8004618 <main+0x1f4>)
 8004552:	881b      	ldrh	r3, [r3, #0]
 8004554:	4a31      	ldr	r2, [pc, #196]	@ (800461c <main+0x1f8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d801      	bhi.n	800455e <main+0x13a>
			if (DEBUG){
				printf("stm32 going back to sleep because user didn't press button and charger isn't connected...zzz\r\n");
			}
			Sleep();
 800455a:	f7ff fef3 	bl	8004344 <Sleep>
				printf("\r\ncharger connected, time to allow FETs\r\n");
			}
		}

		//enable FETs. It appears to be important to call FET_ENABLE twice
		BQ769x2_CommandSubcommand(FET_ENABLE); // Enable the CHG and DSG FETs
 800455e:	2022      	movs	r0, #34	@ 0x22
 8004560:	f7fe fbc0 	bl	8002ce4 <BQ769x2_CommandSubcommand>
		BQ769x2_AllowFETs();
 8004564:	f7fe ff7a 	bl	800345c <BQ769x2_AllowFETs>
		BQ769x2_CommandSubcommand(FET_ENABLE); //for some reason need to do this twice...TODO investigate
 8004568:	2022      	movs	r0, #34	@ 0x22
 800456a:	f7fe fbbb 	bl	8002ce4 <BQ769x2_CommandSubcommand>

		//Call outside loop
		UART_WaitForCommand();
 800456e:	f7ff fafd 	bl	8003b6c <UART_WaitForCommand>

		while (1) {

			//detect button press and take action if needed
			STM32_HandleButton();
 8004572:	f7ff fd85 	bl	8004080 <STM32_HandleButton>

			//Update FET registers and update LEDs
			if (LEDS) {
				STM32_UpdateFETLEDs();
 8004576:	f7ff ff19 	bl	80043ac <STM32_UpdateFETLEDs>
			}

			//Handle sleep current and put battery to sleep if not much is going on
			STM32_HandleInactivity();
 800457a:	f7ff fdb7 	bl	80040ec <STM32_HandleInactivity>

			//Useful for logging
			BQ769x2_CalcMinMaxCellV();
 800457e:	f7ff fa15 	bl	80039ac <BQ769x2_CalcMinMaxCellV>

			//Print battery status over RS485 for debug
			BQ769x2_ReadBatteryStatus();
 8004582:	f7fe fcdf 	bl	8002f44 <BQ769x2_ReadBatteryStatus>
			if (DEBUG) {
				BQ769x2_PrintStatus();
			}

			//Get the latest data from the BQ chip
			if (BQ769x2_ReadBatteryData()) {
 8004586:	f7ff f9cf 	bl	8003928 <BQ769x2_ReadBatteryData>
 800458a:	1e03      	subs	r3, r0, #0
 800458c:	d003      	beq.n	8004596 <main+0x172>
				RetryCount = 0;
 800458e:	4b20      	ldr	r3, [pc, #128]	@ (8004610 <main+0x1ec>)
 8004590:	2200      	movs	r2, #0
 8004592:	801a      	strh	r2, [r3, #0]
 8004594:	e005      	b.n	80045a2 <main+0x17e>
			} else {
				RetryCount++;
 8004596:	4b1e      	ldr	r3, [pc, #120]	@ (8004610 <main+0x1ec>)
 8004598:	881b      	ldrh	r3, [r3, #0]
 800459a:	3301      	adds	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	4b1c      	ldr	r3, [pc, #112]	@ (8004610 <main+0x1ec>)
 80045a0:	801a      	strh	r2, [r3, #0]
			}



			//Check for faults and trigger the LED if so
			if (BQ769x2_ReadSafetyStatus()) {
 80045a2:	f7ff f87b 	bl	800369c <BQ769x2_ReadSafetyStatus>
 80045a6:	1e03      	subs	r3, r0, #0
 80045a8:	d003      	beq.n	80045b2 <main+0x18e>
				RetryCount = 0;
 80045aa:	4b19      	ldr	r3, [pc, #100]	@ (8004610 <main+0x1ec>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	801a      	strh	r2, [r3, #0]
 80045b0:	e005      	b.n	80045be <main+0x19a>
			} else {
				RetryCount++;
 80045b2:	4b17      	ldr	r3, [pc, #92]	@ (8004610 <main+0x1ec>)
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	3301      	adds	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	4b15      	ldr	r3, [pc, #84]	@ (8004610 <main+0x1ec>)
 80045bc:	801a      	strh	r2, [r3, #0]
			};

			//Set Fault LED
			if (LEDS && (ProtectionsTriggered & 1)) {
 80045be:	4b18      	ldr	r3, [pc, #96]	@ (8004620 <main+0x1fc>)
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	001a      	movs	r2, r3
 80045c4:	2301      	movs	r3, #1
 80045c6:	4013      	ands	r3, r2
 80045c8:	d008      	beq.n	80045dc <main+0x1b8>
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_SET);
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	0059      	lsls	r1, r3, #1
 80045ce:	23a0      	movs	r3, #160	@ 0xa0
 80045d0:	05db      	lsls	r3, r3, #23
 80045d2:	2201      	movs	r2, #1
 80045d4:	0018      	movs	r0, r3
 80045d6:	f001 fcb8 	bl	8005f4a <HAL_GPIO_WritePin>
 80045da:	e007      	b.n	80045ec <main+0x1c8>
			} else {
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 80045dc:	2380      	movs	r3, #128	@ 0x80
 80045de:	0059      	lsls	r1, r3, #1
 80045e0:	23a0      	movs	r3, #160	@ 0xa0
 80045e2:	05db      	lsls	r3, r3, #23
 80045e4:	2200      	movs	r2, #0
 80045e6:	0018      	movs	r0, r3
 80045e8:	f001 fcaf 	bl	8005f4a <HAL_GPIO_WritePin>
			}

			//If there are too many failures, reset the BQ chip
			if (RetryCount > RETRY_LIMIT) {
 80045ec:	4b08      	ldr	r3, [pc, #32]	@ (8004610 <main+0x1ec>)
 80045ee:	881b      	ldrh	r3, [r3, #0]
 80045f0:	2b64      	cmp	r3, #100	@ 0x64
 80045f2:	d902      	bls.n	80045fa <main+0x1d6>
				BQ769x2_Reset(); //gotta reset the BQ and try again. This kills the 3V3 rail
 80045f4:	f7fe ffd4 	bl	80035a0 <BQ769x2_Reset>
				break;
 80045f8:	e005      	b.n	8004606 <main+0x1e2>
			}

			STM32_PetWatchdog();
 80045fa:	f7ff fd31 	bl	8004060 <STM32_PetWatchdog>
			delayMS(10);  // repeat loop every 20 ms
 80045fe:	200a      	movs	r0, #10
 8004600:	f7fe f892 	bl	8002728 <delayMS>
			STM32_HandleButton();
 8004604:	e7b5      	b.n	8004572 <main+0x14e>
		BQ769x2_ForceDisableFETs(); //disable FETs until we are getting communication from the BQ chip
 8004606:	e73d      	b.n	8004484 <main+0x60>
 8004608:	200002a0 	.word	0x200002a0
 800460c:	2000041d 	.word	0x2000041d
 8004610:	2000041a 	.word	0x2000041a
 8004614:	00001388 	.word	0x00001388
 8004618:	200003fa 	.word	0x200003fa
 800461c:	00003a97 	.word	0x00003a97
 8004620:	20000410 	.word	0x20000410

08004624 <__io_putchar>:
		}
	}
	/* USER CODE END 3 */
}

PUTCHAR_PROTOTYPE {
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive Off
 800462c:	23a0      	movs	r3, #160	@ 0xa0
 800462e:	05db      	lsls	r3, r3, #23
 8004630:	2201      	movs	r2, #1
 8004632:	2180      	movs	r1, #128	@ 0x80
 8004634:	0018      	movs	r0, r3
 8004636:	f001 fc88 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(20);
 800463a:	2014      	movs	r0, #20
 800463c:	f7fe f85e 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET); // Transmit On
 8004640:	23a0      	movs	r3, #160	@ 0xa0
 8004642:	05db      	lsls	r3, r3, #23
 8004644:	2201      	movs	r2, #1
 8004646:	2140      	movs	r1, #64	@ 0x40
 8004648:	0018      	movs	r0, r3
 800464a:	f001 fc7e 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(20);
 800464e:	2014      	movs	r0, #20
 8004650:	f7fe f854 	bl	80026fc <delayUS>
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8004654:	4b0f      	ldr	r3, [pc, #60]	@ (8004694 <__io_putchar+0x70>)
 8004656:	1d39      	adds	r1, r7, #4
 8004658:	480f      	ldr	r0, [pc, #60]	@ (8004698 <__io_putchar+0x74>)
 800465a:	2201      	movs	r2, #1
 800465c:	f003 ff74 	bl	8008548 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET); //Transmit off
 8004660:	23a0      	movs	r3, #160	@ 0xa0
 8004662:	05db      	lsls	r3, r3, #23
 8004664:	2200      	movs	r2, #0
 8004666:	2140      	movs	r1, #64	@ 0x40
 8004668:	0018      	movs	r0, r3
 800466a:	f001 fc6e 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(20);
 800466e:	2014      	movs	r0, #20
 8004670:	f7fe f844 	bl	80026fc <delayUS>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive still off
 8004674:	23a0      	movs	r3, #160	@ 0xa0
 8004676:	05db      	lsls	r3, r3, #23
 8004678:	2201      	movs	r2, #1
 800467a:	2180      	movs	r1, #128	@ 0x80
 800467c:	0018      	movs	r0, r3
 800467e:	f001 fc64 	bl	8005f4a <HAL_GPIO_WritePin>
	delayUS(20);
 8004682:	2014      	movs	r0, #20
 8004684:	f7fe f83a 	bl	80026fc <delayUS>

	return ch;
 8004688:	687b      	ldr	r3, [r7, #4]
}
 800468a:	0018      	movs	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	b002      	add	sp, #8
 8004690:	bd80      	pop	{r7, pc}
 8004692:	46c0      	nop			@ (mov r8, r8)
 8004694:	0000ffff 	.word	0x0000ffff
 8004698:	200002e0 	.word	0x200002e0

0800469c <EXTI0_1_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port A PIN 0 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI0_1_IRQHandler_Config(void) {
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80046a2:	4b14      	ldr	r3, [pc, #80]	@ (80046f4 <EXTI0_1_IRQHandler_Config+0x58>)
 80046a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a6:	4b13      	ldr	r3, [pc, #76]	@ (80046f4 <EXTI0_1_IRQHandler_Config+0x58>)
 80046a8:	2101      	movs	r1, #1
 80046aa:	430a      	orrs	r2, r1
 80046ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046ae:	4b11      	ldr	r3, [pc, #68]	@ (80046f4 <EXTI0_1_IRQHandler_Config+0x58>)
 80046b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b2:	2201      	movs	r2, #1
 80046b4:	4013      	ands	r3, r2
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 80046ba:	1d3b      	adds	r3, r7, #4
 80046bc:	2284      	movs	r2, #132	@ 0x84
 80046be:	0392      	lsls	r2, r2, #14
 80046c0:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 80046c2:	1d3b      	adds	r3, r7, #4
 80046c4:	2201      	movs	r2, #1
 80046c6:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_0;
 80046c8:	1d3b      	adds	r3, r7, #4
 80046ca:	2201      	movs	r2, #1
 80046cc:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80046ce:	1d3a      	adds	r2, r7, #4
 80046d0:	23a0      	movs	r3, #160	@ 0xa0
 80046d2:	05db      	lsls	r3, r3, #23
 80046d4:	0011      	movs	r1, r2
 80046d6:	0018      	movs	r0, r3
 80046d8:	f001 f9ca 	bl	8005a70 <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI0_1_IRQn, 2, 0);
 80046dc:	2200      	movs	r2, #0
 80046de:	2102      	movs	r1, #2
 80046e0:	2005      	movs	r0, #5
 80046e2:	f001 f8fb 	bl	80058dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80046e6:	2005      	movs	r0, #5
 80046e8:	f001 f90d 	bl	8005906 <HAL_NVIC_EnableIRQ>
}
 80046ec:	46c0      	nop			@ (mov r8, r8)
 80046ee:	46bd      	mov	sp, r7
 80046f0:	b006      	add	sp, #24
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40021000 	.word	0x40021000

080046f8 <EXTI2_3_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port B Pin 5 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI2_3_IRQHandler_Config(void) {
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80046fe:	4b14      	ldr	r3, [pc, #80]	@ (8004750 <EXTI2_3_IRQHandler_Config+0x58>)
 8004700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004702:	4b13      	ldr	r3, [pc, #76]	@ (8004750 <EXTI2_3_IRQHandler_Config+0x58>)
 8004704:	2102      	movs	r1, #2
 8004706:	430a      	orrs	r2, r1
 8004708:	62da      	str	r2, [r3, #44]	@ 0x2c
 800470a:	4b11      	ldr	r3, [pc, #68]	@ (8004750 <EXTI2_3_IRQHandler_Config+0x58>)
 800470c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470e:	2202      	movs	r2, #2
 8004710:	4013      	ands	r3, r2
 8004712:	603b      	str	r3, [r7, #0]
 8004714:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8004716:	1d3b      	adds	r3, r7, #4
 8004718:	2288      	movs	r2, #136	@ 0x88
 800471a:	0352      	lsls	r2, r2, #13
 800471c:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800471e:	1d3b      	adds	r3, r7, #4
 8004720:	2202      	movs	r2, #2
 8004722:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_5;
 8004724:	1d3b      	adds	r3, r7, #4
 8004726:	2220      	movs	r2, #32
 8004728:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800472a:	1d3b      	adds	r3, r7, #4
 800472c:	4a09      	ldr	r2, [pc, #36]	@ (8004754 <EXTI2_3_IRQHandler_Config+0x5c>)
 800472e:	0019      	movs	r1, r3
 8004730:	0010      	movs	r0, r2
 8004732:	f001 f99d 	bl	8005a70 <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 2, 0);
 8004736:	2200      	movs	r2, #0
 8004738:	2102      	movs	r1, #2
 800473a:	2006      	movs	r0, #6
 800473c:	f001 f8ce 	bl	80058dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004740:	2006      	movs	r0, #6
 8004742:	f001 f8e0 	bl	8005906 <HAL_NVIC_EnableIRQ>
}
 8004746:	46c0      	nop			@ (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	b006      	add	sp, #24
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			@ (mov r8, r8)
 8004750:	40021000 	.word	0x40021000
 8004754:	50000400 	.word	0x50000400

08004758 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004758:	b590      	push	{r4, r7, lr}
 800475a:	b099      	sub	sp, #100	@ 0x64
 800475c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800475e:	242c      	movs	r4, #44	@ 0x2c
 8004760:	193b      	adds	r3, r7, r4
 8004762:	0018      	movs	r0, r3
 8004764:	2334      	movs	r3, #52	@ 0x34
 8004766:	001a      	movs	r2, r3
 8004768:	2100      	movs	r1, #0
 800476a:	f005 ffa5 	bl	800a6b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800476e:	2318      	movs	r3, #24
 8004770:	18fb      	adds	r3, r7, r3
 8004772:	0018      	movs	r0, r3
 8004774:	2314      	movs	r3, #20
 8004776:	001a      	movs	r2, r3
 8004778:	2100      	movs	r1, #0
 800477a:	f005 ff9d 	bl	800a6b8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800477e:	003b      	movs	r3, r7
 8004780:	0018      	movs	r0, r3
 8004782:	2318      	movs	r3, #24
 8004784:	001a      	movs	r2, r3
 8004786:	2100      	movs	r1, #0
 8004788:	f005 ff96 	bl	800a6b8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800478c:	4b29      	ldr	r3, [pc, #164]	@ (8004834 <SystemClock_Config+0xdc>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a29      	ldr	r2, [pc, #164]	@ (8004838 <SystemClock_Config+0xe0>)
 8004792:	401a      	ands	r2, r3
 8004794:	4b27      	ldr	r3, [pc, #156]	@ (8004834 <SystemClock_Config+0xdc>)
 8004796:	2180      	movs	r1, #128	@ 0x80
 8004798:	0109      	lsls	r1, r1, #4
 800479a:	430a      	orrs	r2, r1
 800479c:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 800479e:	0021      	movs	r1, r4
 80047a0:	187b      	adds	r3, r7, r1
 80047a2:	220a      	movs	r2, #10
 80047a4:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047a6:	187b      	adds	r3, r7, r1
 80047a8:	2201      	movs	r2, #1
 80047aa:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80047ac:	187b      	adds	r3, r7, r1
 80047ae:	2210      	movs	r2, #16
 80047b0:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80047b2:	187b      	adds	r3, r7, r1
 80047b4:	2201      	movs	r2, #1
 80047b6:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80047b8:	187b      	adds	r3, r7, r1
 80047ba:	2200      	movs	r2, #0
 80047bc:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80047be:	187b      	adds	r3, r7, r1
 80047c0:	0018      	movs	r0, r3
 80047c2:	f002 fb7f 	bl	8006ec4 <HAL_RCC_OscConfig>
 80047c6:	1e03      	subs	r3, r0, #0
 80047c8:	d001      	beq.n	80047ce <SystemClock_Config+0x76>
		Error_Handler();
 80047ca:	f000 fad3 	bl	8004d74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80047ce:	2118      	movs	r1, #24
 80047d0:	187b      	adds	r3, r7, r1
 80047d2:	220f      	movs	r2, #15
 80047d4:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80047d6:	187b      	adds	r3, r7, r1
 80047d8:	2201      	movs	r2, #1
 80047da:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047dc:	187b      	adds	r3, r7, r1
 80047de:	2200      	movs	r2, #0
 80047e0:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80047e2:	187b      	adds	r3, r7, r1
 80047e4:	2200      	movs	r2, #0
 80047e6:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80047e8:	187b      	adds	r3, r7, r1
 80047ea:	2200      	movs	r2, #0
 80047ec:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80047ee:	187b      	adds	r3, r7, r1
 80047f0:	2100      	movs	r1, #0
 80047f2:	0018      	movs	r0, r3
 80047f4:	f002 fee2 	bl	80075bc <HAL_RCC_ClockConfig>
 80047f8:	1e03      	subs	r3, r0, #0
 80047fa:	d001      	beq.n	8004800 <SystemClock_Config+0xa8>
		Error_Handler();
 80047fc:	f000 faba 	bl	8004d74 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8004800:	003b      	movs	r3, r7
 8004802:	222a      	movs	r2, #42	@ 0x2a
 8004804:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_RTC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8004806:	003b      	movs	r3, r7
 8004808:	2208      	movs	r2, #8
 800480a:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800480c:	003b      	movs	r3, r7
 800480e:	2280      	movs	r2, #128	@ 0x80
 8004810:	0192      	lsls	r2, r2, #6
 8004812:	611a      	str	r2, [r3, #16]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004814:	003b      	movs	r3, r7
 8004816:	2280      	movs	r2, #128	@ 0x80
 8004818:	0292      	lsls	r2, r2, #10
 800481a:	605a      	str	r2, [r3, #4]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800481c:	003b      	movs	r3, r7
 800481e:	0018      	movs	r0, r3
 8004820:	f003 f8f0 	bl	8007a04 <HAL_RCCEx_PeriphCLKConfig>
 8004824:	1e03      	subs	r3, r0, #0
 8004826:	d001      	beq.n	800482c <SystemClock_Config+0xd4>
		Error_Handler();
 8004828:	f000 faa4 	bl	8004d74 <Error_Handler>
	}
}
 800482c:	46c0      	nop			@ (mov r8, r8)
 800482e:	46bd      	mov	sp, r7
 8004830:	b019      	add	sp, #100	@ 0x64
 8004832:	bd90      	pop	{r4, r7, pc}
 8004834:	40007000 	.word	0x40007000
 8004838:	ffffe7ff 	.word	0xffffe7ff

0800483c <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004842:	003b      	movs	r3, r7
 8004844:	0018      	movs	r0, r3
 8004846:	2308      	movs	r3, #8
 8004848:	001a      	movs	r2, r3
 800484a:	2100      	movs	r1, #0
 800484c:	f005 ff34 	bl	800a6b8 <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8004850:	4b2a      	ldr	r3, [pc, #168]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004852:	4a2b      	ldr	r2, [pc, #172]	@ (8004900 <MX_ADC_Init+0xc4>)
 8004854:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 8004856:	4b29      	ldr	r3, [pc, #164]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004858:	2200      	movs	r2, #0
 800485a:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800485c:	4b27      	ldr	r3, [pc, #156]	@ (80048fc <MX_ADC_Init+0xc0>)
 800485e:	22c0      	movs	r2, #192	@ 0xc0
 8004860:	0612      	lsls	r2, r2, #24
 8004862:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004864:	4b25      	ldr	r3, [pc, #148]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004866:	2200      	movs	r2, #0
 8004868:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800486a:	4b24      	ldr	r3, [pc, #144]	@ (80048fc <MX_ADC_Init+0xc0>)
 800486c:	2200      	movs	r2, #0
 800486e:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004870:	4b22      	ldr	r3, [pc, #136]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004872:	2201      	movs	r2, #1
 8004874:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004876:	4b21      	ldr	r3, [pc, #132]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004878:	2200      	movs	r2, #0
 800487a:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 800487c:	4b1f      	ldr	r3, [pc, #124]	@ (80048fc <MX_ADC_Init+0xc0>)
 800487e:	2220      	movs	r2, #32
 8004880:	2100      	movs	r1, #0
 8004882:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8004884:	4b1d      	ldr	r3, [pc, #116]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004886:	2221      	movs	r2, #33	@ 0x21
 8004888:	2100      	movs	r1, #0
 800488a:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800488c:	4b1b      	ldr	r3, [pc, #108]	@ (80048fc <MX_ADC_Init+0xc0>)
 800488e:	2200      	movs	r2, #0
 8004890:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004892:	4b1a      	ldr	r3, [pc, #104]	@ (80048fc <MX_ADC_Init+0xc0>)
 8004894:	22c2      	movs	r2, #194	@ 0xc2
 8004896:	32ff      	adds	r2, #255	@ 0xff
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 800489a:	4b18      	ldr	r3, [pc, #96]	@ (80048fc <MX_ADC_Init+0xc0>)
 800489c:	222c      	movs	r2, #44	@ 0x2c
 800489e:	2100      	movs	r1, #0
 80048a0:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80048a2:	4b16      	ldr	r3, [pc, #88]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048a4:	2204      	movs	r2, #4
 80048a6:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80048a8:	4b14      	ldr	r3, [pc, #80]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 80048ae:	4b13      	ldr	r3, [pc, #76]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 80048b4:	4b11      	ldr	r3, [pc, #68]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80048ba:	4b10      	ldr	r3, [pc, #64]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048bc:	2200      	movs	r2, #0
 80048be:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 80048c0:	4b0e      	ldr	r3, [pc, #56]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048c2:	0018      	movs	r0, r3
 80048c4:	f000 fd60 	bl	8005388 <HAL_ADC_Init>
 80048c8:	1e03      	subs	r3, r0, #0
 80048ca:	d001      	beq.n	80048d0 <MX_ADC_Init+0x94>
		Error_Handler();
 80048cc:	f000 fa52 	bl	8004d74 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 80048d0:	003b      	movs	r3, r7
 80048d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004904 <MX_ADC_Init+0xc8>)
 80048d4:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80048d6:	003b      	movs	r3, r7
 80048d8:	2280      	movs	r2, #128	@ 0x80
 80048da:	0152      	lsls	r2, r2, #5
 80048dc:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80048de:	003a      	movs	r2, r7
 80048e0:	4b06      	ldr	r3, [pc, #24]	@ (80048fc <MX_ADC_Init+0xc0>)
 80048e2:	0011      	movs	r1, r2
 80048e4:	0018      	movs	r0, r3
 80048e6:	f000 fec3 	bl	8005670 <HAL_ADC_ConfigChannel>
 80048ea:	1e03      	subs	r3, r0, #0
 80048ec:	d001      	beq.n	80048f2 <MX_ADC_Init+0xb6>
		Error_Handler();
 80048ee:	f000 fa41 	bl	8004d74 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 80048f2:	46c0      	nop			@ (mov r8, r8)
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b002      	add	sp, #8
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	46c0      	nop			@ (mov r8, r8)
 80048fc:	200001f0 	.word	0x200001f0
 8004900:	40012400 	.word	0x40012400
 8004904:	14000020 	.word	0x14000020

08004908 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800490c:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <MX_I2C1_Init+0x74>)
 800490e:	4a1c      	ldr	r2, [pc, #112]	@ (8004980 <MX_I2C1_Init+0x78>)
 8004910:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00300617;
 8004912:	4b1a      	ldr	r3, [pc, #104]	@ (800497c <MX_I2C1_Init+0x74>)
 8004914:	4a1b      	ldr	r2, [pc, #108]	@ (8004984 <MX_I2C1_Init+0x7c>)
 8004916:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8004918:	4b18      	ldr	r3, [pc, #96]	@ (800497c <MX_I2C1_Init+0x74>)
 800491a:	2200      	movs	r2, #0
 800491c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800491e:	4b17      	ldr	r3, [pc, #92]	@ (800497c <MX_I2C1_Init+0x74>)
 8004920:	2201      	movs	r2, #1
 8004922:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004924:	4b15      	ldr	r3, [pc, #84]	@ (800497c <MX_I2C1_Init+0x74>)
 8004926:	2200      	movs	r2, #0
 8004928:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800492a:	4b14      	ldr	r3, [pc, #80]	@ (800497c <MX_I2C1_Init+0x74>)
 800492c:	2200      	movs	r2, #0
 800492e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <MX_I2C1_Init+0x74>)
 8004932:	2200      	movs	r2, #0
 8004934:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004936:	4b11      	ldr	r3, [pc, #68]	@ (800497c <MX_I2C1_Init+0x74>)
 8004938:	2200      	movs	r2, #0
 800493a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800493c:	4b0f      	ldr	r3, [pc, #60]	@ (800497c <MX_I2C1_Init+0x74>)
 800493e:	2200      	movs	r2, #0
 8004940:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004942:	4b0e      	ldr	r3, [pc, #56]	@ (800497c <MX_I2C1_Init+0x74>)
 8004944:	0018      	movs	r0, r3
 8004946:	f001 fb43 	bl	8005fd0 <HAL_I2C_Init>
 800494a:	1e03      	subs	r3, r0, #0
 800494c:	d001      	beq.n	8004952 <MX_I2C1_Init+0x4a>
		Error_Handler();
 800494e:	f000 fa11 	bl	8004d74 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8004952:	4b0a      	ldr	r3, [pc, #40]	@ (800497c <MX_I2C1_Init+0x74>)
 8004954:	2100      	movs	r1, #0
 8004956:	0018      	movs	r0, r3
 8004958:	f002 f924 	bl	8006ba4 <HAL_I2CEx_ConfigAnalogFilter>
 800495c:	1e03      	subs	r3, r0, #0
 800495e:	d001      	beq.n	8004964 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8004960:	f000 fa08 	bl	8004d74 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8004964:	4b05      	ldr	r3, [pc, #20]	@ (800497c <MX_I2C1_Init+0x74>)
 8004966:	2100      	movs	r1, #0
 8004968:	0018      	movs	r0, r3
 800496a:	f002 f967 	bl	8006c3c <HAL_I2CEx_ConfigDigitalFilter>
 800496e:	1e03      	subs	r3, r0, #0
 8004970:	d001      	beq.n	8004976 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8004972:	f000 f9ff 	bl	8004d74 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8004976:	46c0      	nop			@ (mov r8, r8)
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	2000024c 	.word	0x2000024c
 8004980:	40005400 	.word	0x40005400
 8004984:	00300617 	.word	0x00300617

08004988 <SystemPower_Config>:
 *            + No IWDG
 *            + Wakeup using EXTI Line (Key Button PC.13)
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void) {
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
//GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable Ultra low power mode */
	HAL_PWREx_EnableUltraLowPower();
 800498c:	f002 fa8c 	bl	8006ea8 <HAL_PWREx_EnableUltraLowPower>

	/* Enable the fast wake up from Ultra low power mode */
	HAL_PWREx_EnableFastWakeUp();
 8004990:	f002 fa7c 	bl	8006e8c <HAL_PWREx_EnableFastWakeUp>

	/* Select HSI as system clock source after Wake Up from Stop mode */
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_HSI); //probably not necessary given reset upon resume from STOP
 8004994:	4b04      	ldr	r3, [pc, #16]	@ (80049a8 <SystemPower_Config+0x20>)
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	4b03      	ldr	r3, [pc, #12]	@ (80049a8 <SystemPower_Config+0x20>)
 800499a:	2180      	movs	r1, #128	@ 0x80
 800499c:	0209      	lsls	r1, r1, #8
 800499e:	430a      	orrs	r2, r1
 80049a0:	60da      	str	r2, [r3, #12]
}
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40021000 	.word	0x40021000

080049ac <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 80049b0:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <MX_IWDG_Init+0x34>)
 80049b2:	4a0c      	ldr	r2, [pc, #48]	@ (80049e4 <MX_IWDG_Init+0x38>)
 80049b4:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80049b6:	4b0a      	ldr	r3, [pc, #40]	@ (80049e0 <MX_IWDG_Init+0x34>)
 80049b8:	2202      	movs	r2, #2
 80049ba:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 0xFFF;
 80049bc:	4b08      	ldr	r3, [pc, #32]	@ (80049e0 <MX_IWDG_Init+0x34>)
 80049be:	4a0a      	ldr	r2, [pc, #40]	@ (80049e8 <MX_IWDG_Init+0x3c>)
 80049c0:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 2300; //around 1 second with prescaler 16
 80049c2:	4b07      	ldr	r3, [pc, #28]	@ (80049e0 <MX_IWDG_Init+0x34>)
 80049c4:	4a09      	ldr	r2, [pc, #36]	@ (80049ec <MX_IWDG_Init+0x40>)
 80049c6:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 80049c8:	4b05      	ldr	r3, [pc, #20]	@ (80049e0 <MX_IWDG_Init+0x34>)
 80049ca:	0018      	movs	r0, r3
 80049cc:	f002 f982 	bl	8006cd4 <HAL_IWDG_Init>
 80049d0:	1e03      	subs	r3, r0, #0
 80049d2:	d001      	beq.n	80049d8 <MX_IWDG_Init+0x2c>
		Error_Handler();
 80049d4:	f000 f9ce 	bl	8004d74 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 80049d8:	46c0      	nop			@ (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	46c0      	nop			@ (mov r8, r8)
 80049e0:	20000368 	.word	0x20000368
 80049e4:	40003000 	.word	0x40003000
 80049e8:	00000fff 	.word	0x00000fff
 80049ec:	000008fc 	.word	0x000008fc

080049f0 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80049f6:	2308      	movs	r3, #8
 80049f8:	18fb      	adds	r3, r7, r3
 80049fa:	0018      	movs	r0, r3
 80049fc:	2310      	movs	r3, #16
 80049fe:	001a      	movs	r2, r3
 8004a00:	2100      	movs	r1, #0
 8004a02:	f005 fe59 	bl	800a6b8 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004a06:	003b      	movs	r3, r7
 8004a08:	0018      	movs	r0, r3
 8004a0a:	2308      	movs	r3, #8
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	2100      	movs	r1, #0
 8004a10:	f005 fe52 	bl	800a6b8 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8004a14:	4b1e      	ldr	r3, [pc, #120]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a16:	2280      	movs	r2, #128	@ 0x80
 8004a18:	05d2      	lsls	r2, r2, #23
 8004a1a:	601a      	str	r2, [r3, #0]
	//htim2.Init.Prescaler = 31; for 32Mhz
	htim2.Init.Prescaler = 14; //for 16MHz
 8004a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a1e:	220e      	movs	r2, #14
 8004a20:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a22:	4b1b      	ldr	r3, [pc, #108]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8004a28:	4b19      	ldr	r3, [pc, #100]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004a94 <MX_TIM2_Init+0xa4>)
 8004a2c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a2e:	4b18      	ldr	r3, [pc, #96]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a34:	4b16      	ldr	r3, [pc, #88]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004a3a:	4b15      	ldr	r3, [pc, #84]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f003 fa6d 	bl	8007f1c <HAL_TIM_Base_Init>
 8004a42:	1e03      	subs	r3, r0, #0
 8004a44:	d001      	beq.n	8004a4a <MX_TIM2_Init+0x5a>
		Error_Handler();
 8004a46:	f000 f995 	bl	8004d74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a4a:	2108      	movs	r1, #8
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	2280      	movs	r2, #128	@ 0x80
 8004a50:	0152      	lsls	r2, r2, #5
 8004a52:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004a54:	187a      	adds	r2, r7, r1
 8004a56:	4b0e      	ldr	r3, [pc, #56]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a58:	0011      	movs	r1, r2
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	f003 fada 	bl	8008014 <HAL_TIM_ConfigClockSource>
 8004a60:	1e03      	subs	r3, r0, #0
 8004a62:	d001      	beq.n	8004a68 <MX_TIM2_Init+0x78>
		Error_Handler();
 8004a64:	f000 f986 	bl	8004d74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a68:	003b      	movs	r3, r7
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a6e:	003b      	movs	r3, r7
 8004a70:	2200      	movs	r2, #0
 8004a72:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8004a74:	003a      	movs	r2, r7
 8004a76:	4b06      	ldr	r3, [pc, #24]	@ (8004a90 <MX_TIM2_Init+0xa0>)
 8004a78:	0011      	movs	r1, r2
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f003 fc82 	bl	8008384 <HAL_TIMEx_MasterConfigSynchronization>
 8004a80:	1e03      	subs	r3, r0, #0
 8004a82:	d001      	beq.n	8004a88 <MX_TIM2_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8004a84:	f000 f976 	bl	8004d74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8004a88:	46c0      	nop			@ (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b006      	add	sp, #24
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	200002a0 	.word	0x200002a0
 8004a94:	0000ffff 	.word	0x0000ffff

08004a98 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8004a9c:	4b14      	ldr	r3, [pc, #80]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004a9e:	4a15      	ldr	r2, [pc, #84]	@ (8004af4 <MX_USART2_UART_Init+0x5c>)
 8004aa0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8004aa2:	4b13      	ldr	r3, [pc, #76]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004aa4:	22e1      	movs	r2, #225	@ 0xe1
 8004aa6:	0252      	lsls	r2, r2, #9
 8004aa8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004aaa:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8004ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8004ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004abc:	4b0c      	ldr	r3, [pc, #48]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004abe:	220c      	movs	r2, #12
 8004ac0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ac8:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ace:	4b08      	ldr	r3, [pc, #32]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ad4:	4b06      	ldr	r3, [pc, #24]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	625a      	str	r2, [r3, #36]	@ 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004ada:	4b05      	ldr	r3, [pc, #20]	@ (8004af0 <MX_USART2_UART_Init+0x58>)
 8004adc:	0018      	movs	r0, r3
 8004ade:	f003 fca1 	bl	8008424 <HAL_UART_Init>
 8004ae2:	1e03      	subs	r3, r0, #0
 8004ae4:	d001      	beq.n	8004aea <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8004ae6:	f000 f945 	bl	8004d74 <Error_Handler>
	}

}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	200002e0 	.word	0x200002e0
 8004af4:	40004400 	.word	0x40004400

08004af8 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8004afc:	4b11      	ldr	r3, [pc, #68]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004afe:	4a12      	ldr	r2, [pc, #72]	@ (8004b48 <MX_RTC_Init+0x50>)
 8004b00:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004b02:	4b10      	ldr	r3, [pc, #64]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8004b08:	4b0e      	ldr	r3, [pc, #56]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b0a:	227f      	movs	r2, #127	@ 0x7f
 8004b0c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b10:	22ff      	movs	r2, #255	@ 0xff
 8004b12:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004b14:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004b20:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004b26:	4b07      	ldr	r3, [pc, #28]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8004b2c:	4b05      	ldr	r3, [pc, #20]	@ (8004b44 <MX_RTC_Init+0x4c>)
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f003 f894 	bl	8007c5c <HAL_RTC_Init>
 8004b34:	1e03      	subs	r3, r0, #0
 8004b36:	d001      	beq.n	8004b3c <MX_RTC_Init+0x44>
		Error_Handler();
 8004b38:	f000 f91c 	bl	8004d74 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8004b3c:	46c0      	nop			@ (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	46c0      	nop			@ (mov r8, r8)
 8004b44:	20000378 	.word	0x20000378
 8004b48:	40002800 	.word	0x40002800

08004b4c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8004b4c:	b590      	push	{r4, r7, lr}
 8004b4e:	b089      	sub	sp, #36	@ 0x24
 8004b50:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004b52:	240c      	movs	r4, #12
 8004b54:	193b      	adds	r3, r7, r4
 8004b56:	0018      	movs	r0, r3
 8004b58:	2314      	movs	r3, #20
 8004b5a:	001a      	movs	r2, r3
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	f005 fdab 	bl	800a6b8 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004b62:	4b3d      	ldr	r3, [pc, #244]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b66:	4b3c      	ldr	r3, [pc, #240]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b68:	2104      	movs	r1, #4
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b72:	2204      	movs	r2, #4
 8004b74:	4013      	ands	r3, r2
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004b7a:	4b37      	ldr	r3, [pc, #220]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b7e:	4b36      	ldr	r3, [pc, #216]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b80:	2101      	movs	r1, #1
 8004b82:	430a      	orrs	r2, r1
 8004b84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b86:	4b34      	ldr	r3, [pc, #208]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	607b      	str	r3, [r7, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004b92:	4b31      	ldr	r3, [pc, #196]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b96:	4b30      	ldr	r3, [pc, #192]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004b98:	2102      	movs	r1, #2
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b9e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c58 <MX_GPIO_Init+0x10c>)
 8004ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	603b      	str	r3, [r7, #0]
 8004ba8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8004baa:	492c      	ldr	r1, [pc, #176]	@ (8004c5c <MX_GPIO_Init+0x110>)
 8004bac:	23a0      	movs	r3, #160	@ 0xa0
 8004bae:	05db      	lsls	r3, r3, #23
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f001 f9c9 	bl	8005f4a <HAL_GPIO_WritePin>
	GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8004bb8:	4b29      	ldr	r3, [pc, #164]	@ (8004c60 <MX_GPIO_Init+0x114>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	211b      	movs	r1, #27
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f001 f9c3 	bl	8005f4a <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA1 PA8 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8
 8004bc4:	193b      	adds	r3, r7, r4
 8004bc6:	4a25      	ldr	r2, [pc, #148]	@ (8004c5c <MX_GPIO_Init+0x110>)
 8004bc8:	601a      	str	r2, [r3, #0]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bca:	193b      	adds	r3, r7, r4
 8004bcc:	2201      	movs	r2, #1
 8004bce:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd0:	193b      	adds	r3, r7, r4
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bd6:	193b      	adds	r3, r7, r4
 8004bd8:	2200      	movs	r2, #0
 8004bda:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bdc:	193a      	adds	r2, r7, r4
 8004bde:	23a0      	movs	r3, #160	@ 0xa0
 8004be0:	05db      	lsls	r3, r3, #23
 8004be2:	0011      	movs	r1, r2
 8004be4:	0018      	movs	r0, r3
 8004be6:	f000 ff43 	bl	8005a70 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB3 PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4;
 8004bea:	193b      	adds	r3, r7, r4
 8004bec:	221b      	movs	r2, #27
 8004bee:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bf0:	193b      	adds	r3, r7, r4
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf6:	193b      	adds	r3, r7, r4
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bfc:	193b      	adds	r3, r7, r4
 8004bfe:	2200      	movs	r2, #0
 8004c00:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c02:	193b      	adds	r3, r7, r4
 8004c04:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <MX_GPIO_Init+0x114>)
 8004c06:	0019      	movs	r1, r3
 8004c08:	0010      	movs	r0, r2
 8004c0a:	f000 ff31 	bl	8005a70 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004c0e:	193b      	adds	r3, r7, r4
 8004c10:	2220      	movs	r2, #32
 8004c12:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c14:	193b      	adds	r3, r7, r4
 8004c16:	2200      	movs	r2, #0
 8004c18:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1a:	193b      	adds	r3, r7, r4
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c20:	193b      	adds	r3, r7, r4
 8004c22:	4a0f      	ldr	r2, [pc, #60]	@ (8004c60 <MX_GPIO_Init+0x114>)
 8004c24:	0019      	movs	r1, r3
 8004c26:	0010      	movs	r0, r2
 8004c28:	f000 ff22 	bl	8005a70 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c2c:	0021      	movs	r1, r4
 8004c2e:	187b      	adds	r3, r7, r1
 8004c30:	2201      	movs	r2, #1
 8004c32:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c34:	187b      	adds	r3, r7, r1
 8004c36:	2200      	movs	r2, #0
 8004c38:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c3a:	187b      	adds	r3, r7, r1
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c40:	187a      	adds	r2, r7, r1
 8004c42:	23a0      	movs	r3, #160	@ 0xa0
 8004c44:	05db      	lsls	r3, r3, #23
 8004c46:	0011      	movs	r1, r2
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f000 ff11 	bl	8005a70 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8004c4e:	46c0      	nop			@ (mov r8, r8)
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b009      	add	sp, #36	@ 0x24
 8004c54:	bd90      	pop	{r4, r7, pc}
 8004c56:	46c0      	nop			@ (mov r8, r8)
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	000003c2 	.word	0x000003c2
 8004c60:	50000400 	.word	0x50000400

08004c64 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

//receive commands, all of which should be 8 bytes long
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	000a      	movs	r2, r1
 8004c6e:	1cbb      	adds	r3, r7, #2
 8004c70:	801a      	strh	r2, [r3, #0]
	if (!UartBusy) {
 8004c72:	4b12      	ldr	r3, [pc, #72]	@ (8004cbc <HAL_UARTEx_RxEventCallback+0x58>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d11a      	bne.n	8004cb2 <HAL_UARTEx_RxEventCallback+0x4e>
		UartBusy = SET;
 8004c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004cbc <HAL_UARTEx_RxEventCallback+0x58>)
 8004c7e:	2201      	movs	r2, #1
 8004c80:	701a      	strb	r2, [r3, #0]
		CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //prevent interrupt from pre-empting responding and re-initialization
 8004c82:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2120      	movs	r1, #32
 8004c8e:	438a      	bics	r2, r1
 8004c90:	601a      	str	r2, [r3, #0]
		if (Size == 8) {
 8004c92:	1cbb      	adds	r3, r7, #2
 8004c94:	881b      	ldrh	r3, [r3, #0]
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d104      	bne.n	8004ca4 <HAL_UARTEx_RxEventCallback+0x40>
			UART_Respond(UART_RxData, 8);
 8004c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc4 <HAL_UARTEx_RxEventCallback+0x60>)
 8004c9c:	2108      	movs	r1, #8
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	f7ff f8fc 	bl	8003e9c <UART_Respond>
		}

		UartBusy = RESET;
 8004ca4:	4b05      	ldr	r3, [pc, #20]	@ (8004cbc <HAL_UARTEx_RxEventCallback+0x58>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	701a      	strb	r2, [r3, #0]
		THVD2410_Receive();
 8004caa:	f7fe ff4b 	bl	8003b44 <THVD2410_Receive>
		UART_WaitForCommand();
 8004cae:	f7fe ff5d 	bl	8003b6c <UART_WaitForCommand>
	}
}
 8004cb2:	46c0      	nop			@ (mov r8, r8)
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	b002      	add	sp, #8
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	46c0      	nop			@ (mov r8, r8)
 8004cbc:	2000039c 	.word	0x2000039c
 8004cc0:	200002e0 	.word	0x200002e0
 8004cc4:	20000420 	.word	0x20000420

08004cc8 <HAL_UART_ErrorCallback>:

/* Function handle UART errors. Tries to clear the error bit. If the error isn't one of these, then we reset the UART */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //disable interrupt
 8004cd0:	4b26      	ldr	r3, [pc, #152]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	4b25      	ldr	r3, [pc, #148]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2120      	movs	r1, #32
 8004cdc:	438a      	bics	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]

	if (huart->ErrorCode & HAL_UART_ERROR_FE) {
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2284      	movs	r2, #132	@ 0x84
 8004ce4:	589b      	ldr	r3, [r3, r2]
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	4013      	ands	r3, r2
 8004cea:	d003      	beq.n	8004cf4 <HAL_UART_ErrorCallback+0x2c>
		// frame error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_FEF);
 8004cec:	4b1f      	ldr	r3, [pc, #124]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2202      	movs	r2, #2
 8004cf2:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2284      	movs	r2, #132	@ 0x84
 8004cf8:	589b      	ldr	r3, [r3, r2]
 8004cfa:	2208      	movs	r2, #8
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <HAL_UART_ErrorCallback+0x40>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_OREF);
 8004d00:	4b1a      	ldr	r3, [pc, #104]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2208      	movs	r2, #8
 8004d06:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_NE) {
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2284      	movs	r2, #132	@ 0x84
 8004d0c:	589b      	ldr	r3, [r3, r2]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	4013      	ands	r3, r2
 8004d12:	d003      	beq.n	8004d1c <HAL_UART_ErrorCallback+0x54>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_NEF);
 8004d14:	4b15      	ldr	r3, [pc, #84]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2204      	movs	r2, #4
 8004d1a:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_PE) {
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2284      	movs	r2, #132	@ 0x84
 8004d20:	589b      	ldr	r3, [r3, r2]
 8004d22:	2201      	movs	r2, #1
 8004d24:	4013      	ands	r3, r2
 8004d26:	d003      	beq.n	8004d30 <HAL_UART_ErrorCallback+0x68>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_PEF);
 8004d28:	4b10      	ldr	r3, [pc, #64]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	621a      	str	r2, [r3, #32]
	}

	// if there are any remaining error codes, reset the UART peripheral
	if (!huart->ErrorCode) {
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2284      	movs	r2, #132	@ 0x84
 8004d34:	589b      	ldr	r3, [r3, r2]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10f      	bne.n	8004d5a <HAL_UART_ErrorCallback+0x92>
		//fully re-initialize uart. Slower, but we might need to recover from a new error
		if (HAL_UART_DeInit(&huart2) != HAL_OK) {
 8004d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f003 fbc5 	bl	80084cc <HAL_UART_DeInit>
 8004d42:	1e03      	subs	r3, r0, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_UART_ErrorCallback+0x82>
			Error_Handler();
 8004d46:	f000 f815 	bl	8004d74 <Error_Handler>
		}
		if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004d4a:	4b08      	ldr	r3, [pc, #32]	@ (8004d6c <HAL_UART_ErrorCallback+0xa4>)
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f003 fb69 	bl	8008424 <HAL_UART_Init>
 8004d52:	1e03      	subs	r3, r0, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_UART_ErrorCallback+0x92>
			Error_Handler();
 8004d56:	f000 f80d 	bl	8004d74 <Error_Handler>

		}
	}

	UartBusy = RESET;
 8004d5a:	4b05      	ldr	r3, [pc, #20]	@ (8004d70 <HAL_UART_ErrorCallback+0xa8>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
	UART_WaitForCommand();
 8004d60:	f7fe ff04 	bl	8003b6c <UART_WaitForCommand>
}
 8004d64:	46c0      	nop			@ (mov r8, r8)
 8004d66:	46bd      	mov	sp, r7
 8004d68:	b002      	add	sp, #8
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	200002e0 	.word	0x200002e0
 8004d70:	2000039c 	.word	0x2000039c

08004d74 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	if (LEDS) {
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004d78:	2380      	movs	r3, #128	@ 0x80
 8004d7a:	0099      	lsls	r1, r3, #2
 8004d7c:	23a0      	movs	r3, #160	@ 0xa0
 8004d7e:	05db      	lsls	r3, r3, #23
 8004d80:	2201      	movs	r2, #1
 8004d82:	0018      	movs	r0, r3
 8004d84:	f001 f8e1 	bl	8005f4a <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 8004d88:	b672      	cpsid	i
}
 8004d8a:	46c0      	nop			@ (mov r8, r8)
	if (DEBUG) {
		STM32_BlinkForever(2000); //watchdog should be disabled in DEBUG mode, so this is OK.
	}

	//reset and hope things go better the next time around
	delayMS(1000); //wait a second
 8004d8c:	23fa      	movs	r3, #250	@ 0xfa
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	0018      	movs	r0, r3
 8004d92:	f7fd fcc9 	bl	8002728 <delayMS>
	while (1)
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	e7fd      	b.n	8004d96 <Error_Handler+0x22>
	...

08004d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004da0:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <HAL_MspInit+0x24>)
 8004da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004da4:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <HAL_MspInit+0x24>)
 8004da6:	2101      	movs	r1, #1
 8004da8:	430a      	orrs	r2, r1
 8004daa:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004dac:	4b04      	ldr	r3, [pc, #16]	@ (8004dc0 <HAL_MspInit+0x24>)
 8004dae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004db0:	4b03      	ldr	r3, [pc, #12]	@ (8004dc0 <HAL_MspInit+0x24>)
 8004db2:	2180      	movs	r1, #128	@ 0x80
 8004db4:	0549      	lsls	r1, r1, #21
 8004db6:	430a      	orrs	r2, r1
 8004db8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004dba:	46c0      	nop			@ (mov r8, r8)
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004dc4:	b590      	push	{r4, r7, lr}
 8004dc6:	b089      	sub	sp, #36	@ 0x24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dcc:	240c      	movs	r4, #12
 8004dce:	193b      	adds	r3, r7, r4
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	2314      	movs	r3, #20
 8004dd4:	001a      	movs	r2, r3
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	f005 fc6e 	bl	800a6b8 <memset>
  if(hadc->Instance==ADC1)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a14      	ldr	r2, [pc, #80]	@ (8004e34 <HAL_ADC_MspInit+0x70>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d122      	bne.n	8004e2c <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004de6:	4b14      	ldr	r3, [pc, #80]	@ (8004e38 <HAL_ADC_MspInit+0x74>)
 8004de8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dea:	4b13      	ldr	r3, [pc, #76]	@ (8004e38 <HAL_ADC_MspInit+0x74>)
 8004dec:	2180      	movs	r1, #128	@ 0x80
 8004dee:	0089      	lsls	r1, r1, #2
 8004df0:	430a      	orrs	r2, r1
 8004df2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df4:	4b10      	ldr	r3, [pc, #64]	@ (8004e38 <HAL_ADC_MspInit+0x74>)
 8004df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004df8:	4b0f      	ldr	r3, [pc, #60]	@ (8004e38 <HAL_ADC_MspInit+0x74>)
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004e00:	4b0d      	ldr	r3, [pc, #52]	@ (8004e38 <HAL_ADC_MspInit+0x74>)
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	2201      	movs	r2, #1
 8004e06:	4013      	ands	r3, r2
 8004e08:	60bb      	str	r3, [r7, #8]
 8004e0a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004e0c:	193b      	adds	r3, r7, r4
 8004e0e:	2220      	movs	r2, #32
 8004e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e12:	193b      	adds	r3, r7, r4
 8004e14:	2203      	movs	r2, #3
 8004e16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e18:	193b      	adds	r3, r7, r4
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e1e:	193a      	adds	r2, r7, r4
 8004e20:	23a0      	movs	r3, #160	@ 0xa0
 8004e22:	05db      	lsls	r3, r3, #23
 8004e24:	0011      	movs	r1, r2
 8004e26:	0018      	movs	r0, r3
 8004e28:	f000 fe22 	bl	8005a70 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004e2c:	46c0      	nop			@ (mov r8, r8)
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	b009      	add	sp, #36	@ 0x24
 8004e32:	bd90      	pop	{r4, r7, pc}
 8004e34:	40012400 	.word	0x40012400
 8004e38:	40021000 	.word	0x40021000

08004e3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004e3c:	b590      	push	{r4, r7, lr}
 8004e3e:	b089      	sub	sp, #36	@ 0x24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e44:	240c      	movs	r4, #12
 8004e46:	193b      	adds	r3, r7, r4
 8004e48:	0018      	movs	r0, r3
 8004e4a:	2314      	movs	r3, #20
 8004e4c:	001a      	movs	r2, r3
 8004e4e:	2100      	movs	r1, #0
 8004e50:	f005 fc32 	bl	800a6b8 <memset>
  if(hi2c->Instance==I2C1)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a17      	ldr	r2, [pc, #92]	@ (8004eb8 <HAL_I2C_MspInit+0x7c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d128      	bne.n	8004eb0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e5e:	4b17      	ldr	r3, [pc, #92]	@ (8004ebc <HAL_I2C_MspInit+0x80>)
 8004e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e62:	4b16      	ldr	r3, [pc, #88]	@ (8004ebc <HAL_I2C_MspInit+0x80>)
 8004e64:	2102      	movs	r1, #2
 8004e66:	430a      	orrs	r2, r1
 8004e68:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004e6a:	4b14      	ldr	r3, [pc, #80]	@ (8004ebc <HAL_I2C_MspInit+0x80>)
 8004e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6e:	2202      	movs	r2, #2
 8004e70:	4013      	ands	r3, r2
 8004e72:	60bb      	str	r3, [r7, #8]
 8004e74:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e76:	0021      	movs	r1, r4
 8004e78:	187b      	adds	r3, r7, r1
 8004e7a:	22c0      	movs	r2, #192	@ 0xc0
 8004e7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e7e:	187b      	adds	r3, r7, r1
 8004e80:	2212      	movs	r2, #18
 8004e82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e84:	187b      	adds	r3, r7, r1
 8004e86:	2200      	movs	r2, #0
 8004e88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e8a:	187b      	adds	r3, r7, r1
 8004e8c:	2203      	movs	r2, #3
 8004e8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004e90:	187b      	adds	r3, r7, r1
 8004e92:	2201      	movs	r2, #1
 8004e94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e96:	187b      	adds	r3, r7, r1
 8004e98:	4a09      	ldr	r2, [pc, #36]	@ (8004ec0 <HAL_I2C_MspInit+0x84>)
 8004e9a:	0019      	movs	r1, r3
 8004e9c:	0010      	movs	r0, r2
 8004e9e:	f000 fde7 	bl	8005a70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ea2:	4b06      	ldr	r3, [pc, #24]	@ (8004ebc <HAL_I2C_MspInit+0x80>)
 8004ea4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ea6:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_I2C_MspInit+0x80>)
 8004ea8:	2180      	movs	r1, #128	@ 0x80
 8004eaa:	0389      	lsls	r1, r1, #14
 8004eac:	430a      	orrs	r2, r1
 8004eae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004eb0:	46c0      	nop			@ (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	b009      	add	sp, #36	@ 0x24
 8004eb6:	bd90      	pop	{r4, r7, pc}
 8004eb8:	40005400 	.word	0x40005400
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	50000400 	.word	0x50000400

08004ec4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a06      	ldr	r2, [pc, #24]	@ (8004eec <HAL_RTC_MspInit+0x28>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d106      	bne.n	8004ee4 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004ed6:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <HAL_RTC_MspInit+0x2c>)
 8004ed8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004eda:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <HAL_RTC_MspInit+0x2c>)
 8004edc:	2180      	movs	r1, #128	@ 0x80
 8004ede:	02c9      	lsls	r1, r1, #11
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8004ee4:	46c0      	nop			@ (mov r8, r8)
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	b002      	add	sp, #8
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40002800 	.word	0x40002800
 8004ef0:	40021000 	.word	0x40021000

08004ef4 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a06      	ldr	r2, [pc, #24]	@ (8004f1c <HAL_RTC_MspDeInit+0x28>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d105      	bne.n	8004f12 <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 8004f06:	4b06      	ldr	r3, [pc, #24]	@ (8004f20 <HAL_RTC_MspDeInit+0x2c>)
 8004f08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f0a:	4b05      	ldr	r3, [pc, #20]	@ (8004f20 <HAL_RTC_MspDeInit+0x2c>)
 8004f0c:	4905      	ldr	r1, [pc, #20]	@ (8004f24 <HAL_RTC_MspDeInit+0x30>)
 8004f0e:	400a      	ands	r2, r1
 8004f10:	651a      	str	r2, [r3, #80]	@ 0x50
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b002      	add	sp, #8
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	40002800 	.word	0x40002800
 8004f20:	40021000 	.word	0x40021000
 8004f24:	fffbffff 	.word	0xfffbffff

08004f28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	2380      	movs	r3, #128	@ 0x80
 8004f36:	05db      	lsls	r3, r3, #23
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d105      	bne.n	8004f48 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f3c:	4b04      	ldr	r3, [pc, #16]	@ (8004f50 <HAL_TIM_Base_MspInit+0x28>)
 8004f3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f40:	4b03      	ldr	r3, [pc, #12]	@ (8004f50 <HAL_TIM_Base_MspInit+0x28>)
 8004f42:	2101      	movs	r1, #1
 8004f44:	430a      	orrs	r2, r1
 8004f46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004f48:	46c0      	nop			@ (mov r8, r8)
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	b002      	add	sp, #8
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000

08004f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f54:	b590      	push	{r4, r7, lr}
 8004f56:	b089      	sub	sp, #36	@ 0x24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f5c:	240c      	movs	r4, #12
 8004f5e:	193b      	adds	r3, r7, r4
 8004f60:	0018      	movs	r0, r3
 8004f62:	2314      	movs	r3, #20
 8004f64:	001a      	movs	r2, r3
 8004f66:	2100      	movs	r1, #0
 8004f68:	f005 fba6 	bl	800a6b8 <memset>
  if(huart->Instance==USART2)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe4 <HAL_UART_MspInit+0x90>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d131      	bne.n	8004fda <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f76:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe8 <HAL_UART_MspInit+0x94>)
 8004f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <HAL_UART_MspInit+0x94>)
 8004f7c:	2180      	movs	r1, #128	@ 0x80
 8004f7e:	0289      	lsls	r1, r1, #10
 8004f80:	430a      	orrs	r2, r1
 8004f82:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f84:	4b18      	ldr	r3, [pc, #96]	@ (8004fe8 <HAL_UART_MspInit+0x94>)
 8004f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f88:	4b17      	ldr	r3, [pc, #92]	@ (8004fe8 <HAL_UART_MspInit+0x94>)
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004f90:	4b15      	ldr	r3, [pc, #84]	@ (8004fe8 <HAL_UART_MspInit+0x94>)
 8004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f94:	2201      	movs	r2, #1
 8004f96:	4013      	ands	r3, r2
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f9c:	0021      	movs	r1, r4
 8004f9e:	187b      	adds	r3, r7, r1
 8004fa0:	220c      	movs	r2, #12
 8004fa2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa4:	187b      	adds	r3, r7, r1
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004faa:	187b      	adds	r3, r7, r1
 8004fac:	2200      	movs	r2, #0
 8004fae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fb0:	187b      	adds	r3, r7, r1
 8004fb2:	2203      	movs	r2, #3
 8004fb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004fb6:	187b      	adds	r3, r7, r1
 8004fb8:	2204      	movs	r2, #4
 8004fba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fbc:	187a      	adds	r2, r7, r1
 8004fbe:	23a0      	movs	r3, #160	@ 0xa0
 8004fc0:	05db      	lsls	r3, r3, #23
 8004fc2:	0011      	movs	r1, r2
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	f000 fd53 	bl	8005a70 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0); //changed to 2 to match other function
 8004fca:	2200      	movs	r2, #0
 8004fcc:	2100      	movs	r1, #0
 8004fce:	201c      	movs	r0, #28
 8004fd0:	f000 fc84 	bl	80058dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004fd4:	201c      	movs	r0, #28
 8004fd6:	f000 fc96 	bl	8005906 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b009      	add	sp, #36	@ 0x24
 8004fe0:	bd90      	pop	{r4, r7, pc}
 8004fe2:	46c0      	nop			@ (mov r8, r8)
 8004fe4:	40004400 	.word	0x40004400
 8004fe8:	40021000 	.word	0x40021000

08004fec <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8005024 <HAL_UART_MspDeInit+0x38>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d10e      	bne.n	800501c <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8004ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8005028 <HAL_UART_MspDeInit+0x3c>)
 8005000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005002:	4b09      	ldr	r3, [pc, #36]	@ (8005028 <HAL_UART_MspDeInit+0x3c>)
 8005004:	4909      	ldr	r1, [pc, #36]	@ (800502c <HAL_UART_MspDeInit+0x40>)
 8005006:	400a      	ands	r2, r1
 8005008:	639a      	str	r2, [r3, #56]	@ 0x38

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800500a:	23a0      	movs	r3, #160	@ 0xa0
 800500c:	05db      	lsls	r3, r3, #23
 800500e:	210c      	movs	r1, #12
 8005010:	0018      	movs	r0, r3
 8005012:	f000 fea3 	bl	8005d5c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005016:	201c      	movs	r0, #28
 8005018:	f000 fc85 	bl	8005926 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800501c:	46c0      	nop			@ (mov r8, r8)
 800501e:	46bd      	mov	sp, r7
 8005020:	b002      	add	sp, #8
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40004400 	.word	0x40004400
 8005028:	40021000 	.word	0x40021000
 800502c:	fffdffff 	.word	0xfffdffff

08005030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005034:	46c0      	nop			@ (mov r8, r8)
 8005036:	e7fd      	b.n	8005034 <NMI_Handler+0x4>

08005038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//NVIC_SystemReset(); //reset on hard fault
  /* USER CODE END HardFault_IRQn 0 */

	while (1)
 800503c:	46c0      	nop			@ (mov r8, r8)
 800503e:	e7fd      	b.n	800503c <HardFault_Handler+0x4>

08005040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005044:	46c0      	nop			@ (mov r8, r8)
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005058:	f000 f97a 	bl	8005350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800505c:	46c0      	nop			@ (mov r8, r8)
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <USART2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005068:	4b03      	ldr	r3, [pc, #12]	@ (8005078 <USART2_IRQHandler+0x14>)
 800506a:	0018      	movs	r0, r3
 800506c:	f003 fb0c 	bl	8008688 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005070:	46c0      	nop			@ (mov r8, r8)
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	200002e0 	.word	0x200002e0

0800507c <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005080:	2001      	movs	r0, #1
 8005082:	f000 ff7f 	bl	8005f84 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005090:	2020      	movs	r0, #32
 8005092:	f000 ff77 	bl	8005f84 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  return 1;
 80050a0:	2301      	movs	r3, #1
}
 80050a2:	0018      	movs	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <_kill>:

int _kill(int pid, int sig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80050b2:	f005 fb5b 	bl	800a76c <__errno>
 80050b6:	0003      	movs	r3, r0
 80050b8:	2216      	movs	r2, #22
 80050ba:	601a      	str	r2, [r3, #0]
  return -1;
 80050bc:	2301      	movs	r3, #1
 80050be:	425b      	negs	r3, r3
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b002      	add	sp, #8
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <_exit>:

void _exit (int status)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80050d0:	2301      	movs	r3, #1
 80050d2:	425a      	negs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	0011      	movs	r1, r2
 80050d8:	0018      	movs	r0, r3
 80050da:	f7ff ffe5 	bl	80050a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	e7fd      	b.n	80050de <_exit+0x16>

080050e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b086      	sub	sp, #24
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	e00a      	b.n	800510a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050f4:	e000      	b.n	80050f8 <_read+0x16>
 80050f6:	bf00      	nop
 80050f8:	0001      	movs	r1, r0
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	60ba      	str	r2, [r7, #8]
 8005100:	b2ca      	uxtb	r2, r1
 8005102:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	3301      	adds	r3, #1
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	dbf0      	blt.n	80050f4 <_read+0x12>
  }

  return len;
 8005112:	687b      	ldr	r3, [r7, #4]
}
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b006      	add	sp, #24
 800511a:	bd80      	pop	{r7, pc}

0800511c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005128:	2300      	movs	r3, #0
 800512a:	617b      	str	r3, [r7, #20]
 800512c:	e009      	b.n	8005142 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	60ba      	str	r2, [r7, #8]
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	0018      	movs	r0, r3
 8005138:	f7ff fa74 	bl	8004624 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	3301      	adds	r3, #1
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	dbf1      	blt.n	800512e <_write+0x12>
  }
  return len;
 800514a:	687b      	ldr	r3, [r7, #4]
}
 800514c:	0018      	movs	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	b006      	add	sp, #24
 8005152:	bd80      	pop	{r7, pc}

08005154 <_close>:

int _close(int file)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800515c:	2301      	movs	r3, #1
 800515e:	425b      	negs	r3, r3
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}

08005168 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2280      	movs	r2, #128	@ 0x80
 8005176:	0192      	lsls	r2, r2, #6
 8005178:	605a      	str	r2, [r3, #4]
  return 0;
 800517a:	2300      	movs	r3, #0
}
 800517c:	0018      	movs	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	b002      	add	sp, #8
 8005182:	bd80      	pop	{r7, pc}

08005184 <_isatty>:

int _isatty(int file)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800518c:	2301      	movs	r3, #1
}
 800518e:	0018      	movs	r0, r3
 8005190:	46bd      	mov	sp, r7
 8005192:	b002      	add	sp, #8
 8005194:	bd80      	pop	{r7, pc}

08005196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	0018      	movs	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b004      	add	sp, #16
 80051aa:	bd80      	pop	{r7, pc}

080051ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <_sbrk+0x5c>)
 80051b6:	4b15      	ldr	r3, [pc, #84]	@ (800520c <_sbrk+0x60>)
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051c0:	4b13      	ldr	r3, [pc, #76]	@ (8005210 <_sbrk+0x64>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d102      	bne.n	80051ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <_sbrk+0x64>)
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <_sbrk+0x68>)
 80051cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051ce:	4b10      	ldr	r3, [pc, #64]	@ (8005210 <_sbrk+0x64>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	18d3      	adds	r3, r2, r3
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d207      	bcs.n	80051ec <_sbrk+0x40>
  {
      errno = ENOMEM;
 80051dc:	f005 fac6 	bl	800a76c <__errno>
 80051e0:	0003      	movs	r3, r0
 80051e2:	220c      	movs	r2, #12
 80051e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051e6:	2301      	movs	r3, #1
 80051e8:	425b      	negs	r3, r3
 80051ea:	e009      	b.n	8005200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051ec:	4b08      	ldr	r3, [pc, #32]	@ (8005210 <_sbrk+0x64>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051f2:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <_sbrk+0x64>)
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	18d2      	adds	r2, r2, r3
 80051fa:	4b05      	ldr	r3, [pc, #20]	@ (8005210 <_sbrk+0x64>)
 80051fc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80051fe:	68fb      	ldr	r3, [r7, #12]
}
 8005200:	0018      	movs	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	b006      	add	sp, #24
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20002000 	.word	0x20002000
 800520c:	00000400 	.word	0x00000400
 8005210:	20000448 	.word	0x20000448
 8005214:	200005a0 	.word	0x200005a0

08005218 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800521c:	46c0      	nop			@ (mov r8, r8)
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8005224:	4813      	ldr	r0, [pc, #76]	@ (8005274 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8005226:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005228:	f7ff fff6 	bl	8005218 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 800522c:	4812      	ldr	r0, [pc, #72]	@ (8005278 <LoopForever+0x6>)
    LDR R1, [R0]
 800522e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8005230:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8005232:	4a12      	ldr	r2, [pc, #72]	@ (800527c <LoopForever+0xa>)
    CMP R1, R2
 8005234:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8005236:	d105      	bne.n	8005244 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8005238:	4811      	ldr	r0, [pc, #68]	@ (8005280 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800523a:	4912      	ldr	r1, [pc, #72]	@ (8005284 <LoopForever+0x12>)
    STR R1, [R0]
 800523c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800523e:	4812      	ldr	r0, [pc, #72]	@ (8005288 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8005240:	4912      	ldr	r1, [pc, #72]	@ (800528c <LoopForever+0x1a>)
    STR R1, [R0]
 8005242:	6001      	str	r1, [r0, #0]

08005244 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005244:	4812      	ldr	r0, [pc, #72]	@ (8005290 <LoopForever+0x1e>)
  ldr r1, =_edata
 8005246:	4913      	ldr	r1, [pc, #76]	@ (8005294 <LoopForever+0x22>)
  ldr r2, =_sidata
 8005248:	4a13      	ldr	r2, [pc, #76]	@ (8005298 <LoopForever+0x26>)
  movs r3, #0
 800524a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800524c:	e002      	b.n	8005254 <LoopCopyDataInit>

0800524e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800524e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005252:	3304      	adds	r3, #4

08005254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005258:	d3f9      	bcc.n	800524e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800525a:	4a10      	ldr	r2, [pc, #64]	@ (800529c <LoopForever+0x2a>)
  ldr r4, =_ebss
 800525c:	4c10      	ldr	r4, [pc, #64]	@ (80052a0 <LoopForever+0x2e>)
  movs r3, #0
 800525e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005260:	e001      	b.n	8005266 <LoopFillZerobss>

08005262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005264:	3204      	adds	r2, #4

08005266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005268:	d3fb      	bcc.n	8005262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800526a:	f005 fa85 	bl	800a778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800526e:	f7ff f8d9 	bl	8004424 <main>

08005272 <LoopForever>:

LoopForever:
    b LoopForever
 8005272:	e7fe      	b.n	8005272 <LoopForever>
   ldr   r0, =_estack
 8005274:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8005278:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800527c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8005280:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8005284:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8005288:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800528c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8005290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005294:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005298:	0800cbf8 	.word	0x0800cbf8
  ldr r2, =_sbss
 800529c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80052a0:	2000059c 	.word	0x2000059c

080052a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052a4:	e7fe      	b.n	80052a4 <ADC1_IRQHandler>
	...

080052a8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80052ae:	1dfb      	adds	r3, r7, #7
 80052b0:	2200      	movs	r2, #0
 80052b2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80052b4:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <HAL_Init+0x3c>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <HAL_Init+0x3c>)
 80052ba:	2140      	movs	r1, #64	@ 0x40
 80052bc:	430a      	orrs	r2, r1
 80052be:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80052c0:	2003      	movs	r0, #3
 80052c2:	f000 f811 	bl	80052e8 <HAL_InitTick>
 80052c6:	1e03      	subs	r3, r0, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80052ca:	1dfb      	adds	r3, r7, #7
 80052cc:	2201      	movs	r2, #1
 80052ce:	701a      	strb	r2, [r3, #0]
 80052d0:	e001      	b.n	80052d6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80052d2:	f7ff fd63 	bl	8004d9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80052d6:	1dfb      	adds	r3, r7, #7
 80052d8:	781b      	ldrb	r3, [r3, #0]
}
 80052da:	0018      	movs	r0, r3
 80052dc:	46bd      	mov	sp, r7
 80052de:	b002      	add	sp, #8
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	46c0      	nop			@ (mov r8, r8)
 80052e4:	40022000 	.word	0x40022000

080052e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052e8:	b590      	push	{r4, r7, lr}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80052f0:	4b14      	ldr	r3, [pc, #80]	@ (8005344 <HAL_InitTick+0x5c>)
 80052f2:	681c      	ldr	r4, [r3, #0]
 80052f4:	4b14      	ldr	r3, [pc, #80]	@ (8005348 <HAL_InitTick+0x60>)
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	0019      	movs	r1, r3
 80052fa:	23fa      	movs	r3, #250	@ 0xfa
 80052fc:	0098      	lsls	r0, r3, #2
 80052fe:	f7fa ff1f 	bl	8000140 <__udivsi3>
 8005302:	0003      	movs	r3, r0
 8005304:	0019      	movs	r1, r3
 8005306:	0020      	movs	r0, r4
 8005308:	f7fa ff1a 	bl	8000140 <__udivsi3>
 800530c:	0003      	movs	r3, r0
 800530e:	0018      	movs	r0, r3
 8005310:	f000 fb19 	bl	8005946 <HAL_SYSTICK_Config>
 8005314:	1e03      	subs	r3, r0, #0
 8005316:	d001      	beq.n	800531c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e00f      	b.n	800533c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b03      	cmp	r3, #3
 8005320:	d80b      	bhi.n	800533a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	2301      	movs	r3, #1
 8005326:	425b      	negs	r3, r3
 8005328:	2200      	movs	r2, #0
 800532a:	0018      	movs	r0, r3
 800532c:	f000 fad6 	bl	80058dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005330:	4b06      	ldr	r3, [pc, #24]	@ (800534c <HAL_InitTick+0x64>)
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005336:	2300      	movs	r3, #0
 8005338:	e000      	b.n	800533c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
}
 800533c:	0018      	movs	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	b003      	add	sp, #12
 8005342:	bd90      	pop	{r4, r7, pc}
 8005344:	20000000 	.word	0x20000000
 8005348:	20000008 	.word	0x20000008
 800534c:	20000004 	.word	0x20000004

08005350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005354:	4b05      	ldr	r3, [pc, #20]	@ (800536c <HAL_IncTick+0x1c>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	001a      	movs	r2, r3
 800535a:	4b05      	ldr	r3, [pc, #20]	@ (8005370 <HAL_IncTick+0x20>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	18d2      	adds	r2, r2, r3
 8005360:	4b03      	ldr	r3, [pc, #12]	@ (8005370 <HAL_IncTick+0x20>)
 8005362:	601a      	str	r2, [r3, #0]
}
 8005364:	46c0      	nop			@ (mov r8, r8)
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	20000008 	.word	0x20000008
 8005370:	2000044c 	.word	0x2000044c

08005374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
	return uwTick;
 8005378:	4b02      	ldr	r3, [pc, #8]	@ (8005384 <HAL_GetTick+0x10>)
 800537a:	681b      	ldr	r3, [r3, #0]
}
 800537c:	0018      	movs	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			@ (mov r8, r8)
 8005384:	2000044c 	.word	0x2000044c

08005388 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e159      	b.n	800564e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10a      	bne.n	80053b8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2250      	movs	r2, #80	@ 0x50
 80053ac:	2100      	movs	r1, #0
 80053ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	0018      	movs	r0, r3
 80053b4:	f7ff fd06 	bl	8004dc4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053bc:	2210      	movs	r2, #16
 80053be:	4013      	ands	r3, r2
 80053c0:	2b10      	cmp	r3, #16
 80053c2:	d005      	beq.n	80053d0 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	2204      	movs	r2, #4
 80053cc:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80053ce:	d00b      	beq.n	80053e8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d4:	2210      	movs	r2, #16
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2250      	movs	r2, #80	@ 0x50
 80053e0:	2100      	movs	r1, #0
 80053e2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e132      	b.n	800564e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ec:	4a9a      	ldr	r2, [pc, #616]	@ (8005658 <HAL_ADC_Init+0x2d0>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	2202      	movs	r2, #2
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	2203      	movs	r2, #3
 8005400:	4013      	ands	r3, r2
 8005402:	2b01      	cmp	r3, #1
 8005404:	d108      	bne.n	8005418 <HAL_ADC_Init+0x90>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2201      	movs	r2, #1
 800540e:	4013      	ands	r3, r2
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_ADC_Init+0x90>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <HAL_ADC_Init+0x92>
 8005418:	2300      	movs	r3, #0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d149      	bne.n	80054b2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	23c0      	movs	r3, #192	@ 0xc0
 8005424:	061b      	lsls	r3, r3, #24
 8005426:	429a      	cmp	r2, r3
 8005428:	d00b      	beq.n	8005442 <HAL_ADC_Init+0xba>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	2380      	movs	r3, #128	@ 0x80
 8005430:	05db      	lsls	r3, r3, #23
 8005432:	429a      	cmp	r2, r3
 8005434:	d005      	beq.n	8005442 <HAL_ADC_Init+0xba>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	2380      	movs	r3, #128	@ 0x80
 800543c:	061b      	lsls	r3, r3, #24
 800543e:	429a      	cmp	r2, r3
 8005440:	d111      	bne.n	8005466 <HAL_ADC_Init+0xde>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	0092      	lsls	r2, r2, #2
 800544e:	0892      	lsrs	r2, r2, #2
 8005450:	611a      	str	r2, [r3, #16]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6919      	ldr	r1, [r3, #16]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	611a      	str	r2, [r3, #16]
 8005464:	e014      	b.n	8005490 <HAL_ADC_Init+0x108>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	0092      	lsls	r2, r2, #2
 8005472:	0892      	lsrs	r2, r2, #2
 8005474:	611a      	str	r2, [r3, #16]
 8005476:	4b79      	ldr	r3, [pc, #484]	@ (800565c <HAL_ADC_Init+0x2d4>)
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	4b78      	ldr	r3, [pc, #480]	@ (800565c <HAL_ADC_Init+0x2d4>)
 800547c:	4978      	ldr	r1, [pc, #480]	@ (8005660 <HAL_ADC_Init+0x2d8>)
 800547e:	400a      	ands	r2, r1
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4b76      	ldr	r3, [pc, #472]	@ (800565c <HAL_ADC_Init+0x2d4>)
 8005484:	6819      	ldr	r1, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	4b74      	ldr	r3, [pc, #464]	@ (800565c <HAL_ADC_Init+0x2d4>)
 800548c:	430a      	orrs	r2, r1
 800548e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2118      	movs	r1, #24
 800549c:	438a      	bics	r2, r1
 800549e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68d9      	ldr	r1, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80054b2:	4b6a      	ldr	r3, [pc, #424]	@ (800565c <HAL_ADC_Init+0x2d4>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	4b69      	ldr	r3, [pc, #420]	@ (800565c <HAL_ADC_Init+0x2d4>)
 80054b8:	496a      	ldr	r1, [pc, #424]	@ (8005664 <HAL_ADC_Init+0x2dc>)
 80054ba:	400a      	ands	r2, r1
 80054bc:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80054be:	4b67      	ldr	r3, [pc, #412]	@ (800565c <HAL_ADC_Init+0x2d4>)
 80054c0:	6819      	ldr	r1, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c6:	065a      	lsls	r2, r3, #25
 80054c8:	4b64      	ldr	r3, [pc, #400]	@ (800565c <HAL_ADC_Init+0x2d4>)
 80054ca:	430a      	orrs	r2, r1
 80054cc:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689a      	ldr	r2, [r3, #8]
 80054d4:	2380      	movs	r3, #128	@ 0x80
 80054d6:	055b      	lsls	r3, r3, #21
 80054d8:	4013      	ands	r3, r2
 80054da:	d108      	bne.n	80054ee <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2180      	movs	r1, #128	@ 0x80
 80054e8:	0549      	lsls	r1, r1, #21
 80054ea:	430a      	orrs	r2, r1
 80054ec:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68da      	ldr	r2, [r3, #12]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	495b      	ldr	r1, [pc, #364]	@ (8005668 <HAL_ADC_Init+0x2e0>)
 80054fa:	400a      	ands	r2, r1
 80054fc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68d9      	ldr	r1, [r3, #12]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	2b02      	cmp	r3, #2
 800550e:	d101      	bne.n	8005514 <HAL_ADC_Init+0x18c>
 8005510:	2304      	movs	r3, #4
 8005512:	e000      	b.n	8005516 <HAL_ADC_Init+0x18e>
 8005514:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005516:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2020      	movs	r0, #32
 800551c:	5c1b      	ldrb	r3, [r3, r0]
 800551e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005520:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	202c      	movs	r0, #44	@ 0x2c
 8005526:	5c1b      	ldrb	r3, [r3, r0]
 8005528:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800552a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005530:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8005538:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005540:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800554e:	23c2      	movs	r3, #194	@ 0xc2
 8005550:	33ff      	adds	r3, #255	@ 0xff
 8005552:	429a      	cmp	r2, r3
 8005554:	d00b      	beq.n	800556e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68d9      	ldr	r1, [r3, #12]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005564:	431a      	orrs	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2221      	movs	r2, #33	@ 0x21
 8005572:	5c9b      	ldrb	r3, [r3, r2]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d11a      	bne.n	80055ae <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	5c9b      	ldrb	r3, [r3, r2]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d109      	bne.n	8005596 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68da      	ldr	r2, [r3, #12]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2180      	movs	r1, #128	@ 0x80
 800558e:	0249      	lsls	r1, r1, #9
 8005590:	430a      	orrs	r2, r1
 8005592:	60da      	str	r2, [r3, #12]
 8005594:	e00b      	b.n	80055ae <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	2220      	movs	r2, #32
 800559c:	431a      	orrs	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a6:	2201      	movs	r2, #1
 80055a8:	431a      	orrs	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d11f      	bne.n	80055f6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	492a      	ldr	r1, [pc, #168]	@ (800566c <HAL_ADC_Init+0x2e4>)
 80055c2:	400a      	ands	r2, r1
 80055c4:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6919      	ldr	r1, [r3, #16]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80055d4:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80055da:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	691a      	ldr	r2, [r3, #16]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2101      	movs	r1, #1
 80055f0:	430a      	orrs	r2, r1
 80055f2:	611a      	str	r2, [r3, #16]
 80055f4:	e00e      	b.n	8005614 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	2201      	movs	r2, #1
 80055fe:	4013      	ands	r3, r2
 8005600:	2b01      	cmp	r3, #1
 8005602:	d107      	bne.n	8005614 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691a      	ldr	r2, [r3, #16]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2101      	movs	r1, #1
 8005610:	438a      	bics	r2, r1
 8005612:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	695a      	ldr	r2, [r3, #20]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2107      	movs	r1, #7
 8005620:	438a      	bics	r2, r1
 8005622:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6959      	ldr	r1, [r3, #20]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	430a      	orrs	r2, r1
 8005634:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005640:	2203      	movs	r2, #3
 8005642:	4393      	bics	r3, r2
 8005644:	2201      	movs	r2, #1
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	0018      	movs	r0, r3
 8005650:	46bd      	mov	sp, r7
 8005652:	b002      	add	sp, #8
 8005654:	bd80      	pop	{r7, pc}
 8005656:	46c0      	nop			@ (mov r8, r8)
 8005658:	fffffefd 	.word	0xfffffefd
 800565c:	40012708 	.word	0x40012708
 8005660:	ffc3ffff 	.word	0xffc3ffff
 8005664:	fdffffff 	.word	0xfdffffff
 8005668:	fffe0219 	.word	0xfffe0219
 800566c:	fffffc03 	.word	0xfffffc03

08005670 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2250      	movs	r2, #80	@ 0x50
 800567e:	5c9b      	ldrb	r3, [r3, r2]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d101      	bne.n	8005688 <HAL_ADC_ConfigChannel+0x18>
 8005684:	2302      	movs	r3, #2
 8005686:	e050      	b.n	800572a <HAL_ADC_ConfigChannel+0xba>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2250      	movs	r2, #80	@ 0x50
 800568c:	2101      	movs	r1, #1
 800568e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	2204      	movs	r2, #4
 8005698:	4013      	ands	r3, r2
 800569a:	d00b      	beq.n	80056b4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056a0:	2220      	movs	r2, #32
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2250      	movs	r2, #80	@ 0x50
 80056ac:	2100      	movs	r1, #0
 80056ae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e03a      	b.n	800572a <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <HAL_ADC_ConfigChannel+0xc4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d018      	beq.n	80056f0 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	035b      	lsls	r3, r3, #13
 80056ca:	0b5a      	lsrs	r2, r3, #13
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	430a      	orrs	r2, r1
 80056d2:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	2380      	movs	r3, #128	@ 0x80
 80056da:	029b      	lsls	r3, r3, #10
 80056dc:	4013      	ands	r3, r2
 80056de:	d01f      	beq.n	8005720 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80056e0:	4b15      	ldr	r3, [pc, #84]	@ (8005738 <HAL_ADC_ConfigChannel+0xc8>)
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	4b14      	ldr	r3, [pc, #80]	@ (8005738 <HAL_ADC_ConfigChannel+0xc8>)
 80056e6:	2180      	movs	r1, #128	@ 0x80
 80056e8:	03c9      	lsls	r1, r1, #15
 80056ea:	430a      	orrs	r2, r1
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	e017      	b.n	8005720 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	035b      	lsls	r3, r3, #13
 80056fc:	0b5b      	lsrs	r3, r3, #13
 80056fe:	43d9      	mvns	r1, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	400a      	ands	r2, r1
 8005706:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	2380      	movs	r3, #128	@ 0x80
 800570e:	029b      	lsls	r3, r3, #10
 8005710:	4013      	ands	r3, r2
 8005712:	d005      	beq.n	8005720 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8005714:	4b08      	ldr	r3, [pc, #32]	@ (8005738 <HAL_ADC_ConfigChannel+0xc8>)
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	4b07      	ldr	r3, [pc, #28]	@ (8005738 <HAL_ADC_ConfigChannel+0xc8>)
 800571a:	4908      	ldr	r1, [pc, #32]	@ (800573c <HAL_ADC_ConfigChannel+0xcc>)
 800571c:	400a      	ands	r2, r1
 800571e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2250      	movs	r2, #80	@ 0x50
 8005724:	2100      	movs	r1, #0
 8005726:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	0018      	movs	r0, r3
 800572c:	46bd      	mov	sp, r7
 800572e:	b002      	add	sp, #8
 8005730:	bd80      	pop	{r7, pc}
 8005732:	46c0      	nop			@ (mov r8, r8)
 8005734:	00001001 	.word	0x00001001
 8005738:	40012708 	.word	0x40012708
 800573c:	ffbfffff 	.word	0xffbfffff

08005740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	0002      	movs	r2, r0
 8005748:	1dfb      	adds	r3, r7, #7
 800574a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800574c:	1dfb      	adds	r3, r7, #7
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b7f      	cmp	r3, #127	@ 0x7f
 8005752:	d809      	bhi.n	8005768 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005754:	1dfb      	adds	r3, r7, #7
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	001a      	movs	r2, r3
 800575a:	231f      	movs	r3, #31
 800575c:	401a      	ands	r2, r3
 800575e:	4b04      	ldr	r3, [pc, #16]	@ (8005770 <__NVIC_EnableIRQ+0x30>)
 8005760:	2101      	movs	r1, #1
 8005762:	4091      	lsls	r1, r2
 8005764:	000a      	movs	r2, r1
 8005766:	601a      	str	r2, [r3, #0]
  }
}
 8005768:	46c0      	nop			@ (mov r8, r8)
 800576a:	46bd      	mov	sp, r7
 800576c:	b002      	add	sp, #8
 800576e:	bd80      	pop	{r7, pc}
 8005770:	e000e100 	.word	0xe000e100

08005774 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	0002      	movs	r2, r0
 800577c:	1dfb      	adds	r3, r7, #7
 800577e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005780:	1dfb      	adds	r3, r7, #7
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	2b7f      	cmp	r3, #127	@ 0x7f
 8005786:	d810      	bhi.n	80057aa <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005788:	1dfb      	adds	r3, r7, #7
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	001a      	movs	r2, r3
 800578e:	231f      	movs	r3, #31
 8005790:	4013      	ands	r3, r2
 8005792:	4908      	ldr	r1, [pc, #32]	@ (80057b4 <__NVIC_DisableIRQ+0x40>)
 8005794:	2201      	movs	r2, #1
 8005796:	409a      	lsls	r2, r3
 8005798:	0013      	movs	r3, r2
 800579a:	2280      	movs	r2, #128	@ 0x80
 800579c:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800579e:	f3bf 8f4f 	dsb	sy
}
 80057a2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80057a4:	f3bf 8f6f 	isb	sy
}
 80057a8:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 80057aa:	46c0      	nop			@ (mov r8, r8)
 80057ac:	46bd      	mov	sp, r7
 80057ae:	b002      	add	sp, #8
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	46c0      	nop			@ (mov r8, r8)
 80057b4:	e000e100 	.word	0xe000e100

080057b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057b8:	b590      	push	{r4, r7, lr}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	0002      	movs	r2, r0
 80057c0:	6039      	str	r1, [r7, #0]
 80057c2:	1dfb      	adds	r3, r7, #7
 80057c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057c6:	1dfb      	adds	r3, r7, #7
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80057cc:	d828      	bhi.n	8005820 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057ce:	4a2f      	ldr	r2, [pc, #188]	@ (800588c <__NVIC_SetPriority+0xd4>)
 80057d0:	1dfb      	adds	r3, r7, #7
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	b25b      	sxtb	r3, r3
 80057d6:	089b      	lsrs	r3, r3, #2
 80057d8:	33c0      	adds	r3, #192	@ 0xc0
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	589b      	ldr	r3, [r3, r2]
 80057de:	1dfa      	adds	r2, r7, #7
 80057e0:	7812      	ldrb	r2, [r2, #0]
 80057e2:	0011      	movs	r1, r2
 80057e4:	2203      	movs	r2, #3
 80057e6:	400a      	ands	r2, r1
 80057e8:	00d2      	lsls	r2, r2, #3
 80057ea:	21ff      	movs	r1, #255	@ 0xff
 80057ec:	4091      	lsls	r1, r2
 80057ee:	000a      	movs	r2, r1
 80057f0:	43d2      	mvns	r2, r2
 80057f2:	401a      	ands	r2, r3
 80057f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	019b      	lsls	r3, r3, #6
 80057fa:	22ff      	movs	r2, #255	@ 0xff
 80057fc:	401a      	ands	r2, r3
 80057fe:	1dfb      	adds	r3, r7, #7
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	0018      	movs	r0, r3
 8005804:	2303      	movs	r3, #3
 8005806:	4003      	ands	r3, r0
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800580c:	481f      	ldr	r0, [pc, #124]	@ (800588c <__NVIC_SetPriority+0xd4>)
 800580e:	1dfb      	adds	r3, r7, #7
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	b25b      	sxtb	r3, r3
 8005814:	089b      	lsrs	r3, r3, #2
 8005816:	430a      	orrs	r2, r1
 8005818:	33c0      	adds	r3, #192	@ 0xc0
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800581e:	e031      	b.n	8005884 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005820:	4a1b      	ldr	r2, [pc, #108]	@ (8005890 <__NVIC_SetPriority+0xd8>)
 8005822:	1dfb      	adds	r3, r7, #7
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	0019      	movs	r1, r3
 8005828:	230f      	movs	r3, #15
 800582a:	400b      	ands	r3, r1
 800582c:	3b08      	subs	r3, #8
 800582e:	089b      	lsrs	r3, r3, #2
 8005830:	3306      	adds	r3, #6
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	18d3      	adds	r3, r2, r3
 8005836:	3304      	adds	r3, #4
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	1dfa      	adds	r2, r7, #7
 800583c:	7812      	ldrb	r2, [r2, #0]
 800583e:	0011      	movs	r1, r2
 8005840:	2203      	movs	r2, #3
 8005842:	400a      	ands	r2, r1
 8005844:	00d2      	lsls	r2, r2, #3
 8005846:	21ff      	movs	r1, #255	@ 0xff
 8005848:	4091      	lsls	r1, r2
 800584a:	000a      	movs	r2, r1
 800584c:	43d2      	mvns	r2, r2
 800584e:	401a      	ands	r2, r3
 8005850:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	019b      	lsls	r3, r3, #6
 8005856:	22ff      	movs	r2, #255	@ 0xff
 8005858:	401a      	ands	r2, r3
 800585a:	1dfb      	adds	r3, r7, #7
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	0018      	movs	r0, r3
 8005860:	2303      	movs	r3, #3
 8005862:	4003      	ands	r3, r0
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005868:	4809      	ldr	r0, [pc, #36]	@ (8005890 <__NVIC_SetPriority+0xd8>)
 800586a:	1dfb      	adds	r3, r7, #7
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	001c      	movs	r4, r3
 8005870:	230f      	movs	r3, #15
 8005872:	4023      	ands	r3, r4
 8005874:	3b08      	subs	r3, #8
 8005876:	089b      	lsrs	r3, r3, #2
 8005878:	430a      	orrs	r2, r1
 800587a:	3306      	adds	r3, #6
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	18c3      	adds	r3, r0, r3
 8005880:	3304      	adds	r3, #4
 8005882:	601a      	str	r2, [r3, #0]
}
 8005884:	46c0      	nop			@ (mov r8, r8)
 8005886:	46bd      	mov	sp, r7
 8005888:	b003      	add	sp, #12
 800588a:	bd90      	pop	{r4, r7, pc}
 800588c:	e000e100 	.word	0xe000e100
 8005890:	e000ed00 	.word	0xe000ed00

08005894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	1e5a      	subs	r2, r3, #1
 80058a0:	2380      	movs	r3, #128	@ 0x80
 80058a2:	045b      	lsls	r3, r3, #17
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d301      	bcc.n	80058ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058a8:	2301      	movs	r3, #1
 80058aa:	e010      	b.n	80058ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ac:	4b0a      	ldr	r3, [pc, #40]	@ (80058d8 <SysTick_Config+0x44>)
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	3a01      	subs	r2, #1
 80058b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058b4:	2301      	movs	r3, #1
 80058b6:	425b      	negs	r3, r3
 80058b8:	2103      	movs	r1, #3
 80058ba:	0018      	movs	r0, r3
 80058bc:	f7ff ff7c 	bl	80057b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058c0:	4b05      	ldr	r3, [pc, #20]	@ (80058d8 <SysTick_Config+0x44>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058c6:	4b04      	ldr	r3, [pc, #16]	@ (80058d8 <SysTick_Config+0x44>)
 80058c8:	2207      	movs	r2, #7
 80058ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	0018      	movs	r0, r3
 80058d0:	46bd      	mov	sp, r7
 80058d2:	b002      	add	sp, #8
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	46c0      	nop			@ (mov r8, r8)
 80058d8:	e000e010 	.word	0xe000e010

080058dc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60b9      	str	r1, [r7, #8]
 80058e4:	607a      	str	r2, [r7, #4]
 80058e6:	210f      	movs	r1, #15
 80058e8:	187b      	adds	r3, r7, r1
 80058ea:	1c02      	adds	r2, r0, #0
 80058ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	187b      	adds	r3, r7, r1
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	b25b      	sxtb	r3, r3
 80058f6:	0011      	movs	r1, r2
 80058f8:	0018      	movs	r0, r3
 80058fa:	f7ff ff5d 	bl	80057b8 <__NVIC_SetPriority>
}
 80058fe:	46c0      	nop			@ (mov r8, r8)
 8005900:	46bd      	mov	sp, r7
 8005902:	b004      	add	sp, #16
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	0002      	movs	r2, r0
 800590e:	1dfb      	adds	r3, r7, #7
 8005910:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005912:	1dfb      	adds	r3, r7, #7
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	b25b      	sxtb	r3, r3
 8005918:	0018      	movs	r0, r3
 800591a:	f7ff ff11 	bl	8005740 <__NVIC_EnableIRQ>
}
 800591e:	46c0      	nop			@ (mov r8, r8)
 8005920:	46bd      	mov	sp, r7
 8005922:	b002      	add	sp, #8
 8005924:	bd80      	pop	{r7, pc}

08005926 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b082      	sub	sp, #8
 800592a:	af00      	add	r7, sp, #0
 800592c:	0002      	movs	r2, r0
 800592e:	1dfb      	adds	r3, r7, #7
 8005930:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005932:	1dfb      	adds	r3, r7, #7
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	b25b      	sxtb	r3, r3
 8005938:	0018      	movs	r0, r3
 800593a:	f7ff ff1b 	bl	8005774 <__NVIC_DisableIRQ>
}
 800593e:	46c0      	nop			@ (mov r8, r8)
 8005940:	46bd      	mov	sp, r7
 8005942:	b002      	add	sp, #8
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	0018      	movs	r0, r3
 8005952:	f7ff ff9f 	bl	8005894 <SysTick_Config>
 8005956:	0003      	movs	r3, r0
}
 8005958:	0018      	movs	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	b002      	add	sp, #8
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005968:	230f      	movs	r3, #15
 800596a:	18fb      	adds	r3, r7, r3
 800596c:	2200      	movs	r2, #0
 800596e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2225      	movs	r2, #37	@ 0x25
 8005974:	5c9b      	ldrb	r3, [r3, r2]
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b02      	cmp	r3, #2
 800597a:	d008      	beq.n	800598e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2204      	movs	r2, #4
 8005980:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2224      	movs	r2, #36	@ 0x24
 8005986:	2100      	movs	r1, #0
 8005988:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e024      	b.n	80059d8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	210e      	movs	r1, #14
 800599a:	438a      	bics	r2, r1
 800599c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2101      	movs	r1, #1
 80059aa:	438a      	bics	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b2:	221c      	movs	r2, #28
 80059b4:	401a      	ands	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ba:	2101      	movs	r1, #1
 80059bc:	4091      	lsls	r1, r2
 80059be:	000a      	movs	r2, r1
 80059c0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2225      	movs	r2, #37	@ 0x25
 80059c6:	2101      	movs	r1, #1
 80059c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2224      	movs	r2, #36	@ 0x24
 80059ce:	2100      	movs	r1, #0
 80059d0:	5499      	strb	r1, [r3, r2]

    return status;
 80059d2:	230f      	movs	r3, #15
 80059d4:	18fb      	adds	r3, r7, r3
 80059d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80059d8:	0018      	movs	r0, r3
 80059da:	46bd      	mov	sp, r7
 80059dc:	b004      	add	sp, #16
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e8:	210f      	movs	r1, #15
 80059ea:	187b      	adds	r3, r7, r1
 80059ec:	2200      	movs	r2, #0
 80059ee:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2225      	movs	r2, #37	@ 0x25
 80059f4:	5c9b      	ldrb	r3, [r3, r2]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d006      	beq.n	8005a0a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2204      	movs	r2, #4
 8005a00:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005a02:	187b      	adds	r3, r7, r1
 8005a04:	2201      	movs	r2, #1
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	e02a      	b.n	8005a60 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	210e      	movs	r1, #14
 8005a16:	438a      	bics	r2, r1
 8005a18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2101      	movs	r1, #1
 8005a26:	438a      	bics	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2e:	221c      	movs	r2, #28
 8005a30:	401a      	ands	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	2101      	movs	r1, #1
 8005a38:	4091      	lsls	r1, r2
 8005a3a:	000a      	movs	r2, r1
 8005a3c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2225      	movs	r2, #37	@ 0x25
 8005a42:	2101      	movs	r1, #1
 8005a44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2224      	movs	r2, #36	@ 0x24
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	0010      	movs	r0, r2
 8005a5e:	4798      	blx	r3
    }
  }
  return status;
 8005a60:	230f      	movs	r3, #15
 8005a62:	18fb      	adds	r3, r7, r3
 8005a64:	781b      	ldrb	r3, [r3, #0]
}
 8005a66:	0018      	movs	r0, r3
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	b004      	add	sp, #16
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005a86:	e14f      	b.n	8005d28 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	4091      	lsls	r1, r2
 8005a92:	000a      	movs	r2, r1
 8005a94:	4013      	ands	r3, r2
 8005a96:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d100      	bne.n	8005aa0 <HAL_GPIO_Init+0x30>
 8005a9e:	e140      	b.n	8005d22 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	2203      	movs	r2, #3
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d005      	beq.n	8005ab8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	2203      	movs	r2, #3
 8005ab2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d130      	bne.n	8005b1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	005b      	lsls	r3, r3, #1
 8005ac2:	2203      	movs	r2, #3
 8005ac4:	409a      	lsls	r2, r3
 8005ac6:	0013      	movs	r3, r2
 8005ac8:	43da      	mvns	r2, r3
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4013      	ands	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	68da      	ldr	r2, [r3, #12]
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	409a      	lsls	r2, r3
 8005ada:	0013      	movs	r3, r2
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005aee:	2201      	movs	r2, #1
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	409a      	lsls	r2, r3
 8005af4:	0013      	movs	r3, r2
 8005af6:	43da      	mvns	r2, r3
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	4013      	ands	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	091b      	lsrs	r3, r3, #4
 8005b04:	2201      	movs	r2, #1
 8005b06:	401a      	ands	r2, r3
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	409a      	lsls	r2, r3
 8005b0c:	0013      	movs	r3, r2
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2203      	movs	r2, #3
 8005b20:	4013      	ands	r3, r2
 8005b22:	2b03      	cmp	r3, #3
 8005b24:	d017      	beq.n	8005b56 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	2203      	movs	r2, #3
 8005b32:	409a      	lsls	r2, r3
 8005b34:	0013      	movs	r3, r2
 8005b36:	43da      	mvns	r2, r3
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	005b      	lsls	r3, r3, #1
 8005b46:	409a      	lsls	r2, r3
 8005b48:	0013      	movs	r3, r2
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	2203      	movs	r2, #3
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d123      	bne.n	8005baa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	08da      	lsrs	r2, r3, #3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	3208      	adds	r2, #8
 8005b6a:	0092      	lsls	r2, r2, #2
 8005b6c:	58d3      	ldr	r3, [r2, r3]
 8005b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	2207      	movs	r2, #7
 8005b74:	4013      	ands	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	220f      	movs	r2, #15
 8005b7a:	409a      	lsls	r2, r3
 8005b7c:	0013      	movs	r3, r2
 8005b7e:	43da      	mvns	r2, r3
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	4013      	ands	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2107      	movs	r1, #7
 8005b8e:	400b      	ands	r3, r1
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	409a      	lsls	r2, r3
 8005b94:	0013      	movs	r3, r2
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	08da      	lsrs	r2, r3, #3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3208      	adds	r2, #8
 8005ba4:	0092      	lsls	r2, r2, #2
 8005ba6:	6939      	ldr	r1, [r7, #16]
 8005ba8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	005b      	lsls	r3, r3, #1
 8005bb4:	2203      	movs	r2, #3
 8005bb6:	409a      	lsls	r2, r3
 8005bb8:	0013      	movs	r3, r2
 8005bba:	43da      	mvns	r2, r3
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2203      	movs	r2, #3
 8005bc8:	401a      	ands	r2, r3
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	0013      	movs	r3, r2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685a      	ldr	r2, [r3, #4]
 8005be2:	23c0      	movs	r3, #192	@ 0xc0
 8005be4:	029b      	lsls	r3, r3, #10
 8005be6:	4013      	ands	r3, r2
 8005be8:	d100      	bne.n	8005bec <HAL_GPIO_Init+0x17c>
 8005bea:	e09a      	b.n	8005d22 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bec:	4b54      	ldr	r3, [pc, #336]	@ (8005d40 <HAL_GPIO_Init+0x2d0>)
 8005bee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf0:	4b53      	ldr	r3, [pc, #332]	@ (8005d40 <HAL_GPIO_Init+0x2d0>)
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005bf8:	4a52      	ldr	r2, [pc, #328]	@ (8005d44 <HAL_GPIO_Init+0x2d4>)
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	089b      	lsrs	r3, r3, #2
 8005bfe:	3302      	adds	r3, #2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	589b      	ldr	r3, [r3, r2]
 8005c04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	2203      	movs	r2, #3
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	220f      	movs	r2, #15
 8005c10:	409a      	lsls	r2, r3
 8005c12:	0013      	movs	r3, r2
 8005c14:	43da      	mvns	r2, r3
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	23a0      	movs	r3, #160	@ 0xa0
 8005c20:	05db      	lsls	r3, r3, #23
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d019      	beq.n	8005c5a <HAL_GPIO_Init+0x1ea>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a47      	ldr	r2, [pc, #284]	@ (8005d48 <HAL_GPIO_Init+0x2d8>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d013      	beq.n	8005c56 <HAL_GPIO_Init+0x1e6>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a46      	ldr	r2, [pc, #280]	@ (8005d4c <HAL_GPIO_Init+0x2dc>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d00d      	beq.n	8005c52 <HAL_GPIO_Init+0x1e2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a45      	ldr	r2, [pc, #276]	@ (8005d50 <HAL_GPIO_Init+0x2e0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d007      	beq.n	8005c4e <HAL_GPIO_Init+0x1de>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a44      	ldr	r2, [pc, #272]	@ (8005d54 <HAL_GPIO_Init+0x2e4>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d101      	bne.n	8005c4a <HAL_GPIO_Init+0x1da>
 8005c46:	2305      	movs	r3, #5
 8005c48:	e008      	b.n	8005c5c <HAL_GPIO_Init+0x1ec>
 8005c4a:	2306      	movs	r3, #6
 8005c4c:	e006      	b.n	8005c5c <HAL_GPIO_Init+0x1ec>
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e004      	b.n	8005c5c <HAL_GPIO_Init+0x1ec>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e002      	b.n	8005c5c <HAL_GPIO_Init+0x1ec>
 8005c56:	2301      	movs	r3, #1
 8005c58:	e000      	b.n	8005c5c <HAL_GPIO_Init+0x1ec>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	2103      	movs	r1, #3
 8005c60:	400a      	ands	r2, r1
 8005c62:	0092      	lsls	r2, r2, #2
 8005c64:	4093      	lsls	r3, r2
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c6c:	4935      	ldr	r1, [pc, #212]	@ (8005d44 <HAL_GPIO_Init+0x2d4>)
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	089b      	lsrs	r3, r3, #2
 8005c72:	3302      	adds	r3, #2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c7a:	4b37      	ldr	r3, [pc, #220]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	43da      	mvns	r2, r3
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	4013      	ands	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	2380      	movs	r3, #128	@ 0x80
 8005c90:	035b      	lsls	r3, r3, #13
 8005c92:	4013      	ands	r3, r2
 8005c94:	d003      	beq.n	8005c9e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	43da      	mvns	r2, r3
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	2380      	movs	r3, #128	@ 0x80
 8005cba:	039b      	lsls	r3, r3, #14
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005cc8:	4b23      	ldr	r3, [pc, #140]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005cce:	4b22      	ldr	r3, [pc, #136]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	43da      	mvns	r2, r3
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	2380      	movs	r3, #128	@ 0x80
 8005ce4:	029b      	lsls	r3, r3, #10
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d003      	beq.n	8005cf2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005cf2:	4b19      	ldr	r3, [pc, #100]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005cf8:	4b17      	ldr	r3, [pc, #92]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	43da      	mvns	r2, r3
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	4013      	ands	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	2380      	movs	r3, #128	@ 0x80
 8005d0e:	025b      	lsls	r3, r3, #9
 8005d10:	4013      	ands	r3, r2
 8005d12:	d003      	beq.n	8005d1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d58 <HAL_GPIO_Init+0x2e8>)
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3301      	adds	r3, #1
 8005d26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	40da      	lsrs	r2, r3
 8005d30:	1e13      	subs	r3, r2, #0
 8005d32:	d000      	beq.n	8005d36 <HAL_GPIO_Init+0x2c6>
 8005d34:	e6a8      	b.n	8005a88 <HAL_GPIO_Init+0x18>
  }
}
 8005d36:	46c0      	nop			@ (mov r8, r8)
 8005d38:	46c0      	nop			@ (mov r8, r8)
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	b006      	add	sp, #24
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40021000 	.word	0x40021000
 8005d44:	40010000 	.word	0x40010000
 8005d48:	50000400 	.word	0x50000400
 8005d4c:	50000800 	.word	0x50000800
 8005d50:	50000c00 	.word	0x50000c00
 8005d54:	50001c00 	.word	0x50001c00
 8005d58:	40010400 	.word	0x40010400

08005d5c <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8005d72:	e0b6      	b.n	8005ee2 <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8005d74:	2201      	movs	r2, #1
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	409a      	lsls	r2, r3
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d100      	bne.n	8005d88 <HAL_GPIO_DeInit+0x2c>
 8005d86:	e0a9      	b.n	8005edc <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8005d88:	4a5b      	ldr	r2, [pc, #364]	@ (8005ef8 <HAL_GPIO_DeInit+0x19c>)
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	089b      	lsrs	r3, r3, #2
 8005d8e:	3302      	adds	r3, #2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	589b      	ldr	r3, [r3, r2]
 8005d94:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	2203      	movs	r2, #3
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	220f      	movs	r2, #15
 8005da0:	409a      	lsls	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4013      	ands	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	23a0      	movs	r3, #160	@ 0xa0
 8005dac:	05db      	lsls	r3, r3, #23
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d019      	beq.n	8005de6 <HAL_GPIO_DeInit+0x8a>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a51      	ldr	r2, [pc, #324]	@ (8005efc <HAL_GPIO_DeInit+0x1a0>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d013      	beq.n	8005de2 <HAL_GPIO_DeInit+0x86>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a50      	ldr	r2, [pc, #320]	@ (8005f00 <HAL_GPIO_DeInit+0x1a4>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d00d      	beq.n	8005dde <HAL_GPIO_DeInit+0x82>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a4f      	ldr	r2, [pc, #316]	@ (8005f04 <HAL_GPIO_DeInit+0x1a8>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d007      	beq.n	8005dda <HAL_GPIO_DeInit+0x7e>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a4e      	ldr	r2, [pc, #312]	@ (8005f08 <HAL_GPIO_DeInit+0x1ac>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d101      	bne.n	8005dd6 <HAL_GPIO_DeInit+0x7a>
 8005dd2:	2305      	movs	r3, #5
 8005dd4:	e008      	b.n	8005de8 <HAL_GPIO_DeInit+0x8c>
 8005dd6:	2306      	movs	r3, #6
 8005dd8:	e006      	b.n	8005de8 <HAL_GPIO_DeInit+0x8c>
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e004      	b.n	8005de8 <HAL_GPIO_DeInit+0x8c>
 8005dde:	2302      	movs	r3, #2
 8005de0:	e002      	b.n	8005de8 <HAL_GPIO_DeInit+0x8c>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e000      	b.n	8005de8 <HAL_GPIO_DeInit+0x8c>
 8005de6:	2300      	movs	r3, #0
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	2103      	movs	r1, #3
 8005dec:	400a      	ands	r2, r1
 8005dee:	0092      	lsls	r2, r2, #2
 8005df0:	4093      	lsls	r3, r2
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d132      	bne.n	8005e5e <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005df8:	4b44      	ldr	r3, [pc, #272]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	43d9      	mvns	r1, r3
 8005e00:	4b42      	ldr	r3, [pc, #264]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e02:	400a      	ands	r2, r1
 8005e04:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005e06:	4b41      	ldr	r3, [pc, #260]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e08:	685a      	ldr	r2, [r3, #4]
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	43d9      	mvns	r1, r3
 8005e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e10:	400a      	ands	r2, r1
 8005e12:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005e14:	4b3d      	ldr	r3, [pc, #244]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e16:	68da      	ldr	r2, [r3, #12]
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	43d9      	mvns	r1, r3
 8005e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e1e:	400a      	ands	r2, r1
 8005e20:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005e22:	4b3a      	ldr	r3, [pc, #232]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	43d9      	mvns	r1, r3
 8005e2a:	4b38      	ldr	r3, [pc, #224]	@ (8005f0c <HAL_GPIO_DeInit+0x1b0>)
 8005e2c:	400a      	ands	r2, r1
 8005e2e:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2203      	movs	r2, #3
 8005e34:	4013      	ands	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	220f      	movs	r2, #15
 8005e3a:	409a      	lsls	r2, r3
 8005e3c:	0013      	movs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005e40:	4a2d      	ldr	r2, [pc, #180]	@ (8005ef8 <HAL_GPIO_DeInit+0x19c>)
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	089b      	lsrs	r3, r3, #2
 8005e46:	3302      	adds	r3, #2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	589a      	ldr	r2, [r3, r2]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	43d9      	mvns	r1, r3
 8005e50:	4829      	ldr	r0, [pc, #164]	@ (8005ef8 <HAL_GPIO_DeInit+0x19c>)
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	089b      	lsrs	r3, r3, #2
 8005e56:	400a      	ands	r2, r1
 8005e58:	3302      	adds	r3, #2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	2103      	movs	r1, #3
 8005e68:	4099      	lsls	r1, r3
 8005e6a:	000b      	movs	r3, r1
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	08da      	lsrs	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	3208      	adds	r2, #8
 8005e7a:	0092      	lsls	r2, r2, #2
 8005e7c:	58d3      	ldr	r3, [r2, r3]
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	2107      	movs	r1, #7
 8005e82:	400a      	ands	r2, r1
 8005e84:	0092      	lsls	r2, r2, #2
 8005e86:	210f      	movs	r1, #15
 8005e88:	4091      	lsls	r1, r2
 8005e8a:	000a      	movs	r2, r1
 8005e8c:	43d1      	mvns	r1, r2
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	08d2      	lsrs	r2, r2, #3
 8005e92:	4019      	ands	r1, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	3208      	adds	r2, #8
 8005e98:	0092      	lsls	r2, r2, #2
 8005e9a:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	0052      	lsls	r2, r2, #1
 8005ea4:	2103      	movs	r1, #3
 8005ea6:	4091      	lsls	r1, r2
 8005ea8:	000a      	movs	r2, r1
 8005eaa:	43d2      	mvns	r2, r2
 8005eac:	401a      	ands	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	4091      	lsls	r1, r2
 8005ebc:	000a      	movs	r2, r1
 8005ebe:	43d2      	mvns	r2, r2
 8005ec0:	401a      	ands	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	0052      	lsls	r2, r2, #1
 8005ece:	2103      	movs	r1, #3
 8005ed0:	4091      	lsls	r1, r2
 8005ed2:	000a      	movs	r2, r1
 8005ed4:	43d2      	mvns	r2, r2
 8005ed6:	401a      	ands	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	609a      	str	r2, [r3, #8]
    }
    position++;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	40da      	lsrs	r2, r3
 8005ee8:	1e13      	subs	r3, r2, #0
 8005eea:	d000      	beq.n	8005eee <HAL_GPIO_DeInit+0x192>
 8005eec:	e742      	b.n	8005d74 <HAL_GPIO_DeInit+0x18>
  }
}
 8005eee:	46c0      	nop			@ (mov r8, r8)
 8005ef0:	46c0      	nop			@ (mov r8, r8)
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	b006      	add	sp, #24
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	40010000 	.word	0x40010000
 8005efc:	50000400 	.word	0x50000400
 8005f00:	50000800 	.word	0x50000800
 8005f04:	50000c00 	.word	0x50000c00
 8005f08:	50001c00 	.word	0x50001c00
 8005f0c:	40010400 	.word	0x40010400

08005f10 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	000a      	movs	r2, r1
 8005f1a:	1cbb      	adds	r3, r7, #2
 8005f1c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	1cba      	adds	r2, r7, #2
 8005f24:	8812      	ldrh	r2, [r2, #0]
 8005f26:	4013      	ands	r3, r2
 8005f28:	d004      	beq.n	8005f34 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005f2a:	230f      	movs	r3, #15
 8005f2c:	18fb      	adds	r3, r7, r3
 8005f2e:	2201      	movs	r2, #1
 8005f30:	701a      	strb	r2, [r3, #0]
 8005f32:	e003      	b.n	8005f3c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f34:	230f      	movs	r3, #15
 8005f36:	18fb      	adds	r3, r7, r3
 8005f38:	2200      	movs	r2, #0
 8005f3a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005f3c:	230f      	movs	r3, #15
 8005f3e:	18fb      	adds	r3, r7, r3
 8005f40:	781b      	ldrb	r3, [r3, #0]
}
 8005f42:	0018      	movs	r0, r3
 8005f44:	46bd      	mov	sp, r7
 8005f46:	b004      	add	sp, #16
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b082      	sub	sp, #8
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	0008      	movs	r0, r1
 8005f54:	0011      	movs	r1, r2
 8005f56:	1cbb      	adds	r3, r7, #2
 8005f58:	1c02      	adds	r2, r0, #0
 8005f5a:	801a      	strh	r2, [r3, #0]
 8005f5c:	1c7b      	adds	r3, r7, #1
 8005f5e:	1c0a      	adds	r2, r1, #0
 8005f60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005f62:	1c7b      	adds	r3, r7, #1
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d004      	beq.n	8005f74 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005f6a:	1cbb      	adds	r3, r7, #2
 8005f6c:	881a      	ldrh	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005f72:	e003      	b.n	8005f7c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005f74:	1cbb      	adds	r3, r7, #2
 8005f76:	881a      	ldrh	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005f7c:	46c0      	nop			@ (mov r8, r8)
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b002      	add	sp, #8
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	0002      	movs	r2, r0
 8005f8c:	1dbb      	adds	r3, r7, #6
 8005f8e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005f90:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	1dba      	adds	r2, r7, #6
 8005f96:	8812      	ldrh	r2, [r2, #0]
 8005f98:	4013      	ands	r3, r2
 8005f9a:	d008      	beq.n	8005fae <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f9c:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005f9e:	1dba      	adds	r2, r7, #6
 8005fa0:	8812      	ldrh	r2, [r2, #0]
 8005fa2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fa4:	1dbb      	adds	r3, r7, #6
 8005fa6:	881b      	ldrh	r3, [r3, #0]
 8005fa8:	0018      	movs	r0, r3
 8005faa:	f000 f807 	bl	8005fbc <HAL_GPIO_EXTI_Callback>
  }
}
 8005fae:	46c0      	nop			@ (mov r8, r8)
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	b002      	add	sp, #8
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	46c0      	nop			@ (mov r8, r8)
 8005fb8:	40010400 	.word	0x40010400

08005fbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	0002      	movs	r2, r0
 8005fc4:	1dbb      	adds	r3, r7, #6
 8005fc6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005fc8:	46c0      	nop			@ (mov r8, r8)
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	b002      	add	sp, #8
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e082      	b.n	80060e8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2241      	movs	r2, #65	@ 0x41
 8005fe6:	5c9b      	ldrb	r3, [r3, r2]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d107      	bne.n	8005ffe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2240      	movs	r2, #64	@ 0x40
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	0018      	movs	r0, r3
 8005ffa:	f7fe ff1f 	bl	8004e3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2241      	movs	r2, #65	@ 0x41
 8006002:	2124      	movs	r1, #36	@ 0x24
 8006004:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2101      	movs	r1, #1
 8006012:	438a      	bics	r2, r1
 8006014:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4934      	ldr	r1, [pc, #208]	@ (80060f0 <HAL_I2C_Init+0x120>)
 8006020:	400a      	ands	r2, r1
 8006022:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4931      	ldr	r1, [pc, #196]	@ (80060f4 <HAL_I2C_Init+0x124>)
 8006030:	400a      	ands	r2, r1
 8006032:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	2b01      	cmp	r3, #1
 800603a:	d108      	bne.n	800604e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2180      	movs	r1, #128	@ 0x80
 8006046:	0209      	lsls	r1, r1, #8
 8006048:	430a      	orrs	r2, r1
 800604a:	609a      	str	r2, [r3, #8]
 800604c:	e007      	b.n	800605e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	689a      	ldr	r2, [r3, #8]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2184      	movs	r1, #132	@ 0x84
 8006058:	0209      	lsls	r1, r1, #8
 800605a:	430a      	orrs	r2, r1
 800605c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	2b02      	cmp	r3, #2
 8006064:	d104      	bne.n	8006070 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2280      	movs	r2, #128	@ 0x80
 800606c:	0112      	lsls	r2, r2, #4
 800606e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685a      	ldr	r2, [r3, #4]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	491f      	ldr	r1, [pc, #124]	@ (80060f8 <HAL_I2C_Init+0x128>)
 800607c:	430a      	orrs	r2, r1
 800607e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68da      	ldr	r2, [r3, #12]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	491a      	ldr	r1, [pc, #104]	@ (80060f4 <HAL_I2C_Init+0x124>)
 800608c:	400a      	ands	r2, r1
 800608e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	691a      	ldr	r2, [r3, #16]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	431a      	orrs	r2, r3
 800609a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	69d9      	ldr	r1, [r3, #28]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1a      	ldr	r2, [r3, #32]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2101      	movs	r1, #1
 80060c6:	430a      	orrs	r2, r1
 80060c8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2241      	movs	r2, #65	@ 0x41
 80060d4:	2120      	movs	r1, #32
 80060d6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2242      	movs	r2, #66	@ 0x42
 80060e2:	2100      	movs	r1, #0
 80060e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	0018      	movs	r0, r3
 80060ea:	46bd      	mov	sp, r7
 80060ec:	b002      	add	sp, #8
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	f0ffffff 	.word	0xf0ffffff
 80060f4:	ffff7fff 	.word	0xffff7fff
 80060f8:	02008000 	.word	0x02008000

080060fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060fc:	b590      	push	{r4, r7, lr}
 80060fe:	b089      	sub	sp, #36	@ 0x24
 8006100:	af02      	add	r7, sp, #8
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	000c      	movs	r4, r1
 8006106:	0010      	movs	r0, r2
 8006108:	0019      	movs	r1, r3
 800610a:	230a      	movs	r3, #10
 800610c:	18fb      	adds	r3, r7, r3
 800610e:	1c22      	adds	r2, r4, #0
 8006110:	801a      	strh	r2, [r3, #0]
 8006112:	2308      	movs	r3, #8
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	1c02      	adds	r2, r0, #0
 8006118:	801a      	strh	r2, [r3, #0]
 800611a:	1dbb      	adds	r3, r7, #6
 800611c:	1c0a      	adds	r2, r1, #0
 800611e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2241      	movs	r2, #65	@ 0x41
 8006124:	5c9b      	ldrb	r3, [r3, r2]
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b20      	cmp	r3, #32
 800612a:	d000      	beq.n	800612e <HAL_I2C_Mem_Write+0x32>
 800612c:	e10c      	b.n	8006348 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800612e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006130:	2b00      	cmp	r3, #0
 8006132:	d004      	beq.n	800613e <HAL_I2C_Mem_Write+0x42>
 8006134:	232c      	movs	r3, #44	@ 0x2c
 8006136:	18fb      	adds	r3, r7, r3
 8006138:	881b      	ldrh	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d105      	bne.n	800614a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2280      	movs	r2, #128	@ 0x80
 8006142:	0092      	lsls	r2, r2, #2
 8006144:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e0ff      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2240      	movs	r2, #64	@ 0x40
 800614e:	5c9b      	ldrb	r3, [r3, r2]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d101      	bne.n	8006158 <HAL_I2C_Mem_Write+0x5c>
 8006154:	2302      	movs	r3, #2
 8006156:	e0f8      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2240      	movs	r2, #64	@ 0x40
 800615c:	2101      	movs	r1, #1
 800615e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006160:	f7ff f908 	bl	8005374 <HAL_GetTick>
 8006164:	0003      	movs	r3, r0
 8006166:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006168:	2380      	movs	r3, #128	@ 0x80
 800616a:	0219      	lsls	r1, r3, #8
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	2319      	movs	r3, #25
 8006174:	2201      	movs	r2, #1
 8006176:	f000 fb0b 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 800617a:	1e03      	subs	r3, r0, #0
 800617c:	d001      	beq.n	8006182 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e0e3      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2241      	movs	r2, #65	@ 0x41
 8006186:	2121      	movs	r1, #33	@ 0x21
 8006188:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2242      	movs	r2, #66	@ 0x42
 800618e:	2140      	movs	r1, #64	@ 0x40
 8006190:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800619c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	222c      	movs	r2, #44	@ 0x2c
 80061a2:	18ba      	adds	r2, r7, r2
 80061a4:	8812      	ldrh	r2, [r2, #0]
 80061a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061ae:	1dbb      	adds	r3, r7, #6
 80061b0:	881c      	ldrh	r4, [r3, #0]
 80061b2:	2308      	movs	r3, #8
 80061b4:	18fb      	adds	r3, r7, r3
 80061b6:	881a      	ldrh	r2, [r3, #0]
 80061b8:	230a      	movs	r3, #10
 80061ba:	18fb      	adds	r3, r7, r3
 80061bc:	8819      	ldrh	r1, [r3, #0]
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	0023      	movs	r3, r4
 80061ca:	f000 f9f9 	bl	80065c0 <I2C_RequestMemoryWrite>
 80061ce:	1e03      	subs	r3, r0, #0
 80061d0:	d005      	beq.n	80061de <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2240      	movs	r2, #64	@ 0x40
 80061d6:	2100      	movs	r1, #0
 80061d8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e0b5      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2bff      	cmp	r3, #255	@ 0xff
 80061e6:	d911      	bls.n	800620c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	22ff      	movs	r2, #255	@ 0xff
 80061ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	2380      	movs	r3, #128	@ 0x80
 80061f6:	045c      	lsls	r4, r3, #17
 80061f8:	230a      	movs	r3, #10
 80061fa:	18fb      	adds	r3, r7, r3
 80061fc:	8819      	ldrh	r1, [r3, #0]
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	2300      	movs	r3, #0
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	0023      	movs	r3, r4
 8006206:	f000 fc93 	bl	8006b30 <I2C_TransferConfig>
 800620a:	e012      	b.n	8006232 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006210:	b29a      	uxth	r2, r3
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800621a:	b2da      	uxtb	r2, r3
 800621c:	2380      	movs	r3, #128	@ 0x80
 800621e:	049c      	lsls	r4, r3, #18
 8006220:	230a      	movs	r3, #10
 8006222:	18fb      	adds	r3, r7, r3
 8006224:	8819      	ldrh	r1, [r3, #0]
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	2300      	movs	r3, #0
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	0023      	movs	r3, r4
 800622e:	f000 fc7f 	bl	8006b30 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	0018      	movs	r0, r3
 800623a:	f000 faf7 	bl	800682c <I2C_WaitOnTXISFlagUntilTimeout>
 800623e:	1e03      	subs	r3, r0, #0
 8006240:	d001      	beq.n	8006246 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e081      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624a:	781a      	ldrb	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b01      	subs	r3, #1
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800626e:	3b01      	subs	r3, #1
 8006270:	b29a      	uxth	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d03a      	beq.n	80062f6 <HAL_I2C_Mem_Write+0x1fa>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006284:	2b00      	cmp	r3, #0
 8006286:	d136      	bne.n	80062f6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	0013      	movs	r3, r2
 8006292:	2200      	movs	r2, #0
 8006294:	2180      	movs	r1, #128	@ 0x80
 8006296:	f000 fa7b 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 800629a:	1e03      	subs	r3, r0, #0
 800629c:	d001      	beq.n	80062a2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e053      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	2bff      	cmp	r3, #255	@ 0xff
 80062aa:	d911      	bls.n	80062d0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	22ff      	movs	r2, #255	@ 0xff
 80062b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	2380      	movs	r3, #128	@ 0x80
 80062ba:	045c      	lsls	r4, r3, #17
 80062bc:	230a      	movs	r3, #10
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	8819      	ldrh	r1, [r3, #0]
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	2300      	movs	r3, #0
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	0023      	movs	r3, r4
 80062ca:	f000 fc31 	bl	8006b30 <I2C_TransferConfig>
 80062ce:	e012      	b.n	80062f6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	2380      	movs	r3, #128	@ 0x80
 80062e2:	049c      	lsls	r4, r3, #18
 80062e4:	230a      	movs	r3, #10
 80062e6:	18fb      	adds	r3, r7, r3
 80062e8:	8819      	ldrh	r1, [r3, #0]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	2300      	movs	r3, #0
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	0023      	movs	r3, r4
 80062f2:	f000 fc1d 	bl	8006b30 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d198      	bne.n	8006232 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	0018      	movs	r0, r3
 8006308:	f000 fad6 	bl	80068b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800630c:	1e03      	subs	r3, r0, #0
 800630e:	d001      	beq.n	8006314 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e01a      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2220      	movs	r2, #32
 800631a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	490b      	ldr	r1, [pc, #44]	@ (8006354 <HAL_I2C_Mem_Write+0x258>)
 8006328:	400a      	ands	r2, r1
 800632a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2241      	movs	r2, #65	@ 0x41
 8006330:	2120      	movs	r1, #32
 8006332:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2242      	movs	r2, #66	@ 0x42
 8006338:	2100      	movs	r1, #0
 800633a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2240      	movs	r2, #64	@ 0x40
 8006340:	2100      	movs	r1, #0
 8006342:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006344:	2300      	movs	r3, #0
 8006346:	e000      	b.n	800634a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8006348:	2302      	movs	r3, #2
  }
}
 800634a:	0018      	movs	r0, r3
 800634c:	46bd      	mov	sp, r7
 800634e:	b007      	add	sp, #28
 8006350:	bd90      	pop	{r4, r7, pc}
 8006352:	46c0      	nop			@ (mov r8, r8)
 8006354:	fe00e800 	.word	0xfe00e800

08006358 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006358:	b590      	push	{r4, r7, lr}
 800635a:	b089      	sub	sp, #36	@ 0x24
 800635c:	af02      	add	r7, sp, #8
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	000c      	movs	r4, r1
 8006362:	0010      	movs	r0, r2
 8006364:	0019      	movs	r1, r3
 8006366:	230a      	movs	r3, #10
 8006368:	18fb      	adds	r3, r7, r3
 800636a:	1c22      	adds	r2, r4, #0
 800636c:	801a      	strh	r2, [r3, #0]
 800636e:	2308      	movs	r3, #8
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	1c02      	adds	r2, r0, #0
 8006374:	801a      	strh	r2, [r3, #0]
 8006376:	1dbb      	adds	r3, r7, #6
 8006378:	1c0a      	adds	r2, r1, #0
 800637a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2241      	movs	r2, #65	@ 0x41
 8006380:	5c9b      	ldrb	r3, [r3, r2]
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b20      	cmp	r3, #32
 8006386:	d000      	beq.n	800638a <HAL_I2C_Mem_Read+0x32>
 8006388:	e110      	b.n	80065ac <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800638a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <HAL_I2C_Mem_Read+0x42>
 8006390:	232c      	movs	r3, #44	@ 0x2c
 8006392:	18fb      	adds	r3, r7, r3
 8006394:	881b      	ldrh	r3, [r3, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d105      	bne.n	80063a6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2280      	movs	r2, #128	@ 0x80
 800639e:	0092      	lsls	r2, r2, #2
 80063a0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e103      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2240      	movs	r2, #64	@ 0x40
 80063aa:	5c9b      	ldrb	r3, [r3, r2]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_I2C_Mem_Read+0x5c>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e0fc      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2240      	movs	r2, #64	@ 0x40
 80063b8:	2101      	movs	r1, #1
 80063ba:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063bc:	f7fe ffda 	bl	8005374 <HAL_GetTick>
 80063c0:	0003      	movs	r3, r0
 80063c2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063c4:	2380      	movs	r3, #128	@ 0x80
 80063c6:	0219      	lsls	r1, r3, #8
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	2319      	movs	r3, #25
 80063d0:	2201      	movs	r2, #1
 80063d2:	f000 f9dd 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 80063d6:	1e03      	subs	r3, r0, #0
 80063d8:	d001      	beq.n	80063de <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e0e7      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2241      	movs	r2, #65	@ 0x41
 80063e2:	2122      	movs	r1, #34	@ 0x22
 80063e4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2242      	movs	r2, #66	@ 0x42
 80063ea:	2140      	movs	r1, #64	@ 0x40
 80063ec:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	222c      	movs	r2, #44	@ 0x2c
 80063fe:	18ba      	adds	r2, r7, r2
 8006400:	8812      	ldrh	r2, [r2, #0]
 8006402:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800640a:	1dbb      	adds	r3, r7, #6
 800640c:	881c      	ldrh	r4, [r3, #0]
 800640e:	2308      	movs	r3, #8
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	881a      	ldrh	r2, [r3, #0]
 8006414:	230a      	movs	r3, #10
 8006416:	18fb      	adds	r3, r7, r3
 8006418:	8819      	ldrh	r1, [r3, #0]
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	9301      	str	r3, [sp, #4]
 8006420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	0023      	movs	r3, r4
 8006426:	f000 f92f 	bl	8006688 <I2C_RequestMemoryRead>
 800642a:	1e03      	subs	r3, r0, #0
 800642c:	d005      	beq.n	800643a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2240      	movs	r2, #64	@ 0x40
 8006432:	2100      	movs	r1, #0
 8006434:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e0b9      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643e:	b29b      	uxth	r3, r3
 8006440:	2bff      	cmp	r3, #255	@ 0xff
 8006442:	d911      	bls.n	8006468 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	22ff      	movs	r2, #255	@ 0xff
 8006448:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800644e:	b2da      	uxtb	r2, r3
 8006450:	2380      	movs	r3, #128	@ 0x80
 8006452:	045c      	lsls	r4, r3, #17
 8006454:	230a      	movs	r3, #10
 8006456:	18fb      	adds	r3, r7, r3
 8006458:	8819      	ldrh	r1, [r3, #0]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	4b56      	ldr	r3, [pc, #344]	@ (80065b8 <HAL_I2C_Mem_Read+0x260>)
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	0023      	movs	r3, r4
 8006462:	f000 fb65 	bl	8006b30 <I2C_TransferConfig>
 8006466:	e012      	b.n	800648e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646c:	b29a      	uxth	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006476:	b2da      	uxtb	r2, r3
 8006478:	2380      	movs	r3, #128	@ 0x80
 800647a:	049c      	lsls	r4, r3, #18
 800647c:	230a      	movs	r3, #10
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	8819      	ldrh	r1, [r3, #0]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	4b4c      	ldr	r3, [pc, #304]	@ (80065b8 <HAL_I2C_Mem_Read+0x260>)
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	0023      	movs	r3, r4
 800648a:	f000 fb51 	bl	8006b30 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800648e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	0013      	movs	r3, r2
 8006498:	2200      	movs	r2, #0
 800649a:	2104      	movs	r1, #4
 800649c:	f000 f978 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 80064a0:	1e03      	subs	r3, r0, #0
 80064a2:	d001      	beq.n	80064a8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e082      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b2:	b2d2      	uxtb	r2, r2
 80064b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ba:	1c5a      	adds	r2, r3, #1
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d03a      	beq.n	800655a <HAL_I2C_Mem_Read+0x202>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d136      	bne.n	800655a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	0013      	movs	r3, r2
 80064f6:	2200      	movs	r2, #0
 80064f8:	2180      	movs	r1, #128	@ 0x80
 80064fa:	f000 f949 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 80064fe:	1e03      	subs	r3, r0, #0
 8006500:	d001      	beq.n	8006506 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e053      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800650a:	b29b      	uxth	r3, r3
 800650c:	2bff      	cmp	r3, #255	@ 0xff
 800650e:	d911      	bls.n	8006534 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	22ff      	movs	r2, #255	@ 0xff
 8006514:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651a:	b2da      	uxtb	r2, r3
 800651c:	2380      	movs	r3, #128	@ 0x80
 800651e:	045c      	lsls	r4, r3, #17
 8006520:	230a      	movs	r3, #10
 8006522:	18fb      	adds	r3, r7, r3
 8006524:	8819      	ldrh	r1, [r3, #0]
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	2300      	movs	r3, #0
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	0023      	movs	r3, r4
 800652e:	f000 faff 	bl	8006b30 <I2C_TransferConfig>
 8006532:	e012      	b.n	800655a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006538:	b29a      	uxth	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006542:	b2da      	uxtb	r2, r3
 8006544:	2380      	movs	r3, #128	@ 0x80
 8006546:	049c      	lsls	r4, r3, #18
 8006548:	230a      	movs	r3, #10
 800654a:	18fb      	adds	r3, r7, r3
 800654c:	8819      	ldrh	r1, [r3, #0]
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	2300      	movs	r3, #0
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	0023      	movs	r3, r4
 8006556:	f000 faeb 	bl	8006b30 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800655e:	b29b      	uxth	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d194      	bne.n	800648e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	0018      	movs	r0, r3
 800656c:	f000 f9a4 	bl	80068b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006570:	1e03      	subs	r3, r0, #0
 8006572:	d001      	beq.n	8006578 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	e01a      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2220      	movs	r2, #32
 800657e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	490c      	ldr	r1, [pc, #48]	@ (80065bc <HAL_I2C_Mem_Read+0x264>)
 800658c:	400a      	ands	r2, r1
 800658e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2241      	movs	r2, #65	@ 0x41
 8006594:	2120      	movs	r1, #32
 8006596:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2242      	movs	r2, #66	@ 0x42
 800659c:	2100      	movs	r1, #0
 800659e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2240      	movs	r2, #64	@ 0x40
 80065a4:	2100      	movs	r1, #0
 80065a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80065a8:	2300      	movs	r3, #0
 80065aa:	e000      	b.n	80065ae <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80065ac:	2302      	movs	r3, #2
  }
}
 80065ae:	0018      	movs	r0, r3
 80065b0:	46bd      	mov	sp, r7
 80065b2:	b007      	add	sp, #28
 80065b4:	bd90      	pop	{r4, r7, pc}
 80065b6:	46c0      	nop			@ (mov r8, r8)
 80065b8:	80002400 	.word	0x80002400
 80065bc:	fe00e800 	.word	0xfe00e800

080065c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80065c0:	b5b0      	push	{r4, r5, r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af02      	add	r7, sp, #8
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	000c      	movs	r4, r1
 80065ca:	0010      	movs	r0, r2
 80065cc:	0019      	movs	r1, r3
 80065ce:	250a      	movs	r5, #10
 80065d0:	197b      	adds	r3, r7, r5
 80065d2:	1c22      	adds	r2, r4, #0
 80065d4:	801a      	strh	r2, [r3, #0]
 80065d6:	2308      	movs	r3, #8
 80065d8:	18fb      	adds	r3, r7, r3
 80065da:	1c02      	adds	r2, r0, #0
 80065dc:	801a      	strh	r2, [r3, #0]
 80065de:	1dbb      	adds	r3, r7, #6
 80065e0:	1c0a      	adds	r2, r1, #0
 80065e2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80065e4:	1dbb      	adds	r3, r7, #6
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	2380      	movs	r3, #128	@ 0x80
 80065ec:	045c      	lsls	r4, r3, #17
 80065ee:	197b      	adds	r3, r7, r5
 80065f0:	8819      	ldrh	r1, [r3, #0]
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	4b23      	ldr	r3, [pc, #140]	@ (8006684 <I2C_RequestMemoryWrite+0xc4>)
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	0023      	movs	r3, r4
 80065fa:	f000 fa99 	bl	8006b30 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006600:	6a39      	ldr	r1, [r7, #32]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	0018      	movs	r0, r3
 8006606:	f000 f911 	bl	800682c <I2C_WaitOnTXISFlagUntilTimeout>
 800660a:	1e03      	subs	r3, r0, #0
 800660c:	d001      	beq.n	8006612 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e033      	b.n	800667a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006612:	1dbb      	adds	r3, r7, #6
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d107      	bne.n	800662a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800661a:	2308      	movs	r3, #8
 800661c:	18fb      	adds	r3, r7, r3
 800661e:	881b      	ldrh	r3, [r3, #0]
 8006620:	b2da      	uxtb	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	629a      	str	r2, [r3, #40]	@ 0x28
 8006628:	e019      	b.n	800665e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800662a:	2308      	movs	r3, #8
 800662c:	18fb      	adds	r3, r7, r3
 800662e:	881b      	ldrh	r3, [r3, #0]
 8006630:	0a1b      	lsrs	r3, r3, #8
 8006632:	b29b      	uxth	r3, r3
 8006634:	b2da      	uxtb	r2, r3
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800663c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800663e:	6a39      	ldr	r1, [r7, #32]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	0018      	movs	r0, r3
 8006644:	f000 f8f2 	bl	800682c <I2C_WaitOnTXISFlagUntilTimeout>
 8006648:	1e03      	subs	r3, r0, #0
 800664a:	d001      	beq.n	8006650 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e014      	b.n	800667a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006650:	2308      	movs	r3, #8
 8006652:	18fb      	adds	r3, r7, r3
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800665e:	6a3a      	ldr	r2, [r7, #32]
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	0013      	movs	r3, r2
 8006668:	2200      	movs	r2, #0
 800666a:	2180      	movs	r1, #128	@ 0x80
 800666c:	f000 f890 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 8006670:	1e03      	subs	r3, r0, #0
 8006672:	d001      	beq.n	8006678 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e000      	b.n	800667a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	0018      	movs	r0, r3
 800667c:	46bd      	mov	sp, r7
 800667e:	b004      	add	sp, #16
 8006680:	bdb0      	pop	{r4, r5, r7, pc}
 8006682:	46c0      	nop			@ (mov r8, r8)
 8006684:	80002000 	.word	0x80002000

08006688 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006688:	b5b0      	push	{r4, r5, r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af02      	add	r7, sp, #8
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	000c      	movs	r4, r1
 8006692:	0010      	movs	r0, r2
 8006694:	0019      	movs	r1, r3
 8006696:	250a      	movs	r5, #10
 8006698:	197b      	adds	r3, r7, r5
 800669a:	1c22      	adds	r2, r4, #0
 800669c:	801a      	strh	r2, [r3, #0]
 800669e:	2308      	movs	r3, #8
 80066a0:	18fb      	adds	r3, r7, r3
 80066a2:	1c02      	adds	r2, r0, #0
 80066a4:	801a      	strh	r2, [r3, #0]
 80066a6:	1dbb      	adds	r3, r7, #6
 80066a8:	1c0a      	adds	r2, r1, #0
 80066aa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80066ac:	1dbb      	adds	r3, r7, #6
 80066ae:	881b      	ldrh	r3, [r3, #0]
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	197b      	adds	r3, r7, r5
 80066b4:	8819      	ldrh	r1, [r3, #0]
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	4b23      	ldr	r3, [pc, #140]	@ (8006748 <I2C_RequestMemoryRead+0xc0>)
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	2300      	movs	r3, #0
 80066be:	f000 fa37 	bl	8006b30 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066c4:	6a39      	ldr	r1, [r7, #32]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	0018      	movs	r0, r3
 80066ca:	f000 f8af 	bl	800682c <I2C_WaitOnTXISFlagUntilTimeout>
 80066ce:	1e03      	subs	r3, r0, #0
 80066d0:	d001      	beq.n	80066d6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e033      	b.n	800673e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066d6:	1dbb      	adds	r3, r7, #6
 80066d8:	881b      	ldrh	r3, [r3, #0]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d107      	bne.n	80066ee <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066de:	2308      	movs	r3, #8
 80066e0:	18fb      	adds	r3, r7, r3
 80066e2:	881b      	ldrh	r3, [r3, #0]
 80066e4:	b2da      	uxtb	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80066ec:	e019      	b.n	8006722 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066ee:	2308      	movs	r3, #8
 80066f0:	18fb      	adds	r3, r7, r3
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	0a1b      	lsrs	r3, r3, #8
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	b2da      	uxtb	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006702:	6a39      	ldr	r1, [r7, #32]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	0018      	movs	r0, r3
 8006708:	f000 f890 	bl	800682c <I2C_WaitOnTXISFlagUntilTimeout>
 800670c:	1e03      	subs	r3, r0, #0
 800670e:	d001      	beq.n	8006714 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e014      	b.n	800673e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006714:	2308      	movs	r3, #8
 8006716:	18fb      	adds	r3, r7, r3
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	b2da      	uxtb	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006722:	6a3a      	ldr	r2, [r7, #32]
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	0013      	movs	r3, r2
 800672c:	2200      	movs	r2, #0
 800672e:	2140      	movs	r1, #64	@ 0x40
 8006730:	f000 f82e 	bl	8006790 <I2C_WaitOnFlagUntilTimeout>
 8006734:	1e03      	subs	r3, r0, #0
 8006736:	d001      	beq.n	800673c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e000      	b.n	800673e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	0018      	movs	r0, r3
 8006740:	46bd      	mov	sp, r7
 8006742:	b004      	add	sp, #16
 8006744:	bdb0      	pop	{r4, r5, r7, pc}
 8006746:	46c0      	nop			@ (mov r8, r8)
 8006748:	80002000 	.word	0x80002000

0800674c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	2202      	movs	r2, #2
 800675c:	4013      	ands	r3, r2
 800675e:	2b02      	cmp	r3, #2
 8006760:	d103      	bne.n	800676a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2200      	movs	r2, #0
 8006768:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	2201      	movs	r2, #1
 8006772:	4013      	ands	r3, r2
 8006774:	2b01      	cmp	r3, #1
 8006776:	d007      	beq.n	8006788 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2101      	movs	r1, #1
 8006784:	430a      	orrs	r2, r1
 8006786:	619a      	str	r2, [r3, #24]
  }
}
 8006788:	46c0      	nop			@ (mov r8, r8)
 800678a:	46bd      	mov	sp, r7
 800678c:	b002      	add	sp, #8
 800678e:	bd80      	pop	{r7, pc}

08006790 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	603b      	str	r3, [r7, #0]
 800679c:	1dfb      	adds	r3, r7, #7
 800679e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067a0:	e030      	b.n	8006804 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	3301      	adds	r3, #1
 80067a6:	d02d      	beq.n	8006804 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067a8:	f7fe fde4 	bl	8005374 <HAL_GetTick>
 80067ac:	0002      	movs	r2, r0
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d302      	bcc.n	80067be <I2C_WaitOnFlagUntilTimeout+0x2e>
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d122      	bne.n	8006804 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	4013      	ands	r3, r2
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	425a      	negs	r2, r3
 80067ce:	4153      	adcs	r3, r2
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	001a      	movs	r2, r3
 80067d4:	1dfb      	adds	r3, r7, #7
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d113      	bne.n	8006804 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e0:	2220      	movs	r2, #32
 80067e2:	431a      	orrs	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2241      	movs	r2, #65	@ 0x41
 80067ec:	2120      	movs	r1, #32
 80067ee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2242      	movs	r2, #66	@ 0x42
 80067f4:	2100      	movs	r1, #0
 80067f6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2240      	movs	r2, #64	@ 0x40
 80067fc:	2100      	movs	r1, #0
 80067fe:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e00f      	b.n	8006824 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	4013      	ands	r3, r2
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	425a      	negs	r2, r3
 8006814:	4153      	adcs	r3, r2
 8006816:	b2db      	uxtb	r3, r3
 8006818:	001a      	movs	r2, r3
 800681a:	1dfb      	adds	r3, r7, #7
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d0bf      	beq.n	80067a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	0018      	movs	r0, r3
 8006826:	46bd      	mov	sp, r7
 8006828:	b004      	add	sp, #16
 800682a:	bd80      	pop	{r7, pc}

0800682c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006838:	e032      	b.n	80068a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	0018      	movs	r0, r3
 8006842:	f000 f87d 	bl	8006940 <I2C_IsErrorOccurred>
 8006846:	1e03      	subs	r3, r0, #0
 8006848:	d001      	beq.n	800684e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e030      	b.n	80068b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	3301      	adds	r3, #1
 8006852:	d025      	beq.n	80068a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006854:	f7fe fd8e 	bl	8005374 <HAL_GetTick>
 8006858:	0002      	movs	r2, r0
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	429a      	cmp	r2, r3
 8006862:	d302      	bcc.n	800686a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d11a      	bne.n	80068a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	2202      	movs	r2, #2
 8006872:	4013      	ands	r3, r2
 8006874:	2b02      	cmp	r3, #2
 8006876:	d013      	beq.n	80068a0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800687c:	2220      	movs	r2, #32
 800687e:	431a      	orrs	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2241      	movs	r2, #65	@ 0x41
 8006888:	2120      	movs	r1, #32
 800688a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2242      	movs	r2, #66	@ 0x42
 8006890:	2100      	movs	r1, #0
 8006892:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2240      	movs	r2, #64	@ 0x40
 8006898:	2100      	movs	r1, #0
 800689a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e007      	b.n	80068b0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	2202      	movs	r2, #2
 80068a8:	4013      	ands	r3, r2
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d1c5      	bne.n	800683a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	0018      	movs	r0, r3
 80068b2:	46bd      	mov	sp, r7
 80068b4:	b004      	add	sp, #16
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068c4:	e02f      	b.n	8006926 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	68b9      	ldr	r1, [r7, #8]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	0018      	movs	r0, r3
 80068ce:	f000 f837 	bl	8006940 <I2C_IsErrorOccurred>
 80068d2:	1e03      	subs	r3, r0, #0
 80068d4:	d001      	beq.n	80068da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e02d      	b.n	8006936 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068da:	f7fe fd4b 	bl	8005374 <HAL_GetTick>
 80068de:	0002      	movs	r2, r0
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d302      	bcc.n	80068f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d11a      	bne.n	8006926 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	2220      	movs	r2, #32
 80068f8:	4013      	ands	r3, r2
 80068fa:	2b20      	cmp	r3, #32
 80068fc:	d013      	beq.n	8006926 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006902:	2220      	movs	r2, #32
 8006904:	431a      	orrs	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2241      	movs	r2, #65	@ 0x41
 800690e:	2120      	movs	r1, #32
 8006910:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2242      	movs	r2, #66	@ 0x42
 8006916:	2100      	movs	r1, #0
 8006918:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2240      	movs	r2, #64	@ 0x40
 800691e:	2100      	movs	r1, #0
 8006920:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e007      	b.n	8006936 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	2220      	movs	r2, #32
 800692e:	4013      	ands	r3, r2
 8006930:	2b20      	cmp	r3, #32
 8006932:	d1c8      	bne.n	80068c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	0018      	movs	r0, r3
 8006938:	46bd      	mov	sp, r7
 800693a:	b004      	add	sp, #16
 800693c:	bd80      	pop	{r7, pc}
	...

08006940 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b08a      	sub	sp, #40	@ 0x28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800694c:	2327      	movs	r3, #39	@ 0x27
 800694e:	18fb      	adds	r3, r7, r3
 8006950:	2200      	movs	r2, #0
 8006952:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800695c:	2300      	movs	r3, #0
 800695e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	2210      	movs	r2, #16
 8006968:	4013      	ands	r3, r2
 800696a:	d100      	bne.n	800696e <I2C_IsErrorOccurred+0x2e>
 800696c:	e079      	b.n	8006a62 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2210      	movs	r2, #16
 8006974:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006976:	e057      	b.n	8006a28 <I2C_IsErrorOccurred+0xe8>
 8006978:	2227      	movs	r2, #39	@ 0x27
 800697a:	18bb      	adds	r3, r7, r2
 800697c:	18ba      	adds	r2, r7, r2
 800697e:	7812      	ldrb	r2, [r2, #0]
 8006980:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	3301      	adds	r3, #1
 8006986:	d04f      	beq.n	8006a28 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006988:	f7fe fcf4 	bl	8005374 <HAL_GetTick>
 800698c:	0002      	movs	r2, r0
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	429a      	cmp	r2, r3
 8006996:	d302      	bcc.n	800699e <I2C_IsErrorOccurred+0x5e>
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d144      	bne.n	8006a28 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	2380      	movs	r3, #128	@ 0x80
 80069a6:	01db      	lsls	r3, r3, #7
 80069a8:	4013      	ands	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80069ac:	2013      	movs	r0, #19
 80069ae:	183b      	adds	r3, r7, r0
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	2142      	movs	r1, #66	@ 0x42
 80069b4:	5c52      	ldrb	r2, [r2, r1]
 80069b6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	2380      	movs	r3, #128	@ 0x80
 80069c0:	021b      	lsls	r3, r3, #8
 80069c2:	401a      	ands	r2, r3
 80069c4:	2380      	movs	r3, #128	@ 0x80
 80069c6:	021b      	lsls	r3, r3, #8
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d126      	bne.n	8006a1a <I2C_IsErrorOccurred+0xda>
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	2380      	movs	r3, #128	@ 0x80
 80069d0:	01db      	lsls	r3, r3, #7
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d021      	beq.n	8006a1a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80069d6:	183b      	adds	r3, r7, r0
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	2b20      	cmp	r3, #32
 80069dc:	d01d      	beq.n	8006a1a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2180      	movs	r1, #128	@ 0x80
 80069ea:	01c9      	lsls	r1, r1, #7
 80069ec:	430a      	orrs	r2, r1
 80069ee:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069f0:	f7fe fcc0 	bl	8005374 <HAL_GetTick>
 80069f4:	0003      	movs	r3, r0
 80069f6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069f8:	e00f      	b.n	8006a1a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069fa:	f7fe fcbb 	bl	8005374 <HAL_GetTick>
 80069fe:	0002      	movs	r2, r0
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	2b19      	cmp	r3, #25
 8006a06:	d908      	bls.n	8006a1a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006a10:	2327      	movs	r3, #39	@ 0x27
 8006a12:	18fb      	adds	r3, r7, r3
 8006a14:	2201      	movs	r2, #1
 8006a16:	701a      	strb	r2, [r3, #0]

              break;
 8006a18:	e006      	b.n	8006a28 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2220      	movs	r2, #32
 8006a22:	4013      	ands	r3, r2
 8006a24:	2b20      	cmp	r3, #32
 8006a26:	d1e8      	bne.n	80069fa <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	4013      	ands	r3, r2
 8006a32:	2b20      	cmp	r3, #32
 8006a34:	d004      	beq.n	8006a40 <I2C_IsErrorOccurred+0x100>
 8006a36:	2327      	movs	r3, #39	@ 0x27
 8006a38:	18fb      	adds	r3, r7, r3
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d09b      	beq.n	8006978 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a40:	2327      	movs	r3, #39	@ 0x27
 8006a42:	18fb      	adds	r3, r7, r3
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d103      	bne.n	8006a52 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	2204      	movs	r2, #4
 8006a56:	4313      	orrs	r3, r2
 8006a58:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a5a:	2327      	movs	r3, #39	@ 0x27
 8006a5c:	18fb      	adds	r3, r7, r3
 8006a5e:	2201      	movs	r2, #1
 8006a60:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	2380      	movs	r3, #128	@ 0x80
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	4013      	ands	r3, r2
 8006a72:	d00c      	beq.n	8006a8e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	2201      	movs	r2, #1
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2280      	movs	r2, #128	@ 0x80
 8006a82:	0052      	lsls	r2, r2, #1
 8006a84:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a86:	2327      	movs	r3, #39	@ 0x27
 8006a88:	18fb      	adds	r3, r7, r3
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a8e:	69ba      	ldr	r2, [r7, #24]
 8006a90:	2380      	movs	r3, #128	@ 0x80
 8006a92:	00db      	lsls	r3, r3, #3
 8006a94:	4013      	ands	r3, r2
 8006a96:	d00c      	beq.n	8006ab2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	2208      	movs	r2, #8
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2280      	movs	r2, #128	@ 0x80
 8006aa6:	00d2      	lsls	r2, r2, #3
 8006aa8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006aaa:	2327      	movs	r3, #39	@ 0x27
 8006aac:	18fb      	adds	r3, r7, r3
 8006aae:	2201      	movs	r2, #1
 8006ab0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	2380      	movs	r3, #128	@ 0x80
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	4013      	ands	r3, r2
 8006aba:	d00c      	beq.n	8006ad6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2280      	movs	r2, #128	@ 0x80
 8006aca:	0092      	lsls	r2, r2, #2
 8006acc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ace:	2327      	movs	r3, #39	@ 0x27
 8006ad0:	18fb      	adds	r3, r7, r3
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006ad6:	2327      	movs	r3, #39	@ 0x27
 8006ad8:	18fb      	adds	r3, r7, r3
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01d      	beq.n	8006b1c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	0018      	movs	r0, r3
 8006ae4:	f7ff fe32 	bl	800674c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	490e      	ldr	r1, [pc, #56]	@ (8006b2c <I2C_IsErrorOccurred+0x1ec>)
 8006af4:	400a      	ands	r2, r1
 8006af6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006afc:	6a3b      	ldr	r3, [r7, #32]
 8006afe:	431a      	orrs	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2241      	movs	r2, #65	@ 0x41
 8006b08:	2120      	movs	r1, #32
 8006b0a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2242      	movs	r2, #66	@ 0x42
 8006b10:	2100      	movs	r1, #0
 8006b12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2240      	movs	r2, #64	@ 0x40
 8006b18:	2100      	movs	r1, #0
 8006b1a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006b1c:	2327      	movs	r3, #39	@ 0x27
 8006b1e:	18fb      	adds	r3, r7, r3
 8006b20:	781b      	ldrb	r3, [r3, #0]
}
 8006b22:	0018      	movs	r0, r3
 8006b24:	46bd      	mov	sp, r7
 8006b26:	b00a      	add	sp, #40	@ 0x28
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	46c0      	nop			@ (mov r8, r8)
 8006b2c:	fe00e800 	.word	0xfe00e800

08006b30 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b30:	b590      	push	{r4, r7, lr}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	0008      	movs	r0, r1
 8006b3a:	0011      	movs	r1, r2
 8006b3c:	607b      	str	r3, [r7, #4]
 8006b3e:	240a      	movs	r4, #10
 8006b40:	193b      	adds	r3, r7, r4
 8006b42:	1c02      	adds	r2, r0, #0
 8006b44:	801a      	strh	r2, [r3, #0]
 8006b46:	2009      	movs	r0, #9
 8006b48:	183b      	adds	r3, r7, r0
 8006b4a:	1c0a      	adds	r2, r1, #0
 8006b4c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b4e:	193b      	adds	r3, r7, r4
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	059b      	lsls	r3, r3, #22
 8006b54:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b56:	183b      	adds	r3, r7, r0
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	0419      	lsls	r1, r3, #16
 8006b5c:	23ff      	movs	r3, #255	@ 0xff
 8006b5e:	041b      	lsls	r3, r3, #16
 8006b60:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b62:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	005b      	lsls	r3, r3, #1
 8006b6e:	085b      	lsrs	r3, r3, #1
 8006b70:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b7a:	0d51      	lsrs	r1, r2, #21
 8006b7c:	2280      	movs	r2, #128	@ 0x80
 8006b7e:	00d2      	lsls	r2, r2, #3
 8006b80:	400a      	ands	r2, r1
 8006b82:	4907      	ldr	r1, [pc, #28]	@ (8006ba0 <I2C_TransferConfig+0x70>)
 8006b84:	430a      	orrs	r2, r1
 8006b86:	43d2      	mvns	r2, r2
 8006b88:	401a      	ands	r2, r3
 8006b8a:	0011      	movs	r1, r2
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b96:	46c0      	nop			@ (mov r8, r8)
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	b007      	add	sp, #28
 8006b9c:	bd90      	pop	{r4, r7, pc}
 8006b9e:	46c0      	nop			@ (mov r8, r8)
 8006ba0:	03ff63ff 	.word	0x03ff63ff

08006ba4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2241      	movs	r2, #65	@ 0x41
 8006bb2:	5c9b      	ldrb	r3, [r3, r2]
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b20      	cmp	r3, #32
 8006bb8:	d138      	bne.n	8006c2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2240      	movs	r2, #64	@ 0x40
 8006bbe:	5c9b      	ldrb	r3, [r3, r2]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d101      	bne.n	8006bc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e032      	b.n	8006c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2240      	movs	r2, #64	@ 0x40
 8006bcc:	2101      	movs	r1, #1
 8006bce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2241      	movs	r2, #65	@ 0x41
 8006bd4:	2124      	movs	r1, #36	@ 0x24
 8006bd6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2101      	movs	r1, #1
 8006be4:	438a      	bics	r2, r1
 8006be6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4911      	ldr	r1, [pc, #68]	@ (8006c38 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006bf4:	400a      	ands	r2, r1
 8006bf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	6819      	ldr	r1, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	430a      	orrs	r2, r1
 8006c06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2101      	movs	r1, #1
 8006c14:	430a      	orrs	r2, r1
 8006c16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2241      	movs	r2, #65	@ 0x41
 8006c1c:	2120      	movs	r1, #32
 8006c1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2240      	movs	r2, #64	@ 0x40
 8006c24:	2100      	movs	r1, #0
 8006c26:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	e000      	b.n	8006c2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c2c:	2302      	movs	r3, #2
  }
}
 8006c2e:	0018      	movs	r0, r3
 8006c30:	46bd      	mov	sp, r7
 8006c32:	b002      	add	sp, #8
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	46c0      	nop			@ (mov r8, r8)
 8006c38:	ffffefff 	.word	0xffffefff

08006c3c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2241      	movs	r2, #65	@ 0x41
 8006c4a:	5c9b      	ldrb	r3, [r3, r2]
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d139      	bne.n	8006cc6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2240      	movs	r2, #64	@ 0x40
 8006c56:	5c9b      	ldrb	r3, [r3, r2]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d101      	bne.n	8006c60 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	e033      	b.n	8006cc8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2240      	movs	r2, #64	@ 0x40
 8006c64:	2101      	movs	r1, #1
 8006c66:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2241      	movs	r2, #65	@ 0x41
 8006c6c:	2124      	movs	r1, #36	@ 0x24
 8006c6e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	438a      	bics	r2, r1
 8006c7e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	4a11      	ldr	r2, [pc, #68]	@ (8006cd0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2101      	movs	r1, #1
 8006cae:	430a      	orrs	r2, r1
 8006cb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2241      	movs	r2, #65	@ 0x41
 8006cb6:	2120      	movs	r1, #32
 8006cb8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2240      	movs	r2, #64	@ 0x40
 8006cbe:	2100      	movs	r1, #0
 8006cc0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e000      	b.n	8006cc8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006cc6:	2302      	movs	r3, #2
  }
}
 8006cc8:	0018      	movs	r0, r3
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	b004      	add	sp, #16
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	fffff0ff 	.word	0xfffff0ff

08006cd4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e03d      	b.n	8006d62 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a20      	ldr	r2, [pc, #128]	@ (8006d6c <HAL_IWDG_Init+0x98>)
 8006cec:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d70 <HAL_IWDG_Init+0x9c>)
 8006cf4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	6852      	ldr	r2, [r2, #4]
 8006cfe:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	6892      	ldr	r2, [r2, #8]
 8006d08:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006d0a:	f7fe fb33 	bl	8005374 <HAL_GetTick>
 8006d0e:	0003      	movs	r3, r0
 8006d10:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006d12:	e00e      	b.n	8006d32 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006d14:	f7fe fb2e 	bl	8005374 <HAL_GetTick>
 8006d18:	0002      	movs	r2, r0
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d20:	d907      	bls.n	8006d32 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	2207      	movs	r2, #7
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	d001      	beq.n	8006d32 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	e017      	b.n	8006d62 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	2207      	movs	r2, #7
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	d1ea      	bne.n	8006d14 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	691a      	ldr	r2, [r3, #16]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d005      	beq.n	8006d58 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	68d2      	ldr	r2, [r2, #12]
 8006d54:	611a      	str	r2, [r3, #16]
 8006d56:	e003      	b.n	8006d60 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a05      	ldr	r2, [pc, #20]	@ (8006d74 <HAL_IWDG_Init+0xa0>)
 8006d5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	0018      	movs	r0, r3
 8006d64:	46bd      	mov	sp, r7
 8006d66:	b004      	add	sp, #16
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	46c0      	nop			@ (mov r8, r8)
 8006d6c:	0000cccc 	.word	0x0000cccc
 8006d70:	00005555 	.word	0x00005555
 8006d74:	0000aaaa 	.word	0x0000aaaa

08006d78 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a03      	ldr	r2, [pc, #12]	@ (8006d94 <HAL_IWDG_Refresh+0x1c>)
 8006d86:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	0018      	movs	r0, r3
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	b002      	add	sp, #8
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	46c0      	nop			@ (mov r8, r8)
 8006d94:	0000aaaa 	.word	0x0000aaaa

08006d98 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d9c:	4b04      	ldr	r3, [pc, #16]	@ (8006db0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	4b03      	ldr	r3, [pc, #12]	@ (8006db0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8006da2:	2180      	movs	r1, #128	@ 0x80
 8006da4:	0049      	lsls	r1, r1, #1
 8006da6:	430a      	orrs	r2, r1
 8006da8:	601a      	str	r2, [r3, #0]
}
 8006daa:	46c0      	nop			@ (mov r8, r8)
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	40007000 	.word	0x40007000

08006db4 <HAL_PWR_DisableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
  CLEAR_BIT(PWR->CR, PWR_CR_DBP);
 8006db8:	4b04      	ldr	r3, [pc, #16]	@ (8006dcc <HAL_PWR_DisableBkUpAccess+0x18>)
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	4b03      	ldr	r3, [pc, #12]	@ (8006dcc <HAL_PWR_DisableBkUpAccess+0x18>)
 8006dbe:	4904      	ldr	r1, [pc, #16]	@ (8006dd0 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8006dc0:	400a      	ands	r2, r1
 8006dc2:	601a      	str	r2, [r3, #0]
}
 8006dc4:	46c0      	nop			@ (mov r8, r8)
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	46c0      	nop			@ (mov r8, r8)
 8006dcc:	40007000 	.word	0x40007000
 8006dd0:	fffffeff 	.word	0xfffffeff

08006dd4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	000a      	movs	r2, r1
 8006dde:	1cfb      	adds	r3, r7, #3
 8006de0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8006de2:	2300      	movs	r3, #0
 8006de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8006de6:	4b25      	ldr	r3, [pc, #148]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	2380      	movs	r3, #128	@ 0x80
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4013      	ands	r3, r2
 8006df0:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8006df2:	4b23      	ldr	r3, [pc, #140]	@ (8006e80 <HAL_PWR_EnterSTOPMode+0xac>)
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	2201      	movs	r2, #1
 8006df8:	4013      	ands	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d008      	beq.n	8006e14 <HAL_PWR_EnterSTOPMode+0x40>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d005      	beq.n	8006e14 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8006e08:	4b1c      	ldr	r3, [pc, #112]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e0e:	491d      	ldr	r1, [pc, #116]	@ (8006e84 <HAL_PWR_EnterSTOPMode+0xb0>)
 8006e10:	400a      	ands	r2, r1
 8006e12:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8006e14:	4b19      	ldr	r3, [pc, #100]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	2203      	movs	r2, #3
 8006e1e:	4393      	bics	r3, r2
 8006e20:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8006e2a:	4b14      	ldr	r3, [pc, #80]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8006e30:	4b15      	ldr	r3, [pc, #84]	@ (8006e88 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006e32:	691a      	ldr	r2, [r3, #16]
 8006e34:	4b14      	ldr	r3, [pc, #80]	@ (8006e88 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006e36:	2104      	movs	r1, #4
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8006e3c:	1cfb      	adds	r3, r7, #3
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d101      	bne.n	8006e48 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006e44:	bf30      	wfi
 8006e46:	e002      	b.n	8006e4e <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006e48:	bf40      	sev
    __WFE();
 8006e4a:	bf20      	wfe
    __WFE();
 8006e4c:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8006e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e88 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006e50:	691a      	ldr	r2, [r3, #16]
 8006e52:	4b0d      	ldr	r3, [pc, #52]	@ (8006e88 <HAL_PWR_EnterSTOPMode+0xb4>)
 8006e54:	2104      	movs	r1, #4
 8006e56:	438a      	bics	r2, r1
 8006e58:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d009      	beq.n	8006e74 <HAL_PWR_EnterSTOPMode+0xa0>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d006      	beq.n	8006e74 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8006e66:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	4b04      	ldr	r3, [pc, #16]	@ (8006e7c <HAL_PWR_EnterSTOPMode+0xa8>)
 8006e6c:	2180      	movs	r1, #128	@ 0x80
 8006e6e:	0089      	lsls	r1, r1, #2
 8006e70:	430a      	orrs	r2, r1
 8006e72:	601a      	str	r2, [r3, #0]
  }
}
 8006e74:	46c0      	nop			@ (mov r8, r8)
 8006e76:	46bd      	mov	sp, r7
 8006e78:	b006      	add	sp, #24
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	40007000 	.word	0x40007000
 8006e80:	40010000 	.word	0x40010000
 8006e84:	fffffdff 	.word	0xfffffdff
 8006e88:	e000ed00 	.word	0xe000ed00

08006e8c <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8006e90:	4b04      	ldr	r3, [pc, #16]	@ (8006ea4 <HAL_PWREx_EnableFastWakeUp+0x18>)
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	4b03      	ldr	r3, [pc, #12]	@ (8006ea4 <HAL_PWREx_EnableFastWakeUp+0x18>)
 8006e96:	2180      	movs	r1, #128	@ 0x80
 8006e98:	00c9      	lsls	r1, r1, #3
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	601a      	str	r2, [r3, #0]
}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40007000 	.word	0x40007000

08006ea8 <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8006eac:	4b04      	ldr	r3, [pc, #16]	@ (8006ec0 <HAL_PWREx_EnableUltraLowPower+0x18>)
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	4b03      	ldr	r3, [pc, #12]	@ (8006ec0 <HAL_PWREx_EnableUltraLowPower+0x18>)
 8006eb2:	2180      	movs	r1, #128	@ 0x80
 8006eb4:	0089      	lsls	r1, r1, #2
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	601a      	str	r2, [r3, #0]
}
 8006eba:	46c0      	nop			@ (mov r8, r8)
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	40007000 	.word	0x40007000

08006ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ec4:	b5b0      	push	{r4, r5, r7, lr}
 8006ec6:	b08a      	sub	sp, #40	@ 0x28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d102      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	f000 fb6c 	bl	80075b0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ed8:	4bc8      	ldr	r3, [pc, #800]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	220c      	movs	r2, #12
 8006ede:	4013      	ands	r3, r2
 8006ee0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ee2:	4bc6      	ldr	r3, [pc, #792]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006ee4:	68da      	ldr	r2, [r3, #12]
 8006ee6:	2380      	movs	r3, #128	@ 0x80
 8006ee8:	025b      	lsls	r3, r3, #9
 8006eea:	4013      	ands	r3, r2
 8006eec:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	d100      	bne.n	8006efa <HAL_RCC_OscConfig+0x36>
 8006ef8:	e07d      	b.n	8006ff6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	2b08      	cmp	r3, #8
 8006efe:	d007      	beq.n	8006f10 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	2b0c      	cmp	r3, #12
 8006f04:	d112      	bne.n	8006f2c <HAL_RCC_OscConfig+0x68>
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	2380      	movs	r3, #128	@ 0x80
 8006f0a:	025b      	lsls	r3, r3, #9
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d10d      	bne.n	8006f2c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f10:	4bba      	ldr	r3, [pc, #744]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	2380      	movs	r3, #128	@ 0x80
 8006f16:	029b      	lsls	r3, r3, #10
 8006f18:	4013      	ands	r3, r2
 8006f1a:	d100      	bne.n	8006f1e <HAL_RCC_OscConfig+0x5a>
 8006f1c:	e06a      	b.n	8006ff4 <HAL_RCC_OscConfig+0x130>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d166      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	f000 fb42 	bl	80075b0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	2380      	movs	r3, #128	@ 0x80
 8006f32:	025b      	lsls	r3, r3, #9
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d107      	bne.n	8006f48 <HAL_RCC_OscConfig+0x84>
 8006f38:	4bb0      	ldr	r3, [pc, #704]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	4baf      	ldr	r3, [pc, #700]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	0249      	lsls	r1, r1, #9
 8006f42:	430a      	orrs	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	e027      	b.n	8006f98 <HAL_RCC_OscConfig+0xd4>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	23a0      	movs	r3, #160	@ 0xa0
 8006f4e:	02db      	lsls	r3, r3, #11
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d10e      	bne.n	8006f72 <HAL_RCC_OscConfig+0xae>
 8006f54:	4ba9      	ldr	r3, [pc, #676]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	4ba8      	ldr	r3, [pc, #672]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f5a:	2180      	movs	r1, #128	@ 0x80
 8006f5c:	02c9      	lsls	r1, r1, #11
 8006f5e:	430a      	orrs	r2, r1
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	4ba6      	ldr	r3, [pc, #664]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	4ba5      	ldr	r3, [pc, #660]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f68:	2180      	movs	r1, #128	@ 0x80
 8006f6a:	0249      	lsls	r1, r1, #9
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	e012      	b.n	8006f98 <HAL_RCC_OscConfig+0xd4>
 8006f72:	4ba2      	ldr	r3, [pc, #648]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	4ba1      	ldr	r3, [pc, #644]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f78:	49a1      	ldr	r1, [pc, #644]	@ (8007200 <HAL_RCC_OscConfig+0x33c>)
 8006f7a:	400a      	ands	r2, r1
 8006f7c:	601a      	str	r2, [r3, #0]
 8006f7e:	4b9f      	ldr	r3, [pc, #636]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	2380      	movs	r3, #128	@ 0x80
 8006f84:	025b      	lsls	r3, r3, #9
 8006f86:	4013      	ands	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4b9b      	ldr	r3, [pc, #620]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	4b9a      	ldr	r3, [pc, #616]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006f92:	499c      	ldr	r1, [pc, #624]	@ (8007204 <HAL_RCC_OscConfig+0x340>)
 8006f94:	400a      	ands	r2, r1
 8006f96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d014      	beq.n	8006fca <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa0:	f7fe f9e8 	bl	8005374 <HAL_GetTick>
 8006fa4:	0003      	movs	r3, r0
 8006fa6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fa8:	e008      	b.n	8006fbc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006faa:	f7fe f9e3 	bl	8005374 <HAL_GetTick>
 8006fae:	0002      	movs	r2, r0
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	2b64      	cmp	r3, #100	@ 0x64
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e2f9      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006fbc:	4b8f      	ldr	r3, [pc, #572]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	2380      	movs	r3, #128	@ 0x80
 8006fc2:	029b      	lsls	r3, r3, #10
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	d0f0      	beq.n	8006faa <HAL_RCC_OscConfig+0xe6>
 8006fc8:	e015      	b.n	8006ff6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fca:	f7fe f9d3 	bl	8005374 <HAL_GetTick>
 8006fce:	0003      	movs	r3, r0
 8006fd0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006fd2:	e008      	b.n	8006fe6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006fd4:	f7fe f9ce 	bl	8005374 <HAL_GetTick>
 8006fd8:	0002      	movs	r2, r0
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	2b64      	cmp	r3, #100	@ 0x64
 8006fe0:	d901      	bls.n	8006fe6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e2e4      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006fe6:	4b85      	ldr	r3, [pc, #532]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	2380      	movs	r3, #128	@ 0x80
 8006fec:	029b      	lsls	r3, r3, #10
 8006fee:	4013      	ands	r3, r2
 8006ff0:	d1f0      	bne.n	8006fd4 <HAL_RCC_OscConfig+0x110>
 8006ff2:	e000      	b.n	8006ff6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ff4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	d100      	bne.n	8007002 <HAL_RCC_OscConfig+0x13e>
 8007000:	e099      	b.n	8007136 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8007008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700a:	2220      	movs	r2, #32
 800700c:	4013      	ands	r3, r2
 800700e:	d009      	beq.n	8007024 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8007010:	4b7a      	ldr	r3, [pc, #488]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	4b79      	ldr	r3, [pc, #484]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007016:	2120      	movs	r1, #32
 8007018:	430a      	orrs	r2, r1
 800701a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800701c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701e:	2220      	movs	r2, #32
 8007020:	4393      	bics	r3, r2
 8007022:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	2b04      	cmp	r3, #4
 8007028:	d005      	beq.n	8007036 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	2b0c      	cmp	r3, #12
 800702e:	d13e      	bne.n	80070ae <HAL_RCC_OscConfig+0x1ea>
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d13b      	bne.n	80070ae <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8007036:	4b71      	ldr	r3, [pc, #452]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2204      	movs	r2, #4
 800703c:	4013      	ands	r3, r2
 800703e:	d004      	beq.n	800704a <HAL_RCC_OscConfig+0x186>
 8007040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e2b2      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800704a:	4b6c      	ldr	r3, [pc, #432]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	4a6e      	ldr	r2, [pc, #440]	@ (8007208 <HAL_RCC_OscConfig+0x344>)
 8007050:	4013      	ands	r3, r2
 8007052:	0019      	movs	r1, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	021a      	lsls	r2, r3, #8
 800705a:	4b68      	ldr	r3, [pc, #416]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800705c:	430a      	orrs	r2, r1
 800705e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007060:	4b66      	ldr	r3, [pc, #408]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2209      	movs	r2, #9
 8007066:	4393      	bics	r3, r2
 8007068:	0019      	movs	r1, r3
 800706a:	4b64      	ldr	r3, [pc, #400]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800706c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800706e:	430a      	orrs	r2, r1
 8007070:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007072:	f000 fbeb 	bl	800784c <HAL_RCC_GetSysClockFreq>
 8007076:	0001      	movs	r1, r0
 8007078:	4b60      	ldr	r3, [pc, #384]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	091b      	lsrs	r3, r3, #4
 800707e:	220f      	movs	r2, #15
 8007080:	4013      	ands	r3, r2
 8007082:	4a62      	ldr	r2, [pc, #392]	@ (800720c <HAL_RCC_OscConfig+0x348>)
 8007084:	5cd3      	ldrb	r3, [r2, r3]
 8007086:	000a      	movs	r2, r1
 8007088:	40da      	lsrs	r2, r3
 800708a:	4b61      	ldr	r3, [pc, #388]	@ (8007210 <HAL_RCC_OscConfig+0x34c>)
 800708c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800708e:	4b61      	ldr	r3, [pc, #388]	@ (8007214 <HAL_RCC_OscConfig+0x350>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2513      	movs	r5, #19
 8007094:	197c      	adds	r4, r7, r5
 8007096:	0018      	movs	r0, r3
 8007098:	f7fe f926 	bl	80052e8 <HAL_InitTick>
 800709c:	0003      	movs	r3, r0
 800709e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80070a0:	197b      	adds	r3, r7, r5
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d046      	beq.n	8007136 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80070a8:	197b      	adds	r3, r7, r5
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	e280      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80070ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d027      	beq.n	8007104 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80070b4:	4b51      	ldr	r3, [pc, #324]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2209      	movs	r2, #9
 80070ba:	4393      	bics	r3, r2
 80070bc:	0019      	movs	r1, r3
 80070be:	4b4f      	ldr	r3, [pc, #316]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80070c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070c2:	430a      	orrs	r2, r1
 80070c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070c6:	f7fe f955 	bl	8005374 <HAL_GetTick>
 80070ca:	0003      	movs	r3, r0
 80070cc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070d0:	f7fe f950 	bl	8005374 <HAL_GetTick>
 80070d4:	0002      	movs	r2, r0
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e266      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070e2:	4b46      	ldr	r3, [pc, #280]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2204      	movs	r2, #4
 80070e8:	4013      	ands	r3, r2
 80070ea:	d0f1      	beq.n	80070d0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070ec:	4b43      	ldr	r3, [pc, #268]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	4a45      	ldr	r2, [pc, #276]	@ (8007208 <HAL_RCC_OscConfig+0x344>)
 80070f2:	4013      	ands	r3, r2
 80070f4:	0019      	movs	r1, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	021a      	lsls	r2, r3, #8
 80070fc:	4b3f      	ldr	r3, [pc, #252]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80070fe:	430a      	orrs	r2, r1
 8007100:	605a      	str	r2, [r3, #4]
 8007102:	e018      	b.n	8007136 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007104:	4b3d      	ldr	r3, [pc, #244]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	4b3c      	ldr	r3, [pc, #240]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800710a:	2101      	movs	r1, #1
 800710c:	438a      	bics	r2, r1
 800710e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007110:	f7fe f930 	bl	8005374 <HAL_GetTick>
 8007114:	0003      	movs	r3, r0
 8007116:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007118:	e008      	b.n	800712c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800711a:	f7fe f92b 	bl	8005374 <HAL_GetTick>
 800711e:	0002      	movs	r2, r0
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	2b02      	cmp	r3, #2
 8007126:	d901      	bls.n	800712c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e241      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800712c:	4b33      	ldr	r3, [pc, #204]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2204      	movs	r2, #4
 8007132:	4013      	ands	r3, r2
 8007134:	d1f1      	bne.n	800711a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2210      	movs	r2, #16
 800713c:	4013      	ands	r3, r2
 800713e:	d100      	bne.n	8007142 <HAL_RCC_OscConfig+0x27e>
 8007140:	e0a1      	b.n	8007286 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d140      	bne.n	80071ca <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007148:	4b2c      	ldr	r3, [pc, #176]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	2380      	movs	r3, #128	@ 0x80
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	4013      	ands	r3, r2
 8007152:	d005      	beq.n	8007160 <HAL_RCC_OscConfig+0x29c>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d101      	bne.n	8007160 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e227      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007160:	4b26      	ldr	r3, [pc, #152]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	4a2c      	ldr	r2, [pc, #176]	@ (8007218 <HAL_RCC_OscConfig+0x354>)
 8007166:	4013      	ands	r3, r2
 8007168:	0019      	movs	r1, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1a      	ldr	r2, [r3, #32]
 800716e:	4b23      	ldr	r3, [pc, #140]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007170:	430a      	orrs	r2, r1
 8007172:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007174:	4b21      	ldr	r3, [pc, #132]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	021b      	lsls	r3, r3, #8
 800717a:	0a19      	lsrs	r1, r3, #8
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	69db      	ldr	r3, [r3, #28]
 8007180:	061a      	lsls	r2, r3, #24
 8007182:	4b1e      	ldr	r3, [pc, #120]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007184:	430a      	orrs	r2, r1
 8007186:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	0b5b      	lsrs	r3, r3, #13
 800718e:	3301      	adds	r3, #1
 8007190:	2280      	movs	r2, #128	@ 0x80
 8007192:	0212      	lsls	r2, r2, #8
 8007194:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007196:	4b19      	ldr	r3, [pc, #100]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	091b      	lsrs	r3, r3, #4
 800719c:	210f      	movs	r1, #15
 800719e:	400b      	ands	r3, r1
 80071a0:	491a      	ldr	r1, [pc, #104]	@ (800720c <HAL_RCC_OscConfig+0x348>)
 80071a2:	5ccb      	ldrb	r3, [r1, r3]
 80071a4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80071a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007210 <HAL_RCC_OscConfig+0x34c>)
 80071a8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80071aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007214 <HAL_RCC_OscConfig+0x350>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2513      	movs	r5, #19
 80071b0:	197c      	adds	r4, r7, r5
 80071b2:	0018      	movs	r0, r3
 80071b4:	f7fe f898 	bl	80052e8 <HAL_InitTick>
 80071b8:	0003      	movs	r3, r0
 80071ba:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80071bc:	197b      	adds	r3, r7, r5
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d060      	beq.n	8007286 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80071c4:	197b      	adds	r3, r7, r5
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	e1f2      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d03f      	beq.n	8007252 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	4b09      	ldr	r3, [pc, #36]	@ (80071fc <HAL_RCC_OscConfig+0x338>)
 80071d8:	2180      	movs	r1, #128	@ 0x80
 80071da:	0049      	lsls	r1, r1, #1
 80071dc:	430a      	orrs	r2, r1
 80071de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071e0:	f7fe f8c8 	bl	8005374 <HAL_GetTick>
 80071e4:	0003      	movs	r3, r0
 80071e6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80071e8:	e018      	b.n	800721c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80071ea:	f7fe f8c3 	bl	8005374 <HAL_GetTick>
 80071ee:	0002      	movs	r2, r0
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d911      	bls.n	800721c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e1d9      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
 80071fc:	40021000 	.word	0x40021000
 8007200:	fffeffff 	.word	0xfffeffff
 8007204:	fffbffff 	.word	0xfffbffff
 8007208:	ffffe0ff 	.word	0xffffe0ff
 800720c:	0800c808 	.word	0x0800c808
 8007210:	20000000 	.word	0x20000000
 8007214:	20000004 	.word	0x20000004
 8007218:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800721c:	4bc9      	ldr	r3, [pc, #804]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	2380      	movs	r3, #128	@ 0x80
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4013      	ands	r3, r2
 8007226:	d0e0      	beq.n	80071ea <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007228:	4bc6      	ldr	r3, [pc, #792]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	4ac6      	ldr	r2, [pc, #792]	@ (8007548 <HAL_RCC_OscConfig+0x684>)
 800722e:	4013      	ands	r3, r2
 8007230:	0019      	movs	r1, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1a      	ldr	r2, [r3, #32]
 8007236:	4bc3      	ldr	r3, [pc, #780]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007238:	430a      	orrs	r2, r1
 800723a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800723c:	4bc1      	ldr	r3, [pc, #772]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	021b      	lsls	r3, r3, #8
 8007242:	0a19      	lsrs	r1, r3, #8
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	061a      	lsls	r2, r3, #24
 800724a:	4bbe      	ldr	r3, [pc, #760]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800724c:	430a      	orrs	r2, r1
 800724e:	605a      	str	r2, [r3, #4]
 8007250:	e019      	b.n	8007286 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007252:	4bbc      	ldr	r3, [pc, #752]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	4bbb      	ldr	r3, [pc, #748]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007258:	49bc      	ldr	r1, [pc, #752]	@ (800754c <HAL_RCC_OscConfig+0x688>)
 800725a:	400a      	ands	r2, r1
 800725c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800725e:	f7fe f889 	bl	8005374 <HAL_GetTick>
 8007262:	0003      	movs	r3, r0
 8007264:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007266:	e008      	b.n	800727a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007268:	f7fe f884 	bl	8005374 <HAL_GetTick>
 800726c:	0002      	movs	r2, r0
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b02      	cmp	r3, #2
 8007274:	d901      	bls.n	800727a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e19a      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800727a:	4bb2      	ldr	r3, [pc, #712]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	2380      	movs	r3, #128	@ 0x80
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4013      	ands	r3, r2
 8007284:	d1f0      	bne.n	8007268 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2208      	movs	r2, #8
 800728c:	4013      	ands	r3, r2
 800728e:	d036      	beq.n	80072fe <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	695b      	ldr	r3, [r3, #20]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d019      	beq.n	80072cc <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007298:	4baa      	ldr	r3, [pc, #680]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800729a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800729c:	4ba9      	ldr	r3, [pc, #676]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800729e:	2101      	movs	r1, #1
 80072a0:	430a      	orrs	r2, r1
 80072a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072a4:	f7fe f866 	bl	8005374 <HAL_GetTick>
 80072a8:	0003      	movs	r3, r0
 80072aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80072ac:	e008      	b.n	80072c0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072ae:	f7fe f861 	bl	8005374 <HAL_GetTick>
 80072b2:	0002      	movs	r2, r0
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d901      	bls.n	80072c0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e177      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80072c0:	4ba0      	ldr	r3, [pc, #640]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80072c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072c4:	2202      	movs	r2, #2
 80072c6:	4013      	ands	r3, r2
 80072c8:	d0f1      	beq.n	80072ae <HAL_RCC_OscConfig+0x3ea>
 80072ca:	e018      	b.n	80072fe <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072cc:	4b9d      	ldr	r3, [pc, #628]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80072ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80072d0:	4b9c      	ldr	r3, [pc, #624]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80072d2:	2101      	movs	r1, #1
 80072d4:	438a      	bics	r2, r1
 80072d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072d8:	f7fe f84c 	bl	8005374 <HAL_GetTick>
 80072dc:	0003      	movs	r3, r0
 80072de:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80072e0:	e008      	b.n	80072f4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072e2:	f7fe f847 	bl	8005374 <HAL_GetTick>
 80072e6:	0002      	movs	r2, r0
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d901      	bls.n	80072f4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e15d      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80072f4:	4b93      	ldr	r3, [pc, #588]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80072f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f8:	2202      	movs	r2, #2
 80072fa:	4013      	ands	r3, r2
 80072fc:	d1f1      	bne.n	80072e2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2204      	movs	r2, #4
 8007304:	4013      	ands	r3, r2
 8007306:	d100      	bne.n	800730a <HAL_RCC_OscConfig+0x446>
 8007308:	e0ae      	b.n	8007468 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800730a:	2023      	movs	r0, #35	@ 0x23
 800730c:	183b      	adds	r3, r7, r0
 800730e:	2200      	movs	r2, #0
 8007310:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007312:	4b8c      	ldr	r3, [pc, #560]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007316:	2380      	movs	r3, #128	@ 0x80
 8007318:	055b      	lsls	r3, r3, #21
 800731a:	4013      	ands	r3, r2
 800731c:	d109      	bne.n	8007332 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800731e:	4b89      	ldr	r3, [pc, #548]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007322:	4b88      	ldr	r3, [pc, #544]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007324:	2180      	movs	r1, #128	@ 0x80
 8007326:	0549      	lsls	r1, r1, #21
 8007328:	430a      	orrs	r2, r1
 800732a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800732c:	183b      	adds	r3, r7, r0
 800732e:	2201      	movs	r2, #1
 8007330:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007332:	4b87      	ldr	r3, [pc, #540]	@ (8007550 <HAL_RCC_OscConfig+0x68c>)
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	2380      	movs	r3, #128	@ 0x80
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	4013      	ands	r3, r2
 800733c:	d11a      	bne.n	8007374 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800733e:	4b84      	ldr	r3, [pc, #528]	@ (8007550 <HAL_RCC_OscConfig+0x68c>)
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	4b83      	ldr	r3, [pc, #524]	@ (8007550 <HAL_RCC_OscConfig+0x68c>)
 8007344:	2180      	movs	r1, #128	@ 0x80
 8007346:	0049      	lsls	r1, r1, #1
 8007348:	430a      	orrs	r2, r1
 800734a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800734c:	f7fe f812 	bl	8005374 <HAL_GetTick>
 8007350:	0003      	movs	r3, r0
 8007352:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007354:	e008      	b.n	8007368 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007356:	f7fe f80d 	bl	8005374 <HAL_GetTick>
 800735a:	0002      	movs	r2, r0
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b64      	cmp	r3, #100	@ 0x64
 8007362:	d901      	bls.n	8007368 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e123      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007368:	4b79      	ldr	r3, [pc, #484]	@ (8007550 <HAL_RCC_OscConfig+0x68c>)
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	2380      	movs	r3, #128	@ 0x80
 800736e:	005b      	lsls	r3, r3, #1
 8007370:	4013      	ands	r3, r2
 8007372:	d0f0      	beq.n	8007356 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689a      	ldr	r2, [r3, #8]
 8007378:	2380      	movs	r3, #128	@ 0x80
 800737a:	005b      	lsls	r3, r3, #1
 800737c:	429a      	cmp	r2, r3
 800737e:	d107      	bne.n	8007390 <HAL_RCC_OscConfig+0x4cc>
 8007380:	4b70      	ldr	r3, [pc, #448]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007382:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007384:	4b6f      	ldr	r3, [pc, #444]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007386:	2180      	movs	r1, #128	@ 0x80
 8007388:	0049      	lsls	r1, r1, #1
 800738a:	430a      	orrs	r2, r1
 800738c:	651a      	str	r2, [r3, #80]	@ 0x50
 800738e:	e031      	b.n	80073f4 <HAL_RCC_OscConfig+0x530>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10c      	bne.n	80073b2 <HAL_RCC_OscConfig+0x4ee>
 8007398:	4b6a      	ldr	r3, [pc, #424]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800739a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800739c:	4b69      	ldr	r3, [pc, #420]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800739e:	496b      	ldr	r1, [pc, #428]	@ (800754c <HAL_RCC_OscConfig+0x688>)
 80073a0:	400a      	ands	r2, r1
 80073a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80073a4:	4b67      	ldr	r3, [pc, #412]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073a8:	4b66      	ldr	r3, [pc, #408]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073aa:	496a      	ldr	r1, [pc, #424]	@ (8007554 <HAL_RCC_OscConfig+0x690>)
 80073ac:	400a      	ands	r2, r1
 80073ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80073b0:	e020      	b.n	80073f4 <HAL_RCC_OscConfig+0x530>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	23a0      	movs	r3, #160	@ 0xa0
 80073b8:	00db      	lsls	r3, r3, #3
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d10e      	bne.n	80073dc <HAL_RCC_OscConfig+0x518>
 80073be:	4b61      	ldr	r3, [pc, #388]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073c2:	4b60      	ldr	r3, [pc, #384]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073c4:	2180      	movs	r1, #128	@ 0x80
 80073c6:	00c9      	lsls	r1, r1, #3
 80073c8:	430a      	orrs	r2, r1
 80073ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80073cc:	4b5d      	ldr	r3, [pc, #372]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073d0:	4b5c      	ldr	r3, [pc, #368]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073d2:	2180      	movs	r1, #128	@ 0x80
 80073d4:	0049      	lsls	r1, r1, #1
 80073d6:	430a      	orrs	r2, r1
 80073d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80073da:	e00b      	b.n	80073f4 <HAL_RCC_OscConfig+0x530>
 80073dc:	4b59      	ldr	r3, [pc, #356]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073e0:	4b58      	ldr	r3, [pc, #352]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073e2:	495a      	ldr	r1, [pc, #360]	@ (800754c <HAL_RCC_OscConfig+0x688>)
 80073e4:	400a      	ands	r2, r1
 80073e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80073e8:	4b56      	ldr	r3, [pc, #344]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073ec:	4b55      	ldr	r3, [pc, #340]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80073ee:	4959      	ldr	r1, [pc, #356]	@ (8007554 <HAL_RCC_OscConfig+0x690>)
 80073f0:	400a      	ands	r2, r1
 80073f2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d015      	beq.n	8007428 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073fc:	f7fd ffba 	bl	8005374 <HAL_GetTick>
 8007400:	0003      	movs	r3, r0
 8007402:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007404:	e009      	b.n	800741a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007406:	f7fd ffb5 	bl	8005374 <HAL_GetTick>
 800740a:	0002      	movs	r2, r0
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	4a51      	ldr	r2, [pc, #324]	@ (8007558 <HAL_RCC_OscConfig+0x694>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e0ca      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800741a:	4b4a      	ldr	r3, [pc, #296]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800741c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800741e:	2380      	movs	r3, #128	@ 0x80
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	4013      	ands	r3, r2
 8007424:	d0ef      	beq.n	8007406 <HAL_RCC_OscConfig+0x542>
 8007426:	e014      	b.n	8007452 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007428:	f7fd ffa4 	bl	8005374 <HAL_GetTick>
 800742c:	0003      	movs	r3, r0
 800742e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007430:	e009      	b.n	8007446 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007432:	f7fd ff9f 	bl	8005374 <HAL_GetTick>
 8007436:	0002      	movs	r2, r0
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	4a46      	ldr	r2, [pc, #280]	@ (8007558 <HAL_RCC_OscConfig+0x694>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d901      	bls.n	8007446 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e0b4      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007446:	4b3f      	ldr	r3, [pc, #252]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007448:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800744a:	2380      	movs	r3, #128	@ 0x80
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	4013      	ands	r3, r2
 8007450:	d1ef      	bne.n	8007432 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007452:	2323      	movs	r3, #35	@ 0x23
 8007454:	18fb      	adds	r3, r7, r3
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d105      	bne.n	8007468 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800745c:	4b39      	ldr	r3, [pc, #228]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 800745e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007460:	4b38      	ldr	r3, [pc, #224]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007462:	493e      	ldr	r1, [pc, #248]	@ (800755c <HAL_RCC_OscConfig+0x698>)
 8007464:	400a      	ands	r2, r1
 8007466:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800746c:	2b00      	cmp	r3, #0
 800746e:	d100      	bne.n	8007472 <HAL_RCC_OscConfig+0x5ae>
 8007470:	e09d      	b.n	80075ae <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	2b0c      	cmp	r3, #12
 8007476:	d100      	bne.n	800747a <HAL_RCC_OscConfig+0x5b6>
 8007478:	e076      	b.n	8007568 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747e:	2b02      	cmp	r3, #2
 8007480:	d145      	bne.n	800750e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007482:	4b30      	ldr	r3, [pc, #192]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	4b2f      	ldr	r3, [pc, #188]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007488:	4935      	ldr	r1, [pc, #212]	@ (8007560 <HAL_RCC_OscConfig+0x69c>)
 800748a:	400a      	ands	r2, r1
 800748c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800748e:	f7fd ff71 	bl	8005374 <HAL_GetTick>
 8007492:	0003      	movs	r3, r0
 8007494:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007496:	e008      	b.n	80074aa <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007498:	f7fd ff6c 	bl	8005374 <HAL_GetTick>
 800749c:	0002      	movs	r2, r0
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e082      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80074aa:	4b26      	ldr	r3, [pc, #152]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	2380      	movs	r3, #128	@ 0x80
 80074b0:	049b      	lsls	r3, r3, #18
 80074b2:	4013      	ands	r3, r2
 80074b4:	d1f0      	bne.n	8007498 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074b6:	4b23      	ldr	r3, [pc, #140]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007564 <HAL_RCC_OscConfig+0x6a0>)
 80074bc:	4013      	ands	r3, r2
 80074be:	0019      	movs	r1, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ce:	431a      	orrs	r2, r3
 80074d0:	4b1c      	ldr	r3, [pc, #112]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80074d2:	430a      	orrs	r2, r1
 80074d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074d6:	4b1b      	ldr	r3, [pc, #108]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	4b1a      	ldr	r3, [pc, #104]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 80074dc:	2180      	movs	r1, #128	@ 0x80
 80074de:	0449      	lsls	r1, r1, #17
 80074e0:	430a      	orrs	r2, r1
 80074e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074e4:	f7fd ff46 	bl	8005374 <HAL_GetTick>
 80074e8:	0003      	movs	r3, r0
 80074ea:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80074ec:	e008      	b.n	8007500 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074ee:	f7fd ff41 	bl	8005374 <HAL_GetTick>
 80074f2:	0002      	movs	r2, r0
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d901      	bls.n	8007500 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e057      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007500:	4b10      	ldr	r3, [pc, #64]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	2380      	movs	r3, #128	@ 0x80
 8007506:	049b      	lsls	r3, r3, #18
 8007508:	4013      	ands	r3, r2
 800750a:	d0f0      	beq.n	80074ee <HAL_RCC_OscConfig+0x62a>
 800750c:	e04f      	b.n	80075ae <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800750e:	4b0d      	ldr	r3, [pc, #52]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	4b0c      	ldr	r3, [pc, #48]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007514:	4912      	ldr	r1, [pc, #72]	@ (8007560 <HAL_RCC_OscConfig+0x69c>)
 8007516:	400a      	ands	r2, r1
 8007518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800751a:	f7fd ff2b 	bl	8005374 <HAL_GetTick>
 800751e:	0003      	movs	r3, r0
 8007520:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007524:	f7fd ff26 	bl	8005374 <HAL_GetTick>
 8007528:	0002      	movs	r2, r0
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e03c      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007536:	4b03      	ldr	r3, [pc, #12]	@ (8007544 <HAL_RCC_OscConfig+0x680>)
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	2380      	movs	r3, #128	@ 0x80
 800753c:	049b      	lsls	r3, r3, #18
 800753e:	4013      	ands	r3, r2
 8007540:	d1f0      	bne.n	8007524 <HAL_RCC_OscConfig+0x660>
 8007542:	e034      	b.n	80075ae <HAL_RCC_OscConfig+0x6ea>
 8007544:	40021000 	.word	0x40021000
 8007548:	ffff1fff 	.word	0xffff1fff
 800754c:	fffffeff 	.word	0xfffffeff
 8007550:	40007000 	.word	0x40007000
 8007554:	fffffbff 	.word	0xfffffbff
 8007558:	00001388 	.word	0x00001388
 800755c:	efffffff 	.word	0xefffffff
 8007560:	feffffff 	.word	0xfeffffff
 8007564:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756c:	2b01      	cmp	r3, #1
 800756e:	d101      	bne.n	8007574 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e01d      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007574:	4b10      	ldr	r3, [pc, #64]	@ (80075b8 <HAL_RCC_OscConfig+0x6f4>)
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	2380      	movs	r3, #128	@ 0x80
 800757e:	025b      	lsls	r3, r3, #9
 8007580:	401a      	ands	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007586:	429a      	cmp	r2, r3
 8007588:	d10f      	bne.n	80075aa <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800758a:	69ba      	ldr	r2, [r7, #24]
 800758c:	23f0      	movs	r3, #240	@ 0xf0
 800758e:	039b      	lsls	r3, r3, #14
 8007590:	401a      	ands	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007596:	429a      	cmp	r2, r3
 8007598:	d107      	bne.n	80075aa <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	23c0      	movs	r3, #192	@ 0xc0
 800759e:	041b      	lsls	r3, r3, #16
 80075a0:	401a      	ands	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d001      	beq.n	80075ae <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e000      	b.n	80075b0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	0018      	movs	r0, r3
 80075b2:	46bd      	mov	sp, r7
 80075b4:	b00a      	add	sp, #40	@ 0x28
 80075b6:	bdb0      	pop	{r4, r5, r7, pc}
 80075b8:	40021000 	.word	0x40021000

080075bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075bc:	b5b0      	push	{r4, r5, r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d101      	bne.n	80075d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e128      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80075d0:	4b96      	ldr	r3, [pc, #600]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2201      	movs	r2, #1
 80075d6:	4013      	ands	r3, r2
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d91e      	bls.n	800761c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075de:	4b93      	ldr	r3, [pc, #588]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2201      	movs	r2, #1
 80075e4:	4393      	bics	r3, r2
 80075e6:	0019      	movs	r1, r3
 80075e8:	4b90      	ldr	r3, [pc, #576]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	430a      	orrs	r2, r1
 80075ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80075f0:	f7fd fec0 	bl	8005374 <HAL_GetTick>
 80075f4:	0003      	movs	r3, r0
 80075f6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075f8:	e009      	b.n	800760e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075fa:	f7fd febb 	bl	8005374 <HAL_GetTick>
 80075fe:	0002      	movs	r2, r0
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	4a8a      	ldr	r2, [pc, #552]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d901      	bls.n	800760e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e109      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800760e:	4b87      	ldr	r3, [pc, #540]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2201      	movs	r2, #1
 8007614:	4013      	ands	r3, r2
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	429a      	cmp	r2, r3
 800761a:	d1ee      	bne.n	80075fa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2202      	movs	r2, #2
 8007622:	4013      	ands	r3, r2
 8007624:	d009      	beq.n	800763a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007626:	4b83      	ldr	r3, [pc, #524]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	22f0      	movs	r2, #240	@ 0xf0
 800762c:	4393      	bics	r3, r2
 800762e:	0019      	movs	r1, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689a      	ldr	r2, [r3, #8]
 8007634:	4b7f      	ldr	r3, [pc, #508]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007636:	430a      	orrs	r2, r1
 8007638:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2201      	movs	r2, #1
 8007640:	4013      	ands	r3, r2
 8007642:	d100      	bne.n	8007646 <HAL_RCC_ClockConfig+0x8a>
 8007644:	e089      	b.n	800775a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	2b02      	cmp	r3, #2
 800764c:	d107      	bne.n	800765e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800764e:	4b79      	ldr	r3, [pc, #484]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	2380      	movs	r3, #128	@ 0x80
 8007654:	029b      	lsls	r3, r3, #10
 8007656:	4013      	ands	r3, r2
 8007658:	d120      	bne.n	800769c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e0e1      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2b03      	cmp	r3, #3
 8007664:	d107      	bne.n	8007676 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007666:	4b73      	ldr	r3, [pc, #460]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	2380      	movs	r3, #128	@ 0x80
 800766c:	049b      	lsls	r3, r3, #18
 800766e:	4013      	ands	r3, r2
 8007670:	d114      	bne.n	800769c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e0d5      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d106      	bne.n	800768c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800767e:	4b6d      	ldr	r3, [pc, #436]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2204      	movs	r2, #4
 8007684:	4013      	ands	r3, r2
 8007686:	d109      	bne.n	800769c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e0ca      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800768c:	4b69      	ldr	r3, [pc, #420]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	2380      	movs	r3, #128	@ 0x80
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	4013      	ands	r3, r2
 8007696:	d101      	bne.n	800769c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	e0c2      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800769c:	4b65      	ldr	r3, [pc, #404]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	2203      	movs	r2, #3
 80076a2:	4393      	bics	r3, r2
 80076a4:	0019      	movs	r1, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685a      	ldr	r2, [r3, #4]
 80076aa:	4b62      	ldr	r3, [pc, #392]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80076ac:	430a      	orrs	r2, r1
 80076ae:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076b0:	f7fd fe60 	bl	8005374 <HAL_GetTick>
 80076b4:	0003      	movs	r3, r0
 80076b6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d111      	bne.n	80076e4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80076c0:	e009      	b.n	80076d6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076c2:	f7fd fe57 	bl	8005374 <HAL_GetTick>
 80076c6:	0002      	movs	r2, r0
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	4a58      	ldr	r2, [pc, #352]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d901      	bls.n	80076d6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e0a5      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80076d6:	4b57      	ldr	r3, [pc, #348]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	220c      	movs	r2, #12
 80076dc:	4013      	ands	r3, r2
 80076de:	2b08      	cmp	r3, #8
 80076e0:	d1ef      	bne.n	80076c2 <HAL_RCC_ClockConfig+0x106>
 80076e2:	e03a      	b.n	800775a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	2b03      	cmp	r3, #3
 80076ea:	d111      	bne.n	8007710 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076ec:	e009      	b.n	8007702 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076ee:	f7fd fe41 	bl	8005374 <HAL_GetTick>
 80076f2:	0002      	movs	r2, r0
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	4a4d      	ldr	r2, [pc, #308]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d901      	bls.n	8007702 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e08f      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007702:	4b4c      	ldr	r3, [pc, #304]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	220c      	movs	r2, #12
 8007708:	4013      	ands	r3, r2
 800770a:	2b0c      	cmp	r3, #12
 800770c:	d1ef      	bne.n	80076ee <HAL_RCC_ClockConfig+0x132>
 800770e:	e024      	b.n	800775a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d11b      	bne.n	8007750 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007718:	e009      	b.n	800772e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800771a:	f7fd fe2b 	bl	8005374 <HAL_GetTick>
 800771e:	0002      	movs	r2, r0
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	4a42      	ldr	r2, [pc, #264]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d901      	bls.n	800772e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e079      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800772e:	4b41      	ldr	r3, [pc, #260]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	220c      	movs	r2, #12
 8007734:	4013      	ands	r3, r2
 8007736:	2b04      	cmp	r3, #4
 8007738:	d1ef      	bne.n	800771a <HAL_RCC_ClockConfig+0x15e>
 800773a:	e00e      	b.n	800775a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800773c:	f7fd fe1a 	bl	8005374 <HAL_GetTick>
 8007740:	0002      	movs	r2, r0
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	4a3a      	ldr	r2, [pc, #232]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d901      	bls.n	8007750 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e068      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007750:	4b38      	ldr	r3, [pc, #224]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	220c      	movs	r2, #12
 8007756:	4013      	ands	r3, r2
 8007758:	d1f0      	bne.n	800773c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800775a:	4b34      	ldr	r3, [pc, #208]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2201      	movs	r2, #1
 8007760:	4013      	ands	r3, r2
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	429a      	cmp	r2, r3
 8007766:	d21e      	bcs.n	80077a6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007768:	4b30      	ldr	r3, [pc, #192]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2201      	movs	r2, #1
 800776e:	4393      	bics	r3, r2
 8007770:	0019      	movs	r1, r3
 8007772:	4b2e      	ldr	r3, [pc, #184]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 8007774:	683a      	ldr	r2, [r7, #0]
 8007776:	430a      	orrs	r2, r1
 8007778:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800777a:	f7fd fdfb 	bl	8005374 <HAL_GetTick>
 800777e:	0003      	movs	r3, r0
 8007780:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007782:	e009      	b.n	8007798 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007784:	f7fd fdf6 	bl	8005374 <HAL_GetTick>
 8007788:	0002      	movs	r2, r0
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	4a28      	ldr	r2, [pc, #160]	@ (8007830 <HAL_RCC_ClockConfig+0x274>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d901      	bls.n	8007798 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e044      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007798:	4b24      	ldr	r3, [pc, #144]	@ (800782c <HAL_RCC_ClockConfig+0x270>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2201      	movs	r2, #1
 800779e:	4013      	ands	r3, r2
 80077a0:	683a      	ldr	r2, [r7, #0]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d1ee      	bne.n	8007784 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2204      	movs	r2, #4
 80077ac:	4013      	ands	r3, r2
 80077ae:	d009      	beq.n	80077c4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077b0:	4b20      	ldr	r3, [pc, #128]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	4a20      	ldr	r2, [pc, #128]	@ (8007838 <HAL_RCC_ClockConfig+0x27c>)
 80077b6:	4013      	ands	r3, r2
 80077b8:	0019      	movs	r1, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68da      	ldr	r2, [r3, #12]
 80077be:	4b1d      	ldr	r3, [pc, #116]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80077c0:	430a      	orrs	r2, r1
 80077c2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2208      	movs	r2, #8
 80077ca:	4013      	ands	r3, r2
 80077cc:	d00a      	beq.n	80077e4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80077ce:	4b19      	ldr	r3, [pc, #100]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	4a1a      	ldr	r2, [pc, #104]	@ (800783c <HAL_RCC_ClockConfig+0x280>)
 80077d4:	4013      	ands	r3, r2
 80077d6:	0019      	movs	r1, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	00da      	lsls	r2, r3, #3
 80077de:	4b15      	ldr	r3, [pc, #84]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80077e0:	430a      	orrs	r2, r1
 80077e2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80077e4:	f000 f832 	bl	800784c <HAL_RCC_GetSysClockFreq>
 80077e8:	0001      	movs	r1, r0
 80077ea:	4b12      	ldr	r3, [pc, #72]	@ (8007834 <HAL_RCC_ClockConfig+0x278>)
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	091b      	lsrs	r3, r3, #4
 80077f0:	220f      	movs	r2, #15
 80077f2:	4013      	ands	r3, r2
 80077f4:	4a12      	ldr	r2, [pc, #72]	@ (8007840 <HAL_RCC_ClockConfig+0x284>)
 80077f6:	5cd3      	ldrb	r3, [r2, r3]
 80077f8:	000a      	movs	r2, r1
 80077fa:	40da      	lsrs	r2, r3
 80077fc:	4b11      	ldr	r3, [pc, #68]	@ (8007844 <HAL_RCC_ClockConfig+0x288>)
 80077fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007800:	4b11      	ldr	r3, [pc, #68]	@ (8007848 <HAL_RCC_ClockConfig+0x28c>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	250b      	movs	r5, #11
 8007806:	197c      	adds	r4, r7, r5
 8007808:	0018      	movs	r0, r3
 800780a:	f7fd fd6d 	bl	80052e8 <HAL_InitTick>
 800780e:	0003      	movs	r3, r0
 8007810:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8007812:	197b      	adds	r3, r7, r5
 8007814:	781b      	ldrb	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d002      	beq.n	8007820 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800781a:	197b      	adds	r3, r7, r5
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	e000      	b.n	8007822 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	0018      	movs	r0, r3
 8007824:	46bd      	mov	sp, r7
 8007826:	b004      	add	sp, #16
 8007828:	bdb0      	pop	{r4, r5, r7, pc}
 800782a:	46c0      	nop			@ (mov r8, r8)
 800782c:	40022000 	.word	0x40022000
 8007830:	00001388 	.word	0x00001388
 8007834:	40021000 	.word	0x40021000
 8007838:	fffff8ff 	.word	0xfffff8ff
 800783c:	ffffc7ff 	.word	0xffffc7ff
 8007840:	0800c808 	.word	0x0800c808
 8007844:	20000000 	.word	0x20000000
 8007848:	20000004 	.word	0x20000004

0800784c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800784c:	b5b0      	push	{r4, r5, r7, lr}
 800784e:	b08e      	sub	sp, #56	@ 0x38
 8007850:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8007852:	4b4c      	ldr	r3, [pc, #304]	@ (8007984 <HAL_RCC_GetSysClockFreq+0x138>)
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800785a:	230c      	movs	r3, #12
 800785c:	4013      	ands	r3, r2
 800785e:	2b0c      	cmp	r3, #12
 8007860:	d014      	beq.n	800788c <HAL_RCC_GetSysClockFreq+0x40>
 8007862:	d900      	bls.n	8007866 <HAL_RCC_GetSysClockFreq+0x1a>
 8007864:	e07b      	b.n	800795e <HAL_RCC_GetSysClockFreq+0x112>
 8007866:	2b04      	cmp	r3, #4
 8007868:	d002      	beq.n	8007870 <HAL_RCC_GetSysClockFreq+0x24>
 800786a:	2b08      	cmp	r3, #8
 800786c:	d00b      	beq.n	8007886 <HAL_RCC_GetSysClockFreq+0x3a>
 800786e:	e076      	b.n	800795e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007870:	4b44      	ldr	r3, [pc, #272]	@ (8007984 <HAL_RCC_GetSysClockFreq+0x138>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2210      	movs	r2, #16
 8007876:	4013      	ands	r3, r2
 8007878:	d002      	beq.n	8007880 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800787a:	4b43      	ldr	r3, [pc, #268]	@ (8007988 <HAL_RCC_GetSysClockFreq+0x13c>)
 800787c:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800787e:	e07c      	b.n	800797a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8007880:	4b42      	ldr	r3, [pc, #264]	@ (800798c <HAL_RCC_GetSysClockFreq+0x140>)
 8007882:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007884:	e079      	b.n	800797a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007886:	4b42      	ldr	r3, [pc, #264]	@ (8007990 <HAL_RCC_GetSysClockFreq+0x144>)
 8007888:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800788a:	e076      	b.n	800797a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788e:	0c9a      	lsrs	r2, r3, #18
 8007890:	230f      	movs	r3, #15
 8007892:	401a      	ands	r2, r3
 8007894:	4b3f      	ldr	r3, [pc, #252]	@ (8007994 <HAL_RCC_GetSysClockFreq+0x148>)
 8007896:	5c9b      	ldrb	r3, [r3, r2]
 8007898:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800789a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789c:	0d9a      	lsrs	r2, r3, #22
 800789e:	2303      	movs	r3, #3
 80078a0:	4013      	ands	r3, r2
 80078a2:	3301      	adds	r3, #1
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80078a6:	4b37      	ldr	r3, [pc, #220]	@ (8007984 <HAL_RCC_GetSysClockFreq+0x138>)
 80078a8:	68da      	ldr	r2, [r3, #12]
 80078aa:	2380      	movs	r3, #128	@ 0x80
 80078ac:	025b      	lsls	r3, r3, #9
 80078ae:	4013      	ands	r3, r2
 80078b0:	d01a      	beq.n	80078e8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80078b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b4:	61bb      	str	r3, [r7, #24]
 80078b6:	2300      	movs	r3, #0
 80078b8:	61fb      	str	r3, [r7, #28]
 80078ba:	4a35      	ldr	r2, [pc, #212]	@ (8007990 <HAL_RCC_GetSysClockFreq+0x144>)
 80078bc:	2300      	movs	r3, #0
 80078be:	69b8      	ldr	r0, [r7, #24]
 80078c0:	69f9      	ldr	r1, [r7, #28]
 80078c2:	f7f8 fe11 	bl	80004e8 <__aeabi_lmul>
 80078c6:	0002      	movs	r2, r0
 80078c8:	000b      	movs	r3, r1
 80078ca:	0010      	movs	r0, r2
 80078cc:	0019      	movs	r1, r3
 80078ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d0:	613b      	str	r3, [r7, #16]
 80078d2:	2300      	movs	r3, #0
 80078d4:	617b      	str	r3, [r7, #20]
 80078d6:	693a      	ldr	r2, [r7, #16]
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f7f8 fde5 	bl	80004a8 <__aeabi_uldivmod>
 80078de:	0002      	movs	r2, r0
 80078e0:	000b      	movs	r3, r1
 80078e2:	0013      	movs	r3, r2
 80078e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078e6:	e037      	b.n	8007958 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80078e8:	4b26      	ldr	r3, [pc, #152]	@ (8007984 <HAL_RCC_GetSysClockFreq+0x138>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2210      	movs	r2, #16
 80078ee:	4013      	ands	r3, r2
 80078f0:	d01a      	beq.n	8007928 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80078f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f4:	60bb      	str	r3, [r7, #8]
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	4a23      	ldr	r2, [pc, #140]	@ (8007988 <HAL_RCC_GetSysClockFreq+0x13c>)
 80078fc:	2300      	movs	r3, #0
 80078fe:	68b8      	ldr	r0, [r7, #8]
 8007900:	68f9      	ldr	r1, [r7, #12]
 8007902:	f7f8 fdf1 	bl	80004e8 <__aeabi_lmul>
 8007906:	0002      	movs	r2, r0
 8007908:	000b      	movs	r3, r1
 800790a:	0010      	movs	r0, r2
 800790c:	0019      	movs	r1, r3
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	603b      	str	r3, [r7, #0]
 8007912:	2300      	movs	r3, #0
 8007914:	607b      	str	r3, [r7, #4]
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f7f8 fdc5 	bl	80004a8 <__aeabi_uldivmod>
 800791e:	0002      	movs	r2, r0
 8007920:	000b      	movs	r3, r1
 8007922:	0013      	movs	r3, r2
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
 8007926:	e017      	b.n	8007958 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800792a:	0018      	movs	r0, r3
 800792c:	2300      	movs	r3, #0
 800792e:	0019      	movs	r1, r3
 8007930:	4a16      	ldr	r2, [pc, #88]	@ (800798c <HAL_RCC_GetSysClockFreq+0x140>)
 8007932:	2300      	movs	r3, #0
 8007934:	f7f8 fdd8 	bl	80004e8 <__aeabi_lmul>
 8007938:	0002      	movs	r2, r0
 800793a:	000b      	movs	r3, r1
 800793c:	0010      	movs	r0, r2
 800793e:	0019      	movs	r1, r3
 8007940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007942:	001c      	movs	r4, r3
 8007944:	2300      	movs	r3, #0
 8007946:	001d      	movs	r5, r3
 8007948:	0022      	movs	r2, r4
 800794a:	002b      	movs	r3, r5
 800794c:	f7f8 fdac 	bl	80004a8 <__aeabi_uldivmod>
 8007950:	0002      	movs	r2, r0
 8007952:	000b      	movs	r3, r1
 8007954:	0013      	movs	r3, r2
 8007956:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8007958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800795a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800795c:	e00d      	b.n	800797a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800795e:	4b09      	ldr	r3, [pc, #36]	@ (8007984 <HAL_RCC_GetSysClockFreq+0x138>)
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	0b5b      	lsrs	r3, r3, #13
 8007964:	2207      	movs	r2, #7
 8007966:	4013      	ands	r3, r2
 8007968:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	3301      	adds	r3, #1
 800796e:	2280      	movs	r2, #128	@ 0x80
 8007970:	0212      	lsls	r2, r2, #8
 8007972:	409a      	lsls	r2, r3
 8007974:	0013      	movs	r3, r2
 8007976:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007978:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800797a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 800797c:	0018      	movs	r0, r3
 800797e:	46bd      	mov	sp, r7
 8007980:	b00e      	add	sp, #56	@ 0x38
 8007982:	bdb0      	pop	{r4, r5, r7, pc}
 8007984:	40021000 	.word	0x40021000
 8007988:	003d0900 	.word	0x003d0900
 800798c:	00f42400 	.word	0x00f42400
 8007990:	007a1200 	.word	0x007a1200
 8007994:	0800c820 	.word	0x0800c820

08007998 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800799c:	4b02      	ldr	r3, [pc, #8]	@ (80079a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800799e:	681b      	ldr	r3, [r3, #0]
}
 80079a0:	0018      	movs	r0, r3
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	46c0      	nop			@ (mov r8, r8)
 80079a8:	20000000 	.word	0x20000000

080079ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80079b0:	f7ff fff2 	bl	8007998 <HAL_RCC_GetHCLKFreq>
 80079b4:	0001      	movs	r1, r0
 80079b6:	4b06      	ldr	r3, [pc, #24]	@ (80079d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	0a1b      	lsrs	r3, r3, #8
 80079bc:	2207      	movs	r2, #7
 80079be:	4013      	ands	r3, r2
 80079c0:	4a04      	ldr	r2, [pc, #16]	@ (80079d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80079c2:	5cd3      	ldrb	r3, [r2, r3]
 80079c4:	40d9      	lsrs	r1, r3
 80079c6:	000b      	movs	r3, r1
}
 80079c8:	0018      	movs	r0, r3
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	46c0      	nop			@ (mov r8, r8)
 80079d0:	40021000 	.word	0x40021000
 80079d4:	0800c818 	.word	0x0800c818

080079d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80079dc:	f7ff ffdc 	bl	8007998 <HAL_RCC_GetHCLKFreq>
 80079e0:	0001      	movs	r1, r0
 80079e2:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80079e4:	68db      	ldr	r3, [r3, #12]
 80079e6:	0adb      	lsrs	r3, r3, #11
 80079e8:	2207      	movs	r2, #7
 80079ea:	4013      	ands	r3, r2
 80079ec:	4a04      	ldr	r2, [pc, #16]	@ (8007a00 <HAL_RCC_GetPCLK2Freq+0x28>)
 80079ee:	5cd3      	ldrb	r3, [r2, r3]
 80079f0:	40d9      	lsrs	r1, r3
 80079f2:	000b      	movs	r3, r1
}
 80079f4:	0018      	movs	r0, r3
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	46c0      	nop			@ (mov r8, r8)
 80079fc:	40021000 	.word	0x40021000
 8007a00:	0800c818 	.word	0x0800c818

08007a04 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b086      	sub	sp, #24
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8007a0c:	2017      	movs	r0, #23
 8007a0e:	183b      	adds	r3, r7, r0
 8007a10:	2200      	movs	r2, #0
 8007a12:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2220      	movs	r2, #32
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	d100      	bne.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8007a1e:	e0c7      	b.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a20:	4b84      	ldr	r3, [pc, #528]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a24:	2380      	movs	r3, #128	@ 0x80
 8007a26:	055b      	lsls	r3, r3, #21
 8007a28:	4013      	ands	r3, r2
 8007a2a:	d109      	bne.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a2c:	4b81      	ldr	r3, [pc, #516]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a30:	4b80      	ldr	r3, [pc, #512]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a32:	2180      	movs	r1, #128	@ 0x80
 8007a34:	0549      	lsls	r1, r1, #21
 8007a36:	430a      	orrs	r2, r1
 8007a38:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8007a3a:	183b      	adds	r3, r7, r0
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a40:	4b7d      	ldr	r3, [pc, #500]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	2380      	movs	r3, #128	@ 0x80
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	4013      	ands	r3, r2
 8007a4a:	d11a      	bne.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a4c:	4b7a      	ldr	r3, [pc, #488]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	4b79      	ldr	r3, [pc, #484]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8007a52:	2180      	movs	r1, #128	@ 0x80
 8007a54:	0049      	lsls	r1, r1, #1
 8007a56:	430a      	orrs	r2, r1
 8007a58:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a5a:	f7fd fc8b 	bl	8005374 <HAL_GetTick>
 8007a5e:	0003      	movs	r3, r0
 8007a60:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a62:	e008      	b.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a64:	f7fd fc86 	bl	8005374 <HAL_GetTick>
 8007a68:	0002      	movs	r2, r0
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	2b64      	cmp	r3, #100	@ 0x64
 8007a70:	d901      	bls.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e0d9      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a76:	4b70      	ldr	r3, [pc, #448]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	2380      	movs	r3, #128	@ 0x80
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	4013      	ands	r3, r2
 8007a80:	d0f0      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8007a82:	4b6c      	ldr	r3, [pc, #432]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	23c0      	movs	r3, #192	@ 0xc0
 8007a88:	039b      	lsls	r3, r3, #14
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	23c0      	movs	r3, #192	@ 0xc0
 8007a94:	039b      	lsls	r3, r3, #14
 8007a96:	4013      	ands	r3, r2
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d013      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	23c0      	movs	r3, #192	@ 0xc0
 8007aa4:	029b      	lsls	r3, r3, #10
 8007aa6:	401a      	ands	r2, r3
 8007aa8:	23c0      	movs	r3, #192	@ 0xc0
 8007aaa:	029b      	lsls	r3, r3, #10
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d10a      	bne.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007ab0:	4b60      	ldr	r3, [pc, #384]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	2380      	movs	r3, #128	@ 0x80
 8007ab6:	029b      	lsls	r3, r3, #10
 8007ab8:	401a      	ands	r2, r3
 8007aba:	2380      	movs	r3, #128	@ 0x80
 8007abc:	029b      	lsls	r3, r3, #10
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d101      	bne.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e0b1      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8007ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007ac8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007aca:	23c0      	movs	r3, #192	@ 0xc0
 8007acc:	029b      	lsls	r3, r3, #10
 8007ace:	4013      	ands	r3, r2
 8007ad0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d03b      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685a      	ldr	r2, [r3, #4]
 8007adc:	23c0      	movs	r3, #192	@ 0xc0
 8007ade:	029b      	lsls	r3, r3, #10
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d033      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2220      	movs	r2, #32
 8007aee:	4013      	ands	r3, r2
 8007af0:	d02e      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007af2:	4b50      	ldr	r3, [pc, #320]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007af6:	4a51      	ldr	r2, [pc, #324]	@ (8007c3c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8007af8:	4013      	ands	r3, r2
 8007afa:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007afc:	4b4d      	ldr	r3, [pc, #308]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007afe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b00:	4b4c      	ldr	r3, [pc, #304]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b02:	2180      	movs	r1, #128	@ 0x80
 8007b04:	0309      	lsls	r1, r1, #12
 8007b06:	430a      	orrs	r2, r1
 8007b08:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b0e:	4b49      	ldr	r3, [pc, #292]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b10:	494b      	ldr	r1, [pc, #300]	@ (8007c40 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007b12:	400a      	ands	r2, r1
 8007b14:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007b16:	4b47      	ldr	r3, [pc, #284]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	2380      	movs	r3, #128	@ 0x80
 8007b20:	005b      	lsls	r3, r3, #1
 8007b22:	4013      	ands	r3, r2
 8007b24:	d014      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b26:	f7fd fc25 	bl	8005374 <HAL_GetTick>
 8007b2a:	0003      	movs	r3, r0
 8007b2c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b2e:	e009      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b30:	f7fd fc20 	bl	8005374 <HAL_GetTick>
 8007b34:	0002      	movs	r2, r0
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	4a42      	ldr	r2, [pc, #264]	@ (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d901      	bls.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8007b40:	2303      	movs	r3, #3
 8007b42:	e072      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b44:	4b3b      	ldr	r3, [pc, #236]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b48:	2380      	movs	r3, #128	@ 0x80
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	d0ef      	beq.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2220      	movs	r2, #32
 8007b56:	4013      	ands	r3, r2
 8007b58:	d01f      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685a      	ldr	r2, [r3, #4]
 8007b5e:	23c0      	movs	r3, #192	@ 0xc0
 8007b60:	029b      	lsls	r3, r3, #10
 8007b62:	401a      	ands	r2, r3
 8007b64:	23c0      	movs	r3, #192	@ 0xc0
 8007b66:	029b      	lsls	r3, r3, #10
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d10c      	bne.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007b6c:	4b31      	ldr	r3, [pc, #196]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a35      	ldr	r2, [pc, #212]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8007b72:	4013      	ands	r3, r2
 8007b74:	0019      	movs	r1, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685a      	ldr	r2, [r3, #4]
 8007b7a:	23c0      	movs	r3, #192	@ 0xc0
 8007b7c:	039b      	lsls	r3, r3, #14
 8007b7e:	401a      	ands	r2, r3
 8007b80:	4b2c      	ldr	r3, [pc, #176]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b82:	430a      	orrs	r2, r1
 8007b84:	601a      	str	r2, [r3, #0]
 8007b86:	4b2b      	ldr	r3, [pc, #172]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	23c0      	movs	r3, #192	@ 0xc0
 8007b90:	029b      	lsls	r3, r3, #10
 8007b92:	401a      	ands	r2, r3
 8007b94:	4b27      	ldr	r3, [pc, #156]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007b96:	430a      	orrs	r2, r1
 8007b98:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007b9a:	2317      	movs	r3, #23
 8007b9c:	18fb      	adds	r3, r7, r3
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d105      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ba4:	4b23      	ldr	r3, [pc, #140]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007ba6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ba8:	4b22      	ldr	r3, [pc, #136]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007baa:	4928      	ldr	r1, [pc, #160]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007bac:	400a      	ands	r2, r1
 8007bae:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2202      	movs	r2, #2
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	d009      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007bba:	4b1e      	ldr	r3, [pc, #120]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bbe:	220c      	movs	r2, #12
 8007bc0:	4393      	bics	r3, r2
 8007bc2:	0019      	movs	r1, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	689a      	ldr	r2, [r3, #8]
 8007bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007bca:	430a      	orrs	r2, r1
 8007bcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2204      	movs	r2, #4
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	d009      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bd8:	4b16      	ldr	r3, [pc, #88]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8007c50 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007bde:	4013      	ands	r3, r2
 8007be0:	0019      	movs	r1, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68da      	ldr	r2, [r3, #12]
 8007be6:	4b13      	ldr	r3, [pc, #76]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007be8:	430a      	orrs	r2, r1
 8007bea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2208      	movs	r2, #8
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	d009      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bfa:	4a16      	ldr	r2, [pc, #88]	@ (8007c54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	0019      	movs	r1, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	691a      	ldr	r2, [r3, #16]
 8007c04:	4b0b      	ldr	r3, [pc, #44]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007c06:	430a      	orrs	r2, r1
 8007c08:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2280      	movs	r2, #128	@ 0x80
 8007c10:	4013      	ands	r3, r2
 8007c12:	d009      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007c14:	4b07      	ldr	r3, [pc, #28]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c18:	4a0f      	ldr	r2, [pc, #60]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007c1a:	4013      	ands	r3, r2
 8007c1c:	0019      	movs	r1, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	695a      	ldr	r2, [r3, #20]
 8007c22:	4b04      	ldr	r3, [pc, #16]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007c24:	430a      	orrs	r2, r1
 8007c26:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	0018      	movs	r0, r3
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	b006      	add	sp, #24
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	46c0      	nop			@ (mov r8, r8)
 8007c34:	40021000 	.word	0x40021000
 8007c38:	40007000 	.word	0x40007000
 8007c3c:	fffcffff 	.word	0xfffcffff
 8007c40:	fff7ffff 	.word	0xfff7ffff
 8007c44:	00001388 	.word	0x00001388
 8007c48:	ffcfffff 	.word	0xffcfffff
 8007c4c:	efffffff 	.word	0xefffffff
 8007c50:	fffff3ff 	.word	0xfffff3ff
 8007c54:	ffffcfff 	.word	0xffffcfff
 8007c58:	fff3ffff 	.word	0xfff3ffff

08007c5c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007c5c:	b5b0      	push	{r4, r5, r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007c64:	230f      	movs	r3, #15
 8007c66:	18fb      	adds	r3, r7, r3
 8007c68:	2201      	movs	r2, #1
 8007c6a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e088      	b.n	8007d88 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2221      	movs	r2, #33	@ 0x21
 8007c7a:	5c9b      	ldrb	r3, [r3, r2]
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d107      	bne.n	8007c92 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2220      	movs	r2, #32
 8007c86:	2100      	movs	r1, #0
 8007c88:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	0018      	movs	r0, r3
 8007c8e:	f7fd f919 	bl	8004ec4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2221      	movs	r2, #33	@ 0x21
 8007c96:	2102      	movs	r1, #2
 8007c98:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	2210      	movs	r2, #16
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	2b10      	cmp	r3, #16
 8007ca6:	d05f      	beq.n	8007d68 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	22ca      	movs	r2, #202	@ 0xca
 8007cae:	625a      	str	r2, [r3, #36]	@ 0x24
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2253      	movs	r2, #83	@ 0x53
 8007cb6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007cb8:	250f      	movs	r5, #15
 8007cba:	197c      	adds	r4, r7, r5
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	0018      	movs	r0, r3
 8007cc0:	f000 f890 	bl	8007de4 <RTC_EnterInitMode>
 8007cc4:	0003      	movs	r3, r0
 8007cc6:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8007cc8:	0028      	movs	r0, r5
 8007cca:	183b      	adds	r3, r7, r0
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d12c      	bne.n	8007d2c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689a      	ldr	r2, [r3, #8]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	492c      	ldr	r1, [pc, #176]	@ (8007d90 <HAL_RTC_Init+0x134>)
 8007cde:	400a      	ands	r2, r1
 8007ce0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6899      	ldr	r1, [r3, #8]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	431a      	orrs	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	430a      	orrs	r2, r1
 8007cfe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	68d2      	ldr	r2, [r2, #12]
 8007d08:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	6919      	ldr	r1, [r3, #16]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	041a      	lsls	r2, r3, #16
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007d1e:	183c      	adds	r4, r7, r0
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	0018      	movs	r0, r3
 8007d24:	f000 f8a2 	bl	8007e6c <RTC_ExitInitMode>
 8007d28:	0003      	movs	r3, r0
 8007d2a:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8007d2c:	230f      	movs	r3, #15
 8007d2e:	18fb      	adds	r3, r7, r3
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d113      	bne.n	8007d5e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2103      	movs	r1, #3
 8007d42:	438a      	bics	r2, r1
 8007d44:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	69da      	ldr	r2, [r3, #28]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	431a      	orrs	r2, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	22ff      	movs	r2, #255	@ 0xff
 8007d64:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d66:	e003      	b.n	8007d70 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007d68:	230f      	movs	r3, #15
 8007d6a:	18fb      	adds	r3, r7, r3
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8007d70:	230f      	movs	r3, #15
 8007d72:	18fb      	adds	r3, r7, r3
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d103      	bne.n	8007d82 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2221      	movs	r2, #33	@ 0x21
 8007d7e:	2101      	movs	r1, #1
 8007d80:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007d82:	230f      	movs	r3, #15
 8007d84:	18fb      	adds	r3, r7, r3
 8007d86:	781b      	ldrb	r3, [r3, #0]
}
 8007d88:	0018      	movs	r0, r3
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	b004      	add	sp, #16
 8007d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8007d90:	ff8fffbf 	.word	0xff8fffbf

08007d94 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a0e      	ldr	r2, [pc, #56]	@ (8007de0 <HAL_RTC_WaitForSynchro+0x4c>)
 8007da6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007da8:	f7fd fae4 	bl	8005374 <HAL_GetTick>
 8007dac:	0003      	movs	r3, r0
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007db0:	e00a      	b.n	8007dc8 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007db2:	f7fd fadf 	bl	8005374 <HAL_GetTick>
 8007db6:	0002      	movs	r2, r0
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	1ad2      	subs	r2, r2, r3
 8007dbc:	23fa      	movs	r3, #250	@ 0xfa
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d901      	bls.n	8007dc8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e006      	b.n	8007dd6 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68db      	ldr	r3, [r3, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	d0ee      	beq.n	8007db2 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	0018      	movs	r0, r3
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	b004      	add	sp, #16
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	46c0      	nop			@ (mov r8, r8)
 8007de0:	00017f5f 	.word	0x00017f5f

08007de4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007df0:	230f      	movs	r3, #15
 8007df2:	18fb      	adds	r3, r7, r3
 8007df4:	2200      	movs	r2, #0
 8007df6:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	2240      	movs	r2, #64	@ 0x40
 8007e00:	4013      	ands	r3, r2
 8007e02:	d12c      	bne.n	8007e5e <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68da      	ldr	r2, [r3, #12]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2180      	movs	r1, #128	@ 0x80
 8007e10:	430a      	orrs	r2, r1
 8007e12:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007e14:	f7fd faae 	bl	8005374 <HAL_GetTick>
 8007e18:	0003      	movs	r3, r0
 8007e1a:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007e1c:	e014      	b.n	8007e48 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007e1e:	f7fd faa9 	bl	8005374 <HAL_GetTick>
 8007e22:	0002      	movs	r2, r0
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	1ad2      	subs	r2, r2, r3
 8007e28:	200f      	movs	r0, #15
 8007e2a:	183b      	adds	r3, r7, r0
 8007e2c:	1839      	adds	r1, r7, r0
 8007e2e:	7809      	ldrb	r1, [r1, #0]
 8007e30:	7019      	strb	r1, [r3, #0]
 8007e32:	23fa      	movs	r3, #250	@ 0xfa
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d906      	bls.n	8007e48 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2221      	movs	r2, #33	@ 0x21
 8007e3e:	2104      	movs	r1, #4
 8007e40:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8007e42:	183b      	adds	r3, r7, r0
 8007e44:	2201      	movs	r2, #1
 8007e46:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	2240      	movs	r2, #64	@ 0x40
 8007e50:	4013      	ands	r3, r2
 8007e52:	d104      	bne.n	8007e5e <RTC_EnterInitMode+0x7a>
 8007e54:	230f      	movs	r3, #15
 8007e56:	18fb      	adds	r3, r7, r3
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d1df      	bne.n	8007e1e <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8007e5e:	230f      	movs	r3, #15
 8007e60:	18fb      	adds	r3, r7, r3
 8007e62:	781b      	ldrb	r3, [r3, #0]
}
 8007e64:	0018      	movs	r0, r3
 8007e66:	46bd      	mov	sp, r7
 8007e68:	b004      	add	sp, #16
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e6c:	b590      	push	{r4, r7, lr}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e74:	240f      	movs	r4, #15
 8007e76:	193b      	adds	r3, r7, r4
 8007e78:	2200      	movs	r2, #0
 8007e7a:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68da      	ldr	r2, [r3, #12]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2180      	movs	r1, #128	@ 0x80
 8007e88:	438a      	bics	r2, r1
 8007e8a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	2220      	movs	r2, #32
 8007e94:	4013      	ands	r3, r2
 8007e96:	d10c      	bne.n	8007eb2 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	0018      	movs	r0, r3
 8007e9c:	f7ff ff7a 	bl	8007d94 <HAL_RTC_WaitForSynchro>
 8007ea0:	1e03      	subs	r3, r0, #0
 8007ea2:	d006      	beq.n	8007eb2 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2221      	movs	r2, #33	@ 0x21
 8007ea8:	2104      	movs	r1, #4
 8007eaa:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8007eac:	193b      	adds	r3, r7, r4
 8007eae:	2201      	movs	r2, #1
 8007eb0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8007eb2:	230f      	movs	r3, #15
 8007eb4:	18fb      	adds	r3, r7, r3
 8007eb6:	781b      	ldrb	r3, [r3, #0]
}
 8007eb8:	0018      	movs	r0, r3
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	b005      	add	sp, #20
 8007ebe:	bd90      	pop	{r4, r7, pc}

08007ec0 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3350      	adds	r3, #80	@ 0x50
 8007ed6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	18d3      	adds	r3, r2, r3
 8007ee0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	601a      	str	r2, [r3, #0]
}
 8007ee8:	46c0      	nop			@ (mov r8, r8)
 8007eea:	46bd      	mov	sp, r7
 8007eec:	b006      	add	sp, #24
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 4)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007efa:	2300      	movs	r3, #0
 8007efc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	3350      	adds	r3, #80	@ 0x50
 8007f04:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	18d3      	adds	r3, r2, r3
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
}
 8007f14:	0018      	movs	r0, r3
 8007f16:	46bd      	mov	sp, r7
 8007f18:	b004      	add	sp, #16
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d101      	bne.n	8007f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e032      	b.n	8007f94 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2239      	movs	r2, #57	@ 0x39
 8007f32:	5c9b      	ldrb	r3, [r3, r2]
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d107      	bne.n	8007f4a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2238      	movs	r2, #56	@ 0x38
 8007f3e:	2100      	movs	r1, #0
 8007f40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	0018      	movs	r0, r3
 8007f46:	f7fc ffef 	bl	8004f28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2239      	movs	r2, #57	@ 0x39
 8007f4e:	2102      	movs	r1, #2
 8007f50:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	0019      	movs	r1, r3
 8007f5c:	0010      	movs	r0, r2
 8007f5e:	f000 f92d 	bl	80081bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	223e      	movs	r2, #62	@ 0x3e
 8007f66:	2101      	movs	r1, #1
 8007f68:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	223a      	movs	r2, #58	@ 0x3a
 8007f6e:	2101      	movs	r1, #1
 8007f70:	5499      	strb	r1, [r3, r2]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	223b      	movs	r2, #59	@ 0x3b
 8007f76:	2101      	movs	r1, #1
 8007f78:	5499      	strb	r1, [r3, r2]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	223c      	movs	r2, #60	@ 0x3c
 8007f7e:	2101      	movs	r1, #1
 8007f80:	5499      	strb	r1, [r3, r2]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	223d      	movs	r2, #61	@ 0x3d
 8007f86:	2101      	movs	r1, #1
 8007f88:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2239      	movs	r2, #57	@ 0x39
 8007f8e:	2101      	movs	r1, #1
 8007f90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	0018      	movs	r0, r3
 8007f96:	46bd      	mov	sp, r7
 8007f98:	b002      	add	sp, #8
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2239      	movs	r2, #57	@ 0x39
 8007fa8:	5c9b      	ldrb	r3, [r3, r2]
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d001      	beq.n	8007fb4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e029      	b.n	8008008 <HAL_TIM_Base_Start+0x6c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2239      	movs	r2, #57	@ 0x39
 8007fb8:	2102      	movs	r1, #2
 8007fba:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	2380      	movs	r3, #128	@ 0x80
 8007fc2:	05db      	lsls	r3, r3, #23
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d004      	beq.n	8007fd2 <HAL_TIM_Base_Start+0x36>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a10      	ldr	r2, [pc, #64]	@ (8008010 <HAL_TIM_Base_Start+0x74>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d111      	bne.n	8007ff6 <HAL_TIM_Base_Start+0x5a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	2207      	movs	r2, #7
 8007fda:	4013      	ands	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2b06      	cmp	r3, #6
 8007fe2:	d010      	beq.n	8008006 <HAL_TIM_Base_Start+0x6a>
    {
      __HAL_TIM_ENABLE(htim);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2101      	movs	r1, #1
 8007ff0:	430a      	orrs	r2, r1
 8007ff2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ff4:	e007      	b.n	8008006 <HAL_TIM_Base_Start+0x6a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2101      	movs	r1, #1
 8008002:	430a      	orrs	r2, r1
 8008004:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	0018      	movs	r0, r3
 800800a:	46bd      	mov	sp, r7
 800800c:	b004      	add	sp, #16
 800800e:	bd80      	pop	{r7, pc}
 8008010:	40010800 	.word	0x40010800

08008014 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800801e:	230f      	movs	r3, #15
 8008020:	18fb      	adds	r3, r7, r3
 8008022:	2200      	movs	r2, #0
 8008024:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2238      	movs	r2, #56	@ 0x38
 800802a:	5c9b      	ldrb	r3, [r3, r2]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d101      	bne.n	8008034 <HAL_TIM_ConfigClockSource+0x20>
 8008030:	2302      	movs	r3, #2
 8008032:	e0bc      	b.n	80081ae <HAL_TIM_ConfigClockSource+0x19a>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2238      	movs	r2, #56	@ 0x38
 8008038:	2101      	movs	r1, #1
 800803a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2239      	movs	r2, #57	@ 0x39
 8008040:	2102      	movs	r1, #2
 8008042:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2277      	movs	r2, #119	@ 0x77
 8008050:	4393      	bics	r3, r2
 8008052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	4a58      	ldr	r2, [pc, #352]	@ (80081b8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8008058:	4013      	ands	r3, r2
 800805a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68ba      	ldr	r2, [r7, #8]
 8008062:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2280      	movs	r2, #128	@ 0x80
 800806a:	0192      	lsls	r2, r2, #6
 800806c:	4293      	cmp	r3, r2
 800806e:	d040      	beq.n	80080f2 <HAL_TIM_ConfigClockSource+0xde>
 8008070:	2280      	movs	r2, #128	@ 0x80
 8008072:	0192      	lsls	r2, r2, #6
 8008074:	4293      	cmp	r3, r2
 8008076:	d900      	bls.n	800807a <HAL_TIM_ConfigClockSource+0x66>
 8008078:	e088      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 800807a:	2280      	movs	r2, #128	@ 0x80
 800807c:	0152      	lsls	r2, r2, #5
 800807e:	4293      	cmp	r3, r2
 8008080:	d100      	bne.n	8008084 <HAL_TIM_ConfigClockSource+0x70>
 8008082:	e088      	b.n	8008196 <HAL_TIM_ConfigClockSource+0x182>
 8008084:	2280      	movs	r2, #128	@ 0x80
 8008086:	0152      	lsls	r2, r2, #5
 8008088:	4293      	cmp	r3, r2
 800808a:	d900      	bls.n	800808e <HAL_TIM_ConfigClockSource+0x7a>
 800808c:	e07e      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 800808e:	2b70      	cmp	r3, #112	@ 0x70
 8008090:	d018      	beq.n	80080c4 <HAL_TIM_ConfigClockSource+0xb0>
 8008092:	d900      	bls.n	8008096 <HAL_TIM_ConfigClockSource+0x82>
 8008094:	e07a      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 8008096:	2b60      	cmp	r3, #96	@ 0x60
 8008098:	d04f      	beq.n	800813a <HAL_TIM_ConfigClockSource+0x126>
 800809a:	d900      	bls.n	800809e <HAL_TIM_ConfigClockSource+0x8a>
 800809c:	e076      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 800809e:	2b50      	cmp	r3, #80	@ 0x50
 80080a0:	d03b      	beq.n	800811a <HAL_TIM_ConfigClockSource+0x106>
 80080a2:	d900      	bls.n	80080a6 <HAL_TIM_ConfigClockSource+0x92>
 80080a4:	e072      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 80080a6:	2b40      	cmp	r3, #64	@ 0x40
 80080a8:	d057      	beq.n	800815a <HAL_TIM_ConfigClockSource+0x146>
 80080aa:	d900      	bls.n	80080ae <HAL_TIM_ConfigClockSource+0x9a>
 80080ac:	e06e      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 80080ae:	2b30      	cmp	r3, #48	@ 0x30
 80080b0:	d063      	beq.n	800817a <HAL_TIM_ConfigClockSource+0x166>
 80080b2:	d86b      	bhi.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d060      	beq.n	800817a <HAL_TIM_ConfigClockSource+0x166>
 80080b8:	d868      	bhi.n	800818c <HAL_TIM_ConfigClockSource+0x178>
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d05d      	beq.n	800817a <HAL_TIM_ConfigClockSource+0x166>
 80080be:	2b10      	cmp	r3, #16
 80080c0:	d05b      	beq.n	800817a <HAL_TIM_ConfigClockSource+0x166>
 80080c2:	e063      	b.n	800818c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080d4:	f000 f936 	bl	8008344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2277      	movs	r2, #119	@ 0x77
 80080e4:	4313      	orrs	r3, r2
 80080e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	609a      	str	r2, [r3, #8]
      break;
 80080f0:	e052      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008102:	f000 f91f 	bl	8008344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2180      	movs	r1, #128	@ 0x80
 8008112:	01c9      	lsls	r1, r1, #7
 8008114:	430a      	orrs	r2, r1
 8008116:	609a      	str	r2, [r3, #8]
      break;
 8008118:	e03e      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008126:	001a      	movs	r2, r3
 8008128:	f000 f892 	bl	8008250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2150      	movs	r1, #80	@ 0x50
 8008132:	0018      	movs	r0, r3
 8008134:	f000 f8ec 	bl	8008310 <TIM_ITRx_SetConfig>
      break;
 8008138:	e02e      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008146:	001a      	movs	r2, r3
 8008148:	f000 f8b0 	bl	80082ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2160      	movs	r1, #96	@ 0x60
 8008152:	0018      	movs	r0, r3
 8008154:	f000 f8dc 	bl	8008310 <TIM_ITRx_SetConfig>
      break;
 8008158:	e01e      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008166:	001a      	movs	r2, r3
 8008168:	f000 f872 	bl	8008250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2140      	movs	r1, #64	@ 0x40
 8008172:	0018      	movs	r0, r3
 8008174:	f000 f8cc 	bl	8008310 <TIM_ITRx_SetConfig>
      break;
 8008178:	e00e      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	0019      	movs	r1, r3
 8008184:	0010      	movs	r0, r2
 8008186:	f000 f8c3 	bl	8008310 <TIM_ITRx_SetConfig>
      break;
 800818a:	e005      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800818c:	230f      	movs	r3, #15
 800818e:	18fb      	adds	r3, r7, r3
 8008190:	2201      	movs	r2, #1
 8008192:	701a      	strb	r2, [r3, #0]
      break;
 8008194:	e000      	b.n	8008198 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8008196:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2239      	movs	r2, #57	@ 0x39
 800819c:	2101      	movs	r1, #1
 800819e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2238      	movs	r2, #56	@ 0x38
 80081a4:	2100      	movs	r1, #0
 80081a6:	5499      	strb	r1, [r3, r2]

  return status;
 80081a8:	230f      	movs	r3, #15
 80081aa:	18fb      	adds	r3, r7, r3
 80081ac:	781b      	ldrb	r3, [r3, #0]
}
 80081ae:	0018      	movs	r0, r3
 80081b0:	46bd      	mov	sp, r7
 80081b2:	b004      	add	sp, #16
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	46c0      	nop			@ (mov r8, r8)
 80081b8:	ffff00ff 	.word	0xffff00ff

080081bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	2380      	movs	r3, #128	@ 0x80
 80081d0:	05db      	lsls	r3, r3, #23
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d003      	beq.n	80081de <TIM_Base_SetConfig+0x22>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a1b      	ldr	r2, [pc, #108]	@ (8008248 <TIM_Base_SetConfig+0x8c>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d108      	bne.n	80081f0 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2270      	movs	r2, #112	@ 0x70
 80081e2:	4393      	bics	r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	2380      	movs	r3, #128	@ 0x80
 80081f4:	05db      	lsls	r3, r3, #23
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d003      	beq.n	8008202 <TIM_Base_SetConfig+0x46>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a12      	ldr	r2, [pc, #72]	@ (8008248 <TIM_Base_SetConfig+0x8c>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d108      	bne.n	8008214 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4a11      	ldr	r2, [pc, #68]	@ (800824c <TIM_Base_SetConfig+0x90>)
 8008206:	4013      	ands	r3, r2
 8008208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	4313      	orrs	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2280      	movs	r2, #128	@ 0x80
 8008218:	4393      	bics	r3, r2
 800821a:	001a      	movs	r2, r3
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	4313      	orrs	r3, r2
 8008222:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	689a      	ldr	r2, [r3, #8]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	615a      	str	r2, [r3, #20]
}
 8008240:	46c0      	nop			@ (mov r8, r8)
 8008242:	46bd      	mov	sp, r7
 8008244:	b004      	add	sp, #16
 8008246:	bd80      	pop	{r7, pc}
 8008248:	40010800 	.word	0x40010800
 800824c:	fffffcff 	.word	0xfffffcff

08008250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b086      	sub	sp, #24
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	2201      	movs	r2, #1
 8008268:	4393      	bics	r3, r2
 800826a:	001a      	movs	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	22f0      	movs	r2, #240	@ 0xf0
 800827a:	4393      	bics	r3, r2
 800827c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	011b      	lsls	r3, r3, #4
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	4313      	orrs	r3, r2
 8008286:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	220a      	movs	r2, #10
 800828c:	4393      	bics	r3, r2
 800828e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008290:	697a      	ldr	r2, [r7, #20]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	4313      	orrs	r3, r2
 8008296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	693a      	ldr	r2, [r7, #16]
 800829c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	697a      	ldr	r2, [r7, #20]
 80082a2:	621a      	str	r2, [r3, #32]
}
 80082a4:	46c0      	nop			@ (mov r8, r8)
 80082a6:	46bd      	mov	sp, r7
 80082a8:	b006      	add	sp, #24
 80082aa:	bd80      	pop	{r7, pc}

080082ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	2210      	movs	r2, #16
 80082be:	4393      	bics	r3, r2
 80082c0:	001a      	movs	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a1b      	ldr	r3, [r3, #32]
 80082d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	4a0d      	ldr	r2, [pc, #52]	@ (800830c <TIM_TI2_ConfigInputStage+0x60>)
 80082d6:	4013      	ands	r3, r2
 80082d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	031b      	lsls	r3, r3, #12
 80082de:	697a      	ldr	r2, [r7, #20]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	22a0      	movs	r2, #160	@ 0xa0
 80082e8:	4393      	bics	r3, r2
 80082ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	011b      	lsls	r3, r3, #4
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	621a      	str	r2, [r3, #32]
}
 8008302:	46c0      	nop			@ (mov r8, r8)
 8008304:	46bd      	mov	sp, r7
 8008306:	b006      	add	sp, #24
 8008308:	bd80      	pop	{r7, pc}
 800830a:	46c0      	nop			@ (mov r8, r8)
 800830c:	ffff0fff 	.word	0xffff0fff

08008310 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2270      	movs	r2, #112	@ 0x70
 8008324:	4393      	bics	r3, r2
 8008326:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4313      	orrs	r3, r2
 800832e:	2207      	movs	r2, #7
 8008330:	4313      	orrs	r3, r2
 8008332:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	609a      	str	r2, [r3, #8]
}
 800833a:	46c0      	nop			@ (mov r8, r8)
 800833c:	46bd      	mov	sp, r7
 800833e:	b004      	add	sp, #16
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b086      	sub	sp, #24
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
 8008350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	4a09      	ldr	r2, [pc, #36]	@ (8008380 <TIM_ETR_SetConfig+0x3c>)
 800835c:	4013      	ands	r3, r2
 800835e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	021a      	lsls	r2, r3, #8
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	431a      	orrs	r2, r3
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	4313      	orrs	r3, r2
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	4313      	orrs	r3, r2
 8008370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	609a      	str	r2, [r3, #8]
}
 8008378:	46c0      	nop			@ (mov r8, r8)
 800837a:	46bd      	mov	sp, r7
 800837c:	b006      	add	sp, #24
 800837e:	bd80      	pop	{r7, pc}
 8008380:	ffff00ff 	.word	0xffff00ff

08008384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2238      	movs	r2, #56	@ 0x38
 8008392:	5c9b      	ldrb	r3, [r3, r2]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d101      	bne.n	800839c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008398:	2302      	movs	r3, #2
 800839a:	e03d      	b.n	8008418 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2238      	movs	r2, #56	@ 0x38
 80083a0:	2101      	movs	r1, #1
 80083a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2239      	movs	r2, #57	@ 0x39
 80083a8:	2102      	movs	r1, #2
 80083aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2270      	movs	r2, #112	@ 0x70
 80083c0:	4393      	bics	r3, r2
 80083c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	2380      	movs	r3, #128	@ 0x80
 80083dc:	05db      	lsls	r3, r3, #23
 80083de:	429a      	cmp	r2, r3
 80083e0:	d004      	beq.n	80083ec <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a0e      	ldr	r2, [pc, #56]	@ (8008420 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d10c      	bne.n	8008406 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	2280      	movs	r2, #128	@ 0x80
 80083f0:	4393      	bics	r3, r2
 80083f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2239      	movs	r2, #57	@ 0x39
 800840a:	2101      	movs	r1, #1
 800840c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2238      	movs	r2, #56	@ 0x38
 8008412:	2100      	movs	r1, #0
 8008414:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008416:	2300      	movs	r3, #0
}
 8008418:	0018      	movs	r0, r3
 800841a:	46bd      	mov	sp, r7
 800841c:	b004      	add	sp, #16
 800841e:	bd80      	pop	{r7, pc}
 8008420:	40010800 	.word	0x40010800

08008424 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e044      	b.n	80084c0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800843a:	2b00      	cmp	r3, #0
 800843c:	d107      	bne.n	800844e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2278      	movs	r2, #120	@ 0x78
 8008442:	2100      	movs	r1, #0
 8008444:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	0018      	movs	r0, r3
 800844a:	f7fc fd83 	bl	8004f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2224      	movs	r2, #36	@ 0x24
 8008452:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2101      	movs	r1, #1
 8008460:	438a      	bics	r2, r1
 8008462:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	0018      	movs	r0, r3
 8008468:	f000 fc00 	bl	8008c6c <UART_SetConfig>
 800846c:	0003      	movs	r3, r0
 800846e:	2b01      	cmp	r3, #1
 8008470:	d101      	bne.n	8008476 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e024      	b.n	80084c0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	0018      	movs	r0, r3
 8008482:	f000 fe3d 	bl	8009100 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	490d      	ldr	r1, [pc, #52]	@ (80084c8 <HAL_UART_Init+0xa4>)
 8008492:	400a      	ands	r2, r1
 8008494:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689a      	ldr	r2, [r3, #8]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	212a      	movs	r1, #42	@ 0x2a
 80084a2:	438a      	bics	r2, r1
 80084a4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2101      	movs	r1, #1
 80084b2:	430a      	orrs	r2, r1
 80084b4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	0018      	movs	r0, r3
 80084ba:	f000 fed5 	bl	8009268 <UART_CheckIdleState>
 80084be:	0003      	movs	r3, r0
}
 80084c0:	0018      	movs	r0, r3
 80084c2:	46bd      	mov	sp, r7
 80084c4:	b002      	add	sp, #8
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	ffffb7ff 	.word	0xffffb7ff

080084cc <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d101      	bne.n	80084de <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	e030      	b.n	8008540 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2224      	movs	r2, #36	@ 0x24
 80084e2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2101      	movs	r1, #1
 80084f0:	438a      	bics	r2, r1
 80084f2:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2200      	movs	r2, #0
 80084fa:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2200      	movs	r2, #0
 8008502:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2200      	movs	r2, #0
 800850a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	0018      	movs	r0, r3
 8008510:	f7fc fd6c 	bl	8004fec <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2284      	movs	r2, #132	@ 0x84
 8008518:	2100      	movs	r1, #0
 800851a:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2280      	movs	r2, #128	@ 0x80
 8008526:	2100      	movs	r1, #0
 8008528:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2278      	movs	r2, #120	@ 0x78
 800853a:	2100      	movs	r1, #0
 800853c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	0018      	movs	r0, r3
 8008542:	46bd      	mov	sp, r7
 8008544:	b002      	add	sp, #8
 8008546:	bd80      	pop	{r7, pc}

08008548 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b08a      	sub	sp, #40	@ 0x28
 800854c:	af02      	add	r7, sp, #8
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	603b      	str	r3, [r7, #0]
 8008554:	1dbb      	adds	r3, r7, #6
 8008556:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800855c:	2b20      	cmp	r3, #32
 800855e:	d000      	beq.n	8008562 <HAL_UART_Transmit+0x1a>
 8008560:	e08c      	b.n	800867c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d003      	beq.n	8008570 <HAL_UART_Transmit+0x28>
 8008568:	1dbb      	adds	r3, r7, #6
 800856a:	881b      	ldrh	r3, [r3, #0]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e084      	b.n	800867e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	2380      	movs	r3, #128	@ 0x80
 800857a:	015b      	lsls	r3, r3, #5
 800857c:	429a      	cmp	r2, r3
 800857e:	d109      	bne.n	8008594 <HAL_UART_Transmit+0x4c>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d105      	bne.n	8008594 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2201      	movs	r2, #1
 800858c:	4013      	ands	r3, r2
 800858e:	d001      	beq.n	8008594 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e074      	b.n	800867e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2284      	movs	r2, #132	@ 0x84
 8008598:	2100      	movs	r1, #0
 800859a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2221      	movs	r2, #33	@ 0x21
 80085a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085a2:	f7fc fee7 	bl	8005374 <HAL_GetTick>
 80085a6:	0003      	movs	r3, r0
 80085a8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	1dba      	adds	r2, r7, #6
 80085ae:	2150      	movs	r1, #80	@ 0x50
 80085b0:	8812      	ldrh	r2, [r2, #0]
 80085b2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	1dba      	adds	r2, r7, #6
 80085b8:	2152      	movs	r1, #82	@ 0x52
 80085ba:	8812      	ldrh	r2, [r2, #0]
 80085bc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	689a      	ldr	r2, [r3, #8]
 80085c2:	2380      	movs	r3, #128	@ 0x80
 80085c4:	015b      	lsls	r3, r3, #5
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d108      	bne.n	80085dc <HAL_UART_Transmit+0x94>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d104      	bne.n	80085dc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80085d2:	2300      	movs	r3, #0
 80085d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	e003      	b.n	80085e4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085e4:	e02f      	b.n	8008646 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	9300      	str	r3, [sp, #0]
 80085ee:	0013      	movs	r3, r2
 80085f0:	2200      	movs	r2, #0
 80085f2:	2180      	movs	r1, #128	@ 0x80
 80085f4:	f000 fee0 	bl	80093b8 <UART_WaitOnFlagUntilTimeout>
 80085f8:	1e03      	subs	r3, r0, #0
 80085fa:	d004      	beq.n	8008606 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2220      	movs	r2, #32
 8008600:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e03b      	b.n	800867e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10b      	bne.n	8008624 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	881b      	ldrh	r3, [r3, #0]
 8008610:	001a      	movs	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	05d2      	lsls	r2, r2, #23
 8008618:	0dd2      	lsrs	r2, r2, #23
 800861a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	3302      	adds	r3, #2
 8008620:	61bb      	str	r3, [r7, #24]
 8008622:	e007      	b.n	8008634 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008624:	69fb      	ldr	r3, [r7, #28]
 8008626:	781a      	ldrb	r2, [r3, #0]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	3301      	adds	r3, #1
 8008632:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2252      	movs	r2, #82	@ 0x52
 8008638:	5a9b      	ldrh	r3, [r3, r2]
 800863a:	b29b      	uxth	r3, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	b299      	uxth	r1, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2252      	movs	r2, #82	@ 0x52
 8008644:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2252      	movs	r2, #82	@ 0x52
 800864a:	5a9b      	ldrh	r3, [r3, r2]
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1c9      	bne.n	80085e6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	0013      	movs	r3, r2
 800865c:	2200      	movs	r2, #0
 800865e:	2140      	movs	r1, #64	@ 0x40
 8008660:	f000 feaa 	bl	80093b8 <UART_WaitOnFlagUntilTimeout>
 8008664:	1e03      	subs	r3, r0, #0
 8008666:	d004      	beq.n	8008672 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2220      	movs	r2, #32
 800866c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800866e:	2303      	movs	r3, #3
 8008670:	e005      	b.n	800867e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2220      	movs	r2, #32
 8008676:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	e000      	b.n	800867e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800867c:	2302      	movs	r3, #2
  }
}
 800867e:	0018      	movs	r0, r3
 8008680:	46bd      	mov	sp, r7
 8008682:	b008      	add	sp, #32
 8008684:	bd80      	pop	{r7, pc}
	...

08008688 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008688:	b590      	push	{r4, r7, lr}
 800868a:	b0ab      	sub	sp, #172	@ 0xac
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	69db      	ldr	r3, [r3, #28]
 8008696:	22a4      	movs	r2, #164	@ 0xa4
 8008698:	18b9      	adds	r1, r7, r2
 800869a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	20a0      	movs	r0, #160	@ 0xa0
 80086a4:	1839      	adds	r1, r7, r0
 80086a6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	219c      	movs	r1, #156	@ 0x9c
 80086b0:	1879      	adds	r1, r7, r1
 80086b2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086b4:	0011      	movs	r1, r2
 80086b6:	18bb      	adds	r3, r7, r2
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a99      	ldr	r2, [pc, #612]	@ (8008920 <HAL_UART_IRQHandler+0x298>)
 80086bc:	4013      	ands	r3, r2
 80086be:	2298      	movs	r2, #152	@ 0x98
 80086c0:	18bc      	adds	r4, r7, r2
 80086c2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80086c4:	18bb      	adds	r3, r7, r2
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d114      	bne.n	80086f6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80086cc:	187b      	adds	r3, r7, r1
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2220      	movs	r2, #32
 80086d2:	4013      	ands	r3, r2
 80086d4:	d00f      	beq.n	80086f6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80086d6:	183b      	adds	r3, r7, r0
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2220      	movs	r2, #32
 80086dc:	4013      	ands	r3, r2
 80086de:	d00a      	beq.n	80086f6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d100      	bne.n	80086ea <HAL_UART_IRQHandler+0x62>
 80086e8:	e2a0      	b.n	8008c2c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	0010      	movs	r0, r2
 80086f2:	4798      	blx	r3
      }
      return;
 80086f4:	e29a      	b.n	8008c2c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80086f6:	2398      	movs	r3, #152	@ 0x98
 80086f8:	18fb      	adds	r3, r7, r3
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d100      	bne.n	8008702 <HAL_UART_IRQHandler+0x7a>
 8008700:	e114      	b.n	800892c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008702:	239c      	movs	r3, #156	@ 0x9c
 8008704:	18fb      	adds	r3, r7, r3
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2201      	movs	r2, #1
 800870a:	4013      	ands	r3, r2
 800870c:	d106      	bne.n	800871c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800870e:	23a0      	movs	r3, #160	@ 0xa0
 8008710:	18fb      	adds	r3, r7, r3
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a83      	ldr	r2, [pc, #524]	@ (8008924 <HAL_UART_IRQHandler+0x29c>)
 8008716:	4013      	ands	r3, r2
 8008718:	d100      	bne.n	800871c <HAL_UART_IRQHandler+0x94>
 800871a:	e107      	b.n	800892c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800871c:	23a4      	movs	r3, #164	@ 0xa4
 800871e:	18fb      	adds	r3, r7, r3
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2201      	movs	r2, #1
 8008724:	4013      	ands	r3, r2
 8008726:	d012      	beq.n	800874e <HAL_UART_IRQHandler+0xc6>
 8008728:	23a0      	movs	r3, #160	@ 0xa0
 800872a:	18fb      	adds	r3, r7, r3
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	2380      	movs	r3, #128	@ 0x80
 8008730:	005b      	lsls	r3, r3, #1
 8008732:	4013      	ands	r3, r2
 8008734:	d00b      	beq.n	800874e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2201      	movs	r2, #1
 800873c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2284      	movs	r2, #132	@ 0x84
 8008742:	589b      	ldr	r3, [r3, r2]
 8008744:	2201      	movs	r2, #1
 8008746:	431a      	orrs	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2184      	movs	r1, #132	@ 0x84
 800874c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800874e:	23a4      	movs	r3, #164	@ 0xa4
 8008750:	18fb      	adds	r3, r7, r3
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2202      	movs	r2, #2
 8008756:	4013      	ands	r3, r2
 8008758:	d011      	beq.n	800877e <HAL_UART_IRQHandler+0xf6>
 800875a:	239c      	movs	r3, #156	@ 0x9c
 800875c:	18fb      	adds	r3, r7, r3
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2201      	movs	r2, #1
 8008762:	4013      	ands	r3, r2
 8008764:	d00b      	beq.n	800877e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2202      	movs	r2, #2
 800876c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2284      	movs	r2, #132	@ 0x84
 8008772:	589b      	ldr	r3, [r3, r2]
 8008774:	2204      	movs	r2, #4
 8008776:	431a      	orrs	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2184      	movs	r1, #132	@ 0x84
 800877c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800877e:	23a4      	movs	r3, #164	@ 0xa4
 8008780:	18fb      	adds	r3, r7, r3
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2204      	movs	r2, #4
 8008786:	4013      	ands	r3, r2
 8008788:	d011      	beq.n	80087ae <HAL_UART_IRQHandler+0x126>
 800878a:	239c      	movs	r3, #156	@ 0x9c
 800878c:	18fb      	adds	r3, r7, r3
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	2201      	movs	r2, #1
 8008792:	4013      	ands	r3, r2
 8008794:	d00b      	beq.n	80087ae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2204      	movs	r2, #4
 800879c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2284      	movs	r2, #132	@ 0x84
 80087a2:	589b      	ldr	r3, [r3, r2]
 80087a4:	2202      	movs	r2, #2
 80087a6:	431a      	orrs	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2184      	movs	r1, #132	@ 0x84
 80087ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087ae:	23a4      	movs	r3, #164	@ 0xa4
 80087b0:	18fb      	adds	r3, r7, r3
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2208      	movs	r2, #8
 80087b6:	4013      	ands	r3, r2
 80087b8:	d017      	beq.n	80087ea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087ba:	23a0      	movs	r3, #160	@ 0xa0
 80087bc:	18fb      	adds	r3, r7, r3
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	2220      	movs	r2, #32
 80087c2:	4013      	ands	r3, r2
 80087c4:	d105      	bne.n	80087d2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80087c6:	239c      	movs	r3, #156	@ 0x9c
 80087c8:	18fb      	adds	r3, r7, r3
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2201      	movs	r2, #1
 80087ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087d0:	d00b      	beq.n	80087ea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2208      	movs	r2, #8
 80087d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2284      	movs	r2, #132	@ 0x84
 80087de:	589b      	ldr	r3, [r3, r2]
 80087e0:	2208      	movs	r2, #8
 80087e2:	431a      	orrs	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2184      	movs	r1, #132	@ 0x84
 80087e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80087ea:	23a4      	movs	r3, #164	@ 0xa4
 80087ec:	18fb      	adds	r3, r7, r3
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	2380      	movs	r3, #128	@ 0x80
 80087f2:	011b      	lsls	r3, r3, #4
 80087f4:	4013      	ands	r3, r2
 80087f6:	d013      	beq.n	8008820 <HAL_UART_IRQHandler+0x198>
 80087f8:	23a0      	movs	r3, #160	@ 0xa0
 80087fa:	18fb      	adds	r3, r7, r3
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	2380      	movs	r3, #128	@ 0x80
 8008800:	04db      	lsls	r3, r3, #19
 8008802:	4013      	ands	r3, r2
 8008804:	d00c      	beq.n	8008820 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2280      	movs	r2, #128	@ 0x80
 800880c:	0112      	lsls	r2, r2, #4
 800880e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2284      	movs	r2, #132	@ 0x84
 8008814:	589b      	ldr	r3, [r3, r2]
 8008816:	2220      	movs	r2, #32
 8008818:	431a      	orrs	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2184      	movs	r1, #132	@ 0x84
 800881e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2284      	movs	r2, #132	@ 0x84
 8008824:	589b      	ldr	r3, [r3, r2]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d100      	bne.n	800882c <HAL_UART_IRQHandler+0x1a4>
 800882a:	e201      	b.n	8008c30 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800882c:	23a4      	movs	r3, #164	@ 0xa4
 800882e:	18fb      	adds	r3, r7, r3
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2220      	movs	r2, #32
 8008834:	4013      	ands	r3, r2
 8008836:	d00e      	beq.n	8008856 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008838:	23a0      	movs	r3, #160	@ 0xa0
 800883a:	18fb      	adds	r3, r7, r3
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2220      	movs	r2, #32
 8008840:	4013      	ands	r3, r2
 8008842:	d008      	beq.n	8008856 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008848:	2b00      	cmp	r3, #0
 800884a:	d004      	beq.n	8008856 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	0010      	movs	r0, r2
 8008854:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2284      	movs	r2, #132	@ 0x84
 800885a:	589b      	ldr	r3, [r3, r2]
 800885c:	2194      	movs	r1, #148	@ 0x94
 800885e:	187a      	adds	r2, r7, r1
 8008860:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	2240      	movs	r2, #64	@ 0x40
 800886a:	4013      	ands	r3, r2
 800886c:	2b40      	cmp	r3, #64	@ 0x40
 800886e:	d004      	beq.n	800887a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008870:	187b      	adds	r3, r7, r1
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2228      	movs	r2, #40	@ 0x28
 8008876:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008878:	d047      	beq.n	800890a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	0018      	movs	r0, r3
 800887e:	f000 fecf 	bl	8009620 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	2240      	movs	r2, #64	@ 0x40
 800888a:	4013      	ands	r3, r2
 800888c:	2b40      	cmp	r3, #64	@ 0x40
 800888e:	d137      	bne.n	8008900 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008890:	f3ef 8310 	mrs	r3, PRIMASK
 8008894:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008898:	2090      	movs	r0, #144	@ 0x90
 800889a:	183a      	adds	r2, r7, r0
 800889c:	6013      	str	r3, [r2, #0]
 800889e:	2301      	movs	r3, #1
 80088a0:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80088a4:	f383 8810 	msr	PRIMASK, r3
}
 80088a8:	46c0      	nop			@ (mov r8, r8)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689a      	ldr	r2, [r3, #8]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2140      	movs	r1, #64	@ 0x40
 80088b6:	438a      	bics	r2, r1
 80088b8:	609a      	str	r2, [r3, #8]
 80088ba:	183b      	adds	r3, r7, r0
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80088c2:	f383 8810 	msr	PRIMASK, r3
}
 80088c6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d012      	beq.n	80088f6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088d4:	4a14      	ldr	r2, [pc, #80]	@ (8008928 <HAL_UART_IRQHandler+0x2a0>)
 80088d6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088dc:	0018      	movs	r0, r3
 80088de:	f7fd f87f 	bl	80059e0 <HAL_DMA_Abort_IT>
 80088e2:	1e03      	subs	r3, r0, #0
 80088e4:	d01a      	beq.n	800891c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088f0:	0018      	movs	r0, r3
 80088f2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088f4:	e012      	b.n	800891c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	0018      	movs	r0, r3
 80088fa:	f7fc f9e5 	bl	8004cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088fe:	e00d      	b.n	800891c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	0018      	movs	r0, r3
 8008904:	f7fc f9e0 	bl	8004cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008908:	e008      	b.n	800891c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	0018      	movs	r0, r3
 800890e:	f7fc f9db 	bl	8004cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2284      	movs	r2, #132	@ 0x84
 8008916:	2100      	movs	r1, #0
 8008918:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800891a:	e189      	b.n	8008c30 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800891c:	46c0      	nop			@ (mov r8, r8)
    return;
 800891e:	e187      	b.n	8008c30 <HAL_UART_IRQHandler+0x5a8>
 8008920:	0000080f 	.word	0x0000080f
 8008924:	04000120 	.word	0x04000120
 8008928:	080096e9 	.word	0x080096e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008930:	2b01      	cmp	r3, #1
 8008932:	d000      	beq.n	8008936 <HAL_UART_IRQHandler+0x2ae>
 8008934:	e13b      	b.n	8008bae <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008936:	23a4      	movs	r3, #164	@ 0xa4
 8008938:	18fb      	adds	r3, r7, r3
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2210      	movs	r2, #16
 800893e:	4013      	ands	r3, r2
 8008940:	d100      	bne.n	8008944 <HAL_UART_IRQHandler+0x2bc>
 8008942:	e134      	b.n	8008bae <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008944:	23a0      	movs	r3, #160	@ 0xa0
 8008946:	18fb      	adds	r3, r7, r3
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2210      	movs	r2, #16
 800894c:	4013      	ands	r3, r2
 800894e:	d100      	bne.n	8008952 <HAL_UART_IRQHandler+0x2ca>
 8008950:	e12d      	b.n	8008bae <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2210      	movs	r2, #16
 8008958:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	2240      	movs	r2, #64	@ 0x40
 8008962:	4013      	ands	r3, r2
 8008964:	2b40      	cmp	r3, #64	@ 0x40
 8008966:	d000      	beq.n	800896a <HAL_UART_IRQHandler+0x2e2>
 8008968:	e0a1      	b.n	8008aae <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	217e      	movs	r1, #126	@ 0x7e
 8008974:	187b      	adds	r3, r7, r1
 8008976:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008978:	187b      	adds	r3, r7, r1
 800897a:	881b      	ldrh	r3, [r3, #0]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d100      	bne.n	8008982 <HAL_UART_IRQHandler+0x2fa>
 8008980:	e158      	b.n	8008c34 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2258      	movs	r2, #88	@ 0x58
 8008986:	5a9b      	ldrh	r3, [r3, r2]
 8008988:	187a      	adds	r2, r7, r1
 800898a:	8812      	ldrh	r2, [r2, #0]
 800898c:	429a      	cmp	r2, r3
 800898e:	d300      	bcc.n	8008992 <HAL_UART_IRQHandler+0x30a>
 8008990:	e150      	b.n	8008c34 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	187a      	adds	r2, r7, r1
 8008996:	215a      	movs	r1, #90	@ 0x5a
 8008998:	8812      	ldrh	r2, [r2, #0]
 800899a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2220      	movs	r2, #32
 80089a6:	4013      	ands	r3, r2
 80089a8:	d16f      	bne.n	8008a8a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089aa:	f3ef 8310 	mrs	r3, PRIMASK
 80089ae:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80089b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089b4:	2301      	movs	r3, #1
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ba:	f383 8810 	msr	PRIMASK, r3
}
 80089be:	46c0      	nop			@ (mov r8, r8)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	499e      	ldr	r1, [pc, #632]	@ (8008c44 <HAL_UART_IRQHandler+0x5bc>)
 80089cc:	400a      	ands	r2, r1
 80089ce:	601a      	str	r2, [r3, #0]
 80089d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	f383 8810 	msr	PRIMASK, r3
}
 80089da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089dc:	f3ef 8310 	mrs	r3, PRIMASK
 80089e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80089e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80089e6:	2301      	movs	r3, #1
 80089e8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ec:	f383 8810 	msr	PRIMASK, r3
}
 80089f0:	46c0      	nop			@ (mov r8, r8)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	689a      	ldr	r2, [r3, #8]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	2101      	movs	r1, #1
 80089fe:	438a      	bics	r2, r1
 8008a00:	609a      	str	r2, [r3, #8]
 8008a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a04:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a08:	f383 8810 	msr	PRIMASK, r3
}
 8008a0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8008a12:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008a14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a16:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a18:	2301      	movs	r3, #1
 8008a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a1e:	f383 8810 	msr	PRIMASK, r3
}
 8008a22:	46c0      	nop			@ (mov r8, r8)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689a      	ldr	r2, [r3, #8]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2140      	movs	r1, #64	@ 0x40
 8008a30:	438a      	bics	r2, r1
 8008a32:	609a      	str	r2, [r3, #8]
 8008a34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a36:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a3a:	f383 8810 	msr	PRIMASK, r3
}
 8008a3e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2280      	movs	r2, #128	@ 0x80
 8008a44:	2120      	movs	r1, #32
 8008a46:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8008a52:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008a54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a58:	2301      	movs	r3, #1
 8008a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a5e:	f383 8810 	msr	PRIMASK, r3
}
 8008a62:	46c0      	nop			@ (mov r8, r8)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	2110      	movs	r1, #16
 8008a70:	438a      	bics	r2, r1
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a76:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a7a:	f383 8810 	msr	PRIMASK, r3
}
 8008a7e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a84:	0018      	movs	r0, r3
 8008a86:	f7fc ff6b 	bl	8005960 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2258      	movs	r2, #88	@ 0x58
 8008a94:	5a9a      	ldrh	r2, [r3, r2]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	215a      	movs	r1, #90	@ 0x5a
 8008a9a:	5a5b      	ldrh	r3, [r3, r1]
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	b29a      	uxth	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	0011      	movs	r1, r2
 8008aa6:	0018      	movs	r0, r3
 8008aa8:	f7fc f8dc 	bl	8004c64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008aac:	e0c2      	b.n	8008c34 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2258      	movs	r2, #88	@ 0x58
 8008ab2:	5a99      	ldrh	r1, [r3, r2]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	225a      	movs	r2, #90	@ 0x5a
 8008ab8:	5a9b      	ldrh	r3, [r3, r2]
 8008aba:	b29a      	uxth	r2, r3
 8008abc:	208e      	movs	r0, #142	@ 0x8e
 8008abe:	183b      	adds	r3, r7, r0
 8008ac0:	1a8a      	subs	r2, r1, r2
 8008ac2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	225a      	movs	r2, #90	@ 0x5a
 8008ac8:	5a9b      	ldrh	r3, [r3, r2]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d100      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x44a>
 8008ad0:	e0b2      	b.n	8008c38 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8008ad2:	183b      	adds	r3, r7, r0
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d100      	bne.n	8008adc <HAL_UART_IRQHandler+0x454>
 8008ada:	e0ad      	b.n	8008c38 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008adc:	f3ef 8310 	mrs	r3, PRIMASK
 8008ae0:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ae4:	2488      	movs	r4, #136	@ 0x88
 8008ae6:	193a      	adds	r2, r7, r4
 8008ae8:	6013      	str	r3, [r2, #0]
 8008aea:	2301      	movs	r3, #1
 8008aec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	f383 8810 	msr	PRIMASK, r3
}
 8008af4:	46c0      	nop			@ (mov r8, r8)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4951      	ldr	r1, [pc, #324]	@ (8008c48 <HAL_UART_IRQHandler+0x5c0>)
 8008b02:	400a      	ands	r2, r1
 8008b04:	601a      	str	r2, [r3, #0]
 8008b06:	193b      	adds	r3, r7, r4
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	f383 8810 	msr	PRIMASK, r3
}
 8008b12:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b14:	f3ef 8310 	mrs	r3, PRIMASK
 8008b18:	61bb      	str	r3, [r7, #24]
  return(result);
 8008b1a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b1c:	2484      	movs	r4, #132	@ 0x84
 8008b1e:	193a      	adds	r2, r7, r4
 8008b20:	6013      	str	r3, [r2, #0]
 8008b22:	2301      	movs	r3, #1
 8008b24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	f383 8810 	msr	PRIMASK, r3
}
 8008b2c:	46c0      	nop			@ (mov r8, r8)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	689a      	ldr	r2, [r3, #8]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2101      	movs	r1, #1
 8008b3a:	438a      	bics	r2, r1
 8008b3c:	609a      	str	r2, [r3, #8]
 8008b3e:	193b      	adds	r3, r7, r4
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b44:	6a3b      	ldr	r3, [r7, #32]
 8008b46:	f383 8810 	msr	PRIMASK, r3
}
 8008b4a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2280      	movs	r2, #128	@ 0x80
 8008b50:	2120      	movs	r1, #32
 8008b52:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b60:	f3ef 8310 	mrs	r3, PRIMASK
 8008b64:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b68:	2480      	movs	r4, #128	@ 0x80
 8008b6a:	193a      	adds	r2, r7, r4
 8008b6c:	6013      	str	r3, [r2, #0]
 8008b6e:	2301      	movs	r3, #1
 8008b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b74:	f383 8810 	msr	PRIMASK, r3
}
 8008b78:	46c0      	nop			@ (mov r8, r8)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2110      	movs	r1, #16
 8008b86:	438a      	bics	r2, r1
 8008b88:	601a      	str	r2, [r3, #0]
 8008b8a:	193b      	adds	r3, r7, r4
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b92:	f383 8810 	msr	PRIMASK, r3
}
 8008b96:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2202      	movs	r2, #2
 8008b9c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b9e:	183b      	adds	r3, r7, r0
 8008ba0:	881a      	ldrh	r2, [r3, #0]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	0011      	movs	r1, r2
 8008ba6:	0018      	movs	r0, r3
 8008ba8:	f7fc f85c 	bl	8004c64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bac:	e044      	b.n	8008c38 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008bae:	23a4      	movs	r3, #164	@ 0xa4
 8008bb0:	18fb      	adds	r3, r7, r3
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	2380      	movs	r3, #128	@ 0x80
 8008bb6:	035b      	lsls	r3, r3, #13
 8008bb8:	4013      	ands	r3, r2
 8008bba:	d010      	beq.n	8008bde <HAL_UART_IRQHandler+0x556>
 8008bbc:	239c      	movs	r3, #156	@ 0x9c
 8008bbe:	18fb      	adds	r3, r7, r3
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	2380      	movs	r3, #128	@ 0x80
 8008bc4:	03db      	lsls	r3, r3, #15
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	d009      	beq.n	8008bde <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2280      	movs	r2, #128	@ 0x80
 8008bd0:	0352      	lsls	r2, r2, #13
 8008bd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	0018      	movs	r0, r3
 8008bd8:	f000 ff8c 	bl	8009af4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bdc:	e02f      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008bde:	23a4      	movs	r3, #164	@ 0xa4
 8008be0:	18fb      	adds	r3, r7, r3
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2280      	movs	r2, #128	@ 0x80
 8008be6:	4013      	ands	r3, r2
 8008be8:	d00f      	beq.n	8008c0a <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008bea:	23a0      	movs	r3, #160	@ 0xa0
 8008bec:	18fb      	adds	r3, r7, r3
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2280      	movs	r2, #128	@ 0x80
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	d009      	beq.n	8008c0a <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d01e      	beq.n	8008c3c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	0010      	movs	r0, r2
 8008c06:	4798      	blx	r3
    }
    return;
 8008c08:	e018      	b.n	8008c3c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c0a:	23a4      	movs	r3, #164	@ 0xa4
 8008c0c:	18fb      	adds	r3, r7, r3
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2240      	movs	r2, #64	@ 0x40
 8008c12:	4013      	ands	r3, r2
 8008c14:	d013      	beq.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
 8008c16:	23a0      	movs	r3, #160	@ 0xa0
 8008c18:	18fb      	adds	r3, r7, r3
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2240      	movs	r2, #64	@ 0x40
 8008c1e:	4013      	ands	r3, r2
 8008c20:	d00d      	beq.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	0018      	movs	r0, r3
 8008c26:	f000 fd76 	bl	8009716 <UART_EndTransmit_IT>
    return;
 8008c2a:	e008      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
      return;
 8008c2c:	46c0      	nop			@ (mov r8, r8)
 8008c2e:	e006      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
    return;
 8008c30:	46c0      	nop			@ (mov r8, r8)
 8008c32:	e004      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
      return;
 8008c34:	46c0      	nop			@ (mov r8, r8)
 8008c36:	e002      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
      return;
 8008c38:	46c0      	nop			@ (mov r8, r8)
 8008c3a:	e000      	b.n	8008c3e <HAL_UART_IRQHandler+0x5b6>
    return;
 8008c3c:	46c0      	nop			@ (mov r8, r8)
  }

}
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	b02b      	add	sp, #172	@ 0xac
 8008c42:	bd90      	pop	{r4, r7, pc}
 8008c44:	fffffeff 	.word	0xfffffeff
 8008c48:	fffffedf 	.word	0xfffffedf

08008c4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c54:	46c0      	nop			@ (mov r8, r8)
 8008c56:	46bd      	mov	sp, r7
 8008c58:	b002      	add	sp, #8
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008c64:	46c0      	nop			@ (mov r8, r8)
 8008c66:	46bd      	mov	sp, r7
 8008c68:	b002      	add	sp, #8
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c6c:	b5b0      	push	{r4, r5, r7, lr}
 8008c6e:	b08e      	sub	sp, #56	@ 0x38
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c74:	231a      	movs	r3, #26
 8008c76:	2218      	movs	r2, #24
 8008c78:	189b      	adds	r3, r3, r2
 8008c7a:	19db      	adds	r3, r3, r7
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	689a      	ldr	r2, [r3, #8]
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	691b      	ldr	r3, [r3, #16]
 8008c88:	431a      	orrs	r2, r3
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	431a      	orrs	r2, r3
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	69db      	ldr	r3, [r3, #28]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4ab4      	ldr	r2, [pc, #720]	@ (8008f70 <UART_SetConfig+0x304>)
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	0019      	movs	r1, r3
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008caa:	430a      	orrs	r2, r1
 8008cac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	4aaf      	ldr	r2, [pc, #700]	@ (8008f74 <UART_SetConfig+0x308>)
 8008cb6:	4013      	ands	r3, r2
 8008cb8:	0019      	movs	r1, r3
 8008cba:	69fb      	ldr	r3, [r7, #28]
 8008cbc:	68da      	ldr	r2, [r3, #12]
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	699b      	ldr	r3, [r3, #24]
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4aa9      	ldr	r2, [pc, #676]	@ (8008f78 <UART_SetConfig+0x30c>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d004      	beq.n	8008ce0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	4aa5      	ldr	r2, [pc, #660]	@ (8008f7c <UART_SetConfig+0x310>)
 8008ce8:	4013      	ands	r3, r2
 8008cea:	0019      	movs	r1, r3
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008cf2:	430a      	orrs	r2, r1
 8008cf4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4aa1      	ldr	r2, [pc, #644]	@ (8008f80 <UART_SetConfig+0x314>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d131      	bne.n	8008d64 <UART_SetConfig+0xf8>
 8008d00:	4ba0      	ldr	r3, [pc, #640]	@ (8008f84 <UART_SetConfig+0x318>)
 8008d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d04:	220c      	movs	r2, #12
 8008d06:	4013      	ands	r3, r2
 8008d08:	2b0c      	cmp	r3, #12
 8008d0a:	d01d      	beq.n	8008d48 <UART_SetConfig+0xdc>
 8008d0c:	d823      	bhi.n	8008d56 <UART_SetConfig+0xea>
 8008d0e:	2b08      	cmp	r3, #8
 8008d10:	d00c      	beq.n	8008d2c <UART_SetConfig+0xc0>
 8008d12:	d820      	bhi.n	8008d56 <UART_SetConfig+0xea>
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d002      	beq.n	8008d1e <UART_SetConfig+0xb2>
 8008d18:	2b04      	cmp	r3, #4
 8008d1a:	d00e      	beq.n	8008d3a <UART_SetConfig+0xce>
 8008d1c:	e01b      	b.n	8008d56 <UART_SetConfig+0xea>
 8008d1e:	231b      	movs	r3, #27
 8008d20:	2218      	movs	r2, #24
 8008d22:	189b      	adds	r3, r3, r2
 8008d24:	19db      	adds	r3, r3, r7
 8008d26:	2200      	movs	r2, #0
 8008d28:	701a      	strb	r2, [r3, #0]
 8008d2a:	e065      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008d2c:	231b      	movs	r3, #27
 8008d2e:	2218      	movs	r2, #24
 8008d30:	189b      	adds	r3, r3, r2
 8008d32:	19db      	adds	r3, r3, r7
 8008d34:	2202      	movs	r2, #2
 8008d36:	701a      	strb	r2, [r3, #0]
 8008d38:	e05e      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008d3a:	231b      	movs	r3, #27
 8008d3c:	2218      	movs	r2, #24
 8008d3e:	189b      	adds	r3, r3, r2
 8008d40:	19db      	adds	r3, r3, r7
 8008d42:	2204      	movs	r2, #4
 8008d44:	701a      	strb	r2, [r3, #0]
 8008d46:	e057      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008d48:	231b      	movs	r3, #27
 8008d4a:	2218      	movs	r2, #24
 8008d4c:	189b      	adds	r3, r3, r2
 8008d4e:	19db      	adds	r3, r3, r7
 8008d50:	2208      	movs	r2, #8
 8008d52:	701a      	strb	r2, [r3, #0]
 8008d54:	e050      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008d56:	231b      	movs	r3, #27
 8008d58:	2218      	movs	r2, #24
 8008d5a:	189b      	adds	r3, r3, r2
 8008d5c:	19db      	adds	r3, r3, r7
 8008d5e:	2210      	movs	r2, #16
 8008d60:	701a      	strb	r2, [r3, #0]
 8008d62:	e049      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a83      	ldr	r2, [pc, #524]	@ (8008f78 <UART_SetConfig+0x30c>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d13e      	bne.n	8008dec <UART_SetConfig+0x180>
 8008d6e:	4b85      	ldr	r3, [pc, #532]	@ (8008f84 <UART_SetConfig+0x318>)
 8008d70:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008d72:	23c0      	movs	r3, #192	@ 0xc0
 8008d74:	011b      	lsls	r3, r3, #4
 8008d76:	4013      	ands	r3, r2
 8008d78:	22c0      	movs	r2, #192	@ 0xc0
 8008d7a:	0112      	lsls	r2, r2, #4
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d027      	beq.n	8008dd0 <UART_SetConfig+0x164>
 8008d80:	22c0      	movs	r2, #192	@ 0xc0
 8008d82:	0112      	lsls	r2, r2, #4
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d82a      	bhi.n	8008dde <UART_SetConfig+0x172>
 8008d88:	2280      	movs	r2, #128	@ 0x80
 8008d8a:	0112      	lsls	r2, r2, #4
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d011      	beq.n	8008db4 <UART_SetConfig+0x148>
 8008d90:	2280      	movs	r2, #128	@ 0x80
 8008d92:	0112      	lsls	r2, r2, #4
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d822      	bhi.n	8008dde <UART_SetConfig+0x172>
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d004      	beq.n	8008da6 <UART_SetConfig+0x13a>
 8008d9c:	2280      	movs	r2, #128	@ 0x80
 8008d9e:	00d2      	lsls	r2, r2, #3
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d00e      	beq.n	8008dc2 <UART_SetConfig+0x156>
 8008da4:	e01b      	b.n	8008dde <UART_SetConfig+0x172>
 8008da6:	231b      	movs	r3, #27
 8008da8:	2218      	movs	r2, #24
 8008daa:	189b      	adds	r3, r3, r2
 8008dac:	19db      	adds	r3, r3, r7
 8008dae:	2200      	movs	r2, #0
 8008db0:	701a      	strb	r2, [r3, #0]
 8008db2:	e021      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008db4:	231b      	movs	r3, #27
 8008db6:	2218      	movs	r2, #24
 8008db8:	189b      	adds	r3, r3, r2
 8008dba:	19db      	adds	r3, r3, r7
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	701a      	strb	r2, [r3, #0]
 8008dc0:	e01a      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008dc2:	231b      	movs	r3, #27
 8008dc4:	2218      	movs	r2, #24
 8008dc6:	189b      	adds	r3, r3, r2
 8008dc8:	19db      	adds	r3, r3, r7
 8008dca:	2204      	movs	r2, #4
 8008dcc:	701a      	strb	r2, [r3, #0]
 8008dce:	e013      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008dd0:	231b      	movs	r3, #27
 8008dd2:	2218      	movs	r2, #24
 8008dd4:	189b      	adds	r3, r3, r2
 8008dd6:	19db      	adds	r3, r3, r7
 8008dd8:	2208      	movs	r2, #8
 8008dda:	701a      	strb	r2, [r3, #0]
 8008ddc:	e00c      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008dde:	231b      	movs	r3, #27
 8008de0:	2218      	movs	r2, #24
 8008de2:	189b      	adds	r3, r3, r2
 8008de4:	19db      	adds	r3, r3, r7
 8008de6:	2210      	movs	r2, #16
 8008de8:	701a      	strb	r2, [r3, #0]
 8008dea:	e005      	b.n	8008df8 <UART_SetConfig+0x18c>
 8008dec:	231b      	movs	r3, #27
 8008dee:	2218      	movs	r2, #24
 8008df0:	189b      	adds	r3, r3, r2
 8008df2:	19db      	adds	r3, r3, r7
 8008df4:	2210      	movs	r2, #16
 8008df6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a5e      	ldr	r2, [pc, #376]	@ (8008f78 <UART_SetConfig+0x30c>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d000      	beq.n	8008e04 <UART_SetConfig+0x198>
 8008e02:	e084      	b.n	8008f0e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e04:	231b      	movs	r3, #27
 8008e06:	2218      	movs	r2, #24
 8008e08:	189b      	adds	r3, r3, r2
 8008e0a:	19db      	adds	r3, r3, r7
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	2b08      	cmp	r3, #8
 8008e10:	d01d      	beq.n	8008e4e <UART_SetConfig+0x1e2>
 8008e12:	dc20      	bgt.n	8008e56 <UART_SetConfig+0x1ea>
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d015      	beq.n	8008e44 <UART_SetConfig+0x1d8>
 8008e18:	dc1d      	bgt.n	8008e56 <UART_SetConfig+0x1ea>
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d002      	beq.n	8008e24 <UART_SetConfig+0x1b8>
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	d005      	beq.n	8008e2e <UART_SetConfig+0x1c2>
 8008e22:	e018      	b.n	8008e56 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e24:	f7fe fdc2 	bl	80079ac <HAL_RCC_GetPCLK1Freq>
 8008e28:	0003      	movs	r3, r0
 8008e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008e2c:	e01c      	b.n	8008e68 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e2e:	4b55      	ldr	r3, [pc, #340]	@ (8008f84 <UART_SetConfig+0x318>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2210      	movs	r2, #16
 8008e34:	4013      	ands	r3, r2
 8008e36:	d002      	beq.n	8008e3e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008e38:	4b53      	ldr	r3, [pc, #332]	@ (8008f88 <UART_SetConfig+0x31c>)
 8008e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e3c:	e014      	b.n	8008e68 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8008e3e:	4b53      	ldr	r3, [pc, #332]	@ (8008f8c <UART_SetConfig+0x320>)
 8008e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008e42:	e011      	b.n	8008e68 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e44:	f7fe fd02 	bl	800784c <HAL_RCC_GetSysClockFreq>
 8008e48:	0003      	movs	r3, r0
 8008e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008e4c:	e00c      	b.n	8008e68 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e4e:	2380      	movs	r3, #128	@ 0x80
 8008e50:	021b      	lsls	r3, r3, #8
 8008e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008e54:	e008      	b.n	8008e68 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8008e56:	2300      	movs	r3, #0
 8008e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008e5a:	231a      	movs	r3, #26
 8008e5c:	2218      	movs	r2, #24
 8008e5e:	189b      	adds	r3, r3, r2
 8008e60:	19db      	adds	r3, r3, r7
 8008e62:	2201      	movs	r2, #1
 8008e64:	701a      	strb	r2, [r3, #0]
        break;
 8008e66:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d100      	bne.n	8008e70 <UART_SetConfig+0x204>
 8008e6e:	e12f      	b.n	80090d0 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	685a      	ldr	r2, [r3, #4]
 8008e74:	0013      	movs	r3, r2
 8008e76:	005b      	lsls	r3, r3, #1
 8008e78:	189b      	adds	r3, r3, r2
 8008e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d305      	bcc.n	8008e8c <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d906      	bls.n	8008e9a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8008e8c:	231a      	movs	r3, #26
 8008e8e:	2218      	movs	r2, #24
 8008e90:	189b      	adds	r3, r3, r2
 8008e92:	19db      	adds	r3, r3, r7
 8008e94:	2201      	movs	r2, #1
 8008e96:	701a      	strb	r2, [r3, #0]
 8008e98:	e11a      	b.n	80090d0 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e9c:	613b      	str	r3, [r7, #16]
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	617b      	str	r3, [r7, #20]
 8008ea2:	6939      	ldr	r1, [r7, #16]
 8008ea4:	697a      	ldr	r2, [r7, #20]
 8008ea6:	000b      	movs	r3, r1
 8008ea8:	0e1b      	lsrs	r3, r3, #24
 8008eaa:	0010      	movs	r0, r2
 8008eac:	0205      	lsls	r5, r0, #8
 8008eae:	431d      	orrs	r5, r3
 8008eb0:	000b      	movs	r3, r1
 8008eb2:	021c      	lsls	r4, r3, #8
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	085b      	lsrs	r3, r3, #1
 8008eba:	60bb      	str	r3, [r7, #8]
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	60fb      	str	r3, [r7, #12]
 8008ec0:	68b8      	ldr	r0, [r7, #8]
 8008ec2:	68f9      	ldr	r1, [r7, #12]
 8008ec4:	1900      	adds	r0, r0, r4
 8008ec6:	4169      	adcs	r1, r5
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	603b      	str	r3, [r7, #0]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	607b      	str	r3, [r7, #4]
 8008ed2:	683a      	ldr	r2, [r7, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f7f7 fae7 	bl	80004a8 <__aeabi_uldivmod>
 8008eda:	0002      	movs	r2, r0
 8008edc:	000b      	movs	r3, r1
 8008ede:	0013      	movs	r3, r2
 8008ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ee2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ee4:	23c0      	movs	r3, #192	@ 0xc0
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d309      	bcc.n	8008f00 <UART_SetConfig+0x294>
 8008eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008eee:	2380      	movs	r3, #128	@ 0x80
 8008ef0:	035b      	lsls	r3, r3, #13
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d204      	bcs.n	8008f00 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008efc:	60da      	str	r2, [r3, #12]
 8008efe:	e0e7      	b.n	80090d0 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8008f00:	231a      	movs	r3, #26
 8008f02:	2218      	movs	r2, #24
 8008f04:	189b      	adds	r3, r3, r2
 8008f06:	19db      	adds	r3, r3, r7
 8008f08:	2201      	movs	r2, #1
 8008f0a:	701a      	strb	r2, [r3, #0]
 8008f0c:	e0e0      	b.n	80090d0 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	69da      	ldr	r2, [r3, #28]
 8008f12:	2380      	movs	r3, #128	@ 0x80
 8008f14:	021b      	lsls	r3, r3, #8
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d000      	beq.n	8008f1c <UART_SetConfig+0x2b0>
 8008f1a:	e082      	b.n	8009022 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8008f1c:	231b      	movs	r3, #27
 8008f1e:	2218      	movs	r2, #24
 8008f20:	189b      	adds	r3, r3, r2
 8008f22:	19db      	adds	r3, r3, r7
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	2b08      	cmp	r3, #8
 8008f28:	d834      	bhi.n	8008f94 <UART_SetConfig+0x328>
 8008f2a:	009a      	lsls	r2, r3, #2
 8008f2c:	4b18      	ldr	r3, [pc, #96]	@ (8008f90 <UART_SetConfig+0x324>)
 8008f2e:	18d3      	adds	r3, r2, r3
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f34:	f7fe fd3a 	bl	80079ac <HAL_RCC_GetPCLK1Freq>
 8008f38:	0003      	movs	r3, r0
 8008f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008f3c:	e033      	b.n	8008fa6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f3e:	f7fe fd4b 	bl	80079d8 <HAL_RCC_GetPCLK2Freq>
 8008f42:	0003      	movs	r3, r0
 8008f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008f46:	e02e      	b.n	8008fa6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f48:	4b0e      	ldr	r3, [pc, #56]	@ (8008f84 <UART_SetConfig+0x318>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2210      	movs	r2, #16
 8008f4e:	4013      	ands	r3, r2
 8008f50:	d002      	beq.n	8008f58 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008f52:	4b0d      	ldr	r3, [pc, #52]	@ (8008f88 <UART_SetConfig+0x31c>)
 8008f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008f56:	e026      	b.n	8008fa6 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8008f58:	4b0c      	ldr	r3, [pc, #48]	@ (8008f8c <UART_SetConfig+0x320>)
 8008f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008f5c:	e023      	b.n	8008fa6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f5e:	f7fe fc75 	bl	800784c <HAL_RCC_GetSysClockFreq>
 8008f62:	0003      	movs	r3, r0
 8008f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008f66:	e01e      	b.n	8008fa6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f68:	2380      	movs	r3, #128	@ 0x80
 8008f6a:	021b      	lsls	r3, r3, #8
 8008f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008f6e:	e01a      	b.n	8008fa6 <UART_SetConfig+0x33a>
 8008f70:	efff69f3 	.word	0xefff69f3
 8008f74:	ffffcfff 	.word	0xffffcfff
 8008f78:	40004800 	.word	0x40004800
 8008f7c:	fffff4ff 	.word	0xfffff4ff
 8008f80:	40004400 	.word	0x40004400
 8008f84:	40021000 	.word	0x40021000
 8008f88:	003d0900 	.word	0x003d0900
 8008f8c:	00f42400 	.word	0x00f42400
 8008f90:	0800c82c 	.word	0x0800c82c
      default:
        pclk = 0U;
 8008f94:	2300      	movs	r3, #0
 8008f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008f98:	231a      	movs	r3, #26
 8008f9a:	2218      	movs	r2, #24
 8008f9c:	189b      	adds	r3, r3, r2
 8008f9e:	19db      	adds	r3, r3, r7
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	701a      	strb	r2, [r3, #0]
        break;
 8008fa4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d100      	bne.n	8008fae <UART_SetConfig+0x342>
 8008fac:	e090      	b.n	80090d0 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb0:	005a      	lsls	r2, r3, #1
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	085b      	lsrs	r3, r3, #1
 8008fb8:	18d2      	adds	r2, r2, r3
 8008fba:	69fb      	ldr	r3, [r7, #28]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	0019      	movs	r1, r3
 8008fc0:	0010      	movs	r0, r2
 8008fc2:	f7f7 f8bd 	bl	8000140 <__udivsi3>
 8008fc6:	0003      	movs	r3, r0
 8008fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fcc:	2b0f      	cmp	r3, #15
 8008fce:	d921      	bls.n	8009014 <UART_SetConfig+0x3a8>
 8008fd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fd2:	2380      	movs	r3, #128	@ 0x80
 8008fd4:	025b      	lsls	r3, r3, #9
 8008fd6:	429a      	cmp	r2, r3
 8008fd8:	d21c      	bcs.n	8009014 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	200e      	movs	r0, #14
 8008fe0:	2418      	movs	r4, #24
 8008fe2:	1903      	adds	r3, r0, r4
 8008fe4:	19db      	adds	r3, r3, r7
 8008fe6:	210f      	movs	r1, #15
 8008fe8:	438a      	bics	r2, r1
 8008fea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fee:	085b      	lsrs	r3, r3, #1
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	2207      	movs	r2, #7
 8008ff4:	4013      	ands	r3, r2
 8008ff6:	b299      	uxth	r1, r3
 8008ff8:	1903      	adds	r3, r0, r4
 8008ffa:	19db      	adds	r3, r3, r7
 8008ffc:	1902      	adds	r2, r0, r4
 8008ffe:	19d2      	adds	r2, r2, r7
 8009000:	8812      	ldrh	r2, [r2, #0]
 8009002:	430a      	orrs	r2, r1
 8009004:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	1902      	adds	r2, r0, r4
 800900c:	19d2      	adds	r2, r2, r7
 800900e:	8812      	ldrh	r2, [r2, #0]
 8009010:	60da      	str	r2, [r3, #12]
 8009012:	e05d      	b.n	80090d0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8009014:	231a      	movs	r3, #26
 8009016:	2218      	movs	r2, #24
 8009018:	189b      	adds	r3, r3, r2
 800901a:	19db      	adds	r3, r3, r7
 800901c:	2201      	movs	r2, #1
 800901e:	701a      	strb	r2, [r3, #0]
 8009020:	e056      	b.n	80090d0 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009022:	231b      	movs	r3, #27
 8009024:	2218      	movs	r2, #24
 8009026:	189b      	adds	r3, r3, r2
 8009028:	19db      	adds	r3, r3, r7
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	2b08      	cmp	r3, #8
 800902e:	d822      	bhi.n	8009076 <UART_SetConfig+0x40a>
 8009030:	009a      	lsls	r2, r3, #2
 8009032:	4b2f      	ldr	r3, [pc, #188]	@ (80090f0 <UART_SetConfig+0x484>)
 8009034:	18d3      	adds	r3, r2, r3
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800903a:	f7fe fcb7 	bl	80079ac <HAL_RCC_GetPCLK1Freq>
 800903e:	0003      	movs	r3, r0
 8009040:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009042:	e021      	b.n	8009088 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009044:	f7fe fcc8 	bl	80079d8 <HAL_RCC_GetPCLK2Freq>
 8009048:	0003      	movs	r3, r0
 800904a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800904c:	e01c      	b.n	8009088 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800904e:	4b29      	ldr	r3, [pc, #164]	@ (80090f4 <UART_SetConfig+0x488>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	2210      	movs	r2, #16
 8009054:	4013      	ands	r3, r2
 8009056:	d002      	beq.n	800905e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009058:	4b27      	ldr	r3, [pc, #156]	@ (80090f8 <UART_SetConfig+0x48c>)
 800905a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800905c:	e014      	b.n	8009088 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800905e:	4b27      	ldr	r3, [pc, #156]	@ (80090fc <UART_SetConfig+0x490>)
 8009060:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009062:	e011      	b.n	8009088 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009064:	f7fe fbf2 	bl	800784c <HAL_RCC_GetSysClockFreq>
 8009068:	0003      	movs	r3, r0
 800906a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800906c:	e00c      	b.n	8009088 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800906e:	2380      	movs	r3, #128	@ 0x80
 8009070:	021b      	lsls	r3, r3, #8
 8009072:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009074:	e008      	b.n	8009088 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800907a:	231a      	movs	r3, #26
 800907c:	2218      	movs	r2, #24
 800907e:	189b      	adds	r3, r3, r2
 8009080:	19db      	adds	r3, r3, r7
 8009082:	2201      	movs	r2, #1
 8009084:	701a      	strb	r2, [r3, #0]
        break;
 8009086:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908a:	2b00      	cmp	r3, #0
 800908c:	d020      	beq.n	80090d0 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	085a      	lsrs	r2, r3, #1
 8009094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009096:	18d2      	adds	r2, r2, r3
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	0019      	movs	r1, r3
 800909e:	0010      	movs	r0, r2
 80090a0:	f7f7 f84e 	bl	8000140 <__udivsi3>
 80090a4:	0003      	movs	r3, r0
 80090a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	d90a      	bls.n	80090c4 <UART_SetConfig+0x458>
 80090ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090b0:	2380      	movs	r3, #128	@ 0x80
 80090b2:	025b      	lsls	r3, r3, #9
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d205      	bcs.n	80090c4 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80090b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	60da      	str	r2, [r3, #12]
 80090c2:	e005      	b.n	80090d0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80090c4:	231a      	movs	r3, #26
 80090c6:	2218      	movs	r2, #24
 80090c8:	189b      	adds	r3, r3, r2
 80090ca:	19db      	adds	r3, r3, r7
 80090cc:	2201      	movs	r2, #1
 80090ce:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80090d0:	69fb      	ldr	r3, [r7, #28]
 80090d2:	2200      	movs	r2, #0
 80090d4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	2200      	movs	r2, #0
 80090da:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80090dc:	231a      	movs	r3, #26
 80090de:	2218      	movs	r2, #24
 80090e0:	189b      	adds	r3, r3, r2
 80090e2:	19db      	adds	r3, r3, r7
 80090e4:	781b      	ldrb	r3, [r3, #0]
}
 80090e6:	0018      	movs	r0, r3
 80090e8:	46bd      	mov	sp, r7
 80090ea:	b00e      	add	sp, #56	@ 0x38
 80090ec:	bdb0      	pop	{r4, r5, r7, pc}
 80090ee:	46c0      	nop			@ (mov r8, r8)
 80090f0:	0800c850 	.word	0x0800c850
 80090f4:	40021000 	.word	0x40021000
 80090f8:	003d0900 	.word	0x003d0900
 80090fc:	00f42400 	.word	0x00f42400

08009100 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910c:	2201      	movs	r2, #1
 800910e:	4013      	ands	r3, r2
 8009110:	d00b      	beq.n	800912a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	4a4a      	ldr	r2, [pc, #296]	@ (8009244 <UART_AdvFeatureConfig+0x144>)
 800911a:	4013      	ands	r3, r2
 800911c:	0019      	movs	r1, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912e:	2202      	movs	r2, #2
 8009130:	4013      	ands	r3, r2
 8009132:	d00b      	beq.n	800914c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	4a43      	ldr	r2, [pc, #268]	@ (8009248 <UART_AdvFeatureConfig+0x148>)
 800913c:	4013      	ands	r3, r2
 800913e:	0019      	movs	r1, r3
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	430a      	orrs	r2, r1
 800914a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009150:	2204      	movs	r2, #4
 8009152:	4013      	ands	r3, r2
 8009154:	d00b      	beq.n	800916e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	4a3b      	ldr	r2, [pc, #236]	@ (800924c <UART_AdvFeatureConfig+0x14c>)
 800915e:	4013      	ands	r3, r2
 8009160:	0019      	movs	r1, r3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	430a      	orrs	r2, r1
 800916c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009172:	2208      	movs	r2, #8
 8009174:	4013      	ands	r3, r2
 8009176:	d00b      	beq.n	8009190 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	4a34      	ldr	r2, [pc, #208]	@ (8009250 <UART_AdvFeatureConfig+0x150>)
 8009180:	4013      	ands	r3, r2
 8009182:	0019      	movs	r1, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	430a      	orrs	r2, r1
 800918e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009194:	2210      	movs	r2, #16
 8009196:	4013      	ands	r3, r2
 8009198:	d00b      	beq.n	80091b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	4a2c      	ldr	r2, [pc, #176]	@ (8009254 <UART_AdvFeatureConfig+0x154>)
 80091a2:	4013      	ands	r3, r2
 80091a4:	0019      	movs	r1, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b6:	2220      	movs	r2, #32
 80091b8:	4013      	ands	r3, r2
 80091ba:	d00b      	beq.n	80091d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	4a25      	ldr	r2, [pc, #148]	@ (8009258 <UART_AdvFeatureConfig+0x158>)
 80091c4:	4013      	ands	r3, r2
 80091c6:	0019      	movs	r1, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	430a      	orrs	r2, r1
 80091d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d8:	2240      	movs	r2, #64	@ 0x40
 80091da:	4013      	ands	r3, r2
 80091dc:	d01d      	beq.n	800921a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	4a1d      	ldr	r2, [pc, #116]	@ (800925c <UART_AdvFeatureConfig+0x15c>)
 80091e6:	4013      	ands	r3, r2
 80091e8:	0019      	movs	r1, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	430a      	orrs	r2, r1
 80091f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091fa:	2380      	movs	r3, #128	@ 0x80
 80091fc:	035b      	lsls	r3, r3, #13
 80091fe:	429a      	cmp	r2, r3
 8009200:	d10b      	bne.n	800921a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	4a15      	ldr	r2, [pc, #84]	@ (8009260 <UART_AdvFeatureConfig+0x160>)
 800920a:	4013      	ands	r3, r2
 800920c:	0019      	movs	r1, r3
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	430a      	orrs	r2, r1
 8009218:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921e:	2280      	movs	r2, #128	@ 0x80
 8009220:	4013      	ands	r3, r2
 8009222:	d00b      	beq.n	800923c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	4a0e      	ldr	r2, [pc, #56]	@ (8009264 <UART_AdvFeatureConfig+0x164>)
 800922c:	4013      	ands	r3, r2
 800922e:	0019      	movs	r1, r3
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	430a      	orrs	r2, r1
 800923a:	605a      	str	r2, [r3, #4]
  }
}
 800923c:	46c0      	nop			@ (mov r8, r8)
 800923e:	46bd      	mov	sp, r7
 8009240:	b002      	add	sp, #8
 8009242:	bd80      	pop	{r7, pc}
 8009244:	fffdffff 	.word	0xfffdffff
 8009248:	fffeffff 	.word	0xfffeffff
 800924c:	fffbffff 	.word	0xfffbffff
 8009250:	ffff7fff 	.word	0xffff7fff
 8009254:	ffffefff 	.word	0xffffefff
 8009258:	ffffdfff 	.word	0xffffdfff
 800925c:	ffefffff 	.word	0xffefffff
 8009260:	ff9fffff 	.word	0xff9fffff
 8009264:	fff7ffff 	.word	0xfff7ffff

08009268 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b092      	sub	sp, #72	@ 0x48
 800926c:	af02      	add	r7, sp, #8
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2284      	movs	r2, #132	@ 0x84
 8009274:	2100      	movs	r1, #0
 8009276:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009278:	f7fc f87c 	bl	8005374 <HAL_GetTick>
 800927c:	0003      	movs	r3, r0
 800927e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2208      	movs	r2, #8
 8009288:	4013      	ands	r3, r2
 800928a:	2b08      	cmp	r3, #8
 800928c:	d12c      	bne.n	80092e8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800928e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009290:	2280      	movs	r2, #128	@ 0x80
 8009292:	0391      	lsls	r1, r2, #14
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	4a46      	ldr	r2, [pc, #280]	@ (80093b0 <UART_CheckIdleState+0x148>)
 8009298:	9200      	str	r2, [sp, #0]
 800929a:	2200      	movs	r2, #0
 800929c:	f000 f88c 	bl	80093b8 <UART_WaitOnFlagUntilTimeout>
 80092a0:	1e03      	subs	r3, r0, #0
 80092a2:	d021      	beq.n	80092e8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092a4:	f3ef 8310 	mrs	r3, PRIMASK
 80092a8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80092aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80092ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092ae:	2301      	movs	r3, #1
 80092b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b4:	f383 8810 	msr	PRIMASK, r3
}
 80092b8:	46c0      	nop			@ (mov r8, r8)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681a      	ldr	r2, [r3, #0]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2180      	movs	r1, #128	@ 0x80
 80092c6:	438a      	bics	r2, r1
 80092c8:	601a      	str	r2, [r3, #0]
 80092ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d0:	f383 8810 	msr	PRIMASK, r3
}
 80092d4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2220      	movs	r2, #32
 80092da:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2278      	movs	r2, #120	@ 0x78
 80092e0:	2100      	movs	r1, #0
 80092e2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092e4:	2303      	movs	r3, #3
 80092e6:	e05f      	b.n	80093a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2204      	movs	r2, #4
 80092f0:	4013      	ands	r3, r2
 80092f2:	2b04      	cmp	r3, #4
 80092f4:	d146      	bne.n	8009384 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f8:	2280      	movs	r2, #128	@ 0x80
 80092fa:	03d1      	lsls	r1, r2, #15
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	4a2c      	ldr	r2, [pc, #176]	@ (80093b0 <UART_CheckIdleState+0x148>)
 8009300:	9200      	str	r2, [sp, #0]
 8009302:	2200      	movs	r2, #0
 8009304:	f000 f858 	bl	80093b8 <UART_WaitOnFlagUntilTimeout>
 8009308:	1e03      	subs	r3, r0, #0
 800930a:	d03b      	beq.n	8009384 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800930c:	f3ef 8310 	mrs	r3, PRIMASK
 8009310:	60fb      	str	r3, [r7, #12]
  return(result);
 8009312:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009314:	637b      	str	r3, [r7, #52]	@ 0x34
 8009316:	2301      	movs	r3, #1
 8009318:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	f383 8810 	msr	PRIMASK, r3
}
 8009320:	46c0      	nop			@ (mov r8, r8)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4921      	ldr	r1, [pc, #132]	@ (80093b4 <UART_CheckIdleState+0x14c>)
 800932e:	400a      	ands	r2, r1
 8009330:	601a      	str	r2, [r3, #0]
 8009332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009334:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	f383 8810 	msr	PRIMASK, r3
}
 800933c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800933e:	f3ef 8310 	mrs	r3, PRIMASK
 8009342:	61bb      	str	r3, [r7, #24]
  return(result);
 8009344:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009346:	633b      	str	r3, [r7, #48]	@ 0x30
 8009348:	2301      	movs	r3, #1
 800934a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800934c:	69fb      	ldr	r3, [r7, #28]
 800934e:	f383 8810 	msr	PRIMASK, r3
}
 8009352:	46c0      	nop			@ (mov r8, r8)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	689a      	ldr	r2, [r3, #8]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2101      	movs	r1, #1
 8009360:	438a      	bics	r2, r1
 8009362:	609a      	str	r2, [r3, #8]
 8009364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009366:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009368:	6a3b      	ldr	r3, [r7, #32]
 800936a:	f383 8810 	msr	PRIMASK, r3
}
 800936e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2280      	movs	r2, #128	@ 0x80
 8009374:	2120      	movs	r1, #32
 8009376:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2278      	movs	r2, #120	@ 0x78
 800937c:	2100      	movs	r1, #0
 800937e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009380:	2303      	movs	r3, #3
 8009382:	e011      	b.n	80093a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2220      	movs	r2, #32
 8009388:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2280      	movs	r2, #128	@ 0x80
 800938e:	2120      	movs	r1, #32
 8009390:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2278      	movs	r2, #120	@ 0x78
 80093a2:	2100      	movs	r1, #0
 80093a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	0018      	movs	r0, r3
 80093aa:	46bd      	mov	sp, r7
 80093ac:	b010      	add	sp, #64	@ 0x40
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	01ffffff 	.word	0x01ffffff
 80093b4:	fffffedf 	.word	0xfffffedf

080093b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	603b      	str	r3, [r7, #0]
 80093c4:	1dfb      	adds	r3, r7, #7
 80093c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093c8:	e04b      	b.n	8009462 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	3301      	adds	r3, #1
 80093ce:	d048      	beq.n	8009462 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093d0:	f7fb ffd0 	bl	8005374 <HAL_GetTick>
 80093d4:	0002      	movs	r2, r0
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	1ad3      	subs	r3, r2, r3
 80093da:	69ba      	ldr	r2, [r7, #24]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d302      	bcc.n	80093e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d101      	bne.n	80093ea <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	e04b      	b.n	8009482 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2204      	movs	r2, #4
 80093f2:	4013      	ands	r3, r2
 80093f4:	d035      	beq.n	8009462 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	69db      	ldr	r3, [r3, #28]
 80093fc:	2208      	movs	r2, #8
 80093fe:	4013      	ands	r3, r2
 8009400:	2b08      	cmp	r3, #8
 8009402:	d111      	bne.n	8009428 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2208      	movs	r2, #8
 800940a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	0018      	movs	r0, r3
 8009410:	f000 f906 	bl	8009620 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2284      	movs	r2, #132	@ 0x84
 8009418:	2108      	movs	r1, #8
 800941a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2278      	movs	r2, #120	@ 0x78
 8009420:	2100      	movs	r1, #0
 8009422:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	e02c      	b.n	8009482 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	69da      	ldr	r2, [r3, #28]
 800942e:	2380      	movs	r3, #128	@ 0x80
 8009430:	011b      	lsls	r3, r3, #4
 8009432:	401a      	ands	r2, r3
 8009434:	2380      	movs	r3, #128	@ 0x80
 8009436:	011b      	lsls	r3, r3, #4
 8009438:	429a      	cmp	r2, r3
 800943a:	d112      	bne.n	8009462 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2280      	movs	r2, #128	@ 0x80
 8009442:	0112      	lsls	r2, r2, #4
 8009444:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	0018      	movs	r0, r3
 800944a:	f000 f8e9 	bl	8009620 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2284      	movs	r2, #132	@ 0x84
 8009452:	2120      	movs	r1, #32
 8009454:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2278      	movs	r2, #120	@ 0x78
 800945a:	2100      	movs	r1, #0
 800945c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800945e:	2303      	movs	r3, #3
 8009460:	e00f      	b.n	8009482 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	69db      	ldr	r3, [r3, #28]
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	4013      	ands	r3, r2
 800946c:	68ba      	ldr	r2, [r7, #8]
 800946e:	1ad3      	subs	r3, r2, r3
 8009470:	425a      	negs	r2, r3
 8009472:	4153      	adcs	r3, r2
 8009474:	b2db      	uxtb	r3, r3
 8009476:	001a      	movs	r2, r3
 8009478:	1dfb      	adds	r3, r7, #7
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	429a      	cmp	r2, r3
 800947e:	d0a4      	beq.n	80093ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009480:	2300      	movs	r3, #0
}
 8009482:	0018      	movs	r0, r3
 8009484:	46bd      	mov	sp, r7
 8009486:	b004      	add	sp, #16
 8009488:	bd80      	pop	{r7, pc}
	...

0800948c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b090      	sub	sp, #64	@ 0x40
 8009490:	af00      	add	r7, sp, #0
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	60b9      	str	r1, [r7, #8]
 8009496:	1dbb      	adds	r3, r7, #6
 8009498:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	68ba      	ldr	r2, [r7, #8]
 800949e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	1dba      	adds	r2, r7, #6
 80094a4:	2158      	movs	r1, #88	@ 0x58
 80094a6:	8812      	ldrh	r2, [r2, #0]
 80094a8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	1dba      	adds	r2, r7, #6
 80094ae:	215a      	movs	r1, #90	@ 0x5a
 80094b0:	8812      	ldrh	r2, [r2, #0]
 80094b2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2200      	movs	r2, #0
 80094b8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	689a      	ldr	r2, [r3, #8]
 80094be:	2380      	movs	r3, #128	@ 0x80
 80094c0:	015b      	lsls	r3, r3, #5
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d10d      	bne.n	80094e2 <UART_Start_Receive_IT+0x56>
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	691b      	ldr	r3, [r3, #16]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d104      	bne.n	80094d8 <UART_Start_Receive_IT+0x4c>
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	225c      	movs	r2, #92	@ 0x5c
 80094d2:	4950      	ldr	r1, [pc, #320]	@ (8009614 <UART_Start_Receive_IT+0x188>)
 80094d4:	5299      	strh	r1, [r3, r2]
 80094d6:	e02e      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	225c      	movs	r2, #92	@ 0x5c
 80094dc:	21ff      	movs	r1, #255	@ 0xff
 80094de:	5299      	strh	r1, [r3, r2]
 80094e0:	e029      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d10d      	bne.n	8009506 <UART_Start_Receive_IT+0x7a>
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d104      	bne.n	80094fc <UART_Start_Receive_IT+0x70>
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	225c      	movs	r2, #92	@ 0x5c
 80094f6:	21ff      	movs	r1, #255	@ 0xff
 80094f8:	5299      	strh	r1, [r3, r2]
 80094fa:	e01c      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	225c      	movs	r2, #92	@ 0x5c
 8009500:	217f      	movs	r1, #127	@ 0x7f
 8009502:	5299      	strh	r1, [r3, r2]
 8009504:	e017      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	689a      	ldr	r2, [r3, #8]
 800950a:	2380      	movs	r3, #128	@ 0x80
 800950c:	055b      	lsls	r3, r3, #21
 800950e:	429a      	cmp	r2, r3
 8009510:	d10d      	bne.n	800952e <UART_Start_Receive_IT+0xa2>
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d104      	bne.n	8009524 <UART_Start_Receive_IT+0x98>
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	225c      	movs	r2, #92	@ 0x5c
 800951e:	217f      	movs	r1, #127	@ 0x7f
 8009520:	5299      	strh	r1, [r3, r2]
 8009522:	e008      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	225c      	movs	r2, #92	@ 0x5c
 8009528:	213f      	movs	r1, #63	@ 0x3f
 800952a:	5299      	strh	r1, [r3, r2]
 800952c:	e003      	b.n	8009536 <UART_Start_Receive_IT+0xaa>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	225c      	movs	r2, #92	@ 0x5c
 8009532:	2100      	movs	r1, #0
 8009534:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2284      	movs	r2, #132	@ 0x84
 800953a:	2100      	movs	r1, #0
 800953c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2280      	movs	r2, #128	@ 0x80
 8009542:	2122      	movs	r1, #34	@ 0x22
 8009544:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009546:	f3ef 8310 	mrs	r3, PRIMASK
 800954a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800954c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800954e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009550:	2301      	movs	r3, #1
 8009552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009556:	f383 8810 	msr	PRIMASK, r3
}
 800955a:	46c0      	nop			@ (mov r8, r8)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	689a      	ldr	r2, [r3, #8]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2101      	movs	r1, #1
 8009568:	430a      	orrs	r2, r1
 800956a:	609a      	str	r2, [r3, #8]
 800956c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800956e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009572:	f383 8810 	msr	PRIMASK, r3
}
 8009576:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	689a      	ldr	r2, [r3, #8]
 800957c:	2380      	movs	r3, #128	@ 0x80
 800957e:	015b      	lsls	r3, r3, #5
 8009580:	429a      	cmp	r2, r3
 8009582:	d107      	bne.n	8009594 <UART_Start_Receive_IT+0x108>
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	691b      	ldr	r3, [r3, #16]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d103      	bne.n	8009594 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4a22      	ldr	r2, [pc, #136]	@ (8009618 <UART_Start_Receive_IT+0x18c>)
 8009590:	669a      	str	r2, [r3, #104]	@ 0x68
 8009592:	e002      	b.n	800959a <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	4a21      	ldr	r2, [pc, #132]	@ (800961c <UART_Start_Receive_IT+0x190>)
 8009598:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d019      	beq.n	80095d6 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095a2:	f3ef 8310 	mrs	r3, PRIMASK
 80095a6:	61fb      	str	r3, [r7, #28]
  return(result);
 80095a8:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80095aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ac:	2301      	movs	r3, #1
 80095ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095b0:	6a3b      	ldr	r3, [r7, #32]
 80095b2:	f383 8810 	msr	PRIMASK, r3
}
 80095b6:	46c0      	nop			@ (mov r8, r8)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2190      	movs	r1, #144	@ 0x90
 80095c4:	0049      	lsls	r1, r1, #1
 80095c6:	430a      	orrs	r2, r1
 80095c8:	601a      	str	r2, [r3, #0]
 80095ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095cc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d0:	f383 8810 	msr	PRIMASK, r3
}
 80095d4:	e018      	b.n	8009608 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095d6:	f3ef 8310 	mrs	r3, PRIMASK
 80095da:	613b      	str	r3, [r7, #16]
  return(result);
 80095dc:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80095de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095e0:	2301      	movs	r3, #1
 80095e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	f383 8810 	msr	PRIMASK, r3
}
 80095ea:	46c0      	nop			@ (mov r8, r8)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2120      	movs	r1, #32
 80095f8:	430a      	orrs	r2, r1
 80095fa:	601a      	str	r2, [r3, #0]
 80095fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009600:	69bb      	ldr	r3, [r7, #24]
 8009602:	f383 8810 	msr	PRIMASK, r3
}
 8009606:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8009608:	2300      	movs	r3, #0
}
 800960a:	0018      	movs	r0, r3
 800960c:	46bd      	mov	sp, r7
 800960e:	b010      	add	sp, #64	@ 0x40
 8009610:	bd80      	pop	{r7, pc}
 8009612:	46c0      	nop			@ (mov r8, r8)
 8009614:	000001ff 	.word	0x000001ff
 8009618:	08009931 	.word	0x08009931
 800961c:	0800976d 	.word	0x0800976d

08009620 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b08e      	sub	sp, #56	@ 0x38
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009628:	f3ef 8310 	mrs	r3, PRIMASK
 800962c:	617b      	str	r3, [r7, #20]
  return(result);
 800962e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009630:	637b      	str	r3, [r7, #52]	@ 0x34
 8009632:	2301      	movs	r3, #1
 8009634:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	f383 8810 	msr	PRIMASK, r3
}
 800963c:	46c0      	nop			@ (mov r8, r8)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4926      	ldr	r1, [pc, #152]	@ (80096e4 <UART_EndRxTransfer+0xc4>)
 800964a:	400a      	ands	r2, r1
 800964c:	601a      	str	r2, [r3, #0]
 800964e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009650:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	f383 8810 	msr	PRIMASK, r3
}
 8009658:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800965a:	f3ef 8310 	mrs	r3, PRIMASK
 800965e:	623b      	str	r3, [r7, #32]
  return(result);
 8009660:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009662:	633b      	str	r3, [r7, #48]	@ 0x30
 8009664:	2301      	movs	r3, #1
 8009666:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966a:	f383 8810 	msr	PRIMASK, r3
}
 800966e:	46c0      	nop			@ (mov r8, r8)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	689a      	ldr	r2, [r3, #8]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2101      	movs	r1, #1
 800967c:	438a      	bics	r2, r1
 800967e:	609a      	str	r2, [r3, #8]
 8009680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009682:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009686:	f383 8810 	msr	PRIMASK, r3
}
 800968a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009690:	2b01      	cmp	r3, #1
 8009692:	d118      	bne.n	80096c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009694:	f3ef 8310 	mrs	r3, PRIMASK
 8009698:	60bb      	str	r3, [r7, #8]
  return(result);
 800969a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800969c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800969e:	2301      	movs	r3, #1
 80096a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f383 8810 	msr	PRIMASK, r3
}
 80096a8:	46c0      	nop			@ (mov r8, r8)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	681a      	ldr	r2, [r3, #0]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2110      	movs	r1, #16
 80096b6:	438a      	bics	r2, r1
 80096b8:	601a      	str	r2, [r3, #0]
 80096ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	f383 8810 	msr	PRIMASK, r3
}
 80096c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2280      	movs	r2, #128	@ 0x80
 80096ca:	2120      	movs	r1, #32
 80096cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2200      	movs	r2, #0
 80096d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2200      	movs	r2, #0
 80096d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80096da:	46c0      	nop			@ (mov r8, r8)
 80096dc:	46bd      	mov	sp, r7
 80096de:	b00e      	add	sp, #56	@ 0x38
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	46c0      	nop			@ (mov r8, r8)
 80096e4:	fffffedf 	.word	0xfffffedf

080096e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	225a      	movs	r2, #90	@ 0x5a
 80096fa:	2100      	movs	r1, #0
 80096fc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2252      	movs	r2, #82	@ 0x52
 8009702:	2100      	movs	r1, #0
 8009704:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	0018      	movs	r0, r3
 800970a:	f7fb fadd 	bl	8004cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800970e:	46c0      	nop			@ (mov r8, r8)
 8009710:	46bd      	mov	sp, r7
 8009712:	b004      	add	sp, #16
 8009714:	bd80      	pop	{r7, pc}

08009716 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b086      	sub	sp, #24
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800971e:	f3ef 8310 	mrs	r3, PRIMASK
 8009722:	60bb      	str	r3, [r7, #8]
  return(result);
 8009724:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009726:	617b      	str	r3, [r7, #20]
 8009728:	2301      	movs	r3, #1
 800972a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f383 8810 	msr	PRIMASK, r3
}
 8009732:	46c0      	nop			@ (mov r8, r8)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2140      	movs	r1, #64	@ 0x40
 8009740:	438a      	bics	r2, r1
 8009742:	601a      	str	r2, [r3, #0]
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	f383 8810 	msr	PRIMASK, r3
}
 800974e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2220      	movs	r2, #32
 8009754:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	0018      	movs	r0, r3
 8009760:	f7ff fa74 	bl	8008c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009764:	46c0      	nop			@ (mov r8, r8)
 8009766:	46bd      	mov	sp, r7
 8009768:	b006      	add	sp, #24
 800976a:	bd80      	pop	{r7, pc}

0800976c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b094      	sub	sp, #80	@ 0x50
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009774:	204e      	movs	r0, #78	@ 0x4e
 8009776:	183b      	adds	r3, r7, r0
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	215c      	movs	r1, #92	@ 0x5c
 800977c:	5a52      	ldrh	r2, [r2, r1]
 800977e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2280      	movs	r2, #128	@ 0x80
 8009784:	589b      	ldr	r3, [r3, r2]
 8009786:	2b22      	cmp	r3, #34	@ 0x22
 8009788:	d000      	beq.n	800978c <UART_RxISR_8BIT+0x20>
 800978a:	e0bf      	b.n	800990c <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009792:	214c      	movs	r1, #76	@ 0x4c
 8009794:	187b      	adds	r3, r7, r1
 8009796:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009798:	187b      	adds	r3, r7, r1
 800979a:	881b      	ldrh	r3, [r3, #0]
 800979c:	b2da      	uxtb	r2, r3
 800979e:	183b      	adds	r3, r7, r0
 80097a0:	881b      	ldrh	r3, [r3, #0]
 80097a2:	b2d9      	uxtb	r1, r3
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097a8:	400a      	ands	r2, r1
 80097aa:	b2d2      	uxtb	r2, r2
 80097ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	225a      	movs	r2, #90	@ 0x5a
 80097bc:	5a9b      	ldrh	r3, [r3, r2]
 80097be:	b29b      	uxth	r3, r3
 80097c0:	3b01      	subs	r3, #1
 80097c2:	b299      	uxth	r1, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	225a      	movs	r2, #90	@ 0x5a
 80097c8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	225a      	movs	r2, #90	@ 0x5a
 80097ce:	5a9b      	ldrh	r3, [r3, r2]
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d000      	beq.n	80097d8 <UART_RxISR_8BIT+0x6c>
 80097d6:	e0a1      	b.n	800991c <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097d8:	f3ef 8310 	mrs	r3, PRIMASK
 80097dc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80097de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097e2:	2301      	movs	r3, #1
 80097e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e8:	f383 8810 	msr	PRIMASK, r3
}
 80097ec:	46c0      	nop			@ (mov r8, r8)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	494a      	ldr	r1, [pc, #296]	@ (8009924 <UART_RxISR_8BIT+0x1b8>)
 80097fa:	400a      	ands	r2, r1
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009804:	f383 8810 	msr	PRIMASK, r3
}
 8009808:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800980a:	f3ef 8310 	mrs	r3, PRIMASK
 800980e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009812:	647b      	str	r3, [r7, #68]	@ 0x44
 8009814:	2301      	movs	r3, #1
 8009816:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981a:	f383 8810 	msr	PRIMASK, r3
}
 800981e:	46c0      	nop			@ (mov r8, r8)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	689a      	ldr	r2, [r3, #8]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2101      	movs	r1, #1
 800982c:	438a      	bics	r2, r1
 800982e:	609a      	str	r2, [r3, #8]
 8009830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009832:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009836:	f383 8810 	msr	PRIMASK, r3
}
 800983a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2280      	movs	r2, #128	@ 0x80
 8009840:	2120      	movs	r1, #32
 8009842:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a34      	ldr	r2, [pc, #208]	@ (8009928 <UART_RxISR_8BIT+0x1bc>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d01f      	beq.n	800989a <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	685a      	ldr	r2, [r3, #4]
 8009860:	2380      	movs	r3, #128	@ 0x80
 8009862:	041b      	lsls	r3, r3, #16
 8009864:	4013      	ands	r3, r2
 8009866:	d018      	beq.n	800989a <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009868:	f3ef 8310 	mrs	r3, PRIMASK
 800986c:	61bb      	str	r3, [r7, #24]
  return(result);
 800986e:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009870:	643b      	str	r3, [r7, #64]	@ 0x40
 8009872:	2301      	movs	r3, #1
 8009874:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009876:	69fb      	ldr	r3, [r7, #28]
 8009878:	f383 8810 	msr	PRIMASK, r3
}
 800987c:	46c0      	nop			@ (mov r8, r8)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4928      	ldr	r1, [pc, #160]	@ (800992c <UART_RxISR_8BIT+0x1c0>)
 800988a:	400a      	ands	r2, r1
 800988c:	601a      	str	r2, [r3, #0]
 800988e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009890:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009892:	6a3b      	ldr	r3, [r7, #32]
 8009894:	f383 8810 	msr	PRIMASK, r3
}
 8009898:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d12f      	bne.n	8009902 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098a8:	f3ef 8310 	mrs	r3, PRIMASK
 80098ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80098ae:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098b2:	2301      	movs	r3, #1
 80098b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	f383 8810 	msr	PRIMASK, r3
}
 80098bc:	46c0      	nop			@ (mov r8, r8)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2110      	movs	r1, #16
 80098ca:	438a      	bics	r2, r1
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f383 8810 	msr	PRIMASK, r3
}
 80098d8:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	2210      	movs	r2, #16
 80098e2:	4013      	ands	r3, r2
 80098e4:	2b10      	cmp	r3, #16
 80098e6:	d103      	bne.n	80098f0 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2210      	movs	r2, #16
 80098ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2258      	movs	r2, #88	@ 0x58
 80098f4:	5a9a      	ldrh	r2, [r3, r2]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	0011      	movs	r1, r2
 80098fa:	0018      	movs	r0, r3
 80098fc:	f7fb f9b2 	bl	8004c64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009900:	e00c      	b.n	800991c <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	0018      	movs	r0, r3
 8009906:	f7ff f9a9 	bl	8008c5c <HAL_UART_RxCpltCallback>
}
 800990a:	e007      	b.n	800991c <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	699a      	ldr	r2, [r3, #24]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	2108      	movs	r1, #8
 8009918:	430a      	orrs	r2, r1
 800991a:	619a      	str	r2, [r3, #24]
}
 800991c:	46c0      	nop			@ (mov r8, r8)
 800991e:	46bd      	mov	sp, r7
 8009920:	b014      	add	sp, #80	@ 0x50
 8009922:	bd80      	pop	{r7, pc}
 8009924:	fffffedf 	.word	0xfffffedf
 8009928:	40004800 	.word	0x40004800
 800992c:	fbffffff 	.word	0xfbffffff

08009930 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b094      	sub	sp, #80	@ 0x50
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009938:	204e      	movs	r0, #78	@ 0x4e
 800993a:	183b      	adds	r3, r7, r0
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	215c      	movs	r1, #92	@ 0x5c
 8009940:	5a52      	ldrh	r2, [r2, r1]
 8009942:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2280      	movs	r2, #128	@ 0x80
 8009948:	589b      	ldr	r3, [r3, r2]
 800994a:	2b22      	cmp	r3, #34	@ 0x22
 800994c:	d000      	beq.n	8009950 <UART_RxISR_16BIT+0x20>
 800994e:	e0bf      	b.n	8009ad0 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009956:	214c      	movs	r1, #76	@ 0x4c
 8009958:	187b      	adds	r3, r7, r1
 800995a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009960:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8009962:	187b      	adds	r3, r7, r1
 8009964:	183a      	adds	r2, r7, r0
 8009966:	881b      	ldrh	r3, [r3, #0]
 8009968:	8812      	ldrh	r2, [r2, #0]
 800996a:	4013      	ands	r3, r2
 800996c:	b29a      	uxth	r2, r3
 800996e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009970:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009976:	1c9a      	adds	r2, r3, #2
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	225a      	movs	r2, #90	@ 0x5a
 8009980:	5a9b      	ldrh	r3, [r3, r2]
 8009982:	b29b      	uxth	r3, r3
 8009984:	3b01      	subs	r3, #1
 8009986:	b299      	uxth	r1, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	225a      	movs	r2, #90	@ 0x5a
 800998c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	225a      	movs	r2, #90	@ 0x5a
 8009992:	5a9b      	ldrh	r3, [r3, r2]
 8009994:	b29b      	uxth	r3, r3
 8009996:	2b00      	cmp	r3, #0
 8009998:	d000      	beq.n	800999c <UART_RxISR_16BIT+0x6c>
 800999a:	e0a1      	b.n	8009ae0 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800999c:	f3ef 8310 	mrs	r3, PRIMASK
 80099a0:	623b      	str	r3, [r7, #32]
  return(result);
 80099a2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80099a6:	2301      	movs	r3, #1
 80099a8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	f383 8810 	msr	PRIMASK, r3
}
 80099b0:	46c0      	nop			@ (mov r8, r8)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	494a      	ldr	r1, [pc, #296]	@ (8009ae8 <UART_RxISR_16BIT+0x1b8>)
 80099be:	400a      	ands	r2, r1
 80099c0:	601a      	str	r2, [r3, #0]
 80099c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c8:	f383 8810 	msr	PRIMASK, r3
}
 80099cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099ce:	f3ef 8310 	mrs	r3, PRIMASK
 80099d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80099d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80099d8:	2301      	movs	r3, #1
 80099da:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099de:	f383 8810 	msr	PRIMASK, r3
}
 80099e2:	46c0      	nop			@ (mov r8, r8)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	689a      	ldr	r2, [r3, #8]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2101      	movs	r1, #1
 80099f0:	438a      	bics	r2, r1
 80099f2:	609a      	str	r2, [r3, #8]
 80099f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099f6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fa:	f383 8810 	msr	PRIMASK, r3
}
 80099fe:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2280      	movs	r2, #128	@ 0x80
 8009a04:	2120      	movs	r1, #32
 8009a06:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a34      	ldr	r2, [pc, #208]	@ (8009aec <UART_RxISR_16BIT+0x1bc>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d01f      	beq.n	8009a5e <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	685a      	ldr	r2, [r3, #4]
 8009a24:	2380      	movs	r3, #128	@ 0x80
 8009a26:	041b      	lsls	r3, r3, #16
 8009a28:	4013      	ands	r3, r2
 8009a2a:	d018      	beq.n	8009a5e <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8009a30:	617b      	str	r3, [r7, #20]
  return(result);
 8009a32:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a36:	2301      	movs	r3, #1
 8009a38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a3a:	69bb      	ldr	r3, [r7, #24]
 8009a3c:	f383 8810 	msr	PRIMASK, r3
}
 8009a40:	46c0      	nop			@ (mov r8, r8)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4928      	ldr	r1, [pc, #160]	@ (8009af0 <UART_RxISR_16BIT+0x1c0>)
 8009a4e:	400a      	ands	r2, r1
 8009a50:	601a      	str	r2, [r3, #0]
 8009a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	f383 8810 	msr	PRIMASK, r3
}
 8009a5c:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d12f      	bne.n	8009ac6 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8009a70:	60bb      	str	r3, [r7, #8]
  return(result);
 8009a72:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009a76:	2301      	movs	r3, #1
 8009a78:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f383 8810 	msr	PRIMASK, r3
}
 8009a80:	46c0      	nop			@ (mov r8, r8)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2110      	movs	r1, #16
 8009a8e:	438a      	bics	r2, r1
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	f383 8810 	msr	PRIMASK, r3
}
 8009a9c:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	69db      	ldr	r3, [r3, #28]
 8009aa4:	2210      	movs	r2, #16
 8009aa6:	4013      	ands	r3, r2
 8009aa8:	2b10      	cmp	r3, #16
 8009aaa:	d103      	bne.n	8009ab4 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	2210      	movs	r2, #16
 8009ab2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2258      	movs	r2, #88	@ 0x58
 8009ab8:	5a9a      	ldrh	r2, [r3, r2]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	0011      	movs	r1, r2
 8009abe:	0018      	movs	r0, r3
 8009ac0:	f7fb f8d0 	bl	8004c64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ac4:	e00c      	b.n	8009ae0 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	0018      	movs	r0, r3
 8009aca:	f7ff f8c7 	bl	8008c5c <HAL_UART_RxCpltCallback>
}
 8009ace:	e007      	b.n	8009ae0 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	699a      	ldr	r2, [r3, #24]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2108      	movs	r1, #8
 8009adc:	430a      	orrs	r2, r1
 8009ade:	619a      	str	r2, [r3, #24]
}
 8009ae0:	46c0      	nop			@ (mov r8, r8)
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	b014      	add	sp, #80	@ 0x50
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	fffffedf 	.word	0xfffffedf
 8009aec:	40004800 	.word	0x40004800
 8009af0:	fbffffff 	.word	0xfbffffff

08009af4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009afc:	46c0      	nop			@ (mov r8, r8)
 8009afe:	46bd      	mov	sp, r7
 8009b00:	b002      	add	sp, #8
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b04:	b5b0      	push	{r4, r5, r7, lr}
 8009b06:	b08a      	sub	sp, #40	@ 0x28
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	60b9      	str	r1, [r7, #8]
 8009b0e:	1dbb      	adds	r3, r7, #6
 8009b10:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2280      	movs	r2, #128	@ 0x80
 8009b16:	589b      	ldr	r3, [r3, r2]
 8009b18:	2b20      	cmp	r3, #32
 8009b1a:	d156      	bne.n	8009bca <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d003      	beq.n	8009b2a <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8009b22:	1dbb      	adds	r3, r7, #6
 8009b24:	881b      	ldrh	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e04e      	b.n	8009bcc <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	689a      	ldr	r2, [r3, #8]
 8009b32:	2380      	movs	r3, #128	@ 0x80
 8009b34:	015b      	lsls	r3, r3, #5
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d109      	bne.n	8009b4e <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d105      	bne.n	8009b4e <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2201      	movs	r2, #1
 8009b46:	4013      	ands	r3, r2
 8009b48:	d001      	beq.n	8009b4e <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e03e      	b.n	8009bcc <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2201      	movs	r2, #1
 8009b52:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8009b5a:	2527      	movs	r5, #39	@ 0x27
 8009b5c:	197c      	adds	r4, r7, r5
 8009b5e:	1dbb      	adds	r3, r7, #6
 8009b60:	881a      	ldrh	r2, [r3, #0]
 8009b62:	68b9      	ldr	r1, [r7, #8]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	0018      	movs	r0, r3
 8009b68:	f7ff fc90 	bl	800948c <UART_Start_Receive_IT>
 8009b6c:	0003      	movs	r3, r0
 8009b6e:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009b70:	197b      	adds	r3, r7, r5
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d124      	bne.n	8009bc2 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d11c      	bne.n	8009bba <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2210      	movs	r2, #16
 8009b86:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b88:	f3ef 8310 	mrs	r3, PRIMASK
 8009b8c:	617b      	str	r3, [r7, #20]
  return(result);
 8009b8e:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b90:	623b      	str	r3, [r7, #32]
 8009b92:	2301      	movs	r3, #1
 8009b94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	f383 8810 	msr	PRIMASK, r3
}
 8009b9c:	46c0      	nop			@ (mov r8, r8)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2110      	movs	r1, #16
 8009baa:	430a      	orrs	r2, r1
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	f383 8810 	msr	PRIMASK, r3
}
 8009bb8:	e003      	b.n	8009bc2 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009bba:	2327      	movs	r3, #39	@ 0x27
 8009bbc:	18fb      	adds	r3, r7, r3
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8009bc2:	2327      	movs	r3, #39	@ 0x27
 8009bc4:	18fb      	adds	r3, r7, r3
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	e000      	b.n	8009bcc <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8009bca:	2302      	movs	r3, #2
  }
}
 8009bcc:	0018      	movs	r0, r3
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	b00a      	add	sp, #40	@ 0x28
 8009bd2:	bdb0      	pop	{r4, r5, r7, pc}

08009bd4 <__cvt>:
 8009bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bd6:	001f      	movs	r7, r3
 8009bd8:	2300      	movs	r3, #0
 8009bda:	0016      	movs	r6, r2
 8009bdc:	b08b      	sub	sp, #44	@ 0x2c
 8009bde:	429f      	cmp	r7, r3
 8009be0:	da04      	bge.n	8009bec <__cvt+0x18>
 8009be2:	2180      	movs	r1, #128	@ 0x80
 8009be4:	0609      	lsls	r1, r1, #24
 8009be6:	187b      	adds	r3, r7, r1
 8009be8:	001f      	movs	r7, r3
 8009bea:	232d      	movs	r3, #45	@ 0x2d
 8009bec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009bee:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009bf0:	7013      	strb	r3, [r2, #0]
 8009bf2:	2320      	movs	r3, #32
 8009bf4:	2203      	movs	r2, #3
 8009bf6:	439d      	bics	r5, r3
 8009bf8:	2d46      	cmp	r5, #70	@ 0x46
 8009bfa:	d007      	beq.n	8009c0c <__cvt+0x38>
 8009bfc:	002b      	movs	r3, r5
 8009bfe:	3b45      	subs	r3, #69	@ 0x45
 8009c00:	4259      	negs	r1, r3
 8009c02:	414b      	adcs	r3, r1
 8009c04:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009c06:	3a01      	subs	r2, #1
 8009c08:	18cb      	adds	r3, r1, r3
 8009c0a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c0c:	ab09      	add	r3, sp, #36	@ 0x24
 8009c0e:	9304      	str	r3, [sp, #16]
 8009c10:	ab08      	add	r3, sp, #32
 8009c12:	9303      	str	r3, [sp, #12]
 8009c14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c16:	9200      	str	r2, [sp, #0]
 8009c18:	9302      	str	r3, [sp, #8]
 8009c1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c1c:	0032      	movs	r2, r6
 8009c1e:	9301      	str	r3, [sp, #4]
 8009c20:	003b      	movs	r3, r7
 8009c22:	f000 fe69 	bl	800a8f8 <_dtoa_r>
 8009c26:	0004      	movs	r4, r0
 8009c28:	2d47      	cmp	r5, #71	@ 0x47
 8009c2a:	d11b      	bne.n	8009c64 <__cvt+0x90>
 8009c2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c2e:	07db      	lsls	r3, r3, #31
 8009c30:	d511      	bpl.n	8009c56 <__cvt+0x82>
 8009c32:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c34:	18c3      	adds	r3, r0, r3
 8009c36:	9307      	str	r3, [sp, #28]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	0030      	movs	r0, r6
 8009c3e:	0039      	movs	r1, r7
 8009c40:	f7f6 fc04 	bl	800044c <__aeabi_dcmpeq>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d001      	beq.n	8009c4c <__cvt+0x78>
 8009c48:	9b07      	ldr	r3, [sp, #28]
 8009c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c4c:	2230      	movs	r2, #48	@ 0x30
 8009c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c50:	9907      	ldr	r1, [sp, #28]
 8009c52:	428b      	cmp	r3, r1
 8009c54:	d320      	bcc.n	8009c98 <__cvt+0xc4>
 8009c56:	0020      	movs	r0, r4
 8009c58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009c5c:	1b1b      	subs	r3, r3, r4
 8009c5e:	6013      	str	r3, [r2, #0]
 8009c60:	b00b      	add	sp, #44	@ 0x2c
 8009c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c66:	18c3      	adds	r3, r0, r3
 8009c68:	9307      	str	r3, [sp, #28]
 8009c6a:	2d46      	cmp	r5, #70	@ 0x46
 8009c6c:	d1e4      	bne.n	8009c38 <__cvt+0x64>
 8009c6e:	7803      	ldrb	r3, [r0, #0]
 8009c70:	2b30      	cmp	r3, #48	@ 0x30
 8009c72:	d10c      	bne.n	8009c8e <__cvt+0xba>
 8009c74:	2200      	movs	r2, #0
 8009c76:	2300      	movs	r3, #0
 8009c78:	0030      	movs	r0, r6
 8009c7a:	0039      	movs	r1, r7
 8009c7c:	f7f6 fbe6 	bl	800044c <__aeabi_dcmpeq>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d104      	bne.n	8009c8e <__cvt+0xba>
 8009c84:	2301      	movs	r3, #1
 8009c86:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009c88:	1a9b      	subs	r3, r3, r2
 8009c8a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009c8c:	6013      	str	r3, [r2, #0]
 8009c8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c90:	9a07      	ldr	r2, [sp, #28]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	18d3      	adds	r3, r2, r3
 8009c96:	e7ce      	b.n	8009c36 <__cvt+0x62>
 8009c98:	1c59      	adds	r1, r3, #1
 8009c9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c9c:	701a      	strb	r2, [r3, #0]
 8009c9e:	e7d6      	b.n	8009c4e <__cvt+0x7a>

08009ca0 <__exponent>:
 8009ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ca2:	232b      	movs	r3, #43	@ 0x2b
 8009ca4:	0005      	movs	r5, r0
 8009ca6:	000c      	movs	r4, r1
 8009ca8:	b085      	sub	sp, #20
 8009caa:	7002      	strb	r2, [r0, #0]
 8009cac:	2900      	cmp	r1, #0
 8009cae:	da01      	bge.n	8009cb4 <__exponent+0x14>
 8009cb0:	424c      	negs	r4, r1
 8009cb2:	3302      	adds	r3, #2
 8009cb4:	706b      	strb	r3, [r5, #1]
 8009cb6:	2c09      	cmp	r4, #9
 8009cb8:	dd2c      	ble.n	8009d14 <__exponent+0x74>
 8009cba:	ab02      	add	r3, sp, #8
 8009cbc:	1dde      	adds	r6, r3, #7
 8009cbe:	0020      	movs	r0, r4
 8009cc0:	210a      	movs	r1, #10
 8009cc2:	f7f6 fbad 	bl	8000420 <__aeabi_idivmod>
 8009cc6:	0037      	movs	r7, r6
 8009cc8:	3130      	adds	r1, #48	@ 0x30
 8009cca:	3e01      	subs	r6, #1
 8009ccc:	0020      	movs	r0, r4
 8009cce:	7031      	strb	r1, [r6, #0]
 8009cd0:	210a      	movs	r1, #10
 8009cd2:	9401      	str	r4, [sp, #4]
 8009cd4:	f7f6 fabe 	bl	8000254 <__divsi3>
 8009cd8:	9b01      	ldr	r3, [sp, #4]
 8009cda:	0004      	movs	r4, r0
 8009cdc:	2b63      	cmp	r3, #99	@ 0x63
 8009cde:	dcee      	bgt.n	8009cbe <__exponent+0x1e>
 8009ce0:	1eba      	subs	r2, r7, #2
 8009ce2:	1ca8      	adds	r0, r5, #2
 8009ce4:	0001      	movs	r1, r0
 8009ce6:	0013      	movs	r3, r2
 8009ce8:	3430      	adds	r4, #48	@ 0x30
 8009cea:	7014      	strb	r4, [r2, #0]
 8009cec:	ac02      	add	r4, sp, #8
 8009cee:	3407      	adds	r4, #7
 8009cf0:	429c      	cmp	r4, r3
 8009cf2:	d80a      	bhi.n	8009d0a <__exponent+0x6a>
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	42a2      	cmp	r2, r4
 8009cf8:	d803      	bhi.n	8009d02 <__exponent+0x62>
 8009cfa:	3309      	adds	r3, #9
 8009cfc:	aa02      	add	r2, sp, #8
 8009cfe:	189b      	adds	r3, r3, r2
 8009d00:	1bdb      	subs	r3, r3, r7
 8009d02:	18c0      	adds	r0, r0, r3
 8009d04:	1b40      	subs	r0, r0, r5
 8009d06:	b005      	add	sp, #20
 8009d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d0a:	781c      	ldrb	r4, [r3, #0]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	700c      	strb	r4, [r1, #0]
 8009d10:	3101      	adds	r1, #1
 8009d12:	e7eb      	b.n	8009cec <__exponent+0x4c>
 8009d14:	2330      	movs	r3, #48	@ 0x30
 8009d16:	18e4      	adds	r4, r4, r3
 8009d18:	70ab      	strb	r3, [r5, #2]
 8009d1a:	1d28      	adds	r0, r5, #4
 8009d1c:	70ec      	strb	r4, [r5, #3]
 8009d1e:	e7f1      	b.n	8009d04 <__exponent+0x64>

08009d20 <_printf_float>:
 8009d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d22:	b097      	sub	sp, #92	@ 0x5c
 8009d24:	000d      	movs	r5, r1
 8009d26:	920a      	str	r2, [sp, #40]	@ 0x28
 8009d28:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8009d2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d2c:	9009      	str	r0, [sp, #36]	@ 0x24
 8009d2e:	f000 fccb 	bl	800a6c8 <_localeconv_r>
 8009d32:	6803      	ldr	r3, [r0, #0]
 8009d34:	0018      	movs	r0, r3
 8009d36:	930d      	str	r3, [sp, #52]	@ 0x34
 8009d38:	f7f6 f9e6 	bl	8000108 <strlen>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009d40:	9314      	str	r3, [sp, #80]	@ 0x50
 8009d42:	7e2b      	ldrb	r3, [r5, #24]
 8009d44:	2207      	movs	r2, #7
 8009d46:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d48:	682b      	ldr	r3, [r5, #0]
 8009d4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d4c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	05c9      	lsls	r1, r1, #23
 8009d52:	d545      	bpl.n	8009de0 <_printf_float+0xc0>
 8009d54:	189b      	adds	r3, r3, r2
 8009d56:	4393      	bics	r3, r2
 8009d58:	001a      	movs	r2, r3
 8009d5a:	3208      	adds	r2, #8
 8009d5c:	6022      	str	r2, [r4, #0]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	681e      	ldr	r6, [r3, #0]
 8009d62:	685f      	ldr	r7, [r3, #4]
 8009d64:	007b      	lsls	r3, r7, #1
 8009d66:	085b      	lsrs	r3, r3, #1
 8009d68:	9311      	str	r3, [sp, #68]	@ 0x44
 8009d6a:	9610      	str	r6, [sp, #64]	@ 0x40
 8009d6c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009d6e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009d70:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009d72:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009d74:	4ba7      	ldr	r3, [pc, #668]	@ (800a014 <_printf_float+0x2f4>)
 8009d76:	4252      	negs	r2, r2
 8009d78:	f7f8 fb08 	bl	800238c <__aeabi_dcmpun>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d131      	bne.n	8009de4 <_printf_float+0xc4>
 8009d80:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009d82:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009d84:	2201      	movs	r2, #1
 8009d86:	4ba3      	ldr	r3, [pc, #652]	@ (800a014 <_printf_float+0x2f4>)
 8009d88:	4252      	negs	r2, r2
 8009d8a:	f7f6 fb6f 	bl	800046c <__aeabi_dcmple>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d128      	bne.n	8009de4 <_printf_float+0xc4>
 8009d92:	2200      	movs	r2, #0
 8009d94:	2300      	movs	r3, #0
 8009d96:	0030      	movs	r0, r6
 8009d98:	0039      	movs	r1, r7
 8009d9a:	f7f6 fb5d 	bl	8000458 <__aeabi_dcmplt>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d003      	beq.n	8009daa <_printf_float+0x8a>
 8009da2:	002b      	movs	r3, r5
 8009da4:	222d      	movs	r2, #45	@ 0x2d
 8009da6:	3343      	adds	r3, #67	@ 0x43
 8009da8:	701a      	strb	r2, [r3, #0]
 8009daa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dac:	4f9a      	ldr	r7, [pc, #616]	@ (800a018 <_printf_float+0x2f8>)
 8009dae:	2b47      	cmp	r3, #71	@ 0x47
 8009db0:	d900      	bls.n	8009db4 <_printf_float+0x94>
 8009db2:	4f9a      	ldr	r7, [pc, #616]	@ (800a01c <_printf_float+0x2fc>)
 8009db4:	2303      	movs	r3, #3
 8009db6:	2400      	movs	r4, #0
 8009db8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dba:	612b      	str	r3, [r5, #16]
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	439a      	bics	r2, r3
 8009dc0:	602a      	str	r2, [r5, #0]
 8009dc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dc4:	0029      	movs	r1, r5
 8009dc6:	9300      	str	r3, [sp, #0]
 8009dc8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dcc:	aa15      	add	r2, sp, #84	@ 0x54
 8009dce:	f000 f9e5 	bl	800a19c <_printf_common>
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d000      	beq.n	8009dd8 <_printf_float+0xb8>
 8009dd6:	e09f      	b.n	8009f18 <_printf_float+0x1f8>
 8009dd8:	2001      	movs	r0, #1
 8009dda:	4240      	negs	r0, r0
 8009ddc:	b017      	add	sp, #92	@ 0x5c
 8009dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009de0:	3307      	adds	r3, #7
 8009de2:	e7b8      	b.n	8009d56 <_printf_float+0x36>
 8009de4:	0032      	movs	r2, r6
 8009de6:	003b      	movs	r3, r7
 8009de8:	0030      	movs	r0, r6
 8009dea:	0039      	movs	r1, r7
 8009dec:	f7f8 face 	bl	800238c <__aeabi_dcmpun>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d00b      	beq.n	8009e0c <_printf_float+0xec>
 8009df4:	2f00      	cmp	r7, #0
 8009df6:	da03      	bge.n	8009e00 <_printf_float+0xe0>
 8009df8:	002b      	movs	r3, r5
 8009dfa:	222d      	movs	r2, #45	@ 0x2d
 8009dfc:	3343      	adds	r3, #67	@ 0x43
 8009dfe:	701a      	strb	r2, [r3, #0]
 8009e00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e02:	4f87      	ldr	r7, [pc, #540]	@ (800a020 <_printf_float+0x300>)
 8009e04:	2b47      	cmp	r3, #71	@ 0x47
 8009e06:	d9d5      	bls.n	8009db4 <_printf_float+0x94>
 8009e08:	4f86      	ldr	r7, [pc, #536]	@ (800a024 <_printf_float+0x304>)
 8009e0a:	e7d3      	b.n	8009db4 <_printf_float+0x94>
 8009e0c:	2220      	movs	r2, #32
 8009e0e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009e10:	686b      	ldr	r3, [r5, #4]
 8009e12:	4394      	bics	r4, r2
 8009e14:	1c5a      	adds	r2, r3, #1
 8009e16:	d146      	bne.n	8009ea6 <_printf_float+0x186>
 8009e18:	3307      	adds	r3, #7
 8009e1a:	606b      	str	r3, [r5, #4]
 8009e1c:	2380      	movs	r3, #128	@ 0x80
 8009e1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e20:	00db      	lsls	r3, r3, #3
 8009e22:	4313      	orrs	r3, r2
 8009e24:	2200      	movs	r2, #0
 8009e26:	602b      	str	r3, [r5, #0]
 8009e28:	9206      	str	r2, [sp, #24]
 8009e2a:	aa14      	add	r2, sp, #80	@ 0x50
 8009e2c:	9205      	str	r2, [sp, #20]
 8009e2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009e30:	a90a      	add	r1, sp, #40	@ 0x28
 8009e32:	9204      	str	r2, [sp, #16]
 8009e34:	aa13      	add	r2, sp, #76	@ 0x4c
 8009e36:	9203      	str	r2, [sp, #12]
 8009e38:	2223      	movs	r2, #35	@ 0x23
 8009e3a:	1852      	adds	r2, r2, r1
 8009e3c:	9202      	str	r2, [sp, #8]
 8009e3e:	9301      	str	r3, [sp, #4]
 8009e40:	686b      	ldr	r3, [r5, #4]
 8009e42:	0032      	movs	r2, r6
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e48:	003b      	movs	r3, r7
 8009e4a:	f7ff fec3 	bl	8009bd4 <__cvt>
 8009e4e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e50:	0007      	movs	r7, r0
 8009e52:	2c47      	cmp	r4, #71	@ 0x47
 8009e54:	d12d      	bne.n	8009eb2 <_printf_float+0x192>
 8009e56:	1cd3      	adds	r3, r2, #3
 8009e58:	db02      	blt.n	8009e60 <_printf_float+0x140>
 8009e5a:	686b      	ldr	r3, [r5, #4]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	dd48      	ble.n	8009ef2 <_printf_float+0x1d2>
 8009e60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e62:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e64:	3b02      	subs	r3, #2
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e6a:	0028      	movs	r0, r5
 8009e6c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009e6e:	3901      	subs	r1, #1
 8009e70:	3050      	adds	r0, #80	@ 0x50
 8009e72:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009e74:	f7ff ff14 	bl	8009ca0 <__exponent>
 8009e78:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009e7a:	0004      	movs	r4, r0
 8009e7c:	1813      	adds	r3, r2, r0
 8009e7e:	612b      	str	r3, [r5, #16]
 8009e80:	2a01      	cmp	r2, #1
 8009e82:	dc02      	bgt.n	8009e8a <_printf_float+0x16a>
 8009e84:	682a      	ldr	r2, [r5, #0]
 8009e86:	07d2      	lsls	r2, r2, #31
 8009e88:	d501      	bpl.n	8009e8e <_printf_float+0x16e>
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	612b      	str	r3, [r5, #16]
 8009e8e:	2323      	movs	r3, #35	@ 0x23
 8009e90:	aa0a      	add	r2, sp, #40	@ 0x28
 8009e92:	189b      	adds	r3, r3, r2
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d100      	bne.n	8009e9c <_printf_float+0x17c>
 8009e9a:	e792      	b.n	8009dc2 <_printf_float+0xa2>
 8009e9c:	002b      	movs	r3, r5
 8009e9e:	222d      	movs	r2, #45	@ 0x2d
 8009ea0:	3343      	adds	r3, #67	@ 0x43
 8009ea2:	701a      	strb	r2, [r3, #0]
 8009ea4:	e78d      	b.n	8009dc2 <_printf_float+0xa2>
 8009ea6:	2c47      	cmp	r4, #71	@ 0x47
 8009ea8:	d1b8      	bne.n	8009e1c <_printf_float+0xfc>
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1b6      	bne.n	8009e1c <_printf_float+0xfc>
 8009eae:	3301      	adds	r3, #1
 8009eb0:	e7b3      	b.n	8009e1a <_printf_float+0xfa>
 8009eb2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eb4:	0011      	movs	r1, r2
 8009eb6:	2b65      	cmp	r3, #101	@ 0x65
 8009eb8:	d9d7      	bls.n	8009e6a <_printf_float+0x14a>
 8009eba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ebc:	2b66      	cmp	r3, #102	@ 0x66
 8009ebe:	d11a      	bne.n	8009ef6 <_printf_float+0x1d6>
 8009ec0:	686b      	ldr	r3, [r5, #4]
 8009ec2:	2a00      	cmp	r2, #0
 8009ec4:	dd09      	ble.n	8009eda <_printf_float+0x1ba>
 8009ec6:	612a      	str	r2, [r5, #16]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d102      	bne.n	8009ed2 <_printf_float+0x1b2>
 8009ecc:	6829      	ldr	r1, [r5, #0]
 8009ece:	07c9      	lsls	r1, r1, #31
 8009ed0:	d50b      	bpl.n	8009eea <_printf_float+0x1ca>
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	189b      	adds	r3, r3, r2
 8009ed6:	612b      	str	r3, [r5, #16]
 8009ed8:	e007      	b.n	8009eea <_printf_float+0x1ca>
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d103      	bne.n	8009ee6 <_printf_float+0x1c6>
 8009ede:	2201      	movs	r2, #1
 8009ee0:	6829      	ldr	r1, [r5, #0]
 8009ee2:	4211      	tst	r1, r2
 8009ee4:	d000      	beq.n	8009ee8 <_printf_float+0x1c8>
 8009ee6:	1c9a      	adds	r2, r3, #2
 8009ee8:	612a      	str	r2, [r5, #16]
 8009eea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009eec:	2400      	movs	r4, #0
 8009eee:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009ef0:	e7cd      	b.n	8009e8e <_printf_float+0x16e>
 8009ef2:	2367      	movs	r3, #103	@ 0x67
 8009ef4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ef6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009ef8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009efa:	4299      	cmp	r1, r3
 8009efc:	db06      	blt.n	8009f0c <_printf_float+0x1ec>
 8009efe:	682b      	ldr	r3, [r5, #0]
 8009f00:	6129      	str	r1, [r5, #16]
 8009f02:	07db      	lsls	r3, r3, #31
 8009f04:	d5f1      	bpl.n	8009eea <_printf_float+0x1ca>
 8009f06:	3101      	adds	r1, #1
 8009f08:	6129      	str	r1, [r5, #16]
 8009f0a:	e7ee      	b.n	8009eea <_printf_float+0x1ca>
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	2900      	cmp	r1, #0
 8009f10:	dce0      	bgt.n	8009ed4 <_printf_float+0x1b4>
 8009f12:	1892      	adds	r2, r2, r2
 8009f14:	1a52      	subs	r2, r2, r1
 8009f16:	e7dd      	b.n	8009ed4 <_printf_float+0x1b4>
 8009f18:	682a      	ldr	r2, [r5, #0]
 8009f1a:	0553      	lsls	r3, r2, #21
 8009f1c:	d408      	bmi.n	8009f30 <_printf_float+0x210>
 8009f1e:	692b      	ldr	r3, [r5, #16]
 8009f20:	003a      	movs	r2, r7
 8009f22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f24:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f26:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f28:	47a0      	blx	r4
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	d129      	bne.n	8009f82 <_printf_float+0x262>
 8009f2e:	e753      	b.n	8009dd8 <_printf_float+0xb8>
 8009f30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f32:	2b65      	cmp	r3, #101	@ 0x65
 8009f34:	d800      	bhi.n	8009f38 <_printf_float+0x218>
 8009f36:	e0da      	b.n	800a0ee <_printf_float+0x3ce>
 8009f38:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009f3a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	2300      	movs	r3, #0
 8009f40:	f7f6 fa84 	bl	800044c <__aeabi_dcmpeq>
 8009f44:	2800      	cmp	r0, #0
 8009f46:	d033      	beq.n	8009fb0 <_printf_float+0x290>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	4a37      	ldr	r2, [pc, #220]	@ (800a028 <_printf_float+0x308>)
 8009f4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f50:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f52:	47a0      	blx	r4
 8009f54:	3001      	adds	r0, #1
 8009f56:	d100      	bne.n	8009f5a <_printf_float+0x23a>
 8009f58:	e73e      	b.n	8009dd8 <_printf_float+0xb8>
 8009f5a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009f5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f5e:	42b3      	cmp	r3, r6
 8009f60:	db02      	blt.n	8009f68 <_printf_float+0x248>
 8009f62:	682b      	ldr	r3, [r5, #0]
 8009f64:	07db      	lsls	r3, r3, #31
 8009f66:	d50c      	bpl.n	8009f82 <_printf_float+0x262>
 8009f68:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f72:	47a0      	blx	r4
 8009f74:	2400      	movs	r4, #0
 8009f76:	3001      	adds	r0, #1
 8009f78:	d100      	bne.n	8009f7c <_printf_float+0x25c>
 8009f7a:	e72d      	b.n	8009dd8 <_printf_float+0xb8>
 8009f7c:	1e73      	subs	r3, r6, #1
 8009f7e:	42a3      	cmp	r3, r4
 8009f80:	dc0a      	bgt.n	8009f98 <_printf_float+0x278>
 8009f82:	682b      	ldr	r3, [r5, #0]
 8009f84:	079b      	lsls	r3, r3, #30
 8009f86:	d500      	bpl.n	8009f8a <_printf_float+0x26a>
 8009f88:	e105      	b.n	800a196 <_printf_float+0x476>
 8009f8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009f8c:	68e8      	ldr	r0, [r5, #12]
 8009f8e:	4298      	cmp	r0, r3
 8009f90:	db00      	blt.n	8009f94 <_printf_float+0x274>
 8009f92:	e723      	b.n	8009ddc <_printf_float+0xbc>
 8009f94:	0018      	movs	r0, r3
 8009f96:	e721      	b.n	8009ddc <_printf_float+0xbc>
 8009f98:	002a      	movs	r2, r5
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fa0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009fa2:	321a      	adds	r2, #26
 8009fa4:	47b8      	blx	r7
 8009fa6:	3001      	adds	r0, #1
 8009fa8:	d100      	bne.n	8009fac <_printf_float+0x28c>
 8009faa:	e715      	b.n	8009dd8 <_printf_float+0xb8>
 8009fac:	3401      	adds	r4, #1
 8009fae:	e7e5      	b.n	8009f7c <_printf_float+0x25c>
 8009fb0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	dc3a      	bgt.n	800a02c <_printf_float+0x30c>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	4a1b      	ldr	r2, [pc, #108]	@ (800a028 <_printf_float+0x308>)
 8009fba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009fbc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fbe:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009fc0:	47a0      	blx	r4
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	d100      	bne.n	8009fc8 <_printf_float+0x2a8>
 8009fc6:	e707      	b.n	8009dd8 <_printf_float+0xb8>
 8009fc8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009fca:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fcc:	4333      	orrs	r3, r6
 8009fce:	d102      	bne.n	8009fd6 <_printf_float+0x2b6>
 8009fd0:	682b      	ldr	r3, [r5, #0]
 8009fd2:	07db      	lsls	r3, r3, #31
 8009fd4:	d5d5      	bpl.n	8009f82 <_printf_float+0x262>
 8009fd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009fda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009fdc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fde:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009fe0:	47a0      	blx	r4
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	d100      	bne.n	8009fea <_printf_float+0x2ca>
 8009fe8:	e6f6      	b.n	8009dd8 <_printf_float+0xb8>
 8009fea:	930c      	str	r3, [sp, #48]	@ 0x30
 8009fec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009ff0:	425b      	negs	r3, r3
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	dc01      	bgt.n	8009ffa <_printf_float+0x2da>
 8009ff6:	0033      	movs	r3, r6
 8009ff8:	e792      	b.n	8009f20 <_printf_float+0x200>
 8009ffa:	002a      	movs	r2, r5
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a000:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a002:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a004:	321a      	adds	r2, #26
 800a006:	47a0      	blx	r4
 800a008:	3001      	adds	r0, #1
 800a00a:	d100      	bne.n	800a00e <_printf_float+0x2ee>
 800a00c:	e6e4      	b.n	8009dd8 <_printf_float+0xb8>
 800a00e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a010:	3301      	adds	r3, #1
 800a012:	e7ea      	b.n	8009fea <_printf_float+0x2ca>
 800a014:	7fefffff 	.word	0x7fefffff
 800a018:	0800c874 	.word	0x0800c874
 800a01c:	0800c878 	.word	0x0800c878
 800a020:	0800c87c 	.word	0x0800c87c
 800a024:	0800c880 	.word	0x0800c880
 800a028:	0800c884 	.word	0x0800c884
 800a02c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a02e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a030:	930c      	str	r3, [sp, #48]	@ 0x30
 800a032:	429e      	cmp	r6, r3
 800a034:	dd00      	ble.n	800a038 <_printf_float+0x318>
 800a036:	001e      	movs	r6, r3
 800a038:	2e00      	cmp	r6, #0
 800a03a:	dc31      	bgt.n	800a0a0 <_printf_float+0x380>
 800a03c:	43f3      	mvns	r3, r6
 800a03e:	2400      	movs	r4, #0
 800a040:	17db      	asrs	r3, r3, #31
 800a042:	4033      	ands	r3, r6
 800a044:	930e      	str	r3, [sp, #56]	@ 0x38
 800a046:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a048:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a04a:	1af3      	subs	r3, r6, r3
 800a04c:	42a3      	cmp	r3, r4
 800a04e:	dc30      	bgt.n	800a0b2 <_printf_float+0x392>
 800a050:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a052:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a054:	429a      	cmp	r2, r3
 800a056:	dc38      	bgt.n	800a0ca <_printf_float+0x3aa>
 800a058:	682b      	ldr	r3, [r5, #0]
 800a05a:	07db      	lsls	r3, r3, #31
 800a05c:	d435      	bmi.n	800a0ca <_printf_float+0x3aa>
 800a05e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a062:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a064:	1b9b      	subs	r3, r3, r6
 800a066:	1b14      	subs	r4, r2, r4
 800a068:	429c      	cmp	r4, r3
 800a06a:	dd00      	ble.n	800a06e <_printf_float+0x34e>
 800a06c:	001c      	movs	r4, r3
 800a06e:	2c00      	cmp	r4, #0
 800a070:	dc34      	bgt.n	800a0dc <_printf_float+0x3bc>
 800a072:	43e3      	mvns	r3, r4
 800a074:	2600      	movs	r6, #0
 800a076:	17db      	asrs	r3, r3, #31
 800a078:	401c      	ands	r4, r3
 800a07a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a07c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a07e:	1ad3      	subs	r3, r2, r3
 800a080:	1b1b      	subs	r3, r3, r4
 800a082:	42b3      	cmp	r3, r6
 800a084:	dc00      	bgt.n	800a088 <_printf_float+0x368>
 800a086:	e77c      	b.n	8009f82 <_printf_float+0x262>
 800a088:	002a      	movs	r2, r5
 800a08a:	2301      	movs	r3, #1
 800a08c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a08e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a090:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a092:	321a      	adds	r2, #26
 800a094:	47b8      	blx	r7
 800a096:	3001      	adds	r0, #1
 800a098:	d100      	bne.n	800a09c <_printf_float+0x37c>
 800a09a:	e69d      	b.n	8009dd8 <_printf_float+0xb8>
 800a09c:	3601      	adds	r6, #1
 800a09e:	e7ec      	b.n	800a07a <_printf_float+0x35a>
 800a0a0:	0033      	movs	r3, r6
 800a0a2:	003a      	movs	r2, r7
 800a0a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0a8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a0aa:	47a0      	blx	r4
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d1c5      	bne.n	800a03c <_printf_float+0x31c>
 800a0b0:	e692      	b.n	8009dd8 <_printf_float+0xb8>
 800a0b2:	002a      	movs	r2, r5
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0ba:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0bc:	321a      	adds	r2, #26
 800a0be:	47b0      	blx	r6
 800a0c0:	3001      	adds	r0, #1
 800a0c2:	d100      	bne.n	800a0c6 <_printf_float+0x3a6>
 800a0c4:	e688      	b.n	8009dd8 <_printf_float+0xb8>
 800a0c6:	3401      	adds	r4, #1
 800a0c8:	e7bd      	b.n	800a046 <_printf_float+0x326>
 800a0ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0d2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a0d4:	47a0      	blx	r4
 800a0d6:	3001      	adds	r0, #1
 800a0d8:	d1c1      	bne.n	800a05e <_printf_float+0x33e>
 800a0da:	e67d      	b.n	8009dd8 <_printf_float+0xb8>
 800a0dc:	19ba      	adds	r2, r7, r6
 800a0de:	0023      	movs	r3, r4
 800a0e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a0e6:	47b0      	blx	r6
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	d1c2      	bne.n	800a072 <_printf_float+0x352>
 800a0ec:	e674      	b.n	8009dd8 <_printf_float+0xb8>
 800a0ee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	dc02      	bgt.n	800a0fc <_printf_float+0x3dc>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	421a      	tst	r2, r3
 800a0fa:	d039      	beq.n	800a170 <_printf_float+0x450>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	003a      	movs	r2, r7
 800a100:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a104:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a106:	47b0      	blx	r6
 800a108:	3001      	adds	r0, #1
 800a10a:	d100      	bne.n	800a10e <_printf_float+0x3ee>
 800a10c:	e664      	b.n	8009dd8 <_printf_float+0xb8>
 800a10e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a110:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a112:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a114:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a116:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a118:	47b0      	blx	r6
 800a11a:	3001      	adds	r0, #1
 800a11c:	d100      	bne.n	800a120 <_printf_float+0x400>
 800a11e:	e65b      	b.n	8009dd8 <_printf_float+0xb8>
 800a120:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a122:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a126:	2200      	movs	r2, #0
 800a128:	3b01      	subs	r3, #1
 800a12a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a12c:	2300      	movs	r3, #0
 800a12e:	f7f6 f98d 	bl	800044c <__aeabi_dcmpeq>
 800a132:	2800      	cmp	r0, #0
 800a134:	d11a      	bne.n	800a16c <_printf_float+0x44c>
 800a136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a138:	1c7a      	adds	r2, r7, #1
 800a13a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a13c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a13e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a140:	47b0      	blx	r6
 800a142:	3001      	adds	r0, #1
 800a144:	d10e      	bne.n	800a164 <_printf_float+0x444>
 800a146:	e647      	b.n	8009dd8 <_printf_float+0xb8>
 800a148:	002a      	movs	r2, r5
 800a14a:	2301      	movs	r3, #1
 800a14c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a14e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a150:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a152:	321a      	adds	r2, #26
 800a154:	47b8      	blx	r7
 800a156:	3001      	adds	r0, #1
 800a158:	d100      	bne.n	800a15c <_printf_float+0x43c>
 800a15a:	e63d      	b.n	8009dd8 <_printf_float+0xb8>
 800a15c:	3601      	adds	r6, #1
 800a15e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a160:	429e      	cmp	r6, r3
 800a162:	dbf1      	blt.n	800a148 <_printf_float+0x428>
 800a164:	002a      	movs	r2, r5
 800a166:	0023      	movs	r3, r4
 800a168:	3250      	adds	r2, #80	@ 0x50
 800a16a:	e6da      	b.n	8009f22 <_printf_float+0x202>
 800a16c:	2600      	movs	r6, #0
 800a16e:	e7f6      	b.n	800a15e <_printf_float+0x43e>
 800a170:	003a      	movs	r2, r7
 800a172:	e7e2      	b.n	800a13a <_printf_float+0x41a>
 800a174:	002a      	movs	r2, r5
 800a176:	2301      	movs	r3, #1
 800a178:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a17a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a17c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a17e:	3219      	adds	r2, #25
 800a180:	47b0      	blx	r6
 800a182:	3001      	adds	r0, #1
 800a184:	d100      	bne.n	800a188 <_printf_float+0x468>
 800a186:	e627      	b.n	8009dd8 <_printf_float+0xb8>
 800a188:	3401      	adds	r4, #1
 800a18a:	68eb      	ldr	r3, [r5, #12]
 800a18c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a18e:	1a9b      	subs	r3, r3, r2
 800a190:	42a3      	cmp	r3, r4
 800a192:	dcef      	bgt.n	800a174 <_printf_float+0x454>
 800a194:	e6f9      	b.n	8009f8a <_printf_float+0x26a>
 800a196:	2400      	movs	r4, #0
 800a198:	e7f7      	b.n	800a18a <_printf_float+0x46a>
 800a19a:	46c0      	nop			@ (mov r8, r8)

0800a19c <_printf_common>:
 800a19c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a19e:	0016      	movs	r6, r2
 800a1a0:	9301      	str	r3, [sp, #4]
 800a1a2:	688a      	ldr	r2, [r1, #8]
 800a1a4:	690b      	ldr	r3, [r1, #16]
 800a1a6:	000c      	movs	r4, r1
 800a1a8:	9000      	str	r0, [sp, #0]
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	da00      	bge.n	800a1b0 <_printf_common+0x14>
 800a1ae:	0013      	movs	r3, r2
 800a1b0:	0022      	movs	r2, r4
 800a1b2:	6033      	str	r3, [r6, #0]
 800a1b4:	3243      	adds	r2, #67	@ 0x43
 800a1b6:	7812      	ldrb	r2, [r2, #0]
 800a1b8:	2a00      	cmp	r2, #0
 800a1ba:	d001      	beq.n	800a1c0 <_printf_common+0x24>
 800a1bc:	3301      	adds	r3, #1
 800a1be:	6033      	str	r3, [r6, #0]
 800a1c0:	6823      	ldr	r3, [r4, #0]
 800a1c2:	069b      	lsls	r3, r3, #26
 800a1c4:	d502      	bpl.n	800a1cc <_printf_common+0x30>
 800a1c6:	6833      	ldr	r3, [r6, #0]
 800a1c8:	3302      	adds	r3, #2
 800a1ca:	6033      	str	r3, [r6, #0]
 800a1cc:	6822      	ldr	r2, [r4, #0]
 800a1ce:	2306      	movs	r3, #6
 800a1d0:	0015      	movs	r5, r2
 800a1d2:	401d      	ands	r5, r3
 800a1d4:	421a      	tst	r2, r3
 800a1d6:	d027      	beq.n	800a228 <_printf_common+0x8c>
 800a1d8:	0023      	movs	r3, r4
 800a1da:	3343      	adds	r3, #67	@ 0x43
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	1e5a      	subs	r2, r3, #1
 800a1e0:	4193      	sbcs	r3, r2
 800a1e2:	6822      	ldr	r2, [r4, #0]
 800a1e4:	0692      	lsls	r2, r2, #26
 800a1e6:	d430      	bmi.n	800a24a <_printf_common+0xae>
 800a1e8:	0022      	movs	r2, r4
 800a1ea:	9901      	ldr	r1, [sp, #4]
 800a1ec:	9800      	ldr	r0, [sp, #0]
 800a1ee:	9d08      	ldr	r5, [sp, #32]
 800a1f0:	3243      	adds	r2, #67	@ 0x43
 800a1f2:	47a8      	blx	r5
 800a1f4:	3001      	adds	r0, #1
 800a1f6:	d025      	beq.n	800a244 <_printf_common+0xa8>
 800a1f8:	2206      	movs	r2, #6
 800a1fa:	6823      	ldr	r3, [r4, #0]
 800a1fc:	2500      	movs	r5, #0
 800a1fe:	4013      	ands	r3, r2
 800a200:	2b04      	cmp	r3, #4
 800a202:	d105      	bne.n	800a210 <_printf_common+0x74>
 800a204:	6833      	ldr	r3, [r6, #0]
 800a206:	68e5      	ldr	r5, [r4, #12]
 800a208:	1aed      	subs	r5, r5, r3
 800a20a:	43eb      	mvns	r3, r5
 800a20c:	17db      	asrs	r3, r3, #31
 800a20e:	401d      	ands	r5, r3
 800a210:	68a3      	ldr	r3, [r4, #8]
 800a212:	6922      	ldr	r2, [r4, #16]
 800a214:	4293      	cmp	r3, r2
 800a216:	dd01      	ble.n	800a21c <_printf_common+0x80>
 800a218:	1a9b      	subs	r3, r3, r2
 800a21a:	18ed      	adds	r5, r5, r3
 800a21c:	2600      	movs	r6, #0
 800a21e:	42b5      	cmp	r5, r6
 800a220:	d120      	bne.n	800a264 <_printf_common+0xc8>
 800a222:	2000      	movs	r0, #0
 800a224:	e010      	b.n	800a248 <_printf_common+0xac>
 800a226:	3501      	adds	r5, #1
 800a228:	68e3      	ldr	r3, [r4, #12]
 800a22a:	6832      	ldr	r2, [r6, #0]
 800a22c:	1a9b      	subs	r3, r3, r2
 800a22e:	42ab      	cmp	r3, r5
 800a230:	ddd2      	ble.n	800a1d8 <_printf_common+0x3c>
 800a232:	0022      	movs	r2, r4
 800a234:	2301      	movs	r3, #1
 800a236:	9901      	ldr	r1, [sp, #4]
 800a238:	9800      	ldr	r0, [sp, #0]
 800a23a:	9f08      	ldr	r7, [sp, #32]
 800a23c:	3219      	adds	r2, #25
 800a23e:	47b8      	blx	r7
 800a240:	3001      	adds	r0, #1
 800a242:	d1f0      	bne.n	800a226 <_printf_common+0x8a>
 800a244:	2001      	movs	r0, #1
 800a246:	4240      	negs	r0, r0
 800a248:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a24a:	2030      	movs	r0, #48	@ 0x30
 800a24c:	18e1      	adds	r1, r4, r3
 800a24e:	3143      	adds	r1, #67	@ 0x43
 800a250:	7008      	strb	r0, [r1, #0]
 800a252:	0021      	movs	r1, r4
 800a254:	1c5a      	adds	r2, r3, #1
 800a256:	3145      	adds	r1, #69	@ 0x45
 800a258:	7809      	ldrb	r1, [r1, #0]
 800a25a:	18a2      	adds	r2, r4, r2
 800a25c:	3243      	adds	r2, #67	@ 0x43
 800a25e:	3302      	adds	r3, #2
 800a260:	7011      	strb	r1, [r2, #0]
 800a262:	e7c1      	b.n	800a1e8 <_printf_common+0x4c>
 800a264:	0022      	movs	r2, r4
 800a266:	2301      	movs	r3, #1
 800a268:	9901      	ldr	r1, [sp, #4]
 800a26a:	9800      	ldr	r0, [sp, #0]
 800a26c:	9f08      	ldr	r7, [sp, #32]
 800a26e:	321a      	adds	r2, #26
 800a270:	47b8      	blx	r7
 800a272:	3001      	adds	r0, #1
 800a274:	d0e6      	beq.n	800a244 <_printf_common+0xa8>
 800a276:	3601      	adds	r6, #1
 800a278:	e7d1      	b.n	800a21e <_printf_common+0x82>
	...

0800a27c <_printf_i>:
 800a27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a27e:	b08b      	sub	sp, #44	@ 0x2c
 800a280:	9206      	str	r2, [sp, #24]
 800a282:	000a      	movs	r2, r1
 800a284:	3243      	adds	r2, #67	@ 0x43
 800a286:	9307      	str	r3, [sp, #28]
 800a288:	9005      	str	r0, [sp, #20]
 800a28a:	9203      	str	r2, [sp, #12]
 800a28c:	7e0a      	ldrb	r2, [r1, #24]
 800a28e:	000c      	movs	r4, r1
 800a290:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a292:	2a78      	cmp	r2, #120	@ 0x78
 800a294:	d809      	bhi.n	800a2aa <_printf_i+0x2e>
 800a296:	2a62      	cmp	r2, #98	@ 0x62
 800a298:	d80b      	bhi.n	800a2b2 <_printf_i+0x36>
 800a29a:	2a00      	cmp	r2, #0
 800a29c:	d100      	bne.n	800a2a0 <_printf_i+0x24>
 800a29e:	e0bc      	b.n	800a41a <_printf_i+0x19e>
 800a2a0:	497b      	ldr	r1, [pc, #492]	@ (800a490 <_printf_i+0x214>)
 800a2a2:	9104      	str	r1, [sp, #16]
 800a2a4:	2a58      	cmp	r2, #88	@ 0x58
 800a2a6:	d100      	bne.n	800a2aa <_printf_i+0x2e>
 800a2a8:	e090      	b.n	800a3cc <_printf_i+0x150>
 800a2aa:	0025      	movs	r5, r4
 800a2ac:	3542      	adds	r5, #66	@ 0x42
 800a2ae:	702a      	strb	r2, [r5, #0]
 800a2b0:	e022      	b.n	800a2f8 <_printf_i+0x7c>
 800a2b2:	0010      	movs	r0, r2
 800a2b4:	3863      	subs	r0, #99	@ 0x63
 800a2b6:	2815      	cmp	r0, #21
 800a2b8:	d8f7      	bhi.n	800a2aa <_printf_i+0x2e>
 800a2ba:	f7f5 ff37 	bl	800012c <__gnu_thumb1_case_shi>
 800a2be:	0016      	.short	0x0016
 800a2c0:	fff6001f 	.word	0xfff6001f
 800a2c4:	fff6fff6 	.word	0xfff6fff6
 800a2c8:	001ffff6 	.word	0x001ffff6
 800a2cc:	fff6fff6 	.word	0xfff6fff6
 800a2d0:	fff6fff6 	.word	0xfff6fff6
 800a2d4:	003600a1 	.word	0x003600a1
 800a2d8:	fff60080 	.word	0xfff60080
 800a2dc:	00b2fff6 	.word	0x00b2fff6
 800a2e0:	0036fff6 	.word	0x0036fff6
 800a2e4:	fff6fff6 	.word	0xfff6fff6
 800a2e8:	0084      	.short	0x0084
 800a2ea:	0025      	movs	r5, r4
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	3542      	adds	r5, #66	@ 0x42
 800a2f0:	1d11      	adds	r1, r2, #4
 800a2f2:	6019      	str	r1, [r3, #0]
 800a2f4:	6813      	ldr	r3, [r2, #0]
 800a2f6:	702b      	strb	r3, [r5, #0]
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e0a0      	b.n	800a43e <_printf_i+0x1c2>
 800a2fc:	6818      	ldr	r0, [r3, #0]
 800a2fe:	6809      	ldr	r1, [r1, #0]
 800a300:	1d02      	adds	r2, r0, #4
 800a302:	060d      	lsls	r5, r1, #24
 800a304:	d50b      	bpl.n	800a31e <_printf_i+0xa2>
 800a306:	6806      	ldr	r6, [r0, #0]
 800a308:	601a      	str	r2, [r3, #0]
 800a30a:	2e00      	cmp	r6, #0
 800a30c:	da03      	bge.n	800a316 <_printf_i+0x9a>
 800a30e:	232d      	movs	r3, #45	@ 0x2d
 800a310:	9a03      	ldr	r2, [sp, #12]
 800a312:	4276      	negs	r6, r6
 800a314:	7013      	strb	r3, [r2, #0]
 800a316:	4b5e      	ldr	r3, [pc, #376]	@ (800a490 <_printf_i+0x214>)
 800a318:	270a      	movs	r7, #10
 800a31a:	9304      	str	r3, [sp, #16]
 800a31c:	e018      	b.n	800a350 <_printf_i+0xd4>
 800a31e:	6806      	ldr	r6, [r0, #0]
 800a320:	601a      	str	r2, [r3, #0]
 800a322:	0649      	lsls	r1, r1, #25
 800a324:	d5f1      	bpl.n	800a30a <_printf_i+0x8e>
 800a326:	b236      	sxth	r6, r6
 800a328:	e7ef      	b.n	800a30a <_printf_i+0x8e>
 800a32a:	6808      	ldr	r0, [r1, #0]
 800a32c:	6819      	ldr	r1, [r3, #0]
 800a32e:	c940      	ldmia	r1!, {r6}
 800a330:	0605      	lsls	r5, r0, #24
 800a332:	d402      	bmi.n	800a33a <_printf_i+0xbe>
 800a334:	0640      	lsls	r0, r0, #25
 800a336:	d500      	bpl.n	800a33a <_printf_i+0xbe>
 800a338:	b2b6      	uxth	r6, r6
 800a33a:	6019      	str	r1, [r3, #0]
 800a33c:	4b54      	ldr	r3, [pc, #336]	@ (800a490 <_printf_i+0x214>)
 800a33e:	270a      	movs	r7, #10
 800a340:	9304      	str	r3, [sp, #16]
 800a342:	2a6f      	cmp	r2, #111	@ 0x6f
 800a344:	d100      	bne.n	800a348 <_printf_i+0xcc>
 800a346:	3f02      	subs	r7, #2
 800a348:	0023      	movs	r3, r4
 800a34a:	2200      	movs	r2, #0
 800a34c:	3343      	adds	r3, #67	@ 0x43
 800a34e:	701a      	strb	r2, [r3, #0]
 800a350:	6863      	ldr	r3, [r4, #4]
 800a352:	60a3      	str	r3, [r4, #8]
 800a354:	2b00      	cmp	r3, #0
 800a356:	db03      	blt.n	800a360 <_printf_i+0xe4>
 800a358:	2104      	movs	r1, #4
 800a35a:	6822      	ldr	r2, [r4, #0]
 800a35c:	438a      	bics	r2, r1
 800a35e:	6022      	str	r2, [r4, #0]
 800a360:	2e00      	cmp	r6, #0
 800a362:	d102      	bne.n	800a36a <_printf_i+0xee>
 800a364:	9d03      	ldr	r5, [sp, #12]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00c      	beq.n	800a384 <_printf_i+0x108>
 800a36a:	9d03      	ldr	r5, [sp, #12]
 800a36c:	0030      	movs	r0, r6
 800a36e:	0039      	movs	r1, r7
 800a370:	f7f5 ff6c 	bl	800024c <__aeabi_uidivmod>
 800a374:	9b04      	ldr	r3, [sp, #16]
 800a376:	3d01      	subs	r5, #1
 800a378:	5c5b      	ldrb	r3, [r3, r1]
 800a37a:	702b      	strb	r3, [r5, #0]
 800a37c:	0033      	movs	r3, r6
 800a37e:	0006      	movs	r6, r0
 800a380:	429f      	cmp	r7, r3
 800a382:	d9f3      	bls.n	800a36c <_printf_i+0xf0>
 800a384:	2f08      	cmp	r7, #8
 800a386:	d109      	bne.n	800a39c <_printf_i+0x120>
 800a388:	6823      	ldr	r3, [r4, #0]
 800a38a:	07db      	lsls	r3, r3, #31
 800a38c:	d506      	bpl.n	800a39c <_printf_i+0x120>
 800a38e:	6862      	ldr	r2, [r4, #4]
 800a390:	6923      	ldr	r3, [r4, #16]
 800a392:	429a      	cmp	r2, r3
 800a394:	dc02      	bgt.n	800a39c <_printf_i+0x120>
 800a396:	2330      	movs	r3, #48	@ 0x30
 800a398:	3d01      	subs	r5, #1
 800a39a:	702b      	strb	r3, [r5, #0]
 800a39c:	9b03      	ldr	r3, [sp, #12]
 800a39e:	1b5b      	subs	r3, r3, r5
 800a3a0:	6123      	str	r3, [r4, #16]
 800a3a2:	9b07      	ldr	r3, [sp, #28]
 800a3a4:	0021      	movs	r1, r4
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	9805      	ldr	r0, [sp, #20]
 800a3aa:	9b06      	ldr	r3, [sp, #24]
 800a3ac:	aa09      	add	r2, sp, #36	@ 0x24
 800a3ae:	f7ff fef5 	bl	800a19c <_printf_common>
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d148      	bne.n	800a448 <_printf_i+0x1cc>
 800a3b6:	2001      	movs	r0, #1
 800a3b8:	4240      	negs	r0, r0
 800a3ba:	b00b      	add	sp, #44	@ 0x2c
 800a3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3be:	2220      	movs	r2, #32
 800a3c0:	6809      	ldr	r1, [r1, #0]
 800a3c2:	430a      	orrs	r2, r1
 800a3c4:	6022      	str	r2, [r4, #0]
 800a3c6:	2278      	movs	r2, #120	@ 0x78
 800a3c8:	4932      	ldr	r1, [pc, #200]	@ (800a494 <_printf_i+0x218>)
 800a3ca:	9104      	str	r1, [sp, #16]
 800a3cc:	0021      	movs	r1, r4
 800a3ce:	3145      	adds	r1, #69	@ 0x45
 800a3d0:	700a      	strb	r2, [r1, #0]
 800a3d2:	6819      	ldr	r1, [r3, #0]
 800a3d4:	6822      	ldr	r2, [r4, #0]
 800a3d6:	c940      	ldmia	r1!, {r6}
 800a3d8:	0610      	lsls	r0, r2, #24
 800a3da:	d402      	bmi.n	800a3e2 <_printf_i+0x166>
 800a3dc:	0650      	lsls	r0, r2, #25
 800a3de:	d500      	bpl.n	800a3e2 <_printf_i+0x166>
 800a3e0:	b2b6      	uxth	r6, r6
 800a3e2:	6019      	str	r1, [r3, #0]
 800a3e4:	07d3      	lsls	r3, r2, #31
 800a3e6:	d502      	bpl.n	800a3ee <_printf_i+0x172>
 800a3e8:	2320      	movs	r3, #32
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	2e00      	cmp	r6, #0
 800a3f0:	d001      	beq.n	800a3f6 <_printf_i+0x17a>
 800a3f2:	2710      	movs	r7, #16
 800a3f4:	e7a8      	b.n	800a348 <_printf_i+0xcc>
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	6823      	ldr	r3, [r4, #0]
 800a3fa:	4393      	bics	r3, r2
 800a3fc:	6023      	str	r3, [r4, #0]
 800a3fe:	e7f8      	b.n	800a3f2 <_printf_i+0x176>
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	680d      	ldr	r5, [r1, #0]
 800a404:	1d10      	adds	r0, r2, #4
 800a406:	6949      	ldr	r1, [r1, #20]
 800a408:	6018      	str	r0, [r3, #0]
 800a40a:	6813      	ldr	r3, [r2, #0]
 800a40c:	062e      	lsls	r6, r5, #24
 800a40e:	d501      	bpl.n	800a414 <_printf_i+0x198>
 800a410:	6019      	str	r1, [r3, #0]
 800a412:	e002      	b.n	800a41a <_printf_i+0x19e>
 800a414:	066d      	lsls	r5, r5, #25
 800a416:	d5fb      	bpl.n	800a410 <_printf_i+0x194>
 800a418:	8019      	strh	r1, [r3, #0]
 800a41a:	2300      	movs	r3, #0
 800a41c:	9d03      	ldr	r5, [sp, #12]
 800a41e:	6123      	str	r3, [r4, #16]
 800a420:	e7bf      	b.n	800a3a2 <_printf_i+0x126>
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	1d11      	adds	r1, r2, #4
 800a426:	6019      	str	r1, [r3, #0]
 800a428:	6815      	ldr	r5, [r2, #0]
 800a42a:	2100      	movs	r1, #0
 800a42c:	0028      	movs	r0, r5
 800a42e:	6862      	ldr	r2, [r4, #4]
 800a430:	f000 f9c9 	bl	800a7c6 <memchr>
 800a434:	2800      	cmp	r0, #0
 800a436:	d001      	beq.n	800a43c <_printf_i+0x1c0>
 800a438:	1b40      	subs	r0, r0, r5
 800a43a:	6060      	str	r0, [r4, #4]
 800a43c:	6863      	ldr	r3, [r4, #4]
 800a43e:	6123      	str	r3, [r4, #16]
 800a440:	2300      	movs	r3, #0
 800a442:	9a03      	ldr	r2, [sp, #12]
 800a444:	7013      	strb	r3, [r2, #0]
 800a446:	e7ac      	b.n	800a3a2 <_printf_i+0x126>
 800a448:	002a      	movs	r2, r5
 800a44a:	6923      	ldr	r3, [r4, #16]
 800a44c:	9906      	ldr	r1, [sp, #24]
 800a44e:	9805      	ldr	r0, [sp, #20]
 800a450:	9d07      	ldr	r5, [sp, #28]
 800a452:	47a8      	blx	r5
 800a454:	3001      	adds	r0, #1
 800a456:	d0ae      	beq.n	800a3b6 <_printf_i+0x13a>
 800a458:	6823      	ldr	r3, [r4, #0]
 800a45a:	079b      	lsls	r3, r3, #30
 800a45c:	d415      	bmi.n	800a48a <_printf_i+0x20e>
 800a45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a460:	68e0      	ldr	r0, [r4, #12]
 800a462:	4298      	cmp	r0, r3
 800a464:	daa9      	bge.n	800a3ba <_printf_i+0x13e>
 800a466:	0018      	movs	r0, r3
 800a468:	e7a7      	b.n	800a3ba <_printf_i+0x13e>
 800a46a:	0022      	movs	r2, r4
 800a46c:	2301      	movs	r3, #1
 800a46e:	9906      	ldr	r1, [sp, #24]
 800a470:	9805      	ldr	r0, [sp, #20]
 800a472:	9e07      	ldr	r6, [sp, #28]
 800a474:	3219      	adds	r2, #25
 800a476:	47b0      	blx	r6
 800a478:	3001      	adds	r0, #1
 800a47a:	d09c      	beq.n	800a3b6 <_printf_i+0x13a>
 800a47c:	3501      	adds	r5, #1
 800a47e:	68e3      	ldr	r3, [r4, #12]
 800a480:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a482:	1a9b      	subs	r3, r3, r2
 800a484:	42ab      	cmp	r3, r5
 800a486:	dcf0      	bgt.n	800a46a <_printf_i+0x1ee>
 800a488:	e7e9      	b.n	800a45e <_printf_i+0x1e2>
 800a48a:	2500      	movs	r5, #0
 800a48c:	e7f7      	b.n	800a47e <_printf_i+0x202>
 800a48e:	46c0      	nop			@ (mov r8, r8)
 800a490:	0800c886 	.word	0x0800c886
 800a494:	0800c897 	.word	0x0800c897

0800a498 <std>:
 800a498:	2300      	movs	r3, #0
 800a49a:	b510      	push	{r4, lr}
 800a49c:	0004      	movs	r4, r0
 800a49e:	6003      	str	r3, [r0, #0]
 800a4a0:	6043      	str	r3, [r0, #4]
 800a4a2:	6083      	str	r3, [r0, #8]
 800a4a4:	8181      	strh	r1, [r0, #12]
 800a4a6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4a8:	81c2      	strh	r2, [r0, #14]
 800a4aa:	6103      	str	r3, [r0, #16]
 800a4ac:	6143      	str	r3, [r0, #20]
 800a4ae:	6183      	str	r3, [r0, #24]
 800a4b0:	0019      	movs	r1, r3
 800a4b2:	2208      	movs	r2, #8
 800a4b4:	305c      	adds	r0, #92	@ 0x5c
 800a4b6:	f000 f8ff 	bl	800a6b8 <memset>
 800a4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e8 <std+0x50>)
 800a4bc:	6224      	str	r4, [r4, #32]
 800a4be:	6263      	str	r3, [r4, #36]	@ 0x24
 800a4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a4ec <std+0x54>)
 800a4c2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a4c4:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f0 <std+0x58>)
 800a4c6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a4c8:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f4 <std+0x5c>)
 800a4ca:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f8 <std+0x60>)
 800a4ce:	429c      	cmp	r4, r3
 800a4d0:	d005      	beq.n	800a4de <std+0x46>
 800a4d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4fc <std+0x64>)
 800a4d4:	429c      	cmp	r4, r3
 800a4d6:	d002      	beq.n	800a4de <std+0x46>
 800a4d8:	4b09      	ldr	r3, [pc, #36]	@ (800a500 <std+0x68>)
 800a4da:	429c      	cmp	r4, r3
 800a4dc:	d103      	bne.n	800a4e6 <std+0x4e>
 800a4de:	0020      	movs	r0, r4
 800a4e0:	3058      	adds	r0, #88	@ 0x58
 800a4e2:	f000 f96d 	bl	800a7c0 <__retarget_lock_init_recursive>
 800a4e6:	bd10      	pop	{r4, pc}
 800a4e8:	0800a621 	.word	0x0800a621
 800a4ec:	0800a649 	.word	0x0800a649
 800a4f0:	0800a681 	.word	0x0800a681
 800a4f4:	0800a6ad 	.word	0x0800a6ad
 800a4f8:	20000450 	.word	0x20000450
 800a4fc:	200004b8 	.word	0x200004b8
 800a500:	20000520 	.word	0x20000520

0800a504 <stdio_exit_handler>:
 800a504:	b510      	push	{r4, lr}
 800a506:	4a03      	ldr	r2, [pc, #12]	@ (800a514 <stdio_exit_handler+0x10>)
 800a508:	4903      	ldr	r1, [pc, #12]	@ (800a518 <stdio_exit_handler+0x14>)
 800a50a:	4804      	ldr	r0, [pc, #16]	@ (800a51c <stdio_exit_handler+0x18>)
 800a50c:	f000 f86c 	bl	800a5e8 <_fwalk_sglue>
 800a510:	bd10      	pop	{r4, pc}
 800a512:	46c0      	nop			@ (mov r8, r8)
 800a514:	2000000c 	.word	0x2000000c
 800a518:	0800c1c9 	.word	0x0800c1c9
 800a51c:	2000001c 	.word	0x2000001c

0800a520 <cleanup_stdio>:
 800a520:	6841      	ldr	r1, [r0, #4]
 800a522:	4b0b      	ldr	r3, [pc, #44]	@ (800a550 <cleanup_stdio+0x30>)
 800a524:	b510      	push	{r4, lr}
 800a526:	0004      	movs	r4, r0
 800a528:	4299      	cmp	r1, r3
 800a52a:	d001      	beq.n	800a530 <cleanup_stdio+0x10>
 800a52c:	f001 fe4c 	bl	800c1c8 <_fflush_r>
 800a530:	68a1      	ldr	r1, [r4, #8]
 800a532:	4b08      	ldr	r3, [pc, #32]	@ (800a554 <cleanup_stdio+0x34>)
 800a534:	4299      	cmp	r1, r3
 800a536:	d002      	beq.n	800a53e <cleanup_stdio+0x1e>
 800a538:	0020      	movs	r0, r4
 800a53a:	f001 fe45 	bl	800c1c8 <_fflush_r>
 800a53e:	68e1      	ldr	r1, [r4, #12]
 800a540:	4b05      	ldr	r3, [pc, #20]	@ (800a558 <cleanup_stdio+0x38>)
 800a542:	4299      	cmp	r1, r3
 800a544:	d002      	beq.n	800a54c <cleanup_stdio+0x2c>
 800a546:	0020      	movs	r0, r4
 800a548:	f001 fe3e 	bl	800c1c8 <_fflush_r>
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	46c0      	nop			@ (mov r8, r8)
 800a550:	20000450 	.word	0x20000450
 800a554:	200004b8 	.word	0x200004b8
 800a558:	20000520 	.word	0x20000520

0800a55c <global_stdio_init.part.0>:
 800a55c:	b510      	push	{r4, lr}
 800a55e:	4b09      	ldr	r3, [pc, #36]	@ (800a584 <global_stdio_init.part.0+0x28>)
 800a560:	4a09      	ldr	r2, [pc, #36]	@ (800a588 <global_stdio_init.part.0+0x2c>)
 800a562:	2104      	movs	r1, #4
 800a564:	601a      	str	r2, [r3, #0]
 800a566:	4809      	ldr	r0, [pc, #36]	@ (800a58c <global_stdio_init.part.0+0x30>)
 800a568:	2200      	movs	r2, #0
 800a56a:	f7ff ff95 	bl	800a498 <std>
 800a56e:	2201      	movs	r2, #1
 800a570:	2109      	movs	r1, #9
 800a572:	4807      	ldr	r0, [pc, #28]	@ (800a590 <global_stdio_init.part.0+0x34>)
 800a574:	f7ff ff90 	bl	800a498 <std>
 800a578:	2202      	movs	r2, #2
 800a57a:	2112      	movs	r1, #18
 800a57c:	4805      	ldr	r0, [pc, #20]	@ (800a594 <global_stdio_init.part.0+0x38>)
 800a57e:	f7ff ff8b 	bl	800a498 <std>
 800a582:	bd10      	pop	{r4, pc}
 800a584:	20000588 	.word	0x20000588
 800a588:	0800a505 	.word	0x0800a505
 800a58c:	20000450 	.word	0x20000450
 800a590:	200004b8 	.word	0x200004b8
 800a594:	20000520 	.word	0x20000520

0800a598 <__sfp_lock_acquire>:
 800a598:	b510      	push	{r4, lr}
 800a59a:	4802      	ldr	r0, [pc, #8]	@ (800a5a4 <__sfp_lock_acquire+0xc>)
 800a59c:	f000 f911 	bl	800a7c2 <__retarget_lock_acquire_recursive>
 800a5a0:	bd10      	pop	{r4, pc}
 800a5a2:	46c0      	nop			@ (mov r8, r8)
 800a5a4:	20000591 	.word	0x20000591

0800a5a8 <__sfp_lock_release>:
 800a5a8:	b510      	push	{r4, lr}
 800a5aa:	4802      	ldr	r0, [pc, #8]	@ (800a5b4 <__sfp_lock_release+0xc>)
 800a5ac:	f000 f90a 	bl	800a7c4 <__retarget_lock_release_recursive>
 800a5b0:	bd10      	pop	{r4, pc}
 800a5b2:	46c0      	nop			@ (mov r8, r8)
 800a5b4:	20000591 	.word	0x20000591

0800a5b8 <__sinit>:
 800a5b8:	b510      	push	{r4, lr}
 800a5ba:	0004      	movs	r4, r0
 800a5bc:	f7ff ffec 	bl	800a598 <__sfp_lock_acquire>
 800a5c0:	6a23      	ldr	r3, [r4, #32]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d002      	beq.n	800a5cc <__sinit+0x14>
 800a5c6:	f7ff ffef 	bl	800a5a8 <__sfp_lock_release>
 800a5ca:	bd10      	pop	{r4, pc}
 800a5cc:	4b04      	ldr	r3, [pc, #16]	@ (800a5e0 <__sinit+0x28>)
 800a5ce:	6223      	str	r3, [r4, #32]
 800a5d0:	4b04      	ldr	r3, [pc, #16]	@ (800a5e4 <__sinit+0x2c>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d1f6      	bne.n	800a5c6 <__sinit+0xe>
 800a5d8:	f7ff ffc0 	bl	800a55c <global_stdio_init.part.0>
 800a5dc:	e7f3      	b.n	800a5c6 <__sinit+0xe>
 800a5de:	46c0      	nop			@ (mov r8, r8)
 800a5e0:	0800a521 	.word	0x0800a521
 800a5e4:	20000588 	.word	0x20000588

0800a5e8 <_fwalk_sglue>:
 800a5e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ea:	0014      	movs	r4, r2
 800a5ec:	2600      	movs	r6, #0
 800a5ee:	9000      	str	r0, [sp, #0]
 800a5f0:	9101      	str	r1, [sp, #4]
 800a5f2:	68a5      	ldr	r5, [r4, #8]
 800a5f4:	6867      	ldr	r7, [r4, #4]
 800a5f6:	3f01      	subs	r7, #1
 800a5f8:	d504      	bpl.n	800a604 <_fwalk_sglue+0x1c>
 800a5fa:	6824      	ldr	r4, [r4, #0]
 800a5fc:	2c00      	cmp	r4, #0
 800a5fe:	d1f8      	bne.n	800a5f2 <_fwalk_sglue+0xa>
 800a600:	0030      	movs	r0, r6
 800a602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a604:	89ab      	ldrh	r3, [r5, #12]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d908      	bls.n	800a61c <_fwalk_sglue+0x34>
 800a60a:	220e      	movs	r2, #14
 800a60c:	5eab      	ldrsh	r3, [r5, r2]
 800a60e:	3301      	adds	r3, #1
 800a610:	d004      	beq.n	800a61c <_fwalk_sglue+0x34>
 800a612:	0029      	movs	r1, r5
 800a614:	9800      	ldr	r0, [sp, #0]
 800a616:	9b01      	ldr	r3, [sp, #4]
 800a618:	4798      	blx	r3
 800a61a:	4306      	orrs	r6, r0
 800a61c:	3568      	adds	r5, #104	@ 0x68
 800a61e:	e7ea      	b.n	800a5f6 <_fwalk_sglue+0xe>

0800a620 <__sread>:
 800a620:	b570      	push	{r4, r5, r6, lr}
 800a622:	000c      	movs	r4, r1
 800a624:	250e      	movs	r5, #14
 800a626:	5f49      	ldrsh	r1, [r1, r5]
 800a628:	f000 f878 	bl	800a71c <_read_r>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	db03      	blt.n	800a638 <__sread+0x18>
 800a630:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a632:	181b      	adds	r3, r3, r0
 800a634:	6563      	str	r3, [r4, #84]	@ 0x54
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	4a02      	ldr	r2, [pc, #8]	@ (800a644 <__sread+0x24>)
 800a63c:	4013      	ands	r3, r2
 800a63e:	81a3      	strh	r3, [r4, #12]
 800a640:	e7f9      	b.n	800a636 <__sread+0x16>
 800a642:	46c0      	nop			@ (mov r8, r8)
 800a644:	ffffefff 	.word	0xffffefff

0800a648 <__swrite>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	001f      	movs	r7, r3
 800a64c:	898b      	ldrh	r3, [r1, #12]
 800a64e:	0005      	movs	r5, r0
 800a650:	000c      	movs	r4, r1
 800a652:	0016      	movs	r6, r2
 800a654:	05db      	lsls	r3, r3, #23
 800a656:	d505      	bpl.n	800a664 <__swrite+0x1c>
 800a658:	230e      	movs	r3, #14
 800a65a:	5ec9      	ldrsh	r1, [r1, r3]
 800a65c:	2200      	movs	r2, #0
 800a65e:	2302      	movs	r3, #2
 800a660:	f000 f848 	bl	800a6f4 <_lseek_r>
 800a664:	89a3      	ldrh	r3, [r4, #12]
 800a666:	4a05      	ldr	r2, [pc, #20]	@ (800a67c <__swrite+0x34>)
 800a668:	0028      	movs	r0, r5
 800a66a:	4013      	ands	r3, r2
 800a66c:	81a3      	strh	r3, [r4, #12]
 800a66e:	0032      	movs	r2, r6
 800a670:	230e      	movs	r3, #14
 800a672:	5ee1      	ldrsh	r1, [r4, r3]
 800a674:	003b      	movs	r3, r7
 800a676:	f000 f865 	bl	800a744 <_write_r>
 800a67a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a67c:	ffffefff 	.word	0xffffefff

0800a680 <__sseek>:
 800a680:	b570      	push	{r4, r5, r6, lr}
 800a682:	000c      	movs	r4, r1
 800a684:	250e      	movs	r5, #14
 800a686:	5f49      	ldrsh	r1, [r1, r5]
 800a688:	f000 f834 	bl	800a6f4 <_lseek_r>
 800a68c:	89a3      	ldrh	r3, [r4, #12]
 800a68e:	1c42      	adds	r2, r0, #1
 800a690:	d103      	bne.n	800a69a <__sseek+0x1a>
 800a692:	4a05      	ldr	r2, [pc, #20]	@ (800a6a8 <__sseek+0x28>)
 800a694:	4013      	ands	r3, r2
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	bd70      	pop	{r4, r5, r6, pc}
 800a69a:	2280      	movs	r2, #128	@ 0x80
 800a69c:	0152      	lsls	r2, r2, #5
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	81a3      	strh	r3, [r4, #12]
 800a6a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6a4:	e7f8      	b.n	800a698 <__sseek+0x18>
 800a6a6:	46c0      	nop			@ (mov r8, r8)
 800a6a8:	ffffefff 	.word	0xffffefff

0800a6ac <__sclose>:
 800a6ac:	b510      	push	{r4, lr}
 800a6ae:	230e      	movs	r3, #14
 800a6b0:	5ec9      	ldrsh	r1, [r1, r3]
 800a6b2:	f000 f80d 	bl	800a6d0 <_close_r>
 800a6b6:	bd10      	pop	{r4, pc}

0800a6b8 <memset>:
 800a6b8:	0003      	movs	r3, r0
 800a6ba:	1882      	adds	r2, r0, r2
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d100      	bne.n	800a6c2 <memset+0xa>
 800a6c0:	4770      	bx	lr
 800a6c2:	7019      	strb	r1, [r3, #0]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	e7f9      	b.n	800a6bc <memset+0x4>

0800a6c8 <_localeconv_r>:
 800a6c8:	4800      	ldr	r0, [pc, #0]	@ (800a6cc <_localeconv_r+0x4>)
 800a6ca:	4770      	bx	lr
 800a6cc:	20000158 	.word	0x20000158

0800a6d0 <_close_r>:
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	b570      	push	{r4, r5, r6, lr}
 800a6d4:	4d06      	ldr	r5, [pc, #24]	@ (800a6f0 <_close_r+0x20>)
 800a6d6:	0004      	movs	r4, r0
 800a6d8:	0008      	movs	r0, r1
 800a6da:	602b      	str	r3, [r5, #0]
 800a6dc:	f7fa fd3a 	bl	8005154 <_close>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d103      	bne.n	800a6ec <_close_r+0x1c>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d000      	beq.n	800a6ec <_close_r+0x1c>
 800a6ea:	6023      	str	r3, [r4, #0]
 800a6ec:	bd70      	pop	{r4, r5, r6, pc}
 800a6ee:	46c0      	nop			@ (mov r8, r8)
 800a6f0:	2000058c 	.word	0x2000058c

0800a6f4 <_lseek_r>:
 800a6f4:	b570      	push	{r4, r5, r6, lr}
 800a6f6:	0004      	movs	r4, r0
 800a6f8:	0008      	movs	r0, r1
 800a6fa:	0011      	movs	r1, r2
 800a6fc:	001a      	movs	r2, r3
 800a6fe:	2300      	movs	r3, #0
 800a700:	4d05      	ldr	r5, [pc, #20]	@ (800a718 <_lseek_r+0x24>)
 800a702:	602b      	str	r3, [r5, #0]
 800a704:	f7fa fd47 	bl	8005196 <_lseek>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d103      	bne.n	800a714 <_lseek_r+0x20>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d000      	beq.n	800a714 <_lseek_r+0x20>
 800a712:	6023      	str	r3, [r4, #0]
 800a714:	bd70      	pop	{r4, r5, r6, pc}
 800a716:	46c0      	nop			@ (mov r8, r8)
 800a718:	2000058c 	.word	0x2000058c

0800a71c <_read_r>:
 800a71c:	b570      	push	{r4, r5, r6, lr}
 800a71e:	0004      	movs	r4, r0
 800a720:	0008      	movs	r0, r1
 800a722:	0011      	movs	r1, r2
 800a724:	001a      	movs	r2, r3
 800a726:	2300      	movs	r3, #0
 800a728:	4d05      	ldr	r5, [pc, #20]	@ (800a740 <_read_r+0x24>)
 800a72a:	602b      	str	r3, [r5, #0]
 800a72c:	f7fa fcd9 	bl	80050e2 <_read>
 800a730:	1c43      	adds	r3, r0, #1
 800a732:	d103      	bne.n	800a73c <_read_r+0x20>
 800a734:	682b      	ldr	r3, [r5, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d000      	beq.n	800a73c <_read_r+0x20>
 800a73a:	6023      	str	r3, [r4, #0]
 800a73c:	bd70      	pop	{r4, r5, r6, pc}
 800a73e:	46c0      	nop			@ (mov r8, r8)
 800a740:	2000058c 	.word	0x2000058c

0800a744 <_write_r>:
 800a744:	b570      	push	{r4, r5, r6, lr}
 800a746:	0004      	movs	r4, r0
 800a748:	0008      	movs	r0, r1
 800a74a:	0011      	movs	r1, r2
 800a74c:	001a      	movs	r2, r3
 800a74e:	2300      	movs	r3, #0
 800a750:	4d05      	ldr	r5, [pc, #20]	@ (800a768 <_write_r+0x24>)
 800a752:	602b      	str	r3, [r5, #0]
 800a754:	f7fa fce2 	bl	800511c <_write>
 800a758:	1c43      	adds	r3, r0, #1
 800a75a:	d103      	bne.n	800a764 <_write_r+0x20>
 800a75c:	682b      	ldr	r3, [r5, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d000      	beq.n	800a764 <_write_r+0x20>
 800a762:	6023      	str	r3, [r4, #0]
 800a764:	bd70      	pop	{r4, r5, r6, pc}
 800a766:	46c0      	nop			@ (mov r8, r8)
 800a768:	2000058c 	.word	0x2000058c

0800a76c <__errno>:
 800a76c:	4b01      	ldr	r3, [pc, #4]	@ (800a774 <__errno+0x8>)
 800a76e:	6818      	ldr	r0, [r3, #0]
 800a770:	4770      	bx	lr
 800a772:	46c0      	nop			@ (mov r8, r8)
 800a774:	20000018 	.word	0x20000018

0800a778 <__libc_init_array>:
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	2600      	movs	r6, #0
 800a77c:	4c0c      	ldr	r4, [pc, #48]	@ (800a7b0 <__libc_init_array+0x38>)
 800a77e:	4d0d      	ldr	r5, [pc, #52]	@ (800a7b4 <__libc_init_array+0x3c>)
 800a780:	1b64      	subs	r4, r4, r5
 800a782:	10a4      	asrs	r4, r4, #2
 800a784:	42a6      	cmp	r6, r4
 800a786:	d109      	bne.n	800a79c <__libc_init_array+0x24>
 800a788:	2600      	movs	r6, #0
 800a78a:	f001 ff5f 	bl	800c64c <_init>
 800a78e:	4c0a      	ldr	r4, [pc, #40]	@ (800a7b8 <__libc_init_array+0x40>)
 800a790:	4d0a      	ldr	r5, [pc, #40]	@ (800a7bc <__libc_init_array+0x44>)
 800a792:	1b64      	subs	r4, r4, r5
 800a794:	10a4      	asrs	r4, r4, #2
 800a796:	42a6      	cmp	r6, r4
 800a798:	d105      	bne.n	800a7a6 <__libc_init_array+0x2e>
 800a79a:	bd70      	pop	{r4, r5, r6, pc}
 800a79c:	00b3      	lsls	r3, r6, #2
 800a79e:	58eb      	ldr	r3, [r5, r3]
 800a7a0:	4798      	blx	r3
 800a7a2:	3601      	adds	r6, #1
 800a7a4:	e7ee      	b.n	800a784 <__libc_init_array+0xc>
 800a7a6:	00b3      	lsls	r3, r6, #2
 800a7a8:	58eb      	ldr	r3, [r5, r3]
 800a7aa:	4798      	blx	r3
 800a7ac:	3601      	adds	r6, #1
 800a7ae:	e7f2      	b.n	800a796 <__libc_init_array+0x1e>
 800a7b0:	0800cbf0 	.word	0x0800cbf0
 800a7b4:	0800cbf0 	.word	0x0800cbf0
 800a7b8:	0800cbf4 	.word	0x0800cbf4
 800a7bc:	0800cbf0 	.word	0x0800cbf0

0800a7c0 <__retarget_lock_init_recursive>:
 800a7c0:	4770      	bx	lr

0800a7c2 <__retarget_lock_acquire_recursive>:
 800a7c2:	4770      	bx	lr

0800a7c4 <__retarget_lock_release_recursive>:
 800a7c4:	4770      	bx	lr

0800a7c6 <memchr>:
 800a7c6:	b2c9      	uxtb	r1, r1
 800a7c8:	1882      	adds	r2, r0, r2
 800a7ca:	4290      	cmp	r0, r2
 800a7cc:	d101      	bne.n	800a7d2 <memchr+0xc>
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	4770      	bx	lr
 800a7d2:	7803      	ldrb	r3, [r0, #0]
 800a7d4:	428b      	cmp	r3, r1
 800a7d6:	d0fb      	beq.n	800a7d0 <memchr+0xa>
 800a7d8:	3001      	adds	r0, #1
 800a7da:	e7f6      	b.n	800a7ca <memchr+0x4>

0800a7dc <quorem>:
 800a7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7de:	6902      	ldr	r2, [r0, #16]
 800a7e0:	690f      	ldr	r7, [r1, #16]
 800a7e2:	b087      	sub	sp, #28
 800a7e4:	0006      	movs	r6, r0
 800a7e6:	000b      	movs	r3, r1
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	9102      	str	r1, [sp, #8]
 800a7ec:	42ba      	cmp	r2, r7
 800a7ee:	db6d      	blt.n	800a8cc <quorem+0xf0>
 800a7f0:	3f01      	subs	r7, #1
 800a7f2:	00bc      	lsls	r4, r7, #2
 800a7f4:	3314      	adds	r3, #20
 800a7f6:	9305      	str	r3, [sp, #20]
 800a7f8:	191b      	adds	r3, r3, r4
 800a7fa:	9303      	str	r3, [sp, #12]
 800a7fc:	0033      	movs	r3, r6
 800a7fe:	3314      	adds	r3, #20
 800a800:	191c      	adds	r4, r3, r4
 800a802:	9301      	str	r3, [sp, #4]
 800a804:	6823      	ldr	r3, [r4, #0]
 800a806:	9304      	str	r3, [sp, #16]
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	9804      	ldr	r0, [sp, #16]
 800a80c:	681d      	ldr	r5, [r3, #0]
 800a80e:	3501      	adds	r5, #1
 800a810:	0029      	movs	r1, r5
 800a812:	f7f5 fc95 	bl	8000140 <__udivsi3>
 800a816:	9b04      	ldr	r3, [sp, #16]
 800a818:	9000      	str	r0, [sp, #0]
 800a81a:	42ab      	cmp	r3, r5
 800a81c:	d32b      	bcc.n	800a876 <quorem+0x9a>
 800a81e:	9b05      	ldr	r3, [sp, #20]
 800a820:	9d01      	ldr	r5, [sp, #4]
 800a822:	469c      	mov	ip, r3
 800a824:	2300      	movs	r3, #0
 800a826:	9305      	str	r3, [sp, #20]
 800a828:	9304      	str	r3, [sp, #16]
 800a82a:	4662      	mov	r2, ip
 800a82c:	ca08      	ldmia	r2!, {r3}
 800a82e:	6828      	ldr	r0, [r5, #0]
 800a830:	4694      	mov	ip, r2
 800a832:	9a00      	ldr	r2, [sp, #0]
 800a834:	b299      	uxth	r1, r3
 800a836:	4351      	muls	r1, r2
 800a838:	9a05      	ldr	r2, [sp, #20]
 800a83a:	0c1b      	lsrs	r3, r3, #16
 800a83c:	1889      	adds	r1, r1, r2
 800a83e:	9a00      	ldr	r2, [sp, #0]
 800a840:	4353      	muls	r3, r2
 800a842:	0c0a      	lsrs	r2, r1, #16
 800a844:	189b      	adds	r3, r3, r2
 800a846:	0c1a      	lsrs	r2, r3, #16
 800a848:	b289      	uxth	r1, r1
 800a84a:	9205      	str	r2, [sp, #20]
 800a84c:	b282      	uxth	r2, r0
 800a84e:	1a52      	subs	r2, r2, r1
 800a850:	9904      	ldr	r1, [sp, #16]
 800a852:	0c00      	lsrs	r0, r0, #16
 800a854:	1852      	adds	r2, r2, r1
 800a856:	b29b      	uxth	r3, r3
 800a858:	1411      	asrs	r1, r2, #16
 800a85a:	1ac3      	subs	r3, r0, r3
 800a85c:	185b      	adds	r3, r3, r1
 800a85e:	1419      	asrs	r1, r3, #16
 800a860:	b292      	uxth	r2, r2
 800a862:	041b      	lsls	r3, r3, #16
 800a864:	431a      	orrs	r2, r3
 800a866:	9b03      	ldr	r3, [sp, #12]
 800a868:	9104      	str	r1, [sp, #16]
 800a86a:	c504      	stmia	r5!, {r2}
 800a86c:	4563      	cmp	r3, ip
 800a86e:	d2dc      	bcs.n	800a82a <quorem+0x4e>
 800a870:	6823      	ldr	r3, [r4, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d030      	beq.n	800a8d8 <quorem+0xfc>
 800a876:	0030      	movs	r0, r6
 800a878:	9902      	ldr	r1, [sp, #8]
 800a87a:	f001 f9c5 	bl	800bc08 <__mcmp>
 800a87e:	2800      	cmp	r0, #0
 800a880:	db23      	blt.n	800a8ca <quorem+0xee>
 800a882:	0034      	movs	r4, r6
 800a884:	2500      	movs	r5, #0
 800a886:	9902      	ldr	r1, [sp, #8]
 800a888:	3414      	adds	r4, #20
 800a88a:	3114      	adds	r1, #20
 800a88c:	6823      	ldr	r3, [r4, #0]
 800a88e:	c901      	ldmia	r1!, {r0}
 800a890:	9302      	str	r3, [sp, #8]
 800a892:	466b      	mov	r3, sp
 800a894:	891b      	ldrh	r3, [r3, #8]
 800a896:	b282      	uxth	r2, r0
 800a898:	1a9a      	subs	r2, r3, r2
 800a89a:	9b02      	ldr	r3, [sp, #8]
 800a89c:	1952      	adds	r2, r2, r5
 800a89e:	0c00      	lsrs	r0, r0, #16
 800a8a0:	0c1b      	lsrs	r3, r3, #16
 800a8a2:	1a1b      	subs	r3, r3, r0
 800a8a4:	1410      	asrs	r0, r2, #16
 800a8a6:	181b      	adds	r3, r3, r0
 800a8a8:	141d      	asrs	r5, r3, #16
 800a8aa:	b292      	uxth	r2, r2
 800a8ac:	041b      	lsls	r3, r3, #16
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	9b03      	ldr	r3, [sp, #12]
 800a8b2:	c404      	stmia	r4!, {r2}
 800a8b4:	428b      	cmp	r3, r1
 800a8b6:	d2e9      	bcs.n	800a88c <quorem+0xb0>
 800a8b8:	9a01      	ldr	r2, [sp, #4]
 800a8ba:	00bb      	lsls	r3, r7, #2
 800a8bc:	18d3      	adds	r3, r2, r3
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	d013      	beq.n	800a8ec <quorem+0x110>
 800a8c4:	9b00      	ldr	r3, [sp, #0]
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	9800      	ldr	r0, [sp, #0]
 800a8cc:	b007      	add	sp, #28
 800a8ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8d0:	6823      	ldr	r3, [r4, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d104      	bne.n	800a8e0 <quorem+0x104>
 800a8d6:	3f01      	subs	r7, #1
 800a8d8:	9b01      	ldr	r3, [sp, #4]
 800a8da:	3c04      	subs	r4, #4
 800a8dc:	42a3      	cmp	r3, r4
 800a8de:	d3f7      	bcc.n	800a8d0 <quorem+0xf4>
 800a8e0:	6137      	str	r7, [r6, #16]
 800a8e2:	e7c8      	b.n	800a876 <quorem+0x9a>
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	2a00      	cmp	r2, #0
 800a8e8:	d104      	bne.n	800a8f4 <quorem+0x118>
 800a8ea:	3f01      	subs	r7, #1
 800a8ec:	9a01      	ldr	r2, [sp, #4]
 800a8ee:	3b04      	subs	r3, #4
 800a8f0:	429a      	cmp	r2, r3
 800a8f2:	d3f7      	bcc.n	800a8e4 <quorem+0x108>
 800a8f4:	6137      	str	r7, [r6, #16]
 800a8f6:	e7e5      	b.n	800a8c4 <quorem+0xe8>

0800a8f8 <_dtoa_r>:
 800a8f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8fa:	0014      	movs	r4, r2
 800a8fc:	001d      	movs	r5, r3
 800a8fe:	69c6      	ldr	r6, [r0, #28]
 800a900:	b09d      	sub	sp, #116	@ 0x74
 800a902:	940a      	str	r4, [sp, #40]	@ 0x28
 800a904:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a906:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800a908:	9003      	str	r0, [sp, #12]
 800a90a:	2e00      	cmp	r6, #0
 800a90c:	d10f      	bne.n	800a92e <_dtoa_r+0x36>
 800a90e:	2010      	movs	r0, #16
 800a910:	f000 fe30 	bl	800b574 <malloc>
 800a914:	9b03      	ldr	r3, [sp, #12]
 800a916:	1e02      	subs	r2, r0, #0
 800a918:	61d8      	str	r0, [r3, #28]
 800a91a:	d104      	bne.n	800a926 <_dtoa_r+0x2e>
 800a91c:	21ef      	movs	r1, #239	@ 0xef
 800a91e:	4bc7      	ldr	r3, [pc, #796]	@ (800ac3c <_dtoa_r+0x344>)
 800a920:	48c7      	ldr	r0, [pc, #796]	@ (800ac40 <_dtoa_r+0x348>)
 800a922:	f001 fd39 	bl	800c398 <__assert_func>
 800a926:	6046      	str	r6, [r0, #4]
 800a928:	6086      	str	r6, [r0, #8]
 800a92a:	6006      	str	r6, [r0, #0]
 800a92c:	60c6      	str	r6, [r0, #12]
 800a92e:	9b03      	ldr	r3, [sp, #12]
 800a930:	69db      	ldr	r3, [r3, #28]
 800a932:	6819      	ldr	r1, [r3, #0]
 800a934:	2900      	cmp	r1, #0
 800a936:	d00b      	beq.n	800a950 <_dtoa_r+0x58>
 800a938:	685a      	ldr	r2, [r3, #4]
 800a93a:	2301      	movs	r3, #1
 800a93c:	4093      	lsls	r3, r2
 800a93e:	604a      	str	r2, [r1, #4]
 800a940:	608b      	str	r3, [r1, #8]
 800a942:	9803      	ldr	r0, [sp, #12]
 800a944:	f000 ff16 	bl	800b774 <_Bfree>
 800a948:	2200      	movs	r2, #0
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	69db      	ldr	r3, [r3, #28]
 800a94e:	601a      	str	r2, [r3, #0]
 800a950:	2d00      	cmp	r5, #0
 800a952:	da1e      	bge.n	800a992 <_dtoa_r+0x9a>
 800a954:	2301      	movs	r3, #1
 800a956:	603b      	str	r3, [r7, #0]
 800a958:	006b      	lsls	r3, r5, #1
 800a95a:	085b      	lsrs	r3, r3, #1
 800a95c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a95e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a960:	4bb8      	ldr	r3, [pc, #736]	@ (800ac44 <_dtoa_r+0x34c>)
 800a962:	4ab8      	ldr	r2, [pc, #736]	@ (800ac44 <_dtoa_r+0x34c>)
 800a964:	403b      	ands	r3, r7
 800a966:	4293      	cmp	r3, r2
 800a968:	d116      	bne.n	800a998 <_dtoa_r+0xa0>
 800a96a:	4bb7      	ldr	r3, [pc, #732]	@ (800ac48 <_dtoa_r+0x350>)
 800a96c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a96e:	6013      	str	r3, [r2, #0]
 800a970:	033b      	lsls	r3, r7, #12
 800a972:	0b1b      	lsrs	r3, r3, #12
 800a974:	4323      	orrs	r3, r4
 800a976:	d101      	bne.n	800a97c <_dtoa_r+0x84>
 800a978:	f000 fd83 	bl	800b482 <_dtoa_r+0xb8a>
 800a97c:	4bb3      	ldr	r3, [pc, #716]	@ (800ac4c <_dtoa_r+0x354>)
 800a97e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a980:	9308      	str	r3, [sp, #32]
 800a982:	2a00      	cmp	r2, #0
 800a984:	d002      	beq.n	800a98c <_dtoa_r+0x94>
 800a986:	4bb2      	ldr	r3, [pc, #712]	@ (800ac50 <_dtoa_r+0x358>)
 800a988:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a98a:	6013      	str	r3, [r2, #0]
 800a98c:	9808      	ldr	r0, [sp, #32]
 800a98e:	b01d      	add	sp, #116	@ 0x74
 800a990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a992:	2300      	movs	r3, #0
 800a994:	603b      	str	r3, [r7, #0]
 800a996:	e7e2      	b.n	800a95e <_dtoa_r+0x66>
 800a998:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a99a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a99c:	9212      	str	r2, [sp, #72]	@ 0x48
 800a99e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9a0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a9a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	f7f5 fd50 	bl	800044c <__aeabi_dcmpeq>
 800a9ac:	1e06      	subs	r6, r0, #0
 800a9ae:	d00b      	beq.n	800a9c8 <_dtoa_r+0xd0>
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a9b4:	6013      	str	r3, [r2, #0]
 800a9b6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d002      	beq.n	800a9c2 <_dtoa_r+0xca>
 800a9bc:	4ba5      	ldr	r3, [pc, #660]	@ (800ac54 <_dtoa_r+0x35c>)
 800a9be:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a9c0:	6013      	str	r3, [r2, #0]
 800a9c2:	4ba5      	ldr	r3, [pc, #660]	@ (800ac58 <_dtoa_r+0x360>)
 800a9c4:	9308      	str	r3, [sp, #32]
 800a9c6:	e7e1      	b.n	800a98c <_dtoa_r+0x94>
 800a9c8:	ab1a      	add	r3, sp, #104	@ 0x68
 800a9ca:	9301      	str	r3, [sp, #4]
 800a9cc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a9ce:	9300      	str	r3, [sp, #0]
 800a9d0:	9803      	ldr	r0, [sp, #12]
 800a9d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a9d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a9d6:	f001 f9cd 	bl	800bd74 <__d2b>
 800a9da:	007a      	lsls	r2, r7, #1
 800a9dc:	9005      	str	r0, [sp, #20]
 800a9de:	0d52      	lsrs	r2, r2, #21
 800a9e0:	d100      	bne.n	800a9e4 <_dtoa_r+0xec>
 800a9e2:	e07b      	b.n	800aadc <_dtoa_r+0x1e4>
 800a9e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a9e6:	9618      	str	r6, [sp, #96]	@ 0x60
 800a9e8:	0319      	lsls	r1, r3, #12
 800a9ea:	4b9c      	ldr	r3, [pc, #624]	@ (800ac5c <_dtoa_r+0x364>)
 800a9ec:	0b09      	lsrs	r1, r1, #12
 800a9ee:	430b      	orrs	r3, r1
 800a9f0:	499b      	ldr	r1, [pc, #620]	@ (800ac60 <_dtoa_r+0x368>)
 800a9f2:	1857      	adds	r7, r2, r1
 800a9f4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a9f6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a9f8:	0019      	movs	r1, r3
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	4b99      	ldr	r3, [pc, #612]	@ (800ac64 <_dtoa_r+0x36c>)
 800a9fe:	f7f7 f929 	bl	8001c54 <__aeabi_dsub>
 800aa02:	4a99      	ldr	r2, [pc, #612]	@ (800ac68 <_dtoa_r+0x370>)
 800aa04:	4b99      	ldr	r3, [pc, #612]	@ (800ac6c <_dtoa_r+0x374>)
 800aa06:	f7f6 fe5d 	bl	80016c4 <__aeabi_dmul>
 800aa0a:	4a99      	ldr	r2, [pc, #612]	@ (800ac70 <_dtoa_r+0x378>)
 800aa0c:	4b99      	ldr	r3, [pc, #612]	@ (800ac74 <_dtoa_r+0x37c>)
 800aa0e:	f7f5 feb1 	bl	8000774 <__aeabi_dadd>
 800aa12:	0004      	movs	r4, r0
 800aa14:	0038      	movs	r0, r7
 800aa16:	000d      	movs	r5, r1
 800aa18:	f7f7 fd16 	bl	8002448 <__aeabi_i2d>
 800aa1c:	4a96      	ldr	r2, [pc, #600]	@ (800ac78 <_dtoa_r+0x380>)
 800aa1e:	4b97      	ldr	r3, [pc, #604]	@ (800ac7c <_dtoa_r+0x384>)
 800aa20:	f7f6 fe50 	bl	80016c4 <__aeabi_dmul>
 800aa24:	0002      	movs	r2, r0
 800aa26:	000b      	movs	r3, r1
 800aa28:	0020      	movs	r0, r4
 800aa2a:	0029      	movs	r1, r5
 800aa2c:	f7f5 fea2 	bl	8000774 <__aeabi_dadd>
 800aa30:	0004      	movs	r4, r0
 800aa32:	000d      	movs	r5, r1
 800aa34:	f7f7 fccc 	bl	80023d0 <__aeabi_d2iz>
 800aa38:	2200      	movs	r2, #0
 800aa3a:	9004      	str	r0, [sp, #16]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	0020      	movs	r0, r4
 800aa40:	0029      	movs	r1, r5
 800aa42:	f7f5 fd09 	bl	8000458 <__aeabi_dcmplt>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d00b      	beq.n	800aa62 <_dtoa_r+0x16a>
 800aa4a:	9804      	ldr	r0, [sp, #16]
 800aa4c:	f7f7 fcfc 	bl	8002448 <__aeabi_i2d>
 800aa50:	002b      	movs	r3, r5
 800aa52:	0022      	movs	r2, r4
 800aa54:	f7f5 fcfa 	bl	800044c <__aeabi_dcmpeq>
 800aa58:	4243      	negs	r3, r0
 800aa5a:	4158      	adcs	r0, r3
 800aa5c:	9b04      	ldr	r3, [sp, #16]
 800aa5e:	1a1b      	subs	r3, r3, r0
 800aa60:	9304      	str	r3, [sp, #16]
 800aa62:	2301      	movs	r3, #1
 800aa64:	9315      	str	r3, [sp, #84]	@ 0x54
 800aa66:	9b04      	ldr	r3, [sp, #16]
 800aa68:	2b16      	cmp	r3, #22
 800aa6a:	d810      	bhi.n	800aa8e <_dtoa_r+0x196>
 800aa6c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800aa6e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800aa70:	9a04      	ldr	r2, [sp, #16]
 800aa72:	4b83      	ldr	r3, [pc, #524]	@ (800ac80 <_dtoa_r+0x388>)
 800aa74:	00d2      	lsls	r2, r2, #3
 800aa76:	189b      	adds	r3, r3, r2
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	f7f5 fcec 	bl	8000458 <__aeabi_dcmplt>
 800aa80:	2800      	cmp	r0, #0
 800aa82:	d047      	beq.n	800ab14 <_dtoa_r+0x21c>
 800aa84:	9b04      	ldr	r3, [sp, #16]
 800aa86:	3b01      	subs	r3, #1
 800aa88:	9304      	str	r3, [sp, #16]
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	9315      	str	r3, [sp, #84]	@ 0x54
 800aa8e:	2200      	movs	r2, #0
 800aa90:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800aa92:	9206      	str	r2, [sp, #24]
 800aa94:	1bdb      	subs	r3, r3, r7
 800aa96:	1e5a      	subs	r2, r3, #1
 800aa98:	d53e      	bpl.n	800ab18 <_dtoa_r+0x220>
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	1ad3      	subs	r3, r2, r3
 800aa9e:	9306      	str	r3, [sp, #24]
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	930d      	str	r3, [sp, #52]	@ 0x34
 800aaa4:	9b04      	ldr	r3, [sp, #16]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	db38      	blt.n	800ab1c <_dtoa_r+0x224>
 800aaaa:	9a04      	ldr	r2, [sp, #16]
 800aaac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aaae:	4694      	mov	ip, r2
 800aab0:	4463      	add	r3, ip
 800aab2:	930d      	str	r3, [sp, #52]	@ 0x34
 800aab4:	2300      	movs	r3, #0
 800aab6:	9214      	str	r2, [sp, #80]	@ 0x50
 800aab8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaba:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aabc:	2401      	movs	r4, #1
 800aabe:	2b09      	cmp	r3, #9
 800aac0:	d867      	bhi.n	800ab92 <_dtoa_r+0x29a>
 800aac2:	2b05      	cmp	r3, #5
 800aac4:	dd02      	ble.n	800aacc <_dtoa_r+0x1d4>
 800aac6:	2400      	movs	r4, #0
 800aac8:	3b04      	subs	r3, #4
 800aaca:	9322      	str	r3, [sp, #136]	@ 0x88
 800aacc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aace:	1e98      	subs	r0, r3, #2
 800aad0:	2803      	cmp	r0, #3
 800aad2:	d867      	bhi.n	800aba4 <_dtoa_r+0x2ac>
 800aad4:	f7f5 fb20 	bl	8000118 <__gnu_thumb1_case_uqi>
 800aad8:	5b383a2b 	.word	0x5b383a2b
 800aadc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800aade:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800aae0:	18f6      	adds	r6, r6, r3
 800aae2:	4b68      	ldr	r3, [pc, #416]	@ (800ac84 <_dtoa_r+0x38c>)
 800aae4:	18f2      	adds	r2, r6, r3
 800aae6:	2a20      	cmp	r2, #32
 800aae8:	dd0f      	ble.n	800ab0a <_dtoa_r+0x212>
 800aaea:	2340      	movs	r3, #64	@ 0x40
 800aaec:	1a9b      	subs	r3, r3, r2
 800aaee:	409f      	lsls	r7, r3
 800aaf0:	4b65      	ldr	r3, [pc, #404]	@ (800ac88 <_dtoa_r+0x390>)
 800aaf2:	0038      	movs	r0, r7
 800aaf4:	18f3      	adds	r3, r6, r3
 800aaf6:	40dc      	lsrs	r4, r3
 800aaf8:	4320      	orrs	r0, r4
 800aafa:	f7f7 fcd3 	bl	80024a4 <__aeabi_ui2d>
 800aafe:	2201      	movs	r2, #1
 800ab00:	4b62      	ldr	r3, [pc, #392]	@ (800ac8c <_dtoa_r+0x394>)
 800ab02:	1e77      	subs	r7, r6, #1
 800ab04:	18cb      	adds	r3, r1, r3
 800ab06:	9218      	str	r2, [sp, #96]	@ 0x60
 800ab08:	e776      	b.n	800a9f8 <_dtoa_r+0x100>
 800ab0a:	2320      	movs	r3, #32
 800ab0c:	0020      	movs	r0, r4
 800ab0e:	1a9b      	subs	r3, r3, r2
 800ab10:	4098      	lsls	r0, r3
 800ab12:	e7f2      	b.n	800aafa <_dtoa_r+0x202>
 800ab14:	9015      	str	r0, [sp, #84]	@ 0x54
 800ab16:	e7ba      	b.n	800aa8e <_dtoa_r+0x196>
 800ab18:	920d      	str	r2, [sp, #52]	@ 0x34
 800ab1a:	e7c3      	b.n	800aaa4 <_dtoa_r+0x1ac>
 800ab1c:	9b06      	ldr	r3, [sp, #24]
 800ab1e:	9a04      	ldr	r2, [sp, #16]
 800ab20:	1a9b      	subs	r3, r3, r2
 800ab22:	9306      	str	r3, [sp, #24]
 800ab24:	4253      	negs	r3, r2
 800ab26:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab28:	2300      	movs	r3, #0
 800ab2a:	9314      	str	r3, [sp, #80]	@ 0x50
 800ab2c:	e7c5      	b.n	800aaba <_dtoa_r+0x1c2>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ab34:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab36:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	dc13      	bgt.n	800ab64 <_dtoa_r+0x26c>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	001a      	movs	r2, r3
 800ab40:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab42:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab44:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ab46:	e00d      	b.n	800ab64 <_dtoa_r+0x26c>
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e7f1      	b.n	800ab30 <_dtoa_r+0x238>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ab50:	9310      	str	r3, [sp, #64]	@ 0x40
 800ab52:	4694      	mov	ip, r2
 800ab54:	9b04      	ldr	r3, [sp, #16]
 800ab56:	4463      	add	r3, ip
 800ab58:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	dc00      	bgt.n	800ab64 <_dtoa_r+0x26c>
 800ab62:	2301      	movs	r3, #1
 800ab64:	9a03      	ldr	r2, [sp, #12]
 800ab66:	2100      	movs	r1, #0
 800ab68:	69d0      	ldr	r0, [r2, #28]
 800ab6a:	2204      	movs	r2, #4
 800ab6c:	0015      	movs	r5, r2
 800ab6e:	3514      	adds	r5, #20
 800ab70:	429d      	cmp	r5, r3
 800ab72:	d91b      	bls.n	800abac <_dtoa_r+0x2b4>
 800ab74:	6041      	str	r1, [r0, #4]
 800ab76:	9803      	ldr	r0, [sp, #12]
 800ab78:	f000 fdb8 	bl	800b6ec <_Balloc>
 800ab7c:	9008      	str	r0, [sp, #32]
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d117      	bne.n	800abb2 <_dtoa_r+0x2ba>
 800ab82:	21b0      	movs	r1, #176	@ 0xb0
 800ab84:	4b42      	ldr	r3, [pc, #264]	@ (800ac90 <_dtoa_r+0x398>)
 800ab86:	482e      	ldr	r0, [pc, #184]	@ (800ac40 <_dtoa_r+0x348>)
 800ab88:	9a08      	ldr	r2, [sp, #32]
 800ab8a:	31ff      	adds	r1, #255	@ 0xff
 800ab8c:	e6c9      	b.n	800a922 <_dtoa_r+0x2a>
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e7dd      	b.n	800ab4e <_dtoa_r+0x256>
 800ab92:	2300      	movs	r3, #0
 800ab94:	9410      	str	r4, [sp, #64]	@ 0x40
 800ab96:	9322      	str	r3, [sp, #136]	@ 0x88
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab9e:	2200      	movs	r2, #0
 800aba0:	3313      	adds	r3, #19
 800aba2:	e7cf      	b.n	800ab44 <_dtoa_r+0x24c>
 800aba4:	2301      	movs	r3, #1
 800aba6:	9310      	str	r3, [sp, #64]	@ 0x40
 800aba8:	3b02      	subs	r3, #2
 800abaa:	e7f6      	b.n	800ab9a <_dtoa_r+0x2a2>
 800abac:	3101      	adds	r1, #1
 800abae:	0052      	lsls	r2, r2, #1
 800abb0:	e7dc      	b.n	800ab6c <_dtoa_r+0x274>
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	9a08      	ldr	r2, [sp, #32]
 800abb6:	69db      	ldr	r3, [r3, #28]
 800abb8:	601a      	str	r2, [r3, #0]
 800abba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abbc:	2b0e      	cmp	r3, #14
 800abbe:	d900      	bls.n	800abc2 <_dtoa_r+0x2ca>
 800abc0:	e0d9      	b.n	800ad76 <_dtoa_r+0x47e>
 800abc2:	2c00      	cmp	r4, #0
 800abc4:	d100      	bne.n	800abc8 <_dtoa_r+0x2d0>
 800abc6:	e0d6      	b.n	800ad76 <_dtoa_r+0x47e>
 800abc8:	9b04      	ldr	r3, [sp, #16]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	dd64      	ble.n	800ac98 <_dtoa_r+0x3a0>
 800abce:	210f      	movs	r1, #15
 800abd0:	9a04      	ldr	r2, [sp, #16]
 800abd2:	4b2b      	ldr	r3, [pc, #172]	@ (800ac80 <_dtoa_r+0x388>)
 800abd4:	400a      	ands	r2, r1
 800abd6:	00d2      	lsls	r2, r2, #3
 800abd8:	189b      	adds	r3, r3, r2
 800abda:	681e      	ldr	r6, [r3, #0]
 800abdc:	685f      	ldr	r7, [r3, #4]
 800abde:	9b04      	ldr	r3, [sp, #16]
 800abe0:	2402      	movs	r4, #2
 800abe2:	111d      	asrs	r5, r3, #4
 800abe4:	05db      	lsls	r3, r3, #23
 800abe6:	d50a      	bpl.n	800abfe <_dtoa_r+0x306>
 800abe8:	4b2a      	ldr	r3, [pc, #168]	@ (800ac94 <_dtoa_r+0x39c>)
 800abea:	400d      	ands	r5, r1
 800abec:	6a1a      	ldr	r2, [r3, #32]
 800abee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abf0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800abf2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800abf4:	f7f6 f922 	bl	8000e3c <__aeabi_ddiv>
 800abf8:	900a      	str	r0, [sp, #40]	@ 0x28
 800abfa:	910b      	str	r1, [sp, #44]	@ 0x2c
 800abfc:	3401      	adds	r4, #1
 800abfe:	4b25      	ldr	r3, [pc, #148]	@ (800ac94 <_dtoa_r+0x39c>)
 800ac00:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac02:	2d00      	cmp	r5, #0
 800ac04:	d108      	bne.n	800ac18 <_dtoa_r+0x320>
 800ac06:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ac08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac0a:	0032      	movs	r2, r6
 800ac0c:	003b      	movs	r3, r7
 800ac0e:	f7f6 f915 	bl	8000e3c <__aeabi_ddiv>
 800ac12:	900a      	str	r0, [sp, #40]	@ 0x28
 800ac14:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ac16:	e05a      	b.n	800acce <_dtoa_r+0x3d6>
 800ac18:	2301      	movs	r3, #1
 800ac1a:	421d      	tst	r5, r3
 800ac1c:	d009      	beq.n	800ac32 <_dtoa_r+0x33a>
 800ac1e:	18e4      	adds	r4, r4, r3
 800ac20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac22:	0030      	movs	r0, r6
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	0039      	movs	r1, r7
 800ac2a:	f7f6 fd4b 	bl	80016c4 <__aeabi_dmul>
 800ac2e:	0006      	movs	r6, r0
 800ac30:	000f      	movs	r7, r1
 800ac32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac34:	106d      	asrs	r5, r5, #1
 800ac36:	3308      	adds	r3, #8
 800ac38:	e7e2      	b.n	800ac00 <_dtoa_r+0x308>
 800ac3a:	46c0      	nop			@ (mov r8, r8)
 800ac3c:	0800c8b5 	.word	0x0800c8b5
 800ac40:	0800c8cc 	.word	0x0800c8cc
 800ac44:	7ff00000 	.word	0x7ff00000
 800ac48:	0000270f 	.word	0x0000270f
 800ac4c:	0800c8b1 	.word	0x0800c8b1
 800ac50:	0800c8b4 	.word	0x0800c8b4
 800ac54:	0800c885 	.word	0x0800c885
 800ac58:	0800c884 	.word	0x0800c884
 800ac5c:	3ff00000 	.word	0x3ff00000
 800ac60:	fffffc01 	.word	0xfffffc01
 800ac64:	3ff80000 	.word	0x3ff80000
 800ac68:	636f4361 	.word	0x636f4361
 800ac6c:	3fd287a7 	.word	0x3fd287a7
 800ac70:	8b60c8b3 	.word	0x8b60c8b3
 800ac74:	3fc68a28 	.word	0x3fc68a28
 800ac78:	509f79fb 	.word	0x509f79fb
 800ac7c:	3fd34413 	.word	0x3fd34413
 800ac80:	0800c9c8 	.word	0x0800c9c8
 800ac84:	00000432 	.word	0x00000432
 800ac88:	00000412 	.word	0x00000412
 800ac8c:	fe100000 	.word	0xfe100000
 800ac90:	0800c924 	.word	0x0800c924
 800ac94:	0800c9a0 	.word	0x0800c9a0
 800ac98:	9b04      	ldr	r3, [sp, #16]
 800ac9a:	2402      	movs	r4, #2
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d016      	beq.n	800acce <_dtoa_r+0x3d6>
 800aca0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800aca2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800aca4:	220f      	movs	r2, #15
 800aca6:	425d      	negs	r5, r3
 800aca8:	402a      	ands	r2, r5
 800acaa:	4bd7      	ldr	r3, [pc, #860]	@ (800b008 <_dtoa_r+0x710>)
 800acac:	00d2      	lsls	r2, r2, #3
 800acae:	189b      	adds	r3, r3, r2
 800acb0:	681a      	ldr	r2, [r3, #0]
 800acb2:	685b      	ldr	r3, [r3, #4]
 800acb4:	f7f6 fd06 	bl	80016c4 <__aeabi_dmul>
 800acb8:	2701      	movs	r7, #1
 800acba:	2300      	movs	r3, #0
 800acbc:	900a      	str	r0, [sp, #40]	@ 0x28
 800acbe:	910b      	str	r1, [sp, #44]	@ 0x2c
 800acc0:	4ed2      	ldr	r6, [pc, #840]	@ (800b00c <_dtoa_r+0x714>)
 800acc2:	112d      	asrs	r5, r5, #4
 800acc4:	2d00      	cmp	r5, #0
 800acc6:	d000      	beq.n	800acca <_dtoa_r+0x3d2>
 800acc8:	e0ba      	b.n	800ae40 <_dtoa_r+0x548>
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1a1      	bne.n	800ac12 <_dtoa_r+0x31a>
 800acce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800acd0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800acd2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d100      	bne.n	800acda <_dtoa_r+0x3e2>
 800acd8:	e0bd      	b.n	800ae56 <_dtoa_r+0x55e>
 800acda:	2200      	movs	r2, #0
 800acdc:	0030      	movs	r0, r6
 800acde:	0039      	movs	r1, r7
 800ace0:	4bcb      	ldr	r3, [pc, #812]	@ (800b010 <_dtoa_r+0x718>)
 800ace2:	f7f5 fbb9 	bl	8000458 <__aeabi_dcmplt>
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d100      	bne.n	800acec <_dtoa_r+0x3f4>
 800acea:	e0b4      	b.n	800ae56 <_dtoa_r+0x55e>
 800acec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d100      	bne.n	800acf4 <_dtoa_r+0x3fc>
 800acf2:	e0b0      	b.n	800ae56 <_dtoa_r+0x55e>
 800acf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	dd39      	ble.n	800ad6e <_dtoa_r+0x476>
 800acfa:	9b04      	ldr	r3, [sp, #16]
 800acfc:	2200      	movs	r2, #0
 800acfe:	3b01      	subs	r3, #1
 800ad00:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad02:	0030      	movs	r0, r6
 800ad04:	4bc3      	ldr	r3, [pc, #780]	@ (800b014 <_dtoa_r+0x71c>)
 800ad06:	0039      	movs	r1, r7
 800ad08:	f7f6 fcdc 	bl	80016c4 <__aeabi_dmul>
 800ad0c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad0e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ad10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad12:	3401      	adds	r4, #1
 800ad14:	0020      	movs	r0, r4
 800ad16:	9311      	str	r3, [sp, #68]	@ 0x44
 800ad18:	f7f7 fb96 	bl	8002448 <__aeabi_i2d>
 800ad1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad20:	f7f6 fcd0 	bl	80016c4 <__aeabi_dmul>
 800ad24:	4bbc      	ldr	r3, [pc, #752]	@ (800b018 <_dtoa_r+0x720>)
 800ad26:	2200      	movs	r2, #0
 800ad28:	f7f5 fd24 	bl	8000774 <__aeabi_dadd>
 800ad2c:	4bbb      	ldr	r3, [pc, #748]	@ (800b01c <_dtoa_r+0x724>)
 800ad2e:	0006      	movs	r6, r0
 800ad30:	18cf      	adds	r7, r1, r3
 800ad32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d000      	beq.n	800ad3a <_dtoa_r+0x442>
 800ad38:	e091      	b.n	800ae5e <_dtoa_r+0x566>
 800ad3a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ad3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad3e:	2200      	movs	r2, #0
 800ad40:	4bb7      	ldr	r3, [pc, #732]	@ (800b020 <_dtoa_r+0x728>)
 800ad42:	f7f6 ff87 	bl	8001c54 <__aeabi_dsub>
 800ad46:	0032      	movs	r2, r6
 800ad48:	003b      	movs	r3, r7
 800ad4a:	0004      	movs	r4, r0
 800ad4c:	000d      	movs	r5, r1
 800ad4e:	f7f5 fb97 	bl	8000480 <__aeabi_dcmpgt>
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d000      	beq.n	800ad58 <_dtoa_r+0x460>
 800ad56:	e29d      	b.n	800b294 <_dtoa_r+0x99c>
 800ad58:	2180      	movs	r1, #128	@ 0x80
 800ad5a:	0609      	lsls	r1, r1, #24
 800ad5c:	187b      	adds	r3, r7, r1
 800ad5e:	0032      	movs	r2, r6
 800ad60:	0020      	movs	r0, r4
 800ad62:	0029      	movs	r1, r5
 800ad64:	f7f5 fb78 	bl	8000458 <__aeabi_dcmplt>
 800ad68:	2800      	cmp	r0, #0
 800ad6a:	d000      	beq.n	800ad6e <_dtoa_r+0x476>
 800ad6c:	e130      	b.n	800afd0 <_dtoa_r+0x6d8>
 800ad6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ad70:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800ad72:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad74:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad76:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	da00      	bge.n	800ad7e <_dtoa_r+0x486>
 800ad7c:	e177      	b.n	800b06e <_dtoa_r+0x776>
 800ad7e:	9a04      	ldr	r2, [sp, #16]
 800ad80:	2a0e      	cmp	r2, #14
 800ad82:	dd00      	ble.n	800ad86 <_dtoa_r+0x48e>
 800ad84:	e173      	b.n	800b06e <_dtoa_r+0x776>
 800ad86:	4ba0      	ldr	r3, [pc, #640]	@ (800b008 <_dtoa_r+0x710>)
 800ad88:	00d2      	lsls	r2, r2, #3
 800ad8a:	189b      	adds	r3, r3, r2
 800ad8c:	685c      	ldr	r4, [r3, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	9306      	str	r3, [sp, #24]
 800ad92:	9407      	str	r4, [sp, #28]
 800ad94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	da03      	bge.n	800ada2 <_dtoa_r+0x4aa>
 800ad9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	dc00      	bgt.n	800ada2 <_dtoa_r+0x4aa>
 800ada0:	e106      	b.n	800afb0 <_dtoa_r+0x6b8>
 800ada2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ada4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ada6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ada8:	9d08      	ldr	r5, [sp, #32]
 800adaa:	3b01      	subs	r3, #1
 800adac:	195b      	adds	r3, r3, r5
 800adae:	930a      	str	r3, [sp, #40]	@ 0x28
 800adb0:	9a06      	ldr	r2, [sp, #24]
 800adb2:	9b07      	ldr	r3, [sp, #28]
 800adb4:	0030      	movs	r0, r6
 800adb6:	0039      	movs	r1, r7
 800adb8:	f7f6 f840 	bl	8000e3c <__aeabi_ddiv>
 800adbc:	f7f7 fb08 	bl	80023d0 <__aeabi_d2iz>
 800adc0:	9009      	str	r0, [sp, #36]	@ 0x24
 800adc2:	f7f7 fb41 	bl	8002448 <__aeabi_i2d>
 800adc6:	9a06      	ldr	r2, [sp, #24]
 800adc8:	9b07      	ldr	r3, [sp, #28]
 800adca:	f7f6 fc7b 	bl	80016c4 <__aeabi_dmul>
 800adce:	0002      	movs	r2, r0
 800add0:	000b      	movs	r3, r1
 800add2:	0030      	movs	r0, r6
 800add4:	0039      	movs	r1, r7
 800add6:	f7f6 ff3d 	bl	8001c54 <__aeabi_dsub>
 800adda:	002b      	movs	r3, r5
 800addc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adde:	3501      	adds	r5, #1
 800ade0:	3230      	adds	r2, #48	@ 0x30
 800ade2:	701a      	strb	r2, [r3, #0]
 800ade4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ade6:	002c      	movs	r4, r5
 800ade8:	429a      	cmp	r2, r3
 800adea:	d000      	beq.n	800adee <_dtoa_r+0x4f6>
 800adec:	e131      	b.n	800b052 <_dtoa_r+0x75a>
 800adee:	0002      	movs	r2, r0
 800adf0:	000b      	movs	r3, r1
 800adf2:	f7f5 fcbf 	bl	8000774 <__aeabi_dadd>
 800adf6:	9a06      	ldr	r2, [sp, #24]
 800adf8:	9b07      	ldr	r3, [sp, #28]
 800adfa:	0006      	movs	r6, r0
 800adfc:	000f      	movs	r7, r1
 800adfe:	f7f5 fb3f 	bl	8000480 <__aeabi_dcmpgt>
 800ae02:	2800      	cmp	r0, #0
 800ae04:	d000      	beq.n	800ae08 <_dtoa_r+0x510>
 800ae06:	e10f      	b.n	800b028 <_dtoa_r+0x730>
 800ae08:	9a06      	ldr	r2, [sp, #24]
 800ae0a:	9b07      	ldr	r3, [sp, #28]
 800ae0c:	0030      	movs	r0, r6
 800ae0e:	0039      	movs	r1, r7
 800ae10:	f7f5 fb1c 	bl	800044c <__aeabi_dcmpeq>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d003      	beq.n	800ae20 <_dtoa_r+0x528>
 800ae18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae1a:	07dd      	lsls	r5, r3, #31
 800ae1c:	d500      	bpl.n	800ae20 <_dtoa_r+0x528>
 800ae1e:	e103      	b.n	800b028 <_dtoa_r+0x730>
 800ae20:	9905      	ldr	r1, [sp, #20]
 800ae22:	9803      	ldr	r0, [sp, #12]
 800ae24:	f000 fca6 	bl	800b774 <_Bfree>
 800ae28:	2300      	movs	r3, #0
 800ae2a:	7023      	strb	r3, [r4, #0]
 800ae2c:	9b04      	ldr	r3, [sp, #16]
 800ae2e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ae30:	3301      	adds	r3, #1
 800ae32:	6013      	str	r3, [r2, #0]
 800ae34:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d100      	bne.n	800ae3c <_dtoa_r+0x544>
 800ae3a:	e5a7      	b.n	800a98c <_dtoa_r+0x94>
 800ae3c:	601c      	str	r4, [r3, #0]
 800ae3e:	e5a5      	b.n	800a98c <_dtoa_r+0x94>
 800ae40:	423d      	tst	r5, r7
 800ae42:	d005      	beq.n	800ae50 <_dtoa_r+0x558>
 800ae44:	6832      	ldr	r2, [r6, #0]
 800ae46:	6873      	ldr	r3, [r6, #4]
 800ae48:	f7f6 fc3c 	bl	80016c4 <__aeabi_dmul>
 800ae4c:	003b      	movs	r3, r7
 800ae4e:	3401      	adds	r4, #1
 800ae50:	106d      	asrs	r5, r5, #1
 800ae52:	3608      	adds	r6, #8
 800ae54:	e736      	b.n	800acc4 <_dtoa_r+0x3cc>
 800ae56:	9b04      	ldr	r3, [sp, #16]
 800ae58:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5c:	e75a      	b.n	800ad14 <_dtoa_r+0x41c>
 800ae5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae60:	4b69      	ldr	r3, [pc, #420]	@ (800b008 <_dtoa_r+0x710>)
 800ae62:	3a01      	subs	r2, #1
 800ae64:	00d2      	lsls	r2, r2, #3
 800ae66:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ae68:	189b      	adds	r3, r3, r2
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	2900      	cmp	r1, #0
 800ae70:	d04c      	beq.n	800af0c <_dtoa_r+0x614>
 800ae72:	2000      	movs	r0, #0
 800ae74:	496b      	ldr	r1, [pc, #428]	@ (800b024 <_dtoa_r+0x72c>)
 800ae76:	f7f5 ffe1 	bl	8000e3c <__aeabi_ddiv>
 800ae7a:	0032      	movs	r2, r6
 800ae7c:	003b      	movs	r3, r7
 800ae7e:	f7f6 fee9 	bl	8001c54 <__aeabi_dsub>
 800ae82:	9a08      	ldr	r2, [sp, #32]
 800ae84:	0006      	movs	r6, r0
 800ae86:	4694      	mov	ip, r2
 800ae88:	000f      	movs	r7, r1
 800ae8a:	9b08      	ldr	r3, [sp, #32]
 800ae8c:	9316      	str	r3, [sp, #88]	@ 0x58
 800ae8e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae90:	4463      	add	r3, ip
 800ae92:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae96:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae98:	f7f7 fa9a 	bl	80023d0 <__aeabi_d2iz>
 800ae9c:	0005      	movs	r5, r0
 800ae9e:	f7f7 fad3 	bl	8002448 <__aeabi_i2d>
 800aea2:	0002      	movs	r2, r0
 800aea4:	000b      	movs	r3, r1
 800aea6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aea8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aeaa:	f7f6 fed3 	bl	8001c54 <__aeabi_dsub>
 800aeae:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aeb0:	3530      	adds	r5, #48	@ 0x30
 800aeb2:	1c5c      	adds	r4, r3, #1
 800aeb4:	701d      	strb	r5, [r3, #0]
 800aeb6:	0032      	movs	r2, r6
 800aeb8:	003b      	movs	r3, r7
 800aeba:	900a      	str	r0, [sp, #40]	@ 0x28
 800aebc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aebe:	f7f5 facb 	bl	8000458 <__aeabi_dcmplt>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	d16a      	bne.n	800af9c <_dtoa_r+0x6a4>
 800aec6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aec8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aeca:	2000      	movs	r0, #0
 800aecc:	4950      	ldr	r1, [pc, #320]	@ (800b010 <_dtoa_r+0x718>)
 800aece:	f7f6 fec1 	bl	8001c54 <__aeabi_dsub>
 800aed2:	0032      	movs	r2, r6
 800aed4:	003b      	movs	r3, r7
 800aed6:	f7f5 fabf 	bl	8000458 <__aeabi_dcmplt>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	d000      	beq.n	800aee0 <_dtoa_r+0x5e8>
 800aede:	e0a5      	b.n	800b02c <_dtoa_r+0x734>
 800aee0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aee2:	42a3      	cmp	r3, r4
 800aee4:	d100      	bne.n	800aee8 <_dtoa_r+0x5f0>
 800aee6:	e742      	b.n	800ad6e <_dtoa_r+0x476>
 800aee8:	2200      	movs	r2, #0
 800aeea:	0030      	movs	r0, r6
 800aeec:	0039      	movs	r1, r7
 800aeee:	4b49      	ldr	r3, [pc, #292]	@ (800b014 <_dtoa_r+0x71c>)
 800aef0:	f7f6 fbe8 	bl	80016c4 <__aeabi_dmul>
 800aef4:	2200      	movs	r2, #0
 800aef6:	0006      	movs	r6, r0
 800aef8:	000f      	movs	r7, r1
 800aefa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aefc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aefe:	4b45      	ldr	r3, [pc, #276]	@ (800b014 <_dtoa_r+0x71c>)
 800af00:	f7f6 fbe0 	bl	80016c4 <__aeabi_dmul>
 800af04:	9416      	str	r4, [sp, #88]	@ 0x58
 800af06:	900a      	str	r0, [sp, #40]	@ 0x28
 800af08:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af0a:	e7c3      	b.n	800ae94 <_dtoa_r+0x59c>
 800af0c:	0030      	movs	r0, r6
 800af0e:	0039      	movs	r1, r7
 800af10:	f7f6 fbd8 	bl	80016c4 <__aeabi_dmul>
 800af14:	9d08      	ldr	r5, [sp, #32]
 800af16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af18:	002b      	movs	r3, r5
 800af1a:	4694      	mov	ip, r2
 800af1c:	9016      	str	r0, [sp, #88]	@ 0x58
 800af1e:	9117      	str	r1, [sp, #92]	@ 0x5c
 800af20:	4463      	add	r3, ip
 800af22:	9319      	str	r3, [sp, #100]	@ 0x64
 800af24:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af26:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af28:	f7f7 fa52 	bl	80023d0 <__aeabi_d2iz>
 800af2c:	0004      	movs	r4, r0
 800af2e:	f7f7 fa8b 	bl	8002448 <__aeabi_i2d>
 800af32:	000b      	movs	r3, r1
 800af34:	0002      	movs	r2, r0
 800af36:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af3a:	f7f6 fe8b 	bl	8001c54 <__aeabi_dsub>
 800af3e:	3430      	adds	r4, #48	@ 0x30
 800af40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af42:	702c      	strb	r4, [r5, #0]
 800af44:	3501      	adds	r5, #1
 800af46:	0006      	movs	r6, r0
 800af48:	000f      	movs	r7, r1
 800af4a:	42ab      	cmp	r3, r5
 800af4c:	d129      	bne.n	800afa2 <_dtoa_r+0x6aa>
 800af4e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800af50:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800af52:	9b08      	ldr	r3, [sp, #32]
 800af54:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800af56:	469c      	mov	ip, r3
 800af58:	2200      	movs	r2, #0
 800af5a:	4b32      	ldr	r3, [pc, #200]	@ (800b024 <_dtoa_r+0x72c>)
 800af5c:	4464      	add	r4, ip
 800af5e:	f7f5 fc09 	bl	8000774 <__aeabi_dadd>
 800af62:	0002      	movs	r2, r0
 800af64:	000b      	movs	r3, r1
 800af66:	0030      	movs	r0, r6
 800af68:	0039      	movs	r1, r7
 800af6a:	f7f5 fa89 	bl	8000480 <__aeabi_dcmpgt>
 800af6e:	2800      	cmp	r0, #0
 800af70:	d15c      	bne.n	800b02c <_dtoa_r+0x734>
 800af72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800af74:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800af76:	2000      	movs	r0, #0
 800af78:	492a      	ldr	r1, [pc, #168]	@ (800b024 <_dtoa_r+0x72c>)
 800af7a:	f7f6 fe6b 	bl	8001c54 <__aeabi_dsub>
 800af7e:	0002      	movs	r2, r0
 800af80:	000b      	movs	r3, r1
 800af82:	0030      	movs	r0, r6
 800af84:	0039      	movs	r1, r7
 800af86:	f7f5 fa67 	bl	8000458 <__aeabi_dcmplt>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d100      	bne.n	800af90 <_dtoa_r+0x698>
 800af8e:	e6ee      	b.n	800ad6e <_dtoa_r+0x476>
 800af90:	0023      	movs	r3, r4
 800af92:	3c01      	subs	r4, #1
 800af94:	7822      	ldrb	r2, [r4, #0]
 800af96:	2a30      	cmp	r2, #48	@ 0x30
 800af98:	d0fa      	beq.n	800af90 <_dtoa_r+0x698>
 800af9a:	001c      	movs	r4, r3
 800af9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af9e:	9304      	str	r3, [sp, #16]
 800afa0:	e73e      	b.n	800ae20 <_dtoa_r+0x528>
 800afa2:	2200      	movs	r2, #0
 800afa4:	4b1b      	ldr	r3, [pc, #108]	@ (800b014 <_dtoa_r+0x71c>)
 800afa6:	f7f6 fb8d 	bl	80016c4 <__aeabi_dmul>
 800afaa:	900a      	str	r0, [sp, #40]	@ 0x28
 800afac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800afae:	e7b9      	b.n	800af24 <_dtoa_r+0x62c>
 800afb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d10c      	bne.n	800afd0 <_dtoa_r+0x6d8>
 800afb6:	9806      	ldr	r0, [sp, #24]
 800afb8:	9907      	ldr	r1, [sp, #28]
 800afba:	2200      	movs	r2, #0
 800afbc:	4b18      	ldr	r3, [pc, #96]	@ (800b020 <_dtoa_r+0x728>)
 800afbe:	f7f6 fb81 	bl	80016c4 <__aeabi_dmul>
 800afc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800afc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afc6:	f7f5 fa65 	bl	8000494 <__aeabi_dcmpge>
 800afca:	2800      	cmp	r0, #0
 800afcc:	d100      	bne.n	800afd0 <_dtoa_r+0x6d8>
 800afce:	e164      	b.n	800b29a <_dtoa_r+0x9a2>
 800afd0:	2600      	movs	r6, #0
 800afd2:	0037      	movs	r7, r6
 800afd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800afd6:	9c08      	ldr	r4, [sp, #32]
 800afd8:	43db      	mvns	r3, r3
 800afda:	930c      	str	r3, [sp, #48]	@ 0x30
 800afdc:	2300      	movs	r3, #0
 800afde:	9304      	str	r3, [sp, #16]
 800afe0:	0031      	movs	r1, r6
 800afe2:	9803      	ldr	r0, [sp, #12]
 800afe4:	f000 fbc6 	bl	800b774 <_Bfree>
 800afe8:	2f00      	cmp	r7, #0
 800afea:	d0d7      	beq.n	800af9c <_dtoa_r+0x6a4>
 800afec:	9b04      	ldr	r3, [sp, #16]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d005      	beq.n	800affe <_dtoa_r+0x706>
 800aff2:	42bb      	cmp	r3, r7
 800aff4:	d003      	beq.n	800affe <_dtoa_r+0x706>
 800aff6:	0019      	movs	r1, r3
 800aff8:	9803      	ldr	r0, [sp, #12]
 800affa:	f000 fbbb 	bl	800b774 <_Bfree>
 800affe:	0039      	movs	r1, r7
 800b000:	9803      	ldr	r0, [sp, #12]
 800b002:	f000 fbb7 	bl	800b774 <_Bfree>
 800b006:	e7c9      	b.n	800af9c <_dtoa_r+0x6a4>
 800b008:	0800c9c8 	.word	0x0800c9c8
 800b00c:	0800c9a0 	.word	0x0800c9a0
 800b010:	3ff00000 	.word	0x3ff00000
 800b014:	40240000 	.word	0x40240000
 800b018:	401c0000 	.word	0x401c0000
 800b01c:	fcc00000 	.word	0xfcc00000
 800b020:	40140000 	.word	0x40140000
 800b024:	3fe00000 	.word	0x3fe00000
 800b028:	9b04      	ldr	r3, [sp, #16]
 800b02a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b02c:	0023      	movs	r3, r4
 800b02e:	001c      	movs	r4, r3
 800b030:	3b01      	subs	r3, #1
 800b032:	781a      	ldrb	r2, [r3, #0]
 800b034:	2a39      	cmp	r2, #57	@ 0x39
 800b036:	d108      	bne.n	800b04a <_dtoa_r+0x752>
 800b038:	9a08      	ldr	r2, [sp, #32]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d1f7      	bne.n	800b02e <_dtoa_r+0x736>
 800b03e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b040:	9908      	ldr	r1, [sp, #32]
 800b042:	3201      	adds	r2, #1
 800b044:	920c      	str	r2, [sp, #48]	@ 0x30
 800b046:	2230      	movs	r2, #48	@ 0x30
 800b048:	700a      	strb	r2, [r1, #0]
 800b04a:	781a      	ldrb	r2, [r3, #0]
 800b04c:	3201      	adds	r2, #1
 800b04e:	701a      	strb	r2, [r3, #0]
 800b050:	e7a4      	b.n	800af9c <_dtoa_r+0x6a4>
 800b052:	2200      	movs	r2, #0
 800b054:	4bc6      	ldr	r3, [pc, #792]	@ (800b370 <_dtoa_r+0xa78>)
 800b056:	f7f6 fb35 	bl	80016c4 <__aeabi_dmul>
 800b05a:	2200      	movs	r2, #0
 800b05c:	2300      	movs	r3, #0
 800b05e:	0006      	movs	r6, r0
 800b060:	000f      	movs	r7, r1
 800b062:	f7f5 f9f3 	bl	800044c <__aeabi_dcmpeq>
 800b066:	2800      	cmp	r0, #0
 800b068:	d100      	bne.n	800b06c <_dtoa_r+0x774>
 800b06a:	e6a1      	b.n	800adb0 <_dtoa_r+0x4b8>
 800b06c:	e6d8      	b.n	800ae20 <_dtoa_r+0x528>
 800b06e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b070:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b072:	9c06      	ldr	r4, [sp, #24]
 800b074:	2f00      	cmp	r7, #0
 800b076:	d014      	beq.n	800b0a2 <_dtoa_r+0x7aa>
 800b078:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b07a:	2a01      	cmp	r2, #1
 800b07c:	dd00      	ble.n	800b080 <_dtoa_r+0x788>
 800b07e:	e0c8      	b.n	800b212 <_dtoa_r+0x91a>
 800b080:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b082:	2a00      	cmp	r2, #0
 800b084:	d100      	bne.n	800b088 <_dtoa_r+0x790>
 800b086:	e0be      	b.n	800b206 <_dtoa_r+0x90e>
 800b088:	4aba      	ldr	r2, [pc, #744]	@ (800b374 <_dtoa_r+0xa7c>)
 800b08a:	189b      	adds	r3, r3, r2
 800b08c:	9a06      	ldr	r2, [sp, #24]
 800b08e:	2101      	movs	r1, #1
 800b090:	18d2      	adds	r2, r2, r3
 800b092:	9206      	str	r2, [sp, #24]
 800b094:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b096:	9803      	ldr	r0, [sp, #12]
 800b098:	18d3      	adds	r3, r2, r3
 800b09a:	930d      	str	r3, [sp, #52]	@ 0x34
 800b09c:	f000 fc22 	bl	800b8e4 <__i2b>
 800b0a0:	0007      	movs	r7, r0
 800b0a2:	2c00      	cmp	r4, #0
 800b0a4:	d00e      	beq.n	800b0c4 <_dtoa_r+0x7cc>
 800b0a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	dd0b      	ble.n	800b0c4 <_dtoa_r+0x7cc>
 800b0ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b0ae:	0023      	movs	r3, r4
 800b0b0:	4294      	cmp	r4, r2
 800b0b2:	dd00      	ble.n	800b0b6 <_dtoa_r+0x7be>
 800b0b4:	0013      	movs	r3, r2
 800b0b6:	9a06      	ldr	r2, [sp, #24]
 800b0b8:	1ae4      	subs	r4, r4, r3
 800b0ba:	1ad2      	subs	r2, r2, r3
 800b0bc:	9206      	str	r2, [sp, #24]
 800b0be:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b0c0:	1ad3      	subs	r3, r2, r3
 800b0c2:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d01f      	beq.n	800b10a <_dtoa_r+0x812>
 800b0ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d100      	bne.n	800b0d2 <_dtoa_r+0x7da>
 800b0d0:	e0b5      	b.n	800b23e <_dtoa_r+0x946>
 800b0d2:	2d00      	cmp	r5, #0
 800b0d4:	d010      	beq.n	800b0f8 <_dtoa_r+0x800>
 800b0d6:	0039      	movs	r1, r7
 800b0d8:	002a      	movs	r2, r5
 800b0da:	9803      	ldr	r0, [sp, #12]
 800b0dc:	f000 fccc 	bl	800ba78 <__pow5mult>
 800b0e0:	9a05      	ldr	r2, [sp, #20]
 800b0e2:	0001      	movs	r1, r0
 800b0e4:	0007      	movs	r7, r0
 800b0e6:	9803      	ldr	r0, [sp, #12]
 800b0e8:	f000 fc14 	bl	800b914 <__multiply>
 800b0ec:	0006      	movs	r6, r0
 800b0ee:	9905      	ldr	r1, [sp, #20]
 800b0f0:	9803      	ldr	r0, [sp, #12]
 800b0f2:	f000 fb3f 	bl	800b774 <_Bfree>
 800b0f6:	9605      	str	r6, [sp, #20]
 800b0f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0fa:	1b5a      	subs	r2, r3, r5
 800b0fc:	42ab      	cmp	r3, r5
 800b0fe:	d004      	beq.n	800b10a <_dtoa_r+0x812>
 800b100:	9905      	ldr	r1, [sp, #20]
 800b102:	9803      	ldr	r0, [sp, #12]
 800b104:	f000 fcb8 	bl	800ba78 <__pow5mult>
 800b108:	9005      	str	r0, [sp, #20]
 800b10a:	2101      	movs	r1, #1
 800b10c:	9803      	ldr	r0, [sp, #12]
 800b10e:	f000 fbe9 	bl	800b8e4 <__i2b>
 800b112:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b114:	0006      	movs	r6, r0
 800b116:	2b00      	cmp	r3, #0
 800b118:	d100      	bne.n	800b11c <_dtoa_r+0x824>
 800b11a:	e1bc      	b.n	800b496 <_dtoa_r+0xb9e>
 800b11c:	001a      	movs	r2, r3
 800b11e:	0001      	movs	r1, r0
 800b120:	9803      	ldr	r0, [sp, #12]
 800b122:	f000 fca9 	bl	800ba78 <__pow5mult>
 800b126:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b128:	0006      	movs	r6, r0
 800b12a:	2500      	movs	r5, #0
 800b12c:	2b01      	cmp	r3, #1
 800b12e:	dc16      	bgt.n	800b15e <_dtoa_r+0x866>
 800b130:	2500      	movs	r5, #0
 800b132:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b134:	42ab      	cmp	r3, r5
 800b136:	d10e      	bne.n	800b156 <_dtoa_r+0x85e>
 800b138:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b13a:	031b      	lsls	r3, r3, #12
 800b13c:	42ab      	cmp	r3, r5
 800b13e:	d10a      	bne.n	800b156 <_dtoa_r+0x85e>
 800b140:	4b8d      	ldr	r3, [pc, #564]	@ (800b378 <_dtoa_r+0xa80>)
 800b142:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b144:	4213      	tst	r3, r2
 800b146:	d006      	beq.n	800b156 <_dtoa_r+0x85e>
 800b148:	9b06      	ldr	r3, [sp, #24]
 800b14a:	3501      	adds	r5, #1
 800b14c:	3301      	adds	r3, #1
 800b14e:	9306      	str	r3, [sp, #24]
 800b150:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b152:	3301      	adds	r3, #1
 800b154:	930d      	str	r3, [sp, #52]	@ 0x34
 800b156:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b158:	2001      	movs	r0, #1
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d008      	beq.n	800b170 <_dtoa_r+0x878>
 800b15e:	6933      	ldr	r3, [r6, #16]
 800b160:	3303      	adds	r3, #3
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	18f3      	adds	r3, r6, r3
 800b166:	6858      	ldr	r0, [r3, #4]
 800b168:	f000 fb6c 	bl	800b844 <__hi0bits>
 800b16c:	2320      	movs	r3, #32
 800b16e:	1a18      	subs	r0, r3, r0
 800b170:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b172:	1818      	adds	r0, r3, r0
 800b174:	0002      	movs	r2, r0
 800b176:	231f      	movs	r3, #31
 800b178:	401a      	ands	r2, r3
 800b17a:	4218      	tst	r0, r3
 800b17c:	d065      	beq.n	800b24a <_dtoa_r+0x952>
 800b17e:	3301      	adds	r3, #1
 800b180:	1a9b      	subs	r3, r3, r2
 800b182:	2b04      	cmp	r3, #4
 800b184:	dd5d      	ble.n	800b242 <_dtoa_r+0x94a>
 800b186:	231c      	movs	r3, #28
 800b188:	1a9b      	subs	r3, r3, r2
 800b18a:	9a06      	ldr	r2, [sp, #24]
 800b18c:	18e4      	adds	r4, r4, r3
 800b18e:	18d2      	adds	r2, r2, r3
 800b190:	9206      	str	r2, [sp, #24]
 800b192:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b194:	18d3      	adds	r3, r2, r3
 800b196:	930d      	str	r3, [sp, #52]	@ 0x34
 800b198:	9b06      	ldr	r3, [sp, #24]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	dd05      	ble.n	800b1aa <_dtoa_r+0x8b2>
 800b19e:	001a      	movs	r2, r3
 800b1a0:	9905      	ldr	r1, [sp, #20]
 800b1a2:	9803      	ldr	r0, [sp, #12]
 800b1a4:	f000 fcc4 	bl	800bb30 <__lshift>
 800b1a8:	9005      	str	r0, [sp, #20]
 800b1aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	dd05      	ble.n	800b1bc <_dtoa_r+0x8c4>
 800b1b0:	0031      	movs	r1, r6
 800b1b2:	001a      	movs	r2, r3
 800b1b4:	9803      	ldr	r0, [sp, #12]
 800b1b6:	f000 fcbb 	bl	800bb30 <__lshift>
 800b1ba:	0006      	movs	r6, r0
 800b1bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d045      	beq.n	800b24e <_dtoa_r+0x956>
 800b1c2:	0031      	movs	r1, r6
 800b1c4:	9805      	ldr	r0, [sp, #20]
 800b1c6:	f000 fd1f 	bl	800bc08 <__mcmp>
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	da3f      	bge.n	800b24e <_dtoa_r+0x956>
 800b1ce:	9b04      	ldr	r3, [sp, #16]
 800b1d0:	220a      	movs	r2, #10
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1d6:	9905      	ldr	r1, [sp, #20]
 800b1d8:	2300      	movs	r3, #0
 800b1da:	9803      	ldr	r0, [sp, #12]
 800b1dc:	f000 faee 	bl	800b7bc <__multadd>
 800b1e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1e2:	9005      	str	r0, [sp, #20]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d100      	bne.n	800b1ea <_dtoa_r+0x8f2>
 800b1e8:	e15c      	b.n	800b4a4 <_dtoa_r+0xbac>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	0039      	movs	r1, r7
 800b1ee:	220a      	movs	r2, #10
 800b1f0:	9803      	ldr	r0, [sp, #12]
 800b1f2:	f000 fae3 	bl	800b7bc <__multadd>
 800b1f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1f8:	0007      	movs	r7, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	dc55      	bgt.n	800b2aa <_dtoa_r+0x9b2>
 800b1fe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b200:	2b02      	cmp	r3, #2
 800b202:	dc2d      	bgt.n	800b260 <_dtoa_r+0x968>
 800b204:	e051      	b.n	800b2aa <_dtoa_r+0x9b2>
 800b206:	2336      	movs	r3, #54	@ 0x36
 800b208:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b20a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b20c:	9c06      	ldr	r4, [sp, #24]
 800b20e:	1a9b      	subs	r3, r3, r2
 800b210:	e73c      	b.n	800b08c <_dtoa_r+0x794>
 800b212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b214:	1e5d      	subs	r5, r3, #1
 800b216:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b218:	42ab      	cmp	r3, r5
 800b21a:	db08      	blt.n	800b22e <_dtoa_r+0x936>
 800b21c:	1b5d      	subs	r5, r3, r5
 800b21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b220:	9c06      	ldr	r4, [sp, #24]
 800b222:	2b00      	cmp	r3, #0
 800b224:	db00      	blt.n	800b228 <_dtoa_r+0x930>
 800b226:	e731      	b.n	800b08c <_dtoa_r+0x794>
 800b228:	1ae4      	subs	r4, r4, r3
 800b22a:	2300      	movs	r3, #0
 800b22c:	e72e      	b.n	800b08c <_dtoa_r+0x794>
 800b22e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b230:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b232:	1aeb      	subs	r3, r5, r3
 800b234:	18d3      	adds	r3, r2, r3
 800b236:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b238:	9314      	str	r3, [sp, #80]	@ 0x50
 800b23a:	2500      	movs	r5, #0
 800b23c:	e7ef      	b.n	800b21e <_dtoa_r+0x926>
 800b23e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b240:	e75e      	b.n	800b100 <_dtoa_r+0x808>
 800b242:	2b04      	cmp	r3, #4
 800b244:	d0a8      	beq.n	800b198 <_dtoa_r+0x8a0>
 800b246:	331c      	adds	r3, #28
 800b248:	e79f      	b.n	800b18a <_dtoa_r+0x892>
 800b24a:	0013      	movs	r3, r2
 800b24c:	e7fb      	b.n	800b246 <_dtoa_r+0x94e>
 800b24e:	9b04      	ldr	r3, [sp, #16]
 800b250:	930c      	str	r3, [sp, #48]	@ 0x30
 800b252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b254:	930e      	str	r3, [sp, #56]	@ 0x38
 800b256:	2b00      	cmp	r3, #0
 800b258:	dc23      	bgt.n	800b2a2 <_dtoa_r+0x9aa>
 800b25a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b25c:	2b02      	cmp	r3, #2
 800b25e:	dd20      	ble.n	800b2a2 <_dtoa_r+0x9aa>
 800b260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b262:	2b00      	cmp	r3, #0
 800b264:	d000      	beq.n	800b268 <_dtoa_r+0x970>
 800b266:	e6b5      	b.n	800afd4 <_dtoa_r+0x6dc>
 800b268:	0031      	movs	r1, r6
 800b26a:	2205      	movs	r2, #5
 800b26c:	9803      	ldr	r0, [sp, #12]
 800b26e:	f000 faa5 	bl	800b7bc <__multadd>
 800b272:	0006      	movs	r6, r0
 800b274:	0001      	movs	r1, r0
 800b276:	9805      	ldr	r0, [sp, #20]
 800b278:	f000 fcc6 	bl	800bc08 <__mcmp>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	dc00      	bgt.n	800b282 <_dtoa_r+0x98a>
 800b280:	e6a8      	b.n	800afd4 <_dtoa_r+0x6dc>
 800b282:	9b08      	ldr	r3, [sp, #32]
 800b284:	9a08      	ldr	r2, [sp, #32]
 800b286:	1c5c      	adds	r4, r3, #1
 800b288:	2331      	movs	r3, #49	@ 0x31
 800b28a:	7013      	strb	r3, [r2, #0]
 800b28c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b28e:	3301      	adds	r3, #1
 800b290:	930c      	str	r3, [sp, #48]	@ 0x30
 800b292:	e6a3      	b.n	800afdc <_dtoa_r+0x6e4>
 800b294:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b296:	0037      	movs	r7, r6
 800b298:	e7f3      	b.n	800b282 <_dtoa_r+0x98a>
 800b29a:	9b04      	ldr	r3, [sp, #16]
 800b29c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b29e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b2a0:	e7f9      	b.n	800b296 <_dtoa_r+0x99e>
 800b2a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d100      	bne.n	800b2aa <_dtoa_r+0x9b2>
 800b2a8:	e100      	b.n	800b4ac <_dtoa_r+0xbb4>
 800b2aa:	2c00      	cmp	r4, #0
 800b2ac:	dd05      	ble.n	800b2ba <_dtoa_r+0x9c2>
 800b2ae:	0039      	movs	r1, r7
 800b2b0:	0022      	movs	r2, r4
 800b2b2:	9803      	ldr	r0, [sp, #12]
 800b2b4:	f000 fc3c 	bl	800bb30 <__lshift>
 800b2b8:	0007      	movs	r7, r0
 800b2ba:	0038      	movs	r0, r7
 800b2bc:	2d00      	cmp	r5, #0
 800b2be:	d018      	beq.n	800b2f2 <_dtoa_r+0x9fa>
 800b2c0:	6879      	ldr	r1, [r7, #4]
 800b2c2:	9803      	ldr	r0, [sp, #12]
 800b2c4:	f000 fa12 	bl	800b6ec <_Balloc>
 800b2c8:	1e04      	subs	r4, r0, #0
 800b2ca:	d105      	bne.n	800b2d8 <_dtoa_r+0x9e0>
 800b2cc:	0022      	movs	r2, r4
 800b2ce:	4b2b      	ldr	r3, [pc, #172]	@ (800b37c <_dtoa_r+0xa84>)
 800b2d0:	482b      	ldr	r0, [pc, #172]	@ (800b380 <_dtoa_r+0xa88>)
 800b2d2:	492c      	ldr	r1, [pc, #176]	@ (800b384 <_dtoa_r+0xa8c>)
 800b2d4:	f7ff fb25 	bl	800a922 <_dtoa_r+0x2a>
 800b2d8:	0039      	movs	r1, r7
 800b2da:	693a      	ldr	r2, [r7, #16]
 800b2dc:	310c      	adds	r1, #12
 800b2de:	3202      	adds	r2, #2
 800b2e0:	0092      	lsls	r2, r2, #2
 800b2e2:	300c      	adds	r0, #12
 800b2e4:	f001 f84e 	bl	800c384 <memcpy>
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	0021      	movs	r1, r4
 800b2ec:	9803      	ldr	r0, [sp, #12]
 800b2ee:	f000 fc1f 	bl	800bb30 <__lshift>
 800b2f2:	9b08      	ldr	r3, [sp, #32]
 800b2f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2f6:	9306      	str	r3, [sp, #24]
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	189b      	adds	r3, r3, r2
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	9704      	str	r7, [sp, #16]
 800b300:	0007      	movs	r7, r0
 800b302:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b306:	4013      	ands	r3, r2
 800b308:	930e      	str	r3, [sp, #56]	@ 0x38
 800b30a:	0031      	movs	r1, r6
 800b30c:	9805      	ldr	r0, [sp, #20]
 800b30e:	f7ff fa65 	bl	800a7dc <quorem>
 800b312:	9904      	ldr	r1, [sp, #16]
 800b314:	0005      	movs	r5, r0
 800b316:	900a      	str	r0, [sp, #40]	@ 0x28
 800b318:	9805      	ldr	r0, [sp, #20]
 800b31a:	f000 fc75 	bl	800bc08 <__mcmp>
 800b31e:	003a      	movs	r2, r7
 800b320:	900d      	str	r0, [sp, #52]	@ 0x34
 800b322:	0031      	movs	r1, r6
 800b324:	9803      	ldr	r0, [sp, #12]
 800b326:	f000 fc8b 	bl	800bc40 <__mdiff>
 800b32a:	2201      	movs	r2, #1
 800b32c:	68c3      	ldr	r3, [r0, #12]
 800b32e:	0004      	movs	r4, r0
 800b330:	3530      	adds	r5, #48	@ 0x30
 800b332:	9209      	str	r2, [sp, #36]	@ 0x24
 800b334:	2b00      	cmp	r3, #0
 800b336:	d104      	bne.n	800b342 <_dtoa_r+0xa4a>
 800b338:	0001      	movs	r1, r0
 800b33a:	9805      	ldr	r0, [sp, #20]
 800b33c:	f000 fc64 	bl	800bc08 <__mcmp>
 800b340:	9009      	str	r0, [sp, #36]	@ 0x24
 800b342:	0021      	movs	r1, r4
 800b344:	9803      	ldr	r0, [sp, #12]
 800b346:	f000 fa15 	bl	800b774 <_Bfree>
 800b34a:	9b06      	ldr	r3, [sp, #24]
 800b34c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b34e:	1c5c      	adds	r4, r3, #1
 800b350:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b352:	4313      	orrs	r3, r2
 800b354:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b356:	4313      	orrs	r3, r2
 800b358:	d116      	bne.n	800b388 <_dtoa_r+0xa90>
 800b35a:	2d39      	cmp	r5, #57	@ 0x39
 800b35c:	d02f      	beq.n	800b3be <_dtoa_r+0xac6>
 800b35e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b360:	2b00      	cmp	r3, #0
 800b362:	dd01      	ble.n	800b368 <_dtoa_r+0xa70>
 800b364:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b366:	3531      	adds	r5, #49	@ 0x31
 800b368:	9b06      	ldr	r3, [sp, #24]
 800b36a:	701d      	strb	r5, [r3, #0]
 800b36c:	e638      	b.n	800afe0 <_dtoa_r+0x6e8>
 800b36e:	46c0      	nop			@ (mov r8, r8)
 800b370:	40240000 	.word	0x40240000
 800b374:	00000433 	.word	0x00000433
 800b378:	7ff00000 	.word	0x7ff00000
 800b37c:	0800c924 	.word	0x0800c924
 800b380:	0800c8cc 	.word	0x0800c8cc
 800b384:	000002ef 	.word	0x000002ef
 800b388:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	db04      	blt.n	800b398 <_dtoa_r+0xaa0>
 800b38e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b390:	4313      	orrs	r3, r2
 800b392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b394:	4313      	orrs	r3, r2
 800b396:	d11e      	bne.n	800b3d6 <_dtoa_r+0xade>
 800b398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	dde4      	ble.n	800b368 <_dtoa_r+0xa70>
 800b39e:	9905      	ldr	r1, [sp, #20]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	9803      	ldr	r0, [sp, #12]
 800b3a4:	f000 fbc4 	bl	800bb30 <__lshift>
 800b3a8:	0031      	movs	r1, r6
 800b3aa:	9005      	str	r0, [sp, #20]
 800b3ac:	f000 fc2c 	bl	800bc08 <__mcmp>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	dc02      	bgt.n	800b3ba <_dtoa_r+0xac2>
 800b3b4:	d1d8      	bne.n	800b368 <_dtoa_r+0xa70>
 800b3b6:	07eb      	lsls	r3, r5, #31
 800b3b8:	d5d6      	bpl.n	800b368 <_dtoa_r+0xa70>
 800b3ba:	2d39      	cmp	r5, #57	@ 0x39
 800b3bc:	d1d2      	bne.n	800b364 <_dtoa_r+0xa6c>
 800b3be:	2339      	movs	r3, #57	@ 0x39
 800b3c0:	9a06      	ldr	r2, [sp, #24]
 800b3c2:	7013      	strb	r3, [r2, #0]
 800b3c4:	0023      	movs	r3, r4
 800b3c6:	001c      	movs	r4, r3
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	781a      	ldrb	r2, [r3, #0]
 800b3cc:	2a39      	cmp	r2, #57	@ 0x39
 800b3ce:	d04f      	beq.n	800b470 <_dtoa_r+0xb78>
 800b3d0:	3201      	adds	r2, #1
 800b3d2:	701a      	strb	r2, [r3, #0]
 800b3d4:	e604      	b.n	800afe0 <_dtoa_r+0x6e8>
 800b3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	dd03      	ble.n	800b3e4 <_dtoa_r+0xaec>
 800b3dc:	2d39      	cmp	r5, #57	@ 0x39
 800b3de:	d0ee      	beq.n	800b3be <_dtoa_r+0xac6>
 800b3e0:	3501      	adds	r5, #1
 800b3e2:	e7c1      	b.n	800b368 <_dtoa_r+0xa70>
 800b3e4:	9b06      	ldr	r3, [sp, #24]
 800b3e6:	9a06      	ldr	r2, [sp, #24]
 800b3e8:	701d      	strb	r5, [r3, #0]
 800b3ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d02a      	beq.n	800b446 <_dtoa_r+0xb4e>
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	220a      	movs	r2, #10
 800b3f4:	9905      	ldr	r1, [sp, #20]
 800b3f6:	9803      	ldr	r0, [sp, #12]
 800b3f8:	f000 f9e0 	bl	800b7bc <__multadd>
 800b3fc:	9b04      	ldr	r3, [sp, #16]
 800b3fe:	9005      	str	r0, [sp, #20]
 800b400:	42bb      	cmp	r3, r7
 800b402:	d109      	bne.n	800b418 <_dtoa_r+0xb20>
 800b404:	2300      	movs	r3, #0
 800b406:	220a      	movs	r2, #10
 800b408:	9904      	ldr	r1, [sp, #16]
 800b40a:	9803      	ldr	r0, [sp, #12]
 800b40c:	f000 f9d6 	bl	800b7bc <__multadd>
 800b410:	9004      	str	r0, [sp, #16]
 800b412:	0007      	movs	r7, r0
 800b414:	9406      	str	r4, [sp, #24]
 800b416:	e778      	b.n	800b30a <_dtoa_r+0xa12>
 800b418:	9904      	ldr	r1, [sp, #16]
 800b41a:	2300      	movs	r3, #0
 800b41c:	220a      	movs	r2, #10
 800b41e:	9803      	ldr	r0, [sp, #12]
 800b420:	f000 f9cc 	bl	800b7bc <__multadd>
 800b424:	2300      	movs	r3, #0
 800b426:	9004      	str	r0, [sp, #16]
 800b428:	220a      	movs	r2, #10
 800b42a:	0039      	movs	r1, r7
 800b42c:	9803      	ldr	r0, [sp, #12]
 800b42e:	f000 f9c5 	bl	800b7bc <__multadd>
 800b432:	e7ee      	b.n	800b412 <_dtoa_r+0xb1a>
 800b434:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b436:	2401      	movs	r4, #1
 800b438:	2b00      	cmp	r3, #0
 800b43a:	dd00      	ble.n	800b43e <_dtoa_r+0xb46>
 800b43c:	001c      	movs	r4, r3
 800b43e:	9b08      	ldr	r3, [sp, #32]
 800b440:	191c      	adds	r4, r3, r4
 800b442:	2300      	movs	r3, #0
 800b444:	9304      	str	r3, [sp, #16]
 800b446:	9905      	ldr	r1, [sp, #20]
 800b448:	2201      	movs	r2, #1
 800b44a:	9803      	ldr	r0, [sp, #12]
 800b44c:	f000 fb70 	bl	800bb30 <__lshift>
 800b450:	0031      	movs	r1, r6
 800b452:	9005      	str	r0, [sp, #20]
 800b454:	f000 fbd8 	bl	800bc08 <__mcmp>
 800b458:	2800      	cmp	r0, #0
 800b45a:	dcb3      	bgt.n	800b3c4 <_dtoa_r+0xacc>
 800b45c:	d101      	bne.n	800b462 <_dtoa_r+0xb6a>
 800b45e:	07ed      	lsls	r5, r5, #31
 800b460:	d4b0      	bmi.n	800b3c4 <_dtoa_r+0xacc>
 800b462:	0023      	movs	r3, r4
 800b464:	001c      	movs	r4, r3
 800b466:	3b01      	subs	r3, #1
 800b468:	781a      	ldrb	r2, [r3, #0]
 800b46a:	2a30      	cmp	r2, #48	@ 0x30
 800b46c:	d0fa      	beq.n	800b464 <_dtoa_r+0xb6c>
 800b46e:	e5b7      	b.n	800afe0 <_dtoa_r+0x6e8>
 800b470:	9a08      	ldr	r2, [sp, #32]
 800b472:	429a      	cmp	r2, r3
 800b474:	d1a7      	bne.n	800b3c6 <_dtoa_r+0xace>
 800b476:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b478:	3301      	adds	r3, #1
 800b47a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b47c:	2331      	movs	r3, #49	@ 0x31
 800b47e:	7013      	strb	r3, [r2, #0]
 800b480:	e5ae      	b.n	800afe0 <_dtoa_r+0x6e8>
 800b482:	4b15      	ldr	r3, [pc, #84]	@ (800b4d8 <_dtoa_r+0xbe0>)
 800b484:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b486:	9308      	str	r3, [sp, #32]
 800b488:	4b14      	ldr	r3, [pc, #80]	@ (800b4dc <_dtoa_r+0xbe4>)
 800b48a:	2a00      	cmp	r2, #0
 800b48c:	d001      	beq.n	800b492 <_dtoa_r+0xb9a>
 800b48e:	f7ff fa7b 	bl	800a988 <_dtoa_r+0x90>
 800b492:	f7ff fa7b 	bl	800a98c <_dtoa_r+0x94>
 800b496:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b498:	2b01      	cmp	r3, #1
 800b49a:	dc00      	bgt.n	800b49e <_dtoa_r+0xba6>
 800b49c:	e648      	b.n	800b130 <_dtoa_r+0x838>
 800b49e:	2001      	movs	r0, #1
 800b4a0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b4a2:	e665      	b.n	800b170 <_dtoa_r+0x878>
 800b4a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	dc00      	bgt.n	800b4ac <_dtoa_r+0xbb4>
 800b4aa:	e6d6      	b.n	800b25a <_dtoa_r+0x962>
 800b4ac:	2400      	movs	r4, #0
 800b4ae:	0031      	movs	r1, r6
 800b4b0:	9805      	ldr	r0, [sp, #20]
 800b4b2:	f7ff f993 	bl	800a7dc <quorem>
 800b4b6:	9b08      	ldr	r3, [sp, #32]
 800b4b8:	3030      	adds	r0, #48	@ 0x30
 800b4ba:	5518      	strb	r0, [r3, r4]
 800b4bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4be:	3401      	adds	r4, #1
 800b4c0:	0005      	movs	r5, r0
 800b4c2:	429c      	cmp	r4, r3
 800b4c4:	dab6      	bge.n	800b434 <_dtoa_r+0xb3c>
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	220a      	movs	r2, #10
 800b4ca:	9905      	ldr	r1, [sp, #20]
 800b4cc:	9803      	ldr	r0, [sp, #12]
 800b4ce:	f000 f975 	bl	800b7bc <__multadd>
 800b4d2:	9005      	str	r0, [sp, #20]
 800b4d4:	e7eb      	b.n	800b4ae <_dtoa_r+0xbb6>
 800b4d6:	46c0      	nop			@ (mov r8, r8)
 800b4d8:	0800c8a8 	.word	0x0800c8a8
 800b4dc:	0800c8b0 	.word	0x0800c8b0

0800b4e0 <_free_r>:
 800b4e0:	b570      	push	{r4, r5, r6, lr}
 800b4e2:	0005      	movs	r5, r0
 800b4e4:	1e0c      	subs	r4, r1, #0
 800b4e6:	d010      	beq.n	800b50a <_free_r+0x2a>
 800b4e8:	3c04      	subs	r4, #4
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	da00      	bge.n	800b4f2 <_free_r+0x12>
 800b4f0:	18e4      	adds	r4, r4, r3
 800b4f2:	0028      	movs	r0, r5
 800b4f4:	f000 f8ea 	bl	800b6cc <__malloc_lock>
 800b4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800b570 <_free_r+0x90>)
 800b4fa:	6813      	ldr	r3, [r2, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d105      	bne.n	800b50c <_free_r+0x2c>
 800b500:	6063      	str	r3, [r4, #4]
 800b502:	6014      	str	r4, [r2, #0]
 800b504:	0028      	movs	r0, r5
 800b506:	f000 f8e9 	bl	800b6dc <__malloc_unlock>
 800b50a:	bd70      	pop	{r4, r5, r6, pc}
 800b50c:	42a3      	cmp	r3, r4
 800b50e:	d908      	bls.n	800b522 <_free_r+0x42>
 800b510:	6820      	ldr	r0, [r4, #0]
 800b512:	1821      	adds	r1, r4, r0
 800b514:	428b      	cmp	r3, r1
 800b516:	d1f3      	bne.n	800b500 <_free_r+0x20>
 800b518:	6819      	ldr	r1, [r3, #0]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	1809      	adds	r1, r1, r0
 800b51e:	6021      	str	r1, [r4, #0]
 800b520:	e7ee      	b.n	800b500 <_free_r+0x20>
 800b522:	001a      	movs	r2, r3
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d001      	beq.n	800b52e <_free_r+0x4e>
 800b52a:	42a3      	cmp	r3, r4
 800b52c:	d9f9      	bls.n	800b522 <_free_r+0x42>
 800b52e:	6811      	ldr	r1, [r2, #0]
 800b530:	1850      	adds	r0, r2, r1
 800b532:	42a0      	cmp	r0, r4
 800b534:	d10b      	bne.n	800b54e <_free_r+0x6e>
 800b536:	6820      	ldr	r0, [r4, #0]
 800b538:	1809      	adds	r1, r1, r0
 800b53a:	1850      	adds	r0, r2, r1
 800b53c:	6011      	str	r1, [r2, #0]
 800b53e:	4283      	cmp	r3, r0
 800b540:	d1e0      	bne.n	800b504 <_free_r+0x24>
 800b542:	6818      	ldr	r0, [r3, #0]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	1841      	adds	r1, r0, r1
 800b548:	6011      	str	r1, [r2, #0]
 800b54a:	6053      	str	r3, [r2, #4]
 800b54c:	e7da      	b.n	800b504 <_free_r+0x24>
 800b54e:	42a0      	cmp	r0, r4
 800b550:	d902      	bls.n	800b558 <_free_r+0x78>
 800b552:	230c      	movs	r3, #12
 800b554:	602b      	str	r3, [r5, #0]
 800b556:	e7d5      	b.n	800b504 <_free_r+0x24>
 800b558:	6820      	ldr	r0, [r4, #0]
 800b55a:	1821      	adds	r1, r4, r0
 800b55c:	428b      	cmp	r3, r1
 800b55e:	d103      	bne.n	800b568 <_free_r+0x88>
 800b560:	6819      	ldr	r1, [r3, #0]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	1809      	adds	r1, r1, r0
 800b566:	6021      	str	r1, [r4, #0]
 800b568:	6063      	str	r3, [r4, #4]
 800b56a:	6054      	str	r4, [r2, #4]
 800b56c:	e7ca      	b.n	800b504 <_free_r+0x24>
 800b56e:	46c0      	nop			@ (mov r8, r8)
 800b570:	20000598 	.word	0x20000598

0800b574 <malloc>:
 800b574:	b510      	push	{r4, lr}
 800b576:	4b03      	ldr	r3, [pc, #12]	@ (800b584 <malloc+0x10>)
 800b578:	0001      	movs	r1, r0
 800b57a:	6818      	ldr	r0, [r3, #0]
 800b57c:	f000 f826 	bl	800b5cc <_malloc_r>
 800b580:	bd10      	pop	{r4, pc}
 800b582:	46c0      	nop			@ (mov r8, r8)
 800b584:	20000018 	.word	0x20000018

0800b588 <sbrk_aligned>:
 800b588:	b570      	push	{r4, r5, r6, lr}
 800b58a:	4e0f      	ldr	r6, [pc, #60]	@ (800b5c8 <sbrk_aligned+0x40>)
 800b58c:	000d      	movs	r5, r1
 800b58e:	6831      	ldr	r1, [r6, #0]
 800b590:	0004      	movs	r4, r0
 800b592:	2900      	cmp	r1, #0
 800b594:	d102      	bne.n	800b59c <sbrk_aligned+0x14>
 800b596:	f000 fee3 	bl	800c360 <_sbrk_r>
 800b59a:	6030      	str	r0, [r6, #0]
 800b59c:	0029      	movs	r1, r5
 800b59e:	0020      	movs	r0, r4
 800b5a0:	f000 fede 	bl	800c360 <_sbrk_r>
 800b5a4:	1c43      	adds	r3, r0, #1
 800b5a6:	d103      	bne.n	800b5b0 <sbrk_aligned+0x28>
 800b5a8:	2501      	movs	r5, #1
 800b5aa:	426d      	negs	r5, r5
 800b5ac:	0028      	movs	r0, r5
 800b5ae:	bd70      	pop	{r4, r5, r6, pc}
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	1cc5      	adds	r5, r0, #3
 800b5b4:	439d      	bics	r5, r3
 800b5b6:	42a8      	cmp	r0, r5
 800b5b8:	d0f8      	beq.n	800b5ac <sbrk_aligned+0x24>
 800b5ba:	1a29      	subs	r1, r5, r0
 800b5bc:	0020      	movs	r0, r4
 800b5be:	f000 fecf 	bl	800c360 <_sbrk_r>
 800b5c2:	3001      	adds	r0, #1
 800b5c4:	d1f2      	bne.n	800b5ac <sbrk_aligned+0x24>
 800b5c6:	e7ef      	b.n	800b5a8 <sbrk_aligned+0x20>
 800b5c8:	20000594 	.word	0x20000594

0800b5cc <_malloc_r>:
 800b5cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5ce:	2203      	movs	r2, #3
 800b5d0:	1ccb      	adds	r3, r1, #3
 800b5d2:	4393      	bics	r3, r2
 800b5d4:	3308      	adds	r3, #8
 800b5d6:	0005      	movs	r5, r0
 800b5d8:	001f      	movs	r7, r3
 800b5da:	2b0c      	cmp	r3, #12
 800b5dc:	d234      	bcs.n	800b648 <_malloc_r+0x7c>
 800b5de:	270c      	movs	r7, #12
 800b5e0:	42b9      	cmp	r1, r7
 800b5e2:	d833      	bhi.n	800b64c <_malloc_r+0x80>
 800b5e4:	0028      	movs	r0, r5
 800b5e6:	f000 f871 	bl	800b6cc <__malloc_lock>
 800b5ea:	4e37      	ldr	r6, [pc, #220]	@ (800b6c8 <_malloc_r+0xfc>)
 800b5ec:	6833      	ldr	r3, [r6, #0]
 800b5ee:	001c      	movs	r4, r3
 800b5f0:	2c00      	cmp	r4, #0
 800b5f2:	d12f      	bne.n	800b654 <_malloc_r+0x88>
 800b5f4:	0039      	movs	r1, r7
 800b5f6:	0028      	movs	r0, r5
 800b5f8:	f7ff ffc6 	bl	800b588 <sbrk_aligned>
 800b5fc:	0004      	movs	r4, r0
 800b5fe:	1c43      	adds	r3, r0, #1
 800b600:	d15f      	bne.n	800b6c2 <_malloc_r+0xf6>
 800b602:	6834      	ldr	r4, [r6, #0]
 800b604:	9400      	str	r4, [sp, #0]
 800b606:	9b00      	ldr	r3, [sp, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d14a      	bne.n	800b6a2 <_malloc_r+0xd6>
 800b60c:	2c00      	cmp	r4, #0
 800b60e:	d052      	beq.n	800b6b6 <_malloc_r+0xea>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	0028      	movs	r0, r5
 800b614:	18e3      	adds	r3, r4, r3
 800b616:	9900      	ldr	r1, [sp, #0]
 800b618:	9301      	str	r3, [sp, #4]
 800b61a:	f000 fea1 	bl	800c360 <_sbrk_r>
 800b61e:	9b01      	ldr	r3, [sp, #4]
 800b620:	4283      	cmp	r3, r0
 800b622:	d148      	bne.n	800b6b6 <_malloc_r+0xea>
 800b624:	6823      	ldr	r3, [r4, #0]
 800b626:	0028      	movs	r0, r5
 800b628:	1aff      	subs	r7, r7, r3
 800b62a:	0039      	movs	r1, r7
 800b62c:	f7ff ffac 	bl	800b588 <sbrk_aligned>
 800b630:	3001      	adds	r0, #1
 800b632:	d040      	beq.n	800b6b6 <_malloc_r+0xea>
 800b634:	6823      	ldr	r3, [r4, #0]
 800b636:	19db      	adds	r3, r3, r7
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	6833      	ldr	r3, [r6, #0]
 800b63c:	685a      	ldr	r2, [r3, #4]
 800b63e:	2a00      	cmp	r2, #0
 800b640:	d133      	bne.n	800b6aa <_malloc_r+0xde>
 800b642:	9b00      	ldr	r3, [sp, #0]
 800b644:	6033      	str	r3, [r6, #0]
 800b646:	e019      	b.n	800b67c <_malloc_r+0xb0>
 800b648:	2b00      	cmp	r3, #0
 800b64a:	dac9      	bge.n	800b5e0 <_malloc_r+0x14>
 800b64c:	230c      	movs	r3, #12
 800b64e:	602b      	str	r3, [r5, #0]
 800b650:	2000      	movs	r0, #0
 800b652:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b654:	6821      	ldr	r1, [r4, #0]
 800b656:	1bc9      	subs	r1, r1, r7
 800b658:	d420      	bmi.n	800b69c <_malloc_r+0xd0>
 800b65a:	290b      	cmp	r1, #11
 800b65c:	d90a      	bls.n	800b674 <_malloc_r+0xa8>
 800b65e:	19e2      	adds	r2, r4, r7
 800b660:	6027      	str	r7, [r4, #0]
 800b662:	42a3      	cmp	r3, r4
 800b664:	d104      	bne.n	800b670 <_malloc_r+0xa4>
 800b666:	6032      	str	r2, [r6, #0]
 800b668:	6863      	ldr	r3, [r4, #4]
 800b66a:	6011      	str	r1, [r2, #0]
 800b66c:	6053      	str	r3, [r2, #4]
 800b66e:	e005      	b.n	800b67c <_malloc_r+0xb0>
 800b670:	605a      	str	r2, [r3, #4]
 800b672:	e7f9      	b.n	800b668 <_malloc_r+0x9c>
 800b674:	6862      	ldr	r2, [r4, #4]
 800b676:	42a3      	cmp	r3, r4
 800b678:	d10e      	bne.n	800b698 <_malloc_r+0xcc>
 800b67a:	6032      	str	r2, [r6, #0]
 800b67c:	0028      	movs	r0, r5
 800b67e:	f000 f82d 	bl	800b6dc <__malloc_unlock>
 800b682:	0020      	movs	r0, r4
 800b684:	2207      	movs	r2, #7
 800b686:	300b      	adds	r0, #11
 800b688:	1d23      	adds	r3, r4, #4
 800b68a:	4390      	bics	r0, r2
 800b68c:	1ac2      	subs	r2, r0, r3
 800b68e:	4298      	cmp	r0, r3
 800b690:	d0df      	beq.n	800b652 <_malloc_r+0x86>
 800b692:	1a1b      	subs	r3, r3, r0
 800b694:	50a3      	str	r3, [r4, r2]
 800b696:	e7dc      	b.n	800b652 <_malloc_r+0x86>
 800b698:	605a      	str	r2, [r3, #4]
 800b69a:	e7ef      	b.n	800b67c <_malloc_r+0xb0>
 800b69c:	0023      	movs	r3, r4
 800b69e:	6864      	ldr	r4, [r4, #4]
 800b6a0:	e7a6      	b.n	800b5f0 <_malloc_r+0x24>
 800b6a2:	9c00      	ldr	r4, [sp, #0]
 800b6a4:	6863      	ldr	r3, [r4, #4]
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	e7ad      	b.n	800b606 <_malloc_r+0x3a>
 800b6aa:	001a      	movs	r2, r3
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	42a3      	cmp	r3, r4
 800b6b0:	d1fb      	bne.n	800b6aa <_malloc_r+0xde>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	e7da      	b.n	800b66c <_malloc_r+0xa0>
 800b6b6:	230c      	movs	r3, #12
 800b6b8:	0028      	movs	r0, r5
 800b6ba:	602b      	str	r3, [r5, #0]
 800b6bc:	f000 f80e 	bl	800b6dc <__malloc_unlock>
 800b6c0:	e7c6      	b.n	800b650 <_malloc_r+0x84>
 800b6c2:	6007      	str	r7, [r0, #0]
 800b6c4:	e7da      	b.n	800b67c <_malloc_r+0xb0>
 800b6c6:	46c0      	nop			@ (mov r8, r8)
 800b6c8:	20000598 	.word	0x20000598

0800b6cc <__malloc_lock>:
 800b6cc:	b510      	push	{r4, lr}
 800b6ce:	4802      	ldr	r0, [pc, #8]	@ (800b6d8 <__malloc_lock+0xc>)
 800b6d0:	f7ff f877 	bl	800a7c2 <__retarget_lock_acquire_recursive>
 800b6d4:	bd10      	pop	{r4, pc}
 800b6d6:	46c0      	nop			@ (mov r8, r8)
 800b6d8:	20000590 	.word	0x20000590

0800b6dc <__malloc_unlock>:
 800b6dc:	b510      	push	{r4, lr}
 800b6de:	4802      	ldr	r0, [pc, #8]	@ (800b6e8 <__malloc_unlock+0xc>)
 800b6e0:	f7ff f870 	bl	800a7c4 <__retarget_lock_release_recursive>
 800b6e4:	bd10      	pop	{r4, pc}
 800b6e6:	46c0      	nop			@ (mov r8, r8)
 800b6e8:	20000590 	.word	0x20000590

0800b6ec <_Balloc>:
 800b6ec:	b570      	push	{r4, r5, r6, lr}
 800b6ee:	69c5      	ldr	r5, [r0, #28]
 800b6f0:	0006      	movs	r6, r0
 800b6f2:	000c      	movs	r4, r1
 800b6f4:	2d00      	cmp	r5, #0
 800b6f6:	d10e      	bne.n	800b716 <_Balloc+0x2a>
 800b6f8:	2010      	movs	r0, #16
 800b6fa:	f7ff ff3b 	bl	800b574 <malloc>
 800b6fe:	1e02      	subs	r2, r0, #0
 800b700:	61f0      	str	r0, [r6, #28]
 800b702:	d104      	bne.n	800b70e <_Balloc+0x22>
 800b704:	216b      	movs	r1, #107	@ 0x6b
 800b706:	4b19      	ldr	r3, [pc, #100]	@ (800b76c <_Balloc+0x80>)
 800b708:	4819      	ldr	r0, [pc, #100]	@ (800b770 <_Balloc+0x84>)
 800b70a:	f000 fe45 	bl	800c398 <__assert_func>
 800b70e:	6045      	str	r5, [r0, #4]
 800b710:	6085      	str	r5, [r0, #8]
 800b712:	6005      	str	r5, [r0, #0]
 800b714:	60c5      	str	r5, [r0, #12]
 800b716:	69f5      	ldr	r5, [r6, #28]
 800b718:	68eb      	ldr	r3, [r5, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d013      	beq.n	800b746 <_Balloc+0x5a>
 800b71e:	69f3      	ldr	r3, [r6, #28]
 800b720:	00a2      	lsls	r2, r4, #2
 800b722:	68db      	ldr	r3, [r3, #12]
 800b724:	189b      	adds	r3, r3, r2
 800b726:	6818      	ldr	r0, [r3, #0]
 800b728:	2800      	cmp	r0, #0
 800b72a:	d118      	bne.n	800b75e <_Balloc+0x72>
 800b72c:	2101      	movs	r1, #1
 800b72e:	000d      	movs	r5, r1
 800b730:	40a5      	lsls	r5, r4
 800b732:	1d6a      	adds	r2, r5, #5
 800b734:	0030      	movs	r0, r6
 800b736:	0092      	lsls	r2, r2, #2
 800b738:	f000 fe4c 	bl	800c3d4 <_calloc_r>
 800b73c:	2800      	cmp	r0, #0
 800b73e:	d00c      	beq.n	800b75a <_Balloc+0x6e>
 800b740:	6044      	str	r4, [r0, #4]
 800b742:	6085      	str	r5, [r0, #8]
 800b744:	e00d      	b.n	800b762 <_Balloc+0x76>
 800b746:	2221      	movs	r2, #33	@ 0x21
 800b748:	2104      	movs	r1, #4
 800b74a:	0030      	movs	r0, r6
 800b74c:	f000 fe42 	bl	800c3d4 <_calloc_r>
 800b750:	69f3      	ldr	r3, [r6, #28]
 800b752:	60e8      	str	r0, [r5, #12]
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d1e1      	bne.n	800b71e <_Balloc+0x32>
 800b75a:	2000      	movs	r0, #0
 800b75c:	bd70      	pop	{r4, r5, r6, pc}
 800b75e:	6802      	ldr	r2, [r0, #0]
 800b760:	601a      	str	r2, [r3, #0]
 800b762:	2300      	movs	r3, #0
 800b764:	6103      	str	r3, [r0, #16]
 800b766:	60c3      	str	r3, [r0, #12]
 800b768:	e7f8      	b.n	800b75c <_Balloc+0x70>
 800b76a:	46c0      	nop			@ (mov r8, r8)
 800b76c:	0800c8b5 	.word	0x0800c8b5
 800b770:	0800c935 	.word	0x0800c935

0800b774 <_Bfree>:
 800b774:	b570      	push	{r4, r5, r6, lr}
 800b776:	69c6      	ldr	r6, [r0, #28]
 800b778:	0005      	movs	r5, r0
 800b77a:	000c      	movs	r4, r1
 800b77c:	2e00      	cmp	r6, #0
 800b77e:	d10e      	bne.n	800b79e <_Bfree+0x2a>
 800b780:	2010      	movs	r0, #16
 800b782:	f7ff fef7 	bl	800b574 <malloc>
 800b786:	1e02      	subs	r2, r0, #0
 800b788:	61e8      	str	r0, [r5, #28]
 800b78a:	d104      	bne.n	800b796 <_Bfree+0x22>
 800b78c:	218f      	movs	r1, #143	@ 0x8f
 800b78e:	4b09      	ldr	r3, [pc, #36]	@ (800b7b4 <_Bfree+0x40>)
 800b790:	4809      	ldr	r0, [pc, #36]	@ (800b7b8 <_Bfree+0x44>)
 800b792:	f000 fe01 	bl	800c398 <__assert_func>
 800b796:	6046      	str	r6, [r0, #4]
 800b798:	6086      	str	r6, [r0, #8]
 800b79a:	6006      	str	r6, [r0, #0]
 800b79c:	60c6      	str	r6, [r0, #12]
 800b79e:	2c00      	cmp	r4, #0
 800b7a0:	d007      	beq.n	800b7b2 <_Bfree+0x3e>
 800b7a2:	69eb      	ldr	r3, [r5, #28]
 800b7a4:	6862      	ldr	r2, [r4, #4]
 800b7a6:	68db      	ldr	r3, [r3, #12]
 800b7a8:	0092      	lsls	r2, r2, #2
 800b7aa:	189b      	adds	r3, r3, r2
 800b7ac:	681a      	ldr	r2, [r3, #0]
 800b7ae:	6022      	str	r2, [r4, #0]
 800b7b0:	601c      	str	r4, [r3, #0]
 800b7b2:	bd70      	pop	{r4, r5, r6, pc}
 800b7b4:	0800c8b5 	.word	0x0800c8b5
 800b7b8:	0800c935 	.word	0x0800c935

0800b7bc <__multadd>:
 800b7bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7be:	000f      	movs	r7, r1
 800b7c0:	9001      	str	r0, [sp, #4]
 800b7c2:	000c      	movs	r4, r1
 800b7c4:	001e      	movs	r6, r3
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	690d      	ldr	r5, [r1, #16]
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	b299      	uxth	r1, r3
 800b7d2:	4351      	muls	r1, r2
 800b7d4:	0c1b      	lsrs	r3, r3, #16
 800b7d6:	4353      	muls	r3, r2
 800b7d8:	1989      	adds	r1, r1, r6
 800b7da:	0c0e      	lsrs	r6, r1, #16
 800b7dc:	199b      	adds	r3, r3, r6
 800b7de:	0c1e      	lsrs	r6, r3, #16
 800b7e0:	b289      	uxth	r1, r1
 800b7e2:	041b      	lsls	r3, r3, #16
 800b7e4:	185b      	adds	r3, r3, r1
 800b7e6:	c708      	stmia	r7!, {r3}
 800b7e8:	4285      	cmp	r5, r0
 800b7ea:	dcef      	bgt.n	800b7cc <__multadd+0x10>
 800b7ec:	2e00      	cmp	r6, #0
 800b7ee:	d022      	beq.n	800b836 <__multadd+0x7a>
 800b7f0:	68a3      	ldr	r3, [r4, #8]
 800b7f2:	42ab      	cmp	r3, r5
 800b7f4:	dc19      	bgt.n	800b82a <__multadd+0x6e>
 800b7f6:	6861      	ldr	r1, [r4, #4]
 800b7f8:	9801      	ldr	r0, [sp, #4]
 800b7fa:	3101      	adds	r1, #1
 800b7fc:	f7ff ff76 	bl	800b6ec <_Balloc>
 800b800:	1e07      	subs	r7, r0, #0
 800b802:	d105      	bne.n	800b810 <__multadd+0x54>
 800b804:	003a      	movs	r2, r7
 800b806:	21ba      	movs	r1, #186	@ 0xba
 800b808:	4b0c      	ldr	r3, [pc, #48]	@ (800b83c <__multadd+0x80>)
 800b80a:	480d      	ldr	r0, [pc, #52]	@ (800b840 <__multadd+0x84>)
 800b80c:	f000 fdc4 	bl	800c398 <__assert_func>
 800b810:	0021      	movs	r1, r4
 800b812:	6922      	ldr	r2, [r4, #16]
 800b814:	310c      	adds	r1, #12
 800b816:	3202      	adds	r2, #2
 800b818:	0092      	lsls	r2, r2, #2
 800b81a:	300c      	adds	r0, #12
 800b81c:	f000 fdb2 	bl	800c384 <memcpy>
 800b820:	0021      	movs	r1, r4
 800b822:	9801      	ldr	r0, [sp, #4]
 800b824:	f7ff ffa6 	bl	800b774 <_Bfree>
 800b828:	003c      	movs	r4, r7
 800b82a:	1d2b      	adds	r3, r5, #4
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	18e3      	adds	r3, r4, r3
 800b830:	3501      	adds	r5, #1
 800b832:	605e      	str	r6, [r3, #4]
 800b834:	6125      	str	r5, [r4, #16]
 800b836:	0020      	movs	r0, r4
 800b838:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b83a:	46c0      	nop			@ (mov r8, r8)
 800b83c:	0800c924 	.word	0x0800c924
 800b840:	0800c935 	.word	0x0800c935

0800b844 <__hi0bits>:
 800b844:	2280      	movs	r2, #128	@ 0x80
 800b846:	0003      	movs	r3, r0
 800b848:	0252      	lsls	r2, r2, #9
 800b84a:	2000      	movs	r0, #0
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d201      	bcs.n	800b854 <__hi0bits+0x10>
 800b850:	041b      	lsls	r3, r3, #16
 800b852:	3010      	adds	r0, #16
 800b854:	2280      	movs	r2, #128	@ 0x80
 800b856:	0452      	lsls	r2, r2, #17
 800b858:	4293      	cmp	r3, r2
 800b85a:	d201      	bcs.n	800b860 <__hi0bits+0x1c>
 800b85c:	3008      	adds	r0, #8
 800b85e:	021b      	lsls	r3, r3, #8
 800b860:	2280      	movs	r2, #128	@ 0x80
 800b862:	0552      	lsls	r2, r2, #21
 800b864:	4293      	cmp	r3, r2
 800b866:	d201      	bcs.n	800b86c <__hi0bits+0x28>
 800b868:	3004      	adds	r0, #4
 800b86a:	011b      	lsls	r3, r3, #4
 800b86c:	2280      	movs	r2, #128	@ 0x80
 800b86e:	05d2      	lsls	r2, r2, #23
 800b870:	4293      	cmp	r3, r2
 800b872:	d201      	bcs.n	800b878 <__hi0bits+0x34>
 800b874:	3002      	adds	r0, #2
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	2b00      	cmp	r3, #0
 800b87a:	db03      	blt.n	800b884 <__hi0bits+0x40>
 800b87c:	3001      	adds	r0, #1
 800b87e:	4213      	tst	r3, r2
 800b880:	d100      	bne.n	800b884 <__hi0bits+0x40>
 800b882:	2020      	movs	r0, #32
 800b884:	4770      	bx	lr

0800b886 <__lo0bits>:
 800b886:	6803      	ldr	r3, [r0, #0]
 800b888:	0001      	movs	r1, r0
 800b88a:	2207      	movs	r2, #7
 800b88c:	0018      	movs	r0, r3
 800b88e:	4010      	ands	r0, r2
 800b890:	4213      	tst	r3, r2
 800b892:	d00d      	beq.n	800b8b0 <__lo0bits+0x2a>
 800b894:	3a06      	subs	r2, #6
 800b896:	2000      	movs	r0, #0
 800b898:	4213      	tst	r3, r2
 800b89a:	d105      	bne.n	800b8a8 <__lo0bits+0x22>
 800b89c:	3002      	adds	r0, #2
 800b89e:	4203      	tst	r3, r0
 800b8a0:	d003      	beq.n	800b8aa <__lo0bits+0x24>
 800b8a2:	40d3      	lsrs	r3, r2
 800b8a4:	0010      	movs	r0, r2
 800b8a6:	600b      	str	r3, [r1, #0]
 800b8a8:	4770      	bx	lr
 800b8aa:	089b      	lsrs	r3, r3, #2
 800b8ac:	600b      	str	r3, [r1, #0]
 800b8ae:	e7fb      	b.n	800b8a8 <__lo0bits+0x22>
 800b8b0:	b29a      	uxth	r2, r3
 800b8b2:	2a00      	cmp	r2, #0
 800b8b4:	d101      	bne.n	800b8ba <__lo0bits+0x34>
 800b8b6:	2010      	movs	r0, #16
 800b8b8:	0c1b      	lsrs	r3, r3, #16
 800b8ba:	b2da      	uxtb	r2, r3
 800b8bc:	2a00      	cmp	r2, #0
 800b8be:	d101      	bne.n	800b8c4 <__lo0bits+0x3e>
 800b8c0:	3008      	adds	r0, #8
 800b8c2:	0a1b      	lsrs	r3, r3, #8
 800b8c4:	071a      	lsls	r2, r3, #28
 800b8c6:	d101      	bne.n	800b8cc <__lo0bits+0x46>
 800b8c8:	3004      	adds	r0, #4
 800b8ca:	091b      	lsrs	r3, r3, #4
 800b8cc:	079a      	lsls	r2, r3, #30
 800b8ce:	d101      	bne.n	800b8d4 <__lo0bits+0x4e>
 800b8d0:	3002      	adds	r0, #2
 800b8d2:	089b      	lsrs	r3, r3, #2
 800b8d4:	07da      	lsls	r2, r3, #31
 800b8d6:	d4e9      	bmi.n	800b8ac <__lo0bits+0x26>
 800b8d8:	3001      	adds	r0, #1
 800b8da:	085b      	lsrs	r3, r3, #1
 800b8dc:	d1e6      	bne.n	800b8ac <__lo0bits+0x26>
 800b8de:	2020      	movs	r0, #32
 800b8e0:	e7e2      	b.n	800b8a8 <__lo0bits+0x22>
	...

0800b8e4 <__i2b>:
 800b8e4:	b510      	push	{r4, lr}
 800b8e6:	000c      	movs	r4, r1
 800b8e8:	2101      	movs	r1, #1
 800b8ea:	f7ff feff 	bl	800b6ec <_Balloc>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	d107      	bne.n	800b902 <__i2b+0x1e>
 800b8f2:	2146      	movs	r1, #70	@ 0x46
 800b8f4:	4c05      	ldr	r4, [pc, #20]	@ (800b90c <__i2b+0x28>)
 800b8f6:	0002      	movs	r2, r0
 800b8f8:	4b05      	ldr	r3, [pc, #20]	@ (800b910 <__i2b+0x2c>)
 800b8fa:	0020      	movs	r0, r4
 800b8fc:	31ff      	adds	r1, #255	@ 0xff
 800b8fe:	f000 fd4b 	bl	800c398 <__assert_func>
 800b902:	2301      	movs	r3, #1
 800b904:	6144      	str	r4, [r0, #20]
 800b906:	6103      	str	r3, [r0, #16]
 800b908:	bd10      	pop	{r4, pc}
 800b90a:	46c0      	nop			@ (mov r8, r8)
 800b90c:	0800c935 	.word	0x0800c935
 800b910:	0800c924 	.word	0x0800c924

0800b914 <__multiply>:
 800b914:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b916:	0014      	movs	r4, r2
 800b918:	690a      	ldr	r2, [r1, #16]
 800b91a:	6923      	ldr	r3, [r4, #16]
 800b91c:	000d      	movs	r5, r1
 800b91e:	b08b      	sub	sp, #44	@ 0x2c
 800b920:	429a      	cmp	r2, r3
 800b922:	db02      	blt.n	800b92a <__multiply+0x16>
 800b924:	0023      	movs	r3, r4
 800b926:	000c      	movs	r4, r1
 800b928:	001d      	movs	r5, r3
 800b92a:	6927      	ldr	r7, [r4, #16]
 800b92c:	692e      	ldr	r6, [r5, #16]
 800b92e:	6861      	ldr	r1, [r4, #4]
 800b930:	19bb      	adds	r3, r7, r6
 800b932:	9303      	str	r3, [sp, #12]
 800b934:	68a3      	ldr	r3, [r4, #8]
 800b936:	19ba      	adds	r2, r7, r6
 800b938:	4293      	cmp	r3, r2
 800b93a:	da00      	bge.n	800b93e <__multiply+0x2a>
 800b93c:	3101      	adds	r1, #1
 800b93e:	f7ff fed5 	bl	800b6ec <_Balloc>
 800b942:	9002      	str	r0, [sp, #8]
 800b944:	2800      	cmp	r0, #0
 800b946:	d106      	bne.n	800b956 <__multiply+0x42>
 800b948:	21b1      	movs	r1, #177	@ 0xb1
 800b94a:	4b49      	ldr	r3, [pc, #292]	@ (800ba70 <__multiply+0x15c>)
 800b94c:	4849      	ldr	r0, [pc, #292]	@ (800ba74 <__multiply+0x160>)
 800b94e:	9a02      	ldr	r2, [sp, #8]
 800b950:	0049      	lsls	r1, r1, #1
 800b952:	f000 fd21 	bl	800c398 <__assert_func>
 800b956:	9b02      	ldr	r3, [sp, #8]
 800b958:	2200      	movs	r2, #0
 800b95a:	3314      	adds	r3, #20
 800b95c:	469c      	mov	ip, r3
 800b95e:	19bb      	adds	r3, r7, r6
 800b960:	009b      	lsls	r3, r3, #2
 800b962:	4463      	add	r3, ip
 800b964:	9304      	str	r3, [sp, #16]
 800b966:	4663      	mov	r3, ip
 800b968:	9904      	ldr	r1, [sp, #16]
 800b96a:	428b      	cmp	r3, r1
 800b96c:	d32a      	bcc.n	800b9c4 <__multiply+0xb0>
 800b96e:	0023      	movs	r3, r4
 800b970:	00bf      	lsls	r7, r7, #2
 800b972:	3314      	adds	r3, #20
 800b974:	3514      	adds	r5, #20
 800b976:	9308      	str	r3, [sp, #32]
 800b978:	00b6      	lsls	r6, r6, #2
 800b97a:	19db      	adds	r3, r3, r7
 800b97c:	9305      	str	r3, [sp, #20]
 800b97e:	19ab      	adds	r3, r5, r6
 800b980:	9309      	str	r3, [sp, #36]	@ 0x24
 800b982:	2304      	movs	r3, #4
 800b984:	9306      	str	r3, [sp, #24]
 800b986:	0023      	movs	r3, r4
 800b988:	9a05      	ldr	r2, [sp, #20]
 800b98a:	3315      	adds	r3, #21
 800b98c:	9501      	str	r5, [sp, #4]
 800b98e:	429a      	cmp	r2, r3
 800b990:	d305      	bcc.n	800b99e <__multiply+0x8a>
 800b992:	1b13      	subs	r3, r2, r4
 800b994:	3b15      	subs	r3, #21
 800b996:	089b      	lsrs	r3, r3, #2
 800b998:	3301      	adds	r3, #1
 800b99a:	009b      	lsls	r3, r3, #2
 800b99c:	9306      	str	r3, [sp, #24]
 800b99e:	9b01      	ldr	r3, [sp, #4]
 800b9a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d310      	bcc.n	800b9c8 <__multiply+0xb4>
 800b9a6:	9b03      	ldr	r3, [sp, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	dd05      	ble.n	800b9b8 <__multiply+0xa4>
 800b9ac:	9b04      	ldr	r3, [sp, #16]
 800b9ae:	3b04      	subs	r3, #4
 800b9b0:	9304      	str	r3, [sp, #16]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d056      	beq.n	800ba66 <__multiply+0x152>
 800b9b8:	9b02      	ldr	r3, [sp, #8]
 800b9ba:	9a03      	ldr	r2, [sp, #12]
 800b9bc:	0018      	movs	r0, r3
 800b9be:	611a      	str	r2, [r3, #16]
 800b9c0:	b00b      	add	sp, #44	@ 0x2c
 800b9c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9c4:	c304      	stmia	r3!, {r2}
 800b9c6:	e7cf      	b.n	800b968 <__multiply+0x54>
 800b9c8:	9b01      	ldr	r3, [sp, #4]
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	b280      	uxth	r0, r0
 800b9ce:	2800      	cmp	r0, #0
 800b9d0:	d01e      	beq.n	800ba10 <__multiply+0xfc>
 800b9d2:	4667      	mov	r7, ip
 800b9d4:	2500      	movs	r5, #0
 800b9d6:	9e08      	ldr	r6, [sp, #32]
 800b9d8:	ce02      	ldmia	r6!, {r1}
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	9307      	str	r3, [sp, #28]
 800b9de:	b28b      	uxth	r3, r1
 800b9e0:	4343      	muls	r3, r0
 800b9e2:	001a      	movs	r2, r3
 800b9e4:	466b      	mov	r3, sp
 800b9e6:	0c09      	lsrs	r1, r1, #16
 800b9e8:	8b9b      	ldrh	r3, [r3, #28]
 800b9ea:	4341      	muls	r1, r0
 800b9ec:	18d3      	adds	r3, r2, r3
 800b9ee:	9a07      	ldr	r2, [sp, #28]
 800b9f0:	195b      	adds	r3, r3, r5
 800b9f2:	0c12      	lsrs	r2, r2, #16
 800b9f4:	1889      	adds	r1, r1, r2
 800b9f6:	0c1a      	lsrs	r2, r3, #16
 800b9f8:	188a      	adds	r2, r1, r2
 800b9fa:	b29b      	uxth	r3, r3
 800b9fc:	0c15      	lsrs	r5, r2, #16
 800b9fe:	0412      	lsls	r2, r2, #16
 800ba00:	431a      	orrs	r2, r3
 800ba02:	9b05      	ldr	r3, [sp, #20]
 800ba04:	c704      	stmia	r7!, {r2}
 800ba06:	42b3      	cmp	r3, r6
 800ba08:	d8e6      	bhi.n	800b9d8 <__multiply+0xc4>
 800ba0a:	4663      	mov	r3, ip
 800ba0c:	9a06      	ldr	r2, [sp, #24]
 800ba0e:	509d      	str	r5, [r3, r2]
 800ba10:	9b01      	ldr	r3, [sp, #4]
 800ba12:	6818      	ldr	r0, [r3, #0]
 800ba14:	0c00      	lsrs	r0, r0, #16
 800ba16:	d020      	beq.n	800ba5a <__multiply+0x146>
 800ba18:	4663      	mov	r3, ip
 800ba1a:	0025      	movs	r5, r4
 800ba1c:	4661      	mov	r1, ip
 800ba1e:	2700      	movs	r7, #0
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3514      	adds	r5, #20
 800ba24:	682a      	ldr	r2, [r5, #0]
 800ba26:	680e      	ldr	r6, [r1, #0]
 800ba28:	b292      	uxth	r2, r2
 800ba2a:	4342      	muls	r2, r0
 800ba2c:	0c36      	lsrs	r6, r6, #16
 800ba2e:	1992      	adds	r2, r2, r6
 800ba30:	19d2      	adds	r2, r2, r7
 800ba32:	0416      	lsls	r6, r2, #16
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	431e      	orrs	r6, r3
 800ba38:	600e      	str	r6, [r1, #0]
 800ba3a:	cd40      	ldmia	r5!, {r6}
 800ba3c:	684b      	ldr	r3, [r1, #4]
 800ba3e:	0c36      	lsrs	r6, r6, #16
 800ba40:	4346      	muls	r6, r0
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	0c12      	lsrs	r2, r2, #16
 800ba46:	18f3      	adds	r3, r6, r3
 800ba48:	189b      	adds	r3, r3, r2
 800ba4a:	9a05      	ldr	r2, [sp, #20]
 800ba4c:	0c1f      	lsrs	r7, r3, #16
 800ba4e:	3104      	adds	r1, #4
 800ba50:	42aa      	cmp	r2, r5
 800ba52:	d8e7      	bhi.n	800ba24 <__multiply+0x110>
 800ba54:	4662      	mov	r2, ip
 800ba56:	9906      	ldr	r1, [sp, #24]
 800ba58:	5053      	str	r3, [r2, r1]
 800ba5a:	9b01      	ldr	r3, [sp, #4]
 800ba5c:	3304      	adds	r3, #4
 800ba5e:	9301      	str	r3, [sp, #4]
 800ba60:	2304      	movs	r3, #4
 800ba62:	449c      	add	ip, r3
 800ba64:	e79b      	b.n	800b99e <__multiply+0x8a>
 800ba66:	9b03      	ldr	r3, [sp, #12]
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	9303      	str	r3, [sp, #12]
 800ba6c:	e79b      	b.n	800b9a6 <__multiply+0x92>
 800ba6e:	46c0      	nop			@ (mov r8, r8)
 800ba70:	0800c924 	.word	0x0800c924
 800ba74:	0800c935 	.word	0x0800c935

0800ba78 <__pow5mult>:
 800ba78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba7a:	2303      	movs	r3, #3
 800ba7c:	0015      	movs	r5, r2
 800ba7e:	0007      	movs	r7, r0
 800ba80:	000e      	movs	r6, r1
 800ba82:	401a      	ands	r2, r3
 800ba84:	421d      	tst	r5, r3
 800ba86:	d008      	beq.n	800ba9a <__pow5mult+0x22>
 800ba88:	4925      	ldr	r1, [pc, #148]	@ (800bb20 <__pow5mult+0xa8>)
 800ba8a:	3a01      	subs	r2, #1
 800ba8c:	0092      	lsls	r2, r2, #2
 800ba8e:	5852      	ldr	r2, [r2, r1]
 800ba90:	2300      	movs	r3, #0
 800ba92:	0031      	movs	r1, r6
 800ba94:	f7ff fe92 	bl	800b7bc <__multadd>
 800ba98:	0006      	movs	r6, r0
 800ba9a:	10ad      	asrs	r5, r5, #2
 800ba9c:	d03d      	beq.n	800bb1a <__pow5mult+0xa2>
 800ba9e:	69fc      	ldr	r4, [r7, #28]
 800baa0:	2c00      	cmp	r4, #0
 800baa2:	d10f      	bne.n	800bac4 <__pow5mult+0x4c>
 800baa4:	2010      	movs	r0, #16
 800baa6:	f7ff fd65 	bl	800b574 <malloc>
 800baaa:	1e02      	subs	r2, r0, #0
 800baac:	61f8      	str	r0, [r7, #28]
 800baae:	d105      	bne.n	800babc <__pow5mult+0x44>
 800bab0:	21b4      	movs	r1, #180	@ 0xb4
 800bab2:	4b1c      	ldr	r3, [pc, #112]	@ (800bb24 <__pow5mult+0xac>)
 800bab4:	481c      	ldr	r0, [pc, #112]	@ (800bb28 <__pow5mult+0xb0>)
 800bab6:	31ff      	adds	r1, #255	@ 0xff
 800bab8:	f000 fc6e 	bl	800c398 <__assert_func>
 800babc:	6044      	str	r4, [r0, #4]
 800babe:	6084      	str	r4, [r0, #8]
 800bac0:	6004      	str	r4, [r0, #0]
 800bac2:	60c4      	str	r4, [r0, #12]
 800bac4:	69fb      	ldr	r3, [r7, #28]
 800bac6:	689c      	ldr	r4, [r3, #8]
 800bac8:	9301      	str	r3, [sp, #4]
 800baca:	2c00      	cmp	r4, #0
 800bacc:	d108      	bne.n	800bae0 <__pow5mult+0x68>
 800bace:	0038      	movs	r0, r7
 800bad0:	4916      	ldr	r1, [pc, #88]	@ (800bb2c <__pow5mult+0xb4>)
 800bad2:	f7ff ff07 	bl	800b8e4 <__i2b>
 800bad6:	9b01      	ldr	r3, [sp, #4]
 800bad8:	0004      	movs	r4, r0
 800bada:	6098      	str	r0, [r3, #8]
 800badc:	2300      	movs	r3, #0
 800bade:	6003      	str	r3, [r0, #0]
 800bae0:	2301      	movs	r3, #1
 800bae2:	421d      	tst	r5, r3
 800bae4:	d00a      	beq.n	800bafc <__pow5mult+0x84>
 800bae6:	0031      	movs	r1, r6
 800bae8:	0022      	movs	r2, r4
 800baea:	0038      	movs	r0, r7
 800baec:	f7ff ff12 	bl	800b914 <__multiply>
 800baf0:	0031      	movs	r1, r6
 800baf2:	9001      	str	r0, [sp, #4]
 800baf4:	0038      	movs	r0, r7
 800baf6:	f7ff fe3d 	bl	800b774 <_Bfree>
 800bafa:	9e01      	ldr	r6, [sp, #4]
 800bafc:	106d      	asrs	r5, r5, #1
 800bafe:	d00c      	beq.n	800bb1a <__pow5mult+0xa2>
 800bb00:	6820      	ldr	r0, [r4, #0]
 800bb02:	2800      	cmp	r0, #0
 800bb04:	d107      	bne.n	800bb16 <__pow5mult+0x9e>
 800bb06:	0022      	movs	r2, r4
 800bb08:	0021      	movs	r1, r4
 800bb0a:	0038      	movs	r0, r7
 800bb0c:	f7ff ff02 	bl	800b914 <__multiply>
 800bb10:	2300      	movs	r3, #0
 800bb12:	6020      	str	r0, [r4, #0]
 800bb14:	6003      	str	r3, [r0, #0]
 800bb16:	0004      	movs	r4, r0
 800bb18:	e7e2      	b.n	800bae0 <__pow5mult+0x68>
 800bb1a:	0030      	movs	r0, r6
 800bb1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb1e:	46c0      	nop			@ (mov r8, r8)
 800bb20:	0800c990 	.word	0x0800c990
 800bb24:	0800c8b5 	.word	0x0800c8b5
 800bb28:	0800c935 	.word	0x0800c935
 800bb2c:	00000271 	.word	0x00000271

0800bb30 <__lshift>:
 800bb30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb32:	000c      	movs	r4, r1
 800bb34:	0016      	movs	r6, r2
 800bb36:	6923      	ldr	r3, [r4, #16]
 800bb38:	1157      	asrs	r7, r2, #5
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	18fb      	adds	r3, r7, r3
 800bb3e:	9301      	str	r3, [sp, #4]
 800bb40:	3301      	adds	r3, #1
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	6849      	ldr	r1, [r1, #4]
 800bb46:	68a3      	ldr	r3, [r4, #8]
 800bb48:	9002      	str	r0, [sp, #8]
 800bb4a:	9a00      	ldr	r2, [sp, #0]
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	db10      	blt.n	800bb72 <__lshift+0x42>
 800bb50:	9802      	ldr	r0, [sp, #8]
 800bb52:	f7ff fdcb 	bl	800b6ec <_Balloc>
 800bb56:	2300      	movs	r3, #0
 800bb58:	0001      	movs	r1, r0
 800bb5a:	0005      	movs	r5, r0
 800bb5c:	001a      	movs	r2, r3
 800bb5e:	3114      	adds	r1, #20
 800bb60:	4298      	cmp	r0, r3
 800bb62:	d10c      	bne.n	800bb7e <__lshift+0x4e>
 800bb64:	21ef      	movs	r1, #239	@ 0xef
 800bb66:	002a      	movs	r2, r5
 800bb68:	4b25      	ldr	r3, [pc, #148]	@ (800bc00 <__lshift+0xd0>)
 800bb6a:	4826      	ldr	r0, [pc, #152]	@ (800bc04 <__lshift+0xd4>)
 800bb6c:	0049      	lsls	r1, r1, #1
 800bb6e:	f000 fc13 	bl	800c398 <__assert_func>
 800bb72:	3101      	adds	r1, #1
 800bb74:	005b      	lsls	r3, r3, #1
 800bb76:	e7e8      	b.n	800bb4a <__lshift+0x1a>
 800bb78:	0098      	lsls	r0, r3, #2
 800bb7a:	500a      	str	r2, [r1, r0]
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	42bb      	cmp	r3, r7
 800bb80:	dbfa      	blt.n	800bb78 <__lshift+0x48>
 800bb82:	43fb      	mvns	r3, r7
 800bb84:	17db      	asrs	r3, r3, #31
 800bb86:	401f      	ands	r7, r3
 800bb88:	00bf      	lsls	r7, r7, #2
 800bb8a:	0023      	movs	r3, r4
 800bb8c:	201f      	movs	r0, #31
 800bb8e:	19c9      	adds	r1, r1, r7
 800bb90:	0037      	movs	r7, r6
 800bb92:	6922      	ldr	r2, [r4, #16]
 800bb94:	3314      	adds	r3, #20
 800bb96:	0092      	lsls	r2, r2, #2
 800bb98:	189a      	adds	r2, r3, r2
 800bb9a:	4007      	ands	r7, r0
 800bb9c:	4206      	tst	r6, r0
 800bb9e:	d029      	beq.n	800bbf4 <__lshift+0xc4>
 800bba0:	3001      	adds	r0, #1
 800bba2:	1bc0      	subs	r0, r0, r7
 800bba4:	9003      	str	r0, [sp, #12]
 800bba6:	468c      	mov	ip, r1
 800bba8:	2000      	movs	r0, #0
 800bbaa:	681e      	ldr	r6, [r3, #0]
 800bbac:	40be      	lsls	r6, r7
 800bbae:	4306      	orrs	r6, r0
 800bbb0:	4660      	mov	r0, ip
 800bbb2:	c040      	stmia	r0!, {r6}
 800bbb4:	4684      	mov	ip, r0
 800bbb6:	9e03      	ldr	r6, [sp, #12]
 800bbb8:	cb01      	ldmia	r3!, {r0}
 800bbba:	40f0      	lsrs	r0, r6
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d8f4      	bhi.n	800bbaa <__lshift+0x7a>
 800bbc0:	0026      	movs	r6, r4
 800bbc2:	3615      	adds	r6, #21
 800bbc4:	2304      	movs	r3, #4
 800bbc6:	42b2      	cmp	r2, r6
 800bbc8:	d304      	bcc.n	800bbd4 <__lshift+0xa4>
 800bbca:	1b13      	subs	r3, r2, r4
 800bbcc:	3b15      	subs	r3, #21
 800bbce:	089b      	lsrs	r3, r3, #2
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	50c8      	str	r0, [r1, r3]
 800bbd6:	2800      	cmp	r0, #0
 800bbd8:	d002      	beq.n	800bbe0 <__lshift+0xb0>
 800bbda:	9b01      	ldr	r3, [sp, #4]
 800bbdc:	3302      	adds	r3, #2
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	9b00      	ldr	r3, [sp, #0]
 800bbe2:	9802      	ldr	r0, [sp, #8]
 800bbe4:	3b01      	subs	r3, #1
 800bbe6:	0021      	movs	r1, r4
 800bbe8:	612b      	str	r3, [r5, #16]
 800bbea:	f7ff fdc3 	bl	800b774 <_Bfree>
 800bbee:	0028      	movs	r0, r5
 800bbf0:	b005      	add	sp, #20
 800bbf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbf4:	cb01      	ldmia	r3!, {r0}
 800bbf6:	c101      	stmia	r1!, {r0}
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d8fb      	bhi.n	800bbf4 <__lshift+0xc4>
 800bbfc:	e7f0      	b.n	800bbe0 <__lshift+0xb0>
 800bbfe:	46c0      	nop			@ (mov r8, r8)
 800bc00:	0800c924 	.word	0x0800c924
 800bc04:	0800c935 	.word	0x0800c935

0800bc08 <__mcmp>:
 800bc08:	b530      	push	{r4, r5, lr}
 800bc0a:	690b      	ldr	r3, [r1, #16]
 800bc0c:	6904      	ldr	r4, [r0, #16]
 800bc0e:	0002      	movs	r2, r0
 800bc10:	1ae0      	subs	r0, r4, r3
 800bc12:	429c      	cmp	r4, r3
 800bc14:	d10f      	bne.n	800bc36 <__mcmp+0x2e>
 800bc16:	3214      	adds	r2, #20
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	3114      	adds	r1, #20
 800bc1c:	0014      	movs	r4, r2
 800bc1e:	18c9      	adds	r1, r1, r3
 800bc20:	18d2      	adds	r2, r2, r3
 800bc22:	3a04      	subs	r2, #4
 800bc24:	3904      	subs	r1, #4
 800bc26:	6815      	ldr	r5, [r2, #0]
 800bc28:	680b      	ldr	r3, [r1, #0]
 800bc2a:	429d      	cmp	r5, r3
 800bc2c:	d004      	beq.n	800bc38 <__mcmp+0x30>
 800bc2e:	2001      	movs	r0, #1
 800bc30:	429d      	cmp	r5, r3
 800bc32:	d200      	bcs.n	800bc36 <__mcmp+0x2e>
 800bc34:	3802      	subs	r0, #2
 800bc36:	bd30      	pop	{r4, r5, pc}
 800bc38:	4294      	cmp	r4, r2
 800bc3a:	d3f2      	bcc.n	800bc22 <__mcmp+0x1a>
 800bc3c:	e7fb      	b.n	800bc36 <__mcmp+0x2e>
	...

0800bc40 <__mdiff>:
 800bc40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc42:	000c      	movs	r4, r1
 800bc44:	b087      	sub	sp, #28
 800bc46:	9000      	str	r0, [sp, #0]
 800bc48:	0011      	movs	r1, r2
 800bc4a:	0020      	movs	r0, r4
 800bc4c:	0017      	movs	r7, r2
 800bc4e:	f7ff ffdb 	bl	800bc08 <__mcmp>
 800bc52:	1e05      	subs	r5, r0, #0
 800bc54:	d110      	bne.n	800bc78 <__mdiff+0x38>
 800bc56:	0001      	movs	r1, r0
 800bc58:	9800      	ldr	r0, [sp, #0]
 800bc5a:	f7ff fd47 	bl	800b6ec <_Balloc>
 800bc5e:	1e02      	subs	r2, r0, #0
 800bc60:	d104      	bne.n	800bc6c <__mdiff+0x2c>
 800bc62:	4b40      	ldr	r3, [pc, #256]	@ (800bd64 <__mdiff+0x124>)
 800bc64:	4840      	ldr	r0, [pc, #256]	@ (800bd68 <__mdiff+0x128>)
 800bc66:	4941      	ldr	r1, [pc, #260]	@ (800bd6c <__mdiff+0x12c>)
 800bc68:	f000 fb96 	bl	800c398 <__assert_func>
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	6145      	str	r5, [r0, #20]
 800bc70:	6103      	str	r3, [r0, #16]
 800bc72:	0010      	movs	r0, r2
 800bc74:	b007      	add	sp, #28
 800bc76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc78:	2600      	movs	r6, #0
 800bc7a:	42b0      	cmp	r0, r6
 800bc7c:	da03      	bge.n	800bc86 <__mdiff+0x46>
 800bc7e:	0023      	movs	r3, r4
 800bc80:	003c      	movs	r4, r7
 800bc82:	001f      	movs	r7, r3
 800bc84:	3601      	adds	r6, #1
 800bc86:	6861      	ldr	r1, [r4, #4]
 800bc88:	9800      	ldr	r0, [sp, #0]
 800bc8a:	f7ff fd2f 	bl	800b6ec <_Balloc>
 800bc8e:	1e02      	subs	r2, r0, #0
 800bc90:	d103      	bne.n	800bc9a <__mdiff+0x5a>
 800bc92:	4b34      	ldr	r3, [pc, #208]	@ (800bd64 <__mdiff+0x124>)
 800bc94:	4834      	ldr	r0, [pc, #208]	@ (800bd68 <__mdiff+0x128>)
 800bc96:	4936      	ldr	r1, [pc, #216]	@ (800bd70 <__mdiff+0x130>)
 800bc98:	e7e6      	b.n	800bc68 <__mdiff+0x28>
 800bc9a:	6923      	ldr	r3, [r4, #16]
 800bc9c:	3414      	adds	r4, #20
 800bc9e:	9300      	str	r3, [sp, #0]
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	18e3      	adds	r3, r4, r3
 800bca4:	0021      	movs	r1, r4
 800bca6:	9401      	str	r4, [sp, #4]
 800bca8:	003c      	movs	r4, r7
 800bcaa:	9302      	str	r3, [sp, #8]
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	3414      	adds	r4, #20
 800bcb0:	009b      	lsls	r3, r3, #2
 800bcb2:	18e3      	adds	r3, r4, r3
 800bcb4:	9303      	str	r3, [sp, #12]
 800bcb6:	0003      	movs	r3, r0
 800bcb8:	60c6      	str	r6, [r0, #12]
 800bcba:	468c      	mov	ip, r1
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	3314      	adds	r3, #20
 800bcc0:	9304      	str	r3, [sp, #16]
 800bcc2:	9305      	str	r3, [sp, #20]
 800bcc4:	4663      	mov	r3, ip
 800bcc6:	cb20      	ldmia	r3!, {r5}
 800bcc8:	b2a9      	uxth	r1, r5
 800bcca:	000e      	movs	r6, r1
 800bccc:	469c      	mov	ip, r3
 800bcce:	cc08      	ldmia	r4!, {r3}
 800bcd0:	0c2d      	lsrs	r5, r5, #16
 800bcd2:	b299      	uxth	r1, r3
 800bcd4:	1a71      	subs	r1, r6, r1
 800bcd6:	1809      	adds	r1, r1, r0
 800bcd8:	0c1b      	lsrs	r3, r3, #16
 800bcda:	1408      	asrs	r0, r1, #16
 800bcdc:	1aeb      	subs	r3, r5, r3
 800bcde:	181b      	adds	r3, r3, r0
 800bce0:	1418      	asrs	r0, r3, #16
 800bce2:	b289      	uxth	r1, r1
 800bce4:	041b      	lsls	r3, r3, #16
 800bce6:	4319      	orrs	r1, r3
 800bce8:	9b05      	ldr	r3, [sp, #20]
 800bcea:	c302      	stmia	r3!, {r1}
 800bcec:	9305      	str	r3, [sp, #20]
 800bcee:	9b03      	ldr	r3, [sp, #12]
 800bcf0:	42a3      	cmp	r3, r4
 800bcf2:	d8e7      	bhi.n	800bcc4 <__mdiff+0x84>
 800bcf4:	0039      	movs	r1, r7
 800bcf6:	9c03      	ldr	r4, [sp, #12]
 800bcf8:	3115      	adds	r1, #21
 800bcfa:	2304      	movs	r3, #4
 800bcfc:	428c      	cmp	r4, r1
 800bcfe:	d304      	bcc.n	800bd0a <__mdiff+0xca>
 800bd00:	1be3      	subs	r3, r4, r7
 800bd02:	3b15      	subs	r3, #21
 800bd04:	089b      	lsrs	r3, r3, #2
 800bd06:	3301      	adds	r3, #1
 800bd08:	009b      	lsls	r3, r3, #2
 800bd0a:	9901      	ldr	r1, [sp, #4]
 800bd0c:	18cd      	adds	r5, r1, r3
 800bd0e:	9904      	ldr	r1, [sp, #16]
 800bd10:	002e      	movs	r6, r5
 800bd12:	18cb      	adds	r3, r1, r3
 800bd14:	001f      	movs	r7, r3
 800bd16:	9902      	ldr	r1, [sp, #8]
 800bd18:	428e      	cmp	r6, r1
 800bd1a:	d311      	bcc.n	800bd40 <__mdiff+0x100>
 800bd1c:	9c02      	ldr	r4, [sp, #8]
 800bd1e:	1ee9      	subs	r1, r5, #3
 800bd20:	2000      	movs	r0, #0
 800bd22:	428c      	cmp	r4, r1
 800bd24:	d304      	bcc.n	800bd30 <__mdiff+0xf0>
 800bd26:	0021      	movs	r1, r4
 800bd28:	3103      	adds	r1, #3
 800bd2a:	1b49      	subs	r1, r1, r5
 800bd2c:	0889      	lsrs	r1, r1, #2
 800bd2e:	0088      	lsls	r0, r1, #2
 800bd30:	181b      	adds	r3, r3, r0
 800bd32:	3b04      	subs	r3, #4
 800bd34:	6819      	ldr	r1, [r3, #0]
 800bd36:	2900      	cmp	r1, #0
 800bd38:	d010      	beq.n	800bd5c <__mdiff+0x11c>
 800bd3a:	9b00      	ldr	r3, [sp, #0]
 800bd3c:	6113      	str	r3, [r2, #16]
 800bd3e:	e798      	b.n	800bc72 <__mdiff+0x32>
 800bd40:	4684      	mov	ip, r0
 800bd42:	ce02      	ldmia	r6!, {r1}
 800bd44:	b288      	uxth	r0, r1
 800bd46:	4460      	add	r0, ip
 800bd48:	1400      	asrs	r0, r0, #16
 800bd4a:	0c0c      	lsrs	r4, r1, #16
 800bd4c:	1904      	adds	r4, r0, r4
 800bd4e:	4461      	add	r1, ip
 800bd50:	1420      	asrs	r0, r4, #16
 800bd52:	b289      	uxth	r1, r1
 800bd54:	0424      	lsls	r4, r4, #16
 800bd56:	4321      	orrs	r1, r4
 800bd58:	c702      	stmia	r7!, {r1}
 800bd5a:	e7dc      	b.n	800bd16 <__mdiff+0xd6>
 800bd5c:	9900      	ldr	r1, [sp, #0]
 800bd5e:	3901      	subs	r1, #1
 800bd60:	9100      	str	r1, [sp, #0]
 800bd62:	e7e6      	b.n	800bd32 <__mdiff+0xf2>
 800bd64:	0800c924 	.word	0x0800c924
 800bd68:	0800c935 	.word	0x0800c935
 800bd6c:	00000237 	.word	0x00000237
 800bd70:	00000245 	.word	0x00000245

0800bd74 <__d2b>:
 800bd74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd76:	2101      	movs	r1, #1
 800bd78:	0016      	movs	r6, r2
 800bd7a:	001f      	movs	r7, r3
 800bd7c:	f7ff fcb6 	bl	800b6ec <_Balloc>
 800bd80:	1e04      	subs	r4, r0, #0
 800bd82:	d105      	bne.n	800bd90 <__d2b+0x1c>
 800bd84:	0022      	movs	r2, r4
 800bd86:	4b25      	ldr	r3, [pc, #148]	@ (800be1c <__d2b+0xa8>)
 800bd88:	4825      	ldr	r0, [pc, #148]	@ (800be20 <__d2b+0xac>)
 800bd8a:	4926      	ldr	r1, [pc, #152]	@ (800be24 <__d2b+0xb0>)
 800bd8c:	f000 fb04 	bl	800c398 <__assert_func>
 800bd90:	033b      	lsls	r3, r7, #12
 800bd92:	007d      	lsls	r5, r7, #1
 800bd94:	0b1b      	lsrs	r3, r3, #12
 800bd96:	0d6d      	lsrs	r5, r5, #21
 800bd98:	d002      	beq.n	800bda0 <__d2b+0x2c>
 800bd9a:	2280      	movs	r2, #128	@ 0x80
 800bd9c:	0352      	lsls	r2, r2, #13
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	9301      	str	r3, [sp, #4]
 800bda2:	2e00      	cmp	r6, #0
 800bda4:	d025      	beq.n	800bdf2 <__d2b+0x7e>
 800bda6:	4668      	mov	r0, sp
 800bda8:	9600      	str	r6, [sp, #0]
 800bdaa:	f7ff fd6c 	bl	800b886 <__lo0bits>
 800bdae:	9b01      	ldr	r3, [sp, #4]
 800bdb0:	9900      	ldr	r1, [sp, #0]
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	d01b      	beq.n	800bdee <__d2b+0x7a>
 800bdb6:	2220      	movs	r2, #32
 800bdb8:	001e      	movs	r6, r3
 800bdba:	1a12      	subs	r2, r2, r0
 800bdbc:	4096      	lsls	r6, r2
 800bdbe:	0032      	movs	r2, r6
 800bdc0:	40c3      	lsrs	r3, r0
 800bdc2:	430a      	orrs	r2, r1
 800bdc4:	6162      	str	r2, [r4, #20]
 800bdc6:	9301      	str	r3, [sp, #4]
 800bdc8:	9e01      	ldr	r6, [sp, #4]
 800bdca:	61a6      	str	r6, [r4, #24]
 800bdcc:	1e73      	subs	r3, r6, #1
 800bdce:	419e      	sbcs	r6, r3
 800bdd0:	3601      	adds	r6, #1
 800bdd2:	6126      	str	r6, [r4, #16]
 800bdd4:	2d00      	cmp	r5, #0
 800bdd6:	d014      	beq.n	800be02 <__d2b+0x8e>
 800bdd8:	2635      	movs	r6, #53	@ 0x35
 800bdda:	4b13      	ldr	r3, [pc, #76]	@ (800be28 <__d2b+0xb4>)
 800bddc:	18ed      	adds	r5, r5, r3
 800bdde:	9b08      	ldr	r3, [sp, #32]
 800bde0:	182d      	adds	r5, r5, r0
 800bde2:	601d      	str	r5, [r3, #0]
 800bde4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bde6:	1a36      	subs	r6, r6, r0
 800bde8:	601e      	str	r6, [r3, #0]
 800bdea:	0020      	movs	r0, r4
 800bdec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bdee:	6161      	str	r1, [r4, #20]
 800bdf0:	e7ea      	b.n	800bdc8 <__d2b+0x54>
 800bdf2:	a801      	add	r0, sp, #4
 800bdf4:	f7ff fd47 	bl	800b886 <__lo0bits>
 800bdf8:	9b01      	ldr	r3, [sp, #4]
 800bdfa:	2601      	movs	r6, #1
 800bdfc:	6163      	str	r3, [r4, #20]
 800bdfe:	3020      	adds	r0, #32
 800be00:	e7e7      	b.n	800bdd2 <__d2b+0x5e>
 800be02:	4b0a      	ldr	r3, [pc, #40]	@ (800be2c <__d2b+0xb8>)
 800be04:	18c0      	adds	r0, r0, r3
 800be06:	9b08      	ldr	r3, [sp, #32]
 800be08:	6018      	str	r0, [r3, #0]
 800be0a:	4b09      	ldr	r3, [pc, #36]	@ (800be30 <__d2b+0xbc>)
 800be0c:	18f3      	adds	r3, r6, r3
 800be0e:	009b      	lsls	r3, r3, #2
 800be10:	18e3      	adds	r3, r4, r3
 800be12:	6958      	ldr	r0, [r3, #20]
 800be14:	f7ff fd16 	bl	800b844 <__hi0bits>
 800be18:	0176      	lsls	r6, r6, #5
 800be1a:	e7e3      	b.n	800bde4 <__d2b+0x70>
 800be1c:	0800c924 	.word	0x0800c924
 800be20:	0800c935 	.word	0x0800c935
 800be24:	0000030f 	.word	0x0000030f
 800be28:	fffffbcd 	.word	0xfffffbcd
 800be2c:	fffffbce 	.word	0xfffffbce
 800be30:	3fffffff 	.word	0x3fffffff

0800be34 <__sfputc_r>:
 800be34:	6893      	ldr	r3, [r2, #8]
 800be36:	b510      	push	{r4, lr}
 800be38:	3b01      	subs	r3, #1
 800be3a:	6093      	str	r3, [r2, #8]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	da04      	bge.n	800be4a <__sfputc_r+0x16>
 800be40:	6994      	ldr	r4, [r2, #24]
 800be42:	42a3      	cmp	r3, r4
 800be44:	db07      	blt.n	800be56 <__sfputc_r+0x22>
 800be46:	290a      	cmp	r1, #10
 800be48:	d005      	beq.n	800be56 <__sfputc_r+0x22>
 800be4a:	6813      	ldr	r3, [r2, #0]
 800be4c:	1c58      	adds	r0, r3, #1
 800be4e:	6010      	str	r0, [r2, #0]
 800be50:	7019      	strb	r1, [r3, #0]
 800be52:	0008      	movs	r0, r1
 800be54:	bd10      	pop	{r4, pc}
 800be56:	f000 f9e2 	bl	800c21e <__swbuf_r>
 800be5a:	0001      	movs	r1, r0
 800be5c:	e7f9      	b.n	800be52 <__sfputc_r+0x1e>

0800be5e <__sfputs_r>:
 800be5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be60:	0006      	movs	r6, r0
 800be62:	000f      	movs	r7, r1
 800be64:	0014      	movs	r4, r2
 800be66:	18d5      	adds	r5, r2, r3
 800be68:	42ac      	cmp	r4, r5
 800be6a:	d101      	bne.n	800be70 <__sfputs_r+0x12>
 800be6c:	2000      	movs	r0, #0
 800be6e:	e007      	b.n	800be80 <__sfputs_r+0x22>
 800be70:	7821      	ldrb	r1, [r4, #0]
 800be72:	003a      	movs	r2, r7
 800be74:	0030      	movs	r0, r6
 800be76:	f7ff ffdd 	bl	800be34 <__sfputc_r>
 800be7a:	3401      	adds	r4, #1
 800be7c:	1c43      	adds	r3, r0, #1
 800be7e:	d1f3      	bne.n	800be68 <__sfputs_r+0xa>
 800be80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be84 <_vfiprintf_r>:
 800be84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be86:	b0a1      	sub	sp, #132	@ 0x84
 800be88:	000f      	movs	r7, r1
 800be8a:	0015      	movs	r5, r2
 800be8c:	001e      	movs	r6, r3
 800be8e:	9003      	str	r0, [sp, #12]
 800be90:	2800      	cmp	r0, #0
 800be92:	d004      	beq.n	800be9e <_vfiprintf_r+0x1a>
 800be94:	6a03      	ldr	r3, [r0, #32]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d101      	bne.n	800be9e <_vfiprintf_r+0x1a>
 800be9a:	f7fe fb8d 	bl	800a5b8 <__sinit>
 800be9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bea0:	07db      	lsls	r3, r3, #31
 800bea2:	d405      	bmi.n	800beb0 <_vfiprintf_r+0x2c>
 800bea4:	89bb      	ldrh	r3, [r7, #12]
 800bea6:	059b      	lsls	r3, r3, #22
 800bea8:	d402      	bmi.n	800beb0 <_vfiprintf_r+0x2c>
 800beaa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800beac:	f7fe fc89 	bl	800a7c2 <__retarget_lock_acquire_recursive>
 800beb0:	89bb      	ldrh	r3, [r7, #12]
 800beb2:	071b      	lsls	r3, r3, #28
 800beb4:	d502      	bpl.n	800bebc <_vfiprintf_r+0x38>
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d113      	bne.n	800bee4 <_vfiprintf_r+0x60>
 800bebc:	0039      	movs	r1, r7
 800bebe:	9803      	ldr	r0, [sp, #12]
 800bec0:	f000 f9f0 	bl	800c2a4 <__swsetup_r>
 800bec4:	2800      	cmp	r0, #0
 800bec6:	d00d      	beq.n	800bee4 <_vfiprintf_r+0x60>
 800bec8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800beca:	07db      	lsls	r3, r3, #31
 800becc:	d503      	bpl.n	800bed6 <_vfiprintf_r+0x52>
 800bece:	2001      	movs	r0, #1
 800bed0:	4240      	negs	r0, r0
 800bed2:	b021      	add	sp, #132	@ 0x84
 800bed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bed6:	89bb      	ldrh	r3, [r7, #12]
 800bed8:	059b      	lsls	r3, r3, #22
 800beda:	d4f8      	bmi.n	800bece <_vfiprintf_r+0x4a>
 800bedc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bede:	f7fe fc71 	bl	800a7c4 <__retarget_lock_release_recursive>
 800bee2:	e7f4      	b.n	800bece <_vfiprintf_r+0x4a>
 800bee4:	2300      	movs	r3, #0
 800bee6:	ac08      	add	r4, sp, #32
 800bee8:	6163      	str	r3, [r4, #20]
 800beea:	3320      	adds	r3, #32
 800beec:	7663      	strb	r3, [r4, #25]
 800beee:	3310      	adds	r3, #16
 800bef0:	76a3      	strb	r3, [r4, #26]
 800bef2:	9607      	str	r6, [sp, #28]
 800bef4:	002e      	movs	r6, r5
 800bef6:	7833      	ldrb	r3, [r6, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <_vfiprintf_r+0x7c>
 800befc:	2b25      	cmp	r3, #37	@ 0x25
 800befe:	d148      	bne.n	800bf92 <_vfiprintf_r+0x10e>
 800bf00:	1b73      	subs	r3, r6, r5
 800bf02:	9305      	str	r3, [sp, #20]
 800bf04:	42ae      	cmp	r6, r5
 800bf06:	d00b      	beq.n	800bf20 <_vfiprintf_r+0x9c>
 800bf08:	002a      	movs	r2, r5
 800bf0a:	0039      	movs	r1, r7
 800bf0c:	9803      	ldr	r0, [sp, #12]
 800bf0e:	f7ff ffa6 	bl	800be5e <__sfputs_r>
 800bf12:	3001      	adds	r0, #1
 800bf14:	d100      	bne.n	800bf18 <_vfiprintf_r+0x94>
 800bf16:	e0ae      	b.n	800c076 <_vfiprintf_r+0x1f2>
 800bf18:	6963      	ldr	r3, [r4, #20]
 800bf1a:	9a05      	ldr	r2, [sp, #20]
 800bf1c:	189b      	adds	r3, r3, r2
 800bf1e:	6163      	str	r3, [r4, #20]
 800bf20:	7833      	ldrb	r3, [r6, #0]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d100      	bne.n	800bf28 <_vfiprintf_r+0xa4>
 800bf26:	e0a6      	b.n	800c076 <_vfiprintf_r+0x1f2>
 800bf28:	2201      	movs	r2, #1
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	4252      	negs	r2, r2
 800bf2e:	6062      	str	r2, [r4, #4]
 800bf30:	a904      	add	r1, sp, #16
 800bf32:	3254      	adds	r2, #84	@ 0x54
 800bf34:	1852      	adds	r2, r2, r1
 800bf36:	1c75      	adds	r5, r6, #1
 800bf38:	6023      	str	r3, [r4, #0]
 800bf3a:	60e3      	str	r3, [r4, #12]
 800bf3c:	60a3      	str	r3, [r4, #8]
 800bf3e:	7013      	strb	r3, [r2, #0]
 800bf40:	65a3      	str	r3, [r4, #88]	@ 0x58
 800bf42:	4b59      	ldr	r3, [pc, #356]	@ (800c0a8 <_vfiprintf_r+0x224>)
 800bf44:	2205      	movs	r2, #5
 800bf46:	0018      	movs	r0, r3
 800bf48:	7829      	ldrb	r1, [r5, #0]
 800bf4a:	9305      	str	r3, [sp, #20]
 800bf4c:	f7fe fc3b 	bl	800a7c6 <memchr>
 800bf50:	1c6e      	adds	r6, r5, #1
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d11f      	bne.n	800bf96 <_vfiprintf_r+0x112>
 800bf56:	6822      	ldr	r2, [r4, #0]
 800bf58:	06d3      	lsls	r3, r2, #27
 800bf5a:	d504      	bpl.n	800bf66 <_vfiprintf_r+0xe2>
 800bf5c:	2353      	movs	r3, #83	@ 0x53
 800bf5e:	a904      	add	r1, sp, #16
 800bf60:	185b      	adds	r3, r3, r1
 800bf62:	2120      	movs	r1, #32
 800bf64:	7019      	strb	r1, [r3, #0]
 800bf66:	0713      	lsls	r3, r2, #28
 800bf68:	d504      	bpl.n	800bf74 <_vfiprintf_r+0xf0>
 800bf6a:	2353      	movs	r3, #83	@ 0x53
 800bf6c:	a904      	add	r1, sp, #16
 800bf6e:	185b      	adds	r3, r3, r1
 800bf70:	212b      	movs	r1, #43	@ 0x2b
 800bf72:	7019      	strb	r1, [r3, #0]
 800bf74:	782b      	ldrb	r3, [r5, #0]
 800bf76:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf78:	d016      	beq.n	800bfa8 <_vfiprintf_r+0x124>
 800bf7a:	002e      	movs	r6, r5
 800bf7c:	2100      	movs	r1, #0
 800bf7e:	200a      	movs	r0, #10
 800bf80:	68e3      	ldr	r3, [r4, #12]
 800bf82:	7832      	ldrb	r2, [r6, #0]
 800bf84:	1c75      	adds	r5, r6, #1
 800bf86:	3a30      	subs	r2, #48	@ 0x30
 800bf88:	2a09      	cmp	r2, #9
 800bf8a:	d950      	bls.n	800c02e <_vfiprintf_r+0x1aa>
 800bf8c:	2900      	cmp	r1, #0
 800bf8e:	d111      	bne.n	800bfb4 <_vfiprintf_r+0x130>
 800bf90:	e017      	b.n	800bfc2 <_vfiprintf_r+0x13e>
 800bf92:	3601      	adds	r6, #1
 800bf94:	e7af      	b.n	800bef6 <_vfiprintf_r+0x72>
 800bf96:	9b05      	ldr	r3, [sp, #20]
 800bf98:	6822      	ldr	r2, [r4, #0]
 800bf9a:	1ac0      	subs	r0, r0, r3
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	4083      	lsls	r3, r0
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	0035      	movs	r5, r6
 800bfa4:	6023      	str	r3, [r4, #0]
 800bfa6:	e7cc      	b.n	800bf42 <_vfiprintf_r+0xbe>
 800bfa8:	9b07      	ldr	r3, [sp, #28]
 800bfaa:	1d19      	adds	r1, r3, #4
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	9107      	str	r1, [sp, #28]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	db01      	blt.n	800bfb8 <_vfiprintf_r+0x134>
 800bfb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfb6:	e004      	b.n	800bfc2 <_vfiprintf_r+0x13e>
 800bfb8:	425b      	negs	r3, r3
 800bfba:	60e3      	str	r3, [r4, #12]
 800bfbc:	2302      	movs	r3, #2
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	6023      	str	r3, [r4, #0]
 800bfc2:	7833      	ldrb	r3, [r6, #0]
 800bfc4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfc6:	d10c      	bne.n	800bfe2 <_vfiprintf_r+0x15e>
 800bfc8:	7873      	ldrb	r3, [r6, #1]
 800bfca:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfcc:	d134      	bne.n	800c038 <_vfiprintf_r+0x1b4>
 800bfce:	9b07      	ldr	r3, [sp, #28]
 800bfd0:	3602      	adds	r6, #2
 800bfd2:	1d1a      	adds	r2, r3, #4
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	9207      	str	r2, [sp, #28]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	da01      	bge.n	800bfe0 <_vfiprintf_r+0x15c>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	425b      	negs	r3, r3
 800bfe0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfe2:	4d32      	ldr	r5, [pc, #200]	@ (800c0ac <_vfiprintf_r+0x228>)
 800bfe4:	2203      	movs	r2, #3
 800bfe6:	0028      	movs	r0, r5
 800bfe8:	7831      	ldrb	r1, [r6, #0]
 800bfea:	f7fe fbec 	bl	800a7c6 <memchr>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d006      	beq.n	800c000 <_vfiprintf_r+0x17c>
 800bff2:	2340      	movs	r3, #64	@ 0x40
 800bff4:	1b40      	subs	r0, r0, r5
 800bff6:	4083      	lsls	r3, r0
 800bff8:	6822      	ldr	r2, [r4, #0]
 800bffa:	3601      	adds	r6, #1
 800bffc:	4313      	orrs	r3, r2
 800bffe:	6023      	str	r3, [r4, #0]
 800c000:	7831      	ldrb	r1, [r6, #0]
 800c002:	2206      	movs	r2, #6
 800c004:	482a      	ldr	r0, [pc, #168]	@ (800c0b0 <_vfiprintf_r+0x22c>)
 800c006:	1c75      	adds	r5, r6, #1
 800c008:	7621      	strb	r1, [r4, #24]
 800c00a:	f7fe fbdc 	bl	800a7c6 <memchr>
 800c00e:	2800      	cmp	r0, #0
 800c010:	d040      	beq.n	800c094 <_vfiprintf_r+0x210>
 800c012:	4b28      	ldr	r3, [pc, #160]	@ (800c0b4 <_vfiprintf_r+0x230>)
 800c014:	2b00      	cmp	r3, #0
 800c016:	d122      	bne.n	800c05e <_vfiprintf_r+0x1da>
 800c018:	2207      	movs	r2, #7
 800c01a:	9b07      	ldr	r3, [sp, #28]
 800c01c:	3307      	adds	r3, #7
 800c01e:	4393      	bics	r3, r2
 800c020:	3308      	adds	r3, #8
 800c022:	9307      	str	r3, [sp, #28]
 800c024:	6963      	ldr	r3, [r4, #20]
 800c026:	9a04      	ldr	r2, [sp, #16]
 800c028:	189b      	adds	r3, r3, r2
 800c02a:	6163      	str	r3, [r4, #20]
 800c02c:	e762      	b.n	800bef4 <_vfiprintf_r+0x70>
 800c02e:	4343      	muls	r3, r0
 800c030:	002e      	movs	r6, r5
 800c032:	2101      	movs	r1, #1
 800c034:	189b      	adds	r3, r3, r2
 800c036:	e7a4      	b.n	800bf82 <_vfiprintf_r+0xfe>
 800c038:	2300      	movs	r3, #0
 800c03a:	200a      	movs	r0, #10
 800c03c:	0019      	movs	r1, r3
 800c03e:	3601      	adds	r6, #1
 800c040:	6063      	str	r3, [r4, #4]
 800c042:	7832      	ldrb	r2, [r6, #0]
 800c044:	1c75      	adds	r5, r6, #1
 800c046:	3a30      	subs	r2, #48	@ 0x30
 800c048:	2a09      	cmp	r2, #9
 800c04a:	d903      	bls.n	800c054 <_vfiprintf_r+0x1d0>
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d0c8      	beq.n	800bfe2 <_vfiprintf_r+0x15e>
 800c050:	9109      	str	r1, [sp, #36]	@ 0x24
 800c052:	e7c6      	b.n	800bfe2 <_vfiprintf_r+0x15e>
 800c054:	4341      	muls	r1, r0
 800c056:	002e      	movs	r6, r5
 800c058:	2301      	movs	r3, #1
 800c05a:	1889      	adds	r1, r1, r2
 800c05c:	e7f1      	b.n	800c042 <_vfiprintf_r+0x1be>
 800c05e:	aa07      	add	r2, sp, #28
 800c060:	9200      	str	r2, [sp, #0]
 800c062:	0021      	movs	r1, r4
 800c064:	003a      	movs	r2, r7
 800c066:	4b14      	ldr	r3, [pc, #80]	@ (800c0b8 <_vfiprintf_r+0x234>)
 800c068:	9803      	ldr	r0, [sp, #12]
 800c06a:	f7fd fe59 	bl	8009d20 <_printf_float>
 800c06e:	9004      	str	r0, [sp, #16]
 800c070:	9b04      	ldr	r3, [sp, #16]
 800c072:	3301      	adds	r3, #1
 800c074:	d1d6      	bne.n	800c024 <_vfiprintf_r+0x1a0>
 800c076:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c078:	07db      	lsls	r3, r3, #31
 800c07a:	d405      	bmi.n	800c088 <_vfiprintf_r+0x204>
 800c07c:	89bb      	ldrh	r3, [r7, #12]
 800c07e:	059b      	lsls	r3, r3, #22
 800c080:	d402      	bmi.n	800c088 <_vfiprintf_r+0x204>
 800c082:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c084:	f7fe fb9e 	bl	800a7c4 <__retarget_lock_release_recursive>
 800c088:	89bb      	ldrh	r3, [r7, #12]
 800c08a:	065b      	lsls	r3, r3, #25
 800c08c:	d500      	bpl.n	800c090 <_vfiprintf_r+0x20c>
 800c08e:	e71e      	b.n	800bece <_vfiprintf_r+0x4a>
 800c090:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c092:	e71e      	b.n	800bed2 <_vfiprintf_r+0x4e>
 800c094:	aa07      	add	r2, sp, #28
 800c096:	9200      	str	r2, [sp, #0]
 800c098:	0021      	movs	r1, r4
 800c09a:	003a      	movs	r2, r7
 800c09c:	4b06      	ldr	r3, [pc, #24]	@ (800c0b8 <_vfiprintf_r+0x234>)
 800c09e:	9803      	ldr	r0, [sp, #12]
 800c0a0:	f7fe f8ec 	bl	800a27c <_printf_i>
 800c0a4:	e7e3      	b.n	800c06e <_vfiprintf_r+0x1ea>
 800c0a6:	46c0      	nop			@ (mov r8, r8)
 800c0a8:	0800ca90 	.word	0x0800ca90
 800c0ac:	0800ca96 	.word	0x0800ca96
 800c0b0:	0800ca9a 	.word	0x0800ca9a
 800c0b4:	08009d21 	.word	0x08009d21
 800c0b8:	0800be5f 	.word	0x0800be5f

0800c0bc <__sflush_r>:
 800c0bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0be:	220c      	movs	r2, #12
 800c0c0:	5e8b      	ldrsh	r3, [r1, r2]
 800c0c2:	0005      	movs	r5, r0
 800c0c4:	000c      	movs	r4, r1
 800c0c6:	071a      	lsls	r2, r3, #28
 800c0c8:	d456      	bmi.n	800c178 <__sflush_r+0xbc>
 800c0ca:	684a      	ldr	r2, [r1, #4]
 800c0cc:	2a00      	cmp	r2, #0
 800c0ce:	dc02      	bgt.n	800c0d6 <__sflush_r+0x1a>
 800c0d0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c0d2:	2a00      	cmp	r2, #0
 800c0d4:	dd4e      	ble.n	800c174 <__sflush_r+0xb8>
 800c0d6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c0d8:	2f00      	cmp	r7, #0
 800c0da:	d04b      	beq.n	800c174 <__sflush_r+0xb8>
 800c0dc:	2200      	movs	r2, #0
 800c0de:	2080      	movs	r0, #128	@ 0x80
 800c0e0:	682e      	ldr	r6, [r5, #0]
 800c0e2:	602a      	str	r2, [r5, #0]
 800c0e4:	001a      	movs	r2, r3
 800c0e6:	0140      	lsls	r0, r0, #5
 800c0e8:	6a21      	ldr	r1, [r4, #32]
 800c0ea:	4002      	ands	r2, r0
 800c0ec:	4203      	tst	r3, r0
 800c0ee:	d033      	beq.n	800c158 <__sflush_r+0x9c>
 800c0f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c0f2:	89a3      	ldrh	r3, [r4, #12]
 800c0f4:	075b      	lsls	r3, r3, #29
 800c0f6:	d506      	bpl.n	800c106 <__sflush_r+0x4a>
 800c0f8:	6863      	ldr	r3, [r4, #4]
 800c0fa:	1ad2      	subs	r2, r2, r3
 800c0fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d001      	beq.n	800c106 <__sflush_r+0x4a>
 800c102:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c104:	1ad2      	subs	r2, r2, r3
 800c106:	2300      	movs	r3, #0
 800c108:	0028      	movs	r0, r5
 800c10a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c10c:	6a21      	ldr	r1, [r4, #32]
 800c10e:	47b8      	blx	r7
 800c110:	89a2      	ldrh	r2, [r4, #12]
 800c112:	1c43      	adds	r3, r0, #1
 800c114:	d106      	bne.n	800c124 <__sflush_r+0x68>
 800c116:	6829      	ldr	r1, [r5, #0]
 800c118:	291d      	cmp	r1, #29
 800c11a:	d846      	bhi.n	800c1aa <__sflush_r+0xee>
 800c11c:	4b29      	ldr	r3, [pc, #164]	@ (800c1c4 <__sflush_r+0x108>)
 800c11e:	410b      	asrs	r3, r1
 800c120:	07db      	lsls	r3, r3, #31
 800c122:	d442      	bmi.n	800c1aa <__sflush_r+0xee>
 800c124:	2300      	movs	r3, #0
 800c126:	6063      	str	r3, [r4, #4]
 800c128:	6923      	ldr	r3, [r4, #16]
 800c12a:	6023      	str	r3, [r4, #0]
 800c12c:	04d2      	lsls	r2, r2, #19
 800c12e:	d505      	bpl.n	800c13c <__sflush_r+0x80>
 800c130:	1c43      	adds	r3, r0, #1
 800c132:	d102      	bne.n	800c13a <__sflush_r+0x7e>
 800c134:	682b      	ldr	r3, [r5, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d100      	bne.n	800c13c <__sflush_r+0x80>
 800c13a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c13c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c13e:	602e      	str	r6, [r5, #0]
 800c140:	2900      	cmp	r1, #0
 800c142:	d017      	beq.n	800c174 <__sflush_r+0xb8>
 800c144:	0023      	movs	r3, r4
 800c146:	3344      	adds	r3, #68	@ 0x44
 800c148:	4299      	cmp	r1, r3
 800c14a:	d002      	beq.n	800c152 <__sflush_r+0x96>
 800c14c:	0028      	movs	r0, r5
 800c14e:	f7ff f9c7 	bl	800b4e0 <_free_r>
 800c152:	2300      	movs	r3, #0
 800c154:	6363      	str	r3, [r4, #52]	@ 0x34
 800c156:	e00d      	b.n	800c174 <__sflush_r+0xb8>
 800c158:	2301      	movs	r3, #1
 800c15a:	0028      	movs	r0, r5
 800c15c:	47b8      	blx	r7
 800c15e:	0002      	movs	r2, r0
 800c160:	1c43      	adds	r3, r0, #1
 800c162:	d1c6      	bne.n	800c0f2 <__sflush_r+0x36>
 800c164:	682b      	ldr	r3, [r5, #0]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d0c3      	beq.n	800c0f2 <__sflush_r+0x36>
 800c16a:	2b1d      	cmp	r3, #29
 800c16c:	d001      	beq.n	800c172 <__sflush_r+0xb6>
 800c16e:	2b16      	cmp	r3, #22
 800c170:	d11a      	bne.n	800c1a8 <__sflush_r+0xec>
 800c172:	602e      	str	r6, [r5, #0]
 800c174:	2000      	movs	r0, #0
 800c176:	e01e      	b.n	800c1b6 <__sflush_r+0xfa>
 800c178:	690e      	ldr	r6, [r1, #16]
 800c17a:	2e00      	cmp	r6, #0
 800c17c:	d0fa      	beq.n	800c174 <__sflush_r+0xb8>
 800c17e:	680f      	ldr	r7, [r1, #0]
 800c180:	600e      	str	r6, [r1, #0]
 800c182:	1bba      	subs	r2, r7, r6
 800c184:	9201      	str	r2, [sp, #4]
 800c186:	2200      	movs	r2, #0
 800c188:	079b      	lsls	r3, r3, #30
 800c18a:	d100      	bne.n	800c18e <__sflush_r+0xd2>
 800c18c:	694a      	ldr	r2, [r1, #20]
 800c18e:	60a2      	str	r2, [r4, #8]
 800c190:	9b01      	ldr	r3, [sp, #4]
 800c192:	2b00      	cmp	r3, #0
 800c194:	ddee      	ble.n	800c174 <__sflush_r+0xb8>
 800c196:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c198:	0032      	movs	r2, r6
 800c19a:	001f      	movs	r7, r3
 800c19c:	0028      	movs	r0, r5
 800c19e:	9b01      	ldr	r3, [sp, #4]
 800c1a0:	6a21      	ldr	r1, [r4, #32]
 800c1a2:	47b8      	blx	r7
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	dc07      	bgt.n	800c1b8 <__sflush_r+0xfc>
 800c1a8:	89a2      	ldrh	r2, [r4, #12]
 800c1aa:	2340      	movs	r3, #64	@ 0x40
 800c1ac:	2001      	movs	r0, #1
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	b21b      	sxth	r3, r3
 800c1b2:	81a3      	strh	r3, [r4, #12]
 800c1b4:	4240      	negs	r0, r0
 800c1b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c1b8:	9b01      	ldr	r3, [sp, #4]
 800c1ba:	1836      	adds	r6, r6, r0
 800c1bc:	1a1b      	subs	r3, r3, r0
 800c1be:	9301      	str	r3, [sp, #4]
 800c1c0:	e7e6      	b.n	800c190 <__sflush_r+0xd4>
 800c1c2:	46c0      	nop			@ (mov r8, r8)
 800c1c4:	dfbffffe 	.word	0xdfbffffe

0800c1c8 <_fflush_r>:
 800c1c8:	690b      	ldr	r3, [r1, #16]
 800c1ca:	b570      	push	{r4, r5, r6, lr}
 800c1cc:	0005      	movs	r5, r0
 800c1ce:	000c      	movs	r4, r1
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d102      	bne.n	800c1da <_fflush_r+0x12>
 800c1d4:	2500      	movs	r5, #0
 800c1d6:	0028      	movs	r0, r5
 800c1d8:	bd70      	pop	{r4, r5, r6, pc}
 800c1da:	2800      	cmp	r0, #0
 800c1dc:	d004      	beq.n	800c1e8 <_fflush_r+0x20>
 800c1de:	6a03      	ldr	r3, [r0, #32]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d101      	bne.n	800c1e8 <_fflush_r+0x20>
 800c1e4:	f7fe f9e8 	bl	800a5b8 <__sinit>
 800c1e8:	220c      	movs	r2, #12
 800c1ea:	5ea3      	ldrsh	r3, [r4, r2]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d0f1      	beq.n	800c1d4 <_fflush_r+0xc>
 800c1f0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c1f2:	07d2      	lsls	r2, r2, #31
 800c1f4:	d404      	bmi.n	800c200 <_fflush_r+0x38>
 800c1f6:	059b      	lsls	r3, r3, #22
 800c1f8:	d402      	bmi.n	800c200 <_fflush_r+0x38>
 800c1fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1fc:	f7fe fae1 	bl	800a7c2 <__retarget_lock_acquire_recursive>
 800c200:	0028      	movs	r0, r5
 800c202:	0021      	movs	r1, r4
 800c204:	f7ff ff5a 	bl	800c0bc <__sflush_r>
 800c208:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c20a:	0005      	movs	r5, r0
 800c20c:	07db      	lsls	r3, r3, #31
 800c20e:	d4e2      	bmi.n	800c1d6 <_fflush_r+0xe>
 800c210:	89a3      	ldrh	r3, [r4, #12]
 800c212:	059b      	lsls	r3, r3, #22
 800c214:	d4df      	bmi.n	800c1d6 <_fflush_r+0xe>
 800c216:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c218:	f7fe fad4 	bl	800a7c4 <__retarget_lock_release_recursive>
 800c21c:	e7db      	b.n	800c1d6 <_fflush_r+0xe>

0800c21e <__swbuf_r>:
 800c21e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c220:	0006      	movs	r6, r0
 800c222:	000d      	movs	r5, r1
 800c224:	0014      	movs	r4, r2
 800c226:	2800      	cmp	r0, #0
 800c228:	d004      	beq.n	800c234 <__swbuf_r+0x16>
 800c22a:	6a03      	ldr	r3, [r0, #32]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d101      	bne.n	800c234 <__swbuf_r+0x16>
 800c230:	f7fe f9c2 	bl	800a5b8 <__sinit>
 800c234:	69a3      	ldr	r3, [r4, #24]
 800c236:	60a3      	str	r3, [r4, #8]
 800c238:	89a3      	ldrh	r3, [r4, #12]
 800c23a:	071b      	lsls	r3, r3, #28
 800c23c:	d502      	bpl.n	800c244 <__swbuf_r+0x26>
 800c23e:	6923      	ldr	r3, [r4, #16]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d109      	bne.n	800c258 <__swbuf_r+0x3a>
 800c244:	0021      	movs	r1, r4
 800c246:	0030      	movs	r0, r6
 800c248:	f000 f82c 	bl	800c2a4 <__swsetup_r>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d003      	beq.n	800c258 <__swbuf_r+0x3a>
 800c250:	2501      	movs	r5, #1
 800c252:	426d      	negs	r5, r5
 800c254:	0028      	movs	r0, r5
 800c256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c258:	6923      	ldr	r3, [r4, #16]
 800c25a:	6820      	ldr	r0, [r4, #0]
 800c25c:	b2ef      	uxtb	r7, r5
 800c25e:	1ac0      	subs	r0, r0, r3
 800c260:	6963      	ldr	r3, [r4, #20]
 800c262:	b2ed      	uxtb	r5, r5
 800c264:	4283      	cmp	r3, r0
 800c266:	dc05      	bgt.n	800c274 <__swbuf_r+0x56>
 800c268:	0021      	movs	r1, r4
 800c26a:	0030      	movs	r0, r6
 800c26c:	f7ff ffac 	bl	800c1c8 <_fflush_r>
 800c270:	2800      	cmp	r0, #0
 800c272:	d1ed      	bne.n	800c250 <__swbuf_r+0x32>
 800c274:	68a3      	ldr	r3, [r4, #8]
 800c276:	3001      	adds	r0, #1
 800c278:	3b01      	subs	r3, #1
 800c27a:	60a3      	str	r3, [r4, #8]
 800c27c:	6823      	ldr	r3, [r4, #0]
 800c27e:	1c5a      	adds	r2, r3, #1
 800c280:	6022      	str	r2, [r4, #0]
 800c282:	701f      	strb	r7, [r3, #0]
 800c284:	6963      	ldr	r3, [r4, #20]
 800c286:	4283      	cmp	r3, r0
 800c288:	d004      	beq.n	800c294 <__swbuf_r+0x76>
 800c28a:	89a3      	ldrh	r3, [r4, #12]
 800c28c:	07db      	lsls	r3, r3, #31
 800c28e:	d5e1      	bpl.n	800c254 <__swbuf_r+0x36>
 800c290:	2d0a      	cmp	r5, #10
 800c292:	d1df      	bne.n	800c254 <__swbuf_r+0x36>
 800c294:	0021      	movs	r1, r4
 800c296:	0030      	movs	r0, r6
 800c298:	f7ff ff96 	bl	800c1c8 <_fflush_r>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	d0d9      	beq.n	800c254 <__swbuf_r+0x36>
 800c2a0:	e7d6      	b.n	800c250 <__swbuf_r+0x32>
	...

0800c2a4 <__swsetup_r>:
 800c2a4:	4b2d      	ldr	r3, [pc, #180]	@ (800c35c <__swsetup_r+0xb8>)
 800c2a6:	b570      	push	{r4, r5, r6, lr}
 800c2a8:	0005      	movs	r5, r0
 800c2aa:	6818      	ldr	r0, [r3, #0]
 800c2ac:	000c      	movs	r4, r1
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	d004      	beq.n	800c2bc <__swsetup_r+0x18>
 800c2b2:	6a03      	ldr	r3, [r0, #32]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <__swsetup_r+0x18>
 800c2b8:	f7fe f97e 	bl	800a5b8 <__sinit>
 800c2bc:	230c      	movs	r3, #12
 800c2be:	5ee2      	ldrsh	r2, [r4, r3]
 800c2c0:	0713      	lsls	r3, r2, #28
 800c2c2:	d423      	bmi.n	800c30c <__swsetup_r+0x68>
 800c2c4:	06d3      	lsls	r3, r2, #27
 800c2c6:	d407      	bmi.n	800c2d8 <__swsetup_r+0x34>
 800c2c8:	2309      	movs	r3, #9
 800c2ca:	602b      	str	r3, [r5, #0]
 800c2cc:	2340      	movs	r3, #64	@ 0x40
 800c2ce:	2001      	movs	r0, #1
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	81a3      	strh	r3, [r4, #12]
 800c2d4:	4240      	negs	r0, r0
 800c2d6:	e03a      	b.n	800c34e <__swsetup_r+0xaa>
 800c2d8:	0752      	lsls	r2, r2, #29
 800c2da:	d513      	bpl.n	800c304 <__swsetup_r+0x60>
 800c2dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2de:	2900      	cmp	r1, #0
 800c2e0:	d008      	beq.n	800c2f4 <__swsetup_r+0x50>
 800c2e2:	0023      	movs	r3, r4
 800c2e4:	3344      	adds	r3, #68	@ 0x44
 800c2e6:	4299      	cmp	r1, r3
 800c2e8:	d002      	beq.n	800c2f0 <__swsetup_r+0x4c>
 800c2ea:	0028      	movs	r0, r5
 800c2ec:	f7ff f8f8 	bl	800b4e0 <_free_r>
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2f4:	2224      	movs	r2, #36	@ 0x24
 800c2f6:	89a3      	ldrh	r3, [r4, #12]
 800c2f8:	4393      	bics	r3, r2
 800c2fa:	81a3      	strh	r3, [r4, #12]
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	6063      	str	r3, [r4, #4]
 800c300:	6923      	ldr	r3, [r4, #16]
 800c302:	6023      	str	r3, [r4, #0]
 800c304:	2308      	movs	r3, #8
 800c306:	89a2      	ldrh	r2, [r4, #12]
 800c308:	4313      	orrs	r3, r2
 800c30a:	81a3      	strh	r3, [r4, #12]
 800c30c:	6923      	ldr	r3, [r4, #16]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d10b      	bne.n	800c32a <__swsetup_r+0x86>
 800c312:	21a0      	movs	r1, #160	@ 0xa0
 800c314:	2280      	movs	r2, #128	@ 0x80
 800c316:	89a3      	ldrh	r3, [r4, #12]
 800c318:	0089      	lsls	r1, r1, #2
 800c31a:	0092      	lsls	r2, r2, #2
 800c31c:	400b      	ands	r3, r1
 800c31e:	4293      	cmp	r3, r2
 800c320:	d003      	beq.n	800c32a <__swsetup_r+0x86>
 800c322:	0021      	movs	r1, r4
 800c324:	0028      	movs	r0, r5
 800c326:	f000 f8db 	bl	800c4e0 <__smakebuf_r>
 800c32a:	230c      	movs	r3, #12
 800c32c:	5ee2      	ldrsh	r2, [r4, r3]
 800c32e:	2101      	movs	r1, #1
 800c330:	0013      	movs	r3, r2
 800c332:	400b      	ands	r3, r1
 800c334:	420a      	tst	r2, r1
 800c336:	d00b      	beq.n	800c350 <__swsetup_r+0xac>
 800c338:	2300      	movs	r3, #0
 800c33a:	60a3      	str	r3, [r4, #8]
 800c33c:	6963      	ldr	r3, [r4, #20]
 800c33e:	425b      	negs	r3, r3
 800c340:	61a3      	str	r3, [r4, #24]
 800c342:	2000      	movs	r0, #0
 800c344:	6923      	ldr	r3, [r4, #16]
 800c346:	4283      	cmp	r3, r0
 800c348:	d101      	bne.n	800c34e <__swsetup_r+0xaa>
 800c34a:	0613      	lsls	r3, r2, #24
 800c34c:	d4be      	bmi.n	800c2cc <__swsetup_r+0x28>
 800c34e:	bd70      	pop	{r4, r5, r6, pc}
 800c350:	0791      	lsls	r1, r2, #30
 800c352:	d400      	bmi.n	800c356 <__swsetup_r+0xb2>
 800c354:	6963      	ldr	r3, [r4, #20]
 800c356:	60a3      	str	r3, [r4, #8]
 800c358:	e7f3      	b.n	800c342 <__swsetup_r+0x9e>
 800c35a:	46c0      	nop			@ (mov r8, r8)
 800c35c:	20000018 	.word	0x20000018

0800c360 <_sbrk_r>:
 800c360:	2300      	movs	r3, #0
 800c362:	b570      	push	{r4, r5, r6, lr}
 800c364:	4d06      	ldr	r5, [pc, #24]	@ (800c380 <_sbrk_r+0x20>)
 800c366:	0004      	movs	r4, r0
 800c368:	0008      	movs	r0, r1
 800c36a:	602b      	str	r3, [r5, #0]
 800c36c:	f7f8 ff1e 	bl	80051ac <_sbrk>
 800c370:	1c43      	adds	r3, r0, #1
 800c372:	d103      	bne.n	800c37c <_sbrk_r+0x1c>
 800c374:	682b      	ldr	r3, [r5, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d000      	beq.n	800c37c <_sbrk_r+0x1c>
 800c37a:	6023      	str	r3, [r4, #0]
 800c37c:	bd70      	pop	{r4, r5, r6, pc}
 800c37e:	46c0      	nop			@ (mov r8, r8)
 800c380:	2000058c 	.word	0x2000058c

0800c384 <memcpy>:
 800c384:	2300      	movs	r3, #0
 800c386:	b510      	push	{r4, lr}
 800c388:	429a      	cmp	r2, r3
 800c38a:	d100      	bne.n	800c38e <memcpy+0xa>
 800c38c:	bd10      	pop	{r4, pc}
 800c38e:	5ccc      	ldrb	r4, [r1, r3]
 800c390:	54c4      	strb	r4, [r0, r3]
 800c392:	3301      	adds	r3, #1
 800c394:	e7f8      	b.n	800c388 <memcpy+0x4>
	...

0800c398 <__assert_func>:
 800c398:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c39a:	0014      	movs	r4, r2
 800c39c:	001a      	movs	r2, r3
 800c39e:	4b09      	ldr	r3, [pc, #36]	@ (800c3c4 <__assert_func+0x2c>)
 800c3a0:	0005      	movs	r5, r0
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	000e      	movs	r6, r1
 800c3a6:	68d8      	ldr	r0, [r3, #12]
 800c3a8:	4b07      	ldr	r3, [pc, #28]	@ (800c3c8 <__assert_func+0x30>)
 800c3aa:	2c00      	cmp	r4, #0
 800c3ac:	d101      	bne.n	800c3b2 <__assert_func+0x1a>
 800c3ae:	4b07      	ldr	r3, [pc, #28]	@ (800c3cc <__assert_func+0x34>)
 800c3b0:	001c      	movs	r4, r3
 800c3b2:	4907      	ldr	r1, [pc, #28]	@ (800c3d0 <__assert_func+0x38>)
 800c3b4:	9301      	str	r3, [sp, #4]
 800c3b6:	9402      	str	r4, [sp, #8]
 800c3b8:	002b      	movs	r3, r5
 800c3ba:	9600      	str	r6, [sp, #0]
 800c3bc:	f000 f856 	bl	800c46c <fiprintf>
 800c3c0:	f000 f8f4 	bl	800c5ac <abort>
 800c3c4:	20000018 	.word	0x20000018
 800c3c8:	0800caab 	.word	0x0800caab
 800c3cc:	0800cae6 	.word	0x0800cae6
 800c3d0:	0800cab8 	.word	0x0800cab8

0800c3d4 <_calloc_r>:
 800c3d4:	b570      	push	{r4, r5, r6, lr}
 800c3d6:	0c0b      	lsrs	r3, r1, #16
 800c3d8:	0c15      	lsrs	r5, r2, #16
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d11e      	bne.n	800c41c <_calloc_r+0x48>
 800c3de:	2d00      	cmp	r5, #0
 800c3e0:	d10c      	bne.n	800c3fc <_calloc_r+0x28>
 800c3e2:	b289      	uxth	r1, r1
 800c3e4:	b294      	uxth	r4, r2
 800c3e6:	434c      	muls	r4, r1
 800c3e8:	0021      	movs	r1, r4
 800c3ea:	f7ff f8ef 	bl	800b5cc <_malloc_r>
 800c3ee:	1e05      	subs	r5, r0, #0
 800c3f0:	d01a      	beq.n	800c428 <_calloc_r+0x54>
 800c3f2:	0022      	movs	r2, r4
 800c3f4:	2100      	movs	r1, #0
 800c3f6:	f7fe f95f 	bl	800a6b8 <memset>
 800c3fa:	e016      	b.n	800c42a <_calloc_r+0x56>
 800c3fc:	1c2b      	adds	r3, r5, #0
 800c3fe:	1c0c      	adds	r4, r1, #0
 800c400:	b289      	uxth	r1, r1
 800c402:	b292      	uxth	r2, r2
 800c404:	434a      	muls	r2, r1
 800c406:	b29b      	uxth	r3, r3
 800c408:	b2a1      	uxth	r1, r4
 800c40a:	4359      	muls	r1, r3
 800c40c:	0c14      	lsrs	r4, r2, #16
 800c40e:	190c      	adds	r4, r1, r4
 800c410:	0c23      	lsrs	r3, r4, #16
 800c412:	d107      	bne.n	800c424 <_calloc_r+0x50>
 800c414:	0424      	lsls	r4, r4, #16
 800c416:	b292      	uxth	r2, r2
 800c418:	4314      	orrs	r4, r2
 800c41a:	e7e5      	b.n	800c3e8 <_calloc_r+0x14>
 800c41c:	2d00      	cmp	r5, #0
 800c41e:	d101      	bne.n	800c424 <_calloc_r+0x50>
 800c420:	1c14      	adds	r4, r2, #0
 800c422:	e7ed      	b.n	800c400 <_calloc_r+0x2c>
 800c424:	230c      	movs	r3, #12
 800c426:	6003      	str	r3, [r0, #0]
 800c428:	2500      	movs	r5, #0
 800c42a:	0028      	movs	r0, r5
 800c42c:	bd70      	pop	{r4, r5, r6, pc}

0800c42e <__ascii_mbtowc>:
 800c42e:	b082      	sub	sp, #8
 800c430:	2900      	cmp	r1, #0
 800c432:	d100      	bne.n	800c436 <__ascii_mbtowc+0x8>
 800c434:	a901      	add	r1, sp, #4
 800c436:	1e10      	subs	r0, r2, #0
 800c438:	d006      	beq.n	800c448 <__ascii_mbtowc+0x1a>
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d006      	beq.n	800c44c <__ascii_mbtowc+0x1e>
 800c43e:	7813      	ldrb	r3, [r2, #0]
 800c440:	600b      	str	r3, [r1, #0]
 800c442:	7810      	ldrb	r0, [r2, #0]
 800c444:	1e43      	subs	r3, r0, #1
 800c446:	4198      	sbcs	r0, r3
 800c448:	b002      	add	sp, #8
 800c44a:	4770      	bx	lr
 800c44c:	2002      	movs	r0, #2
 800c44e:	4240      	negs	r0, r0
 800c450:	e7fa      	b.n	800c448 <__ascii_mbtowc+0x1a>

0800c452 <__ascii_wctomb>:
 800c452:	0003      	movs	r3, r0
 800c454:	1e08      	subs	r0, r1, #0
 800c456:	d005      	beq.n	800c464 <__ascii_wctomb+0x12>
 800c458:	2aff      	cmp	r2, #255	@ 0xff
 800c45a:	d904      	bls.n	800c466 <__ascii_wctomb+0x14>
 800c45c:	228a      	movs	r2, #138	@ 0x8a
 800c45e:	2001      	movs	r0, #1
 800c460:	601a      	str	r2, [r3, #0]
 800c462:	4240      	negs	r0, r0
 800c464:	4770      	bx	lr
 800c466:	2001      	movs	r0, #1
 800c468:	700a      	strb	r2, [r1, #0]
 800c46a:	e7fb      	b.n	800c464 <__ascii_wctomb+0x12>

0800c46c <fiprintf>:
 800c46c:	b40e      	push	{r1, r2, r3}
 800c46e:	b517      	push	{r0, r1, r2, r4, lr}
 800c470:	4c05      	ldr	r4, [pc, #20]	@ (800c488 <fiprintf+0x1c>)
 800c472:	ab05      	add	r3, sp, #20
 800c474:	cb04      	ldmia	r3!, {r2}
 800c476:	0001      	movs	r1, r0
 800c478:	6820      	ldr	r0, [r4, #0]
 800c47a:	9301      	str	r3, [sp, #4]
 800c47c:	f7ff fd02 	bl	800be84 <_vfiprintf_r>
 800c480:	bc1e      	pop	{r1, r2, r3, r4}
 800c482:	bc08      	pop	{r3}
 800c484:	b003      	add	sp, #12
 800c486:	4718      	bx	r3
 800c488:	20000018 	.word	0x20000018

0800c48c <__swhatbuf_r>:
 800c48c:	b570      	push	{r4, r5, r6, lr}
 800c48e:	000e      	movs	r6, r1
 800c490:	001d      	movs	r5, r3
 800c492:	230e      	movs	r3, #14
 800c494:	5ec9      	ldrsh	r1, [r1, r3]
 800c496:	0014      	movs	r4, r2
 800c498:	b096      	sub	sp, #88	@ 0x58
 800c49a:	2900      	cmp	r1, #0
 800c49c:	da0c      	bge.n	800c4b8 <__swhatbuf_r+0x2c>
 800c49e:	89b2      	ldrh	r2, [r6, #12]
 800c4a0:	2380      	movs	r3, #128	@ 0x80
 800c4a2:	0011      	movs	r1, r2
 800c4a4:	4019      	ands	r1, r3
 800c4a6:	421a      	tst	r2, r3
 800c4a8:	d114      	bne.n	800c4d4 <__swhatbuf_r+0x48>
 800c4aa:	2380      	movs	r3, #128	@ 0x80
 800c4ac:	00db      	lsls	r3, r3, #3
 800c4ae:	2000      	movs	r0, #0
 800c4b0:	6029      	str	r1, [r5, #0]
 800c4b2:	6023      	str	r3, [r4, #0]
 800c4b4:	b016      	add	sp, #88	@ 0x58
 800c4b6:	bd70      	pop	{r4, r5, r6, pc}
 800c4b8:	466a      	mov	r2, sp
 800c4ba:	f000 f853 	bl	800c564 <_fstat_r>
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	dbed      	blt.n	800c49e <__swhatbuf_r+0x12>
 800c4c2:	23f0      	movs	r3, #240	@ 0xf0
 800c4c4:	9901      	ldr	r1, [sp, #4]
 800c4c6:	021b      	lsls	r3, r3, #8
 800c4c8:	4019      	ands	r1, r3
 800c4ca:	4b04      	ldr	r3, [pc, #16]	@ (800c4dc <__swhatbuf_r+0x50>)
 800c4cc:	18c9      	adds	r1, r1, r3
 800c4ce:	424b      	negs	r3, r1
 800c4d0:	4159      	adcs	r1, r3
 800c4d2:	e7ea      	b.n	800c4aa <__swhatbuf_r+0x1e>
 800c4d4:	2100      	movs	r1, #0
 800c4d6:	2340      	movs	r3, #64	@ 0x40
 800c4d8:	e7e9      	b.n	800c4ae <__swhatbuf_r+0x22>
 800c4da:	46c0      	nop			@ (mov r8, r8)
 800c4dc:	ffffe000 	.word	0xffffe000

0800c4e0 <__smakebuf_r>:
 800c4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4e2:	2602      	movs	r6, #2
 800c4e4:	898b      	ldrh	r3, [r1, #12]
 800c4e6:	0005      	movs	r5, r0
 800c4e8:	000c      	movs	r4, r1
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	4233      	tst	r3, r6
 800c4ee:	d007      	beq.n	800c500 <__smakebuf_r+0x20>
 800c4f0:	0023      	movs	r3, r4
 800c4f2:	3347      	adds	r3, #71	@ 0x47
 800c4f4:	6023      	str	r3, [r4, #0]
 800c4f6:	6123      	str	r3, [r4, #16]
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	6163      	str	r3, [r4, #20]
 800c4fc:	b005      	add	sp, #20
 800c4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c500:	ab03      	add	r3, sp, #12
 800c502:	aa02      	add	r2, sp, #8
 800c504:	f7ff ffc2 	bl	800c48c <__swhatbuf_r>
 800c508:	9f02      	ldr	r7, [sp, #8]
 800c50a:	9001      	str	r0, [sp, #4]
 800c50c:	0039      	movs	r1, r7
 800c50e:	0028      	movs	r0, r5
 800c510:	f7ff f85c 	bl	800b5cc <_malloc_r>
 800c514:	2800      	cmp	r0, #0
 800c516:	d108      	bne.n	800c52a <__smakebuf_r+0x4a>
 800c518:	220c      	movs	r2, #12
 800c51a:	5ea3      	ldrsh	r3, [r4, r2]
 800c51c:	059a      	lsls	r2, r3, #22
 800c51e:	d4ed      	bmi.n	800c4fc <__smakebuf_r+0x1c>
 800c520:	2203      	movs	r2, #3
 800c522:	4393      	bics	r3, r2
 800c524:	431e      	orrs	r6, r3
 800c526:	81a6      	strh	r6, [r4, #12]
 800c528:	e7e2      	b.n	800c4f0 <__smakebuf_r+0x10>
 800c52a:	2380      	movs	r3, #128	@ 0x80
 800c52c:	89a2      	ldrh	r2, [r4, #12]
 800c52e:	6020      	str	r0, [r4, #0]
 800c530:	4313      	orrs	r3, r2
 800c532:	81a3      	strh	r3, [r4, #12]
 800c534:	9b03      	ldr	r3, [sp, #12]
 800c536:	6120      	str	r0, [r4, #16]
 800c538:	6167      	str	r7, [r4, #20]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d00c      	beq.n	800c558 <__smakebuf_r+0x78>
 800c53e:	0028      	movs	r0, r5
 800c540:	230e      	movs	r3, #14
 800c542:	5ee1      	ldrsh	r1, [r4, r3]
 800c544:	f000 f820 	bl	800c588 <_isatty_r>
 800c548:	2800      	cmp	r0, #0
 800c54a:	d005      	beq.n	800c558 <__smakebuf_r+0x78>
 800c54c:	2303      	movs	r3, #3
 800c54e:	89a2      	ldrh	r2, [r4, #12]
 800c550:	439a      	bics	r2, r3
 800c552:	3b02      	subs	r3, #2
 800c554:	4313      	orrs	r3, r2
 800c556:	81a3      	strh	r3, [r4, #12]
 800c558:	89a3      	ldrh	r3, [r4, #12]
 800c55a:	9a01      	ldr	r2, [sp, #4]
 800c55c:	4313      	orrs	r3, r2
 800c55e:	81a3      	strh	r3, [r4, #12]
 800c560:	e7cc      	b.n	800c4fc <__smakebuf_r+0x1c>
	...

0800c564 <_fstat_r>:
 800c564:	2300      	movs	r3, #0
 800c566:	b570      	push	{r4, r5, r6, lr}
 800c568:	4d06      	ldr	r5, [pc, #24]	@ (800c584 <_fstat_r+0x20>)
 800c56a:	0004      	movs	r4, r0
 800c56c:	0008      	movs	r0, r1
 800c56e:	0011      	movs	r1, r2
 800c570:	602b      	str	r3, [r5, #0]
 800c572:	f7f8 fdf9 	bl	8005168 <_fstat>
 800c576:	1c43      	adds	r3, r0, #1
 800c578:	d103      	bne.n	800c582 <_fstat_r+0x1e>
 800c57a:	682b      	ldr	r3, [r5, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d000      	beq.n	800c582 <_fstat_r+0x1e>
 800c580:	6023      	str	r3, [r4, #0]
 800c582:	bd70      	pop	{r4, r5, r6, pc}
 800c584:	2000058c 	.word	0x2000058c

0800c588 <_isatty_r>:
 800c588:	2300      	movs	r3, #0
 800c58a:	b570      	push	{r4, r5, r6, lr}
 800c58c:	4d06      	ldr	r5, [pc, #24]	@ (800c5a8 <_isatty_r+0x20>)
 800c58e:	0004      	movs	r4, r0
 800c590:	0008      	movs	r0, r1
 800c592:	602b      	str	r3, [r5, #0]
 800c594:	f7f8 fdf6 	bl	8005184 <_isatty>
 800c598:	1c43      	adds	r3, r0, #1
 800c59a:	d103      	bne.n	800c5a4 <_isatty_r+0x1c>
 800c59c:	682b      	ldr	r3, [r5, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d000      	beq.n	800c5a4 <_isatty_r+0x1c>
 800c5a2:	6023      	str	r3, [r4, #0]
 800c5a4:	bd70      	pop	{r4, r5, r6, pc}
 800c5a6:	46c0      	nop			@ (mov r8, r8)
 800c5a8:	2000058c 	.word	0x2000058c

0800c5ac <abort>:
 800c5ac:	2006      	movs	r0, #6
 800c5ae:	b510      	push	{r4, lr}
 800c5b0:	f000 f82c 	bl	800c60c <raise>
 800c5b4:	2001      	movs	r0, #1
 800c5b6:	f7f8 fd87 	bl	80050c8 <_exit>

0800c5ba <_raise_r>:
 800c5ba:	b570      	push	{r4, r5, r6, lr}
 800c5bc:	0004      	movs	r4, r0
 800c5be:	000d      	movs	r5, r1
 800c5c0:	291f      	cmp	r1, #31
 800c5c2:	d904      	bls.n	800c5ce <_raise_r+0x14>
 800c5c4:	2316      	movs	r3, #22
 800c5c6:	6003      	str	r3, [r0, #0]
 800c5c8:	2001      	movs	r0, #1
 800c5ca:	4240      	negs	r0, r0
 800c5cc:	bd70      	pop	{r4, r5, r6, pc}
 800c5ce:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d004      	beq.n	800c5de <_raise_r+0x24>
 800c5d4:	008a      	lsls	r2, r1, #2
 800c5d6:	189b      	adds	r3, r3, r2
 800c5d8:	681a      	ldr	r2, [r3, #0]
 800c5da:	2a00      	cmp	r2, #0
 800c5dc:	d108      	bne.n	800c5f0 <_raise_r+0x36>
 800c5de:	0020      	movs	r0, r4
 800c5e0:	f000 f830 	bl	800c644 <_getpid_r>
 800c5e4:	002a      	movs	r2, r5
 800c5e6:	0001      	movs	r1, r0
 800c5e8:	0020      	movs	r0, r4
 800c5ea:	f000 f819 	bl	800c620 <_kill_r>
 800c5ee:	e7ed      	b.n	800c5cc <_raise_r+0x12>
 800c5f0:	2a01      	cmp	r2, #1
 800c5f2:	d009      	beq.n	800c608 <_raise_r+0x4e>
 800c5f4:	1c51      	adds	r1, r2, #1
 800c5f6:	d103      	bne.n	800c600 <_raise_r+0x46>
 800c5f8:	2316      	movs	r3, #22
 800c5fa:	6003      	str	r3, [r0, #0]
 800c5fc:	2001      	movs	r0, #1
 800c5fe:	e7e5      	b.n	800c5cc <_raise_r+0x12>
 800c600:	2100      	movs	r1, #0
 800c602:	0028      	movs	r0, r5
 800c604:	6019      	str	r1, [r3, #0]
 800c606:	4790      	blx	r2
 800c608:	2000      	movs	r0, #0
 800c60a:	e7df      	b.n	800c5cc <_raise_r+0x12>

0800c60c <raise>:
 800c60c:	b510      	push	{r4, lr}
 800c60e:	4b03      	ldr	r3, [pc, #12]	@ (800c61c <raise+0x10>)
 800c610:	0001      	movs	r1, r0
 800c612:	6818      	ldr	r0, [r3, #0]
 800c614:	f7ff ffd1 	bl	800c5ba <_raise_r>
 800c618:	bd10      	pop	{r4, pc}
 800c61a:	46c0      	nop			@ (mov r8, r8)
 800c61c:	20000018 	.word	0x20000018

0800c620 <_kill_r>:
 800c620:	2300      	movs	r3, #0
 800c622:	b570      	push	{r4, r5, r6, lr}
 800c624:	4d06      	ldr	r5, [pc, #24]	@ (800c640 <_kill_r+0x20>)
 800c626:	0004      	movs	r4, r0
 800c628:	0008      	movs	r0, r1
 800c62a:	0011      	movs	r1, r2
 800c62c:	602b      	str	r3, [r5, #0]
 800c62e:	f7f8 fd3b 	bl	80050a8 <_kill>
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	d103      	bne.n	800c63e <_kill_r+0x1e>
 800c636:	682b      	ldr	r3, [r5, #0]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d000      	beq.n	800c63e <_kill_r+0x1e>
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	bd70      	pop	{r4, r5, r6, pc}
 800c640:	2000058c 	.word	0x2000058c

0800c644 <_getpid_r>:
 800c644:	b510      	push	{r4, lr}
 800c646:	f7f8 fd29 	bl	800509c <_getpid>
 800c64a:	bd10      	pop	{r4, pc}

0800c64c <_init>:
 800c64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c64e:	46c0      	nop			@ (mov r8, r8)
 800c650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c652:	bc08      	pop	{r3}
 800c654:	469e      	mov	lr, r3
 800c656:	4770      	bx	lr

0800c658 <_fini>:
 800c658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c65a:	46c0      	nop			@ (mov r8, r8)
 800c65c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c65e:	bc08      	pop	{r3}
 800c660:	469e      	mov	lr, r3
 800c662:	4770      	bx	lr
