[13:34:31.545] <TB0>     INFO: *** Welcome to pxar ***
[13:34:31.545] <TB0>     INFO: *** Today: 2016/04/13
[13:34:31.552] <TB0>     INFO: *** Version: b2a7-dirty
[13:34:31.552] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:34:31.553] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:31.553] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//defaultMaskFile.dat
[13:34:31.553] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C15.dat
[13:34:31.628] <TB0>     INFO:         clk: 4
[13:34:31.628] <TB0>     INFO:         ctr: 4
[13:34:31.628] <TB0>     INFO:         sda: 19
[13:34:31.628] <TB0>     INFO:         tin: 9
[13:34:31.628] <TB0>     INFO:         level: 15
[13:34:31.628] <TB0>     INFO:         triggerdelay: 0
[13:34:31.628] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:34:31.628] <TB0>     INFO: Log level: DEBUG
[13:34:31.638] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:34:31.650] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:34:31.653] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:34:31.656] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:34:33.210] <TB0>     INFO: DUT info: 
[13:34:33.210] <TB0>     INFO: The DUT currently contains the following objects:
[13:34:33.210] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:34:33.210] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:34:33.210] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:34:33.210] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:34:33.210] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.210] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:34:33.211] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:34:33.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:33.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33021952
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28c5f90
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x283a770
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f06ddd94010
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f06e3fff510
[13:34:33.220] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33087488 fPxarMemory = 0x7f06ddd94010
[13:34:33.221] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 378.6mA
[13:34:33.222] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[13:34:33.222] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:34:33.222] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:34:33.624] <TB0>     INFO: enter 'restricted' command line mode
[13:34:33.624] <TB0>     INFO: enter test to run
[13:34:33.624] <TB0>     INFO:   test: FPIXTest no parameter change
[13:34:33.624] <TB0>     INFO:   running: fpixtest
[13:34:33.624] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:34:33.627] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:34:33.627] <TB0>     INFO: ######################################################################
[13:34:33.627] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:34:33.627] <TB0>     INFO: ######################################################################
[13:34:33.630] <TB0>     INFO: ######################################################################
[13:34:33.630] <TB0>     INFO: PixTestPretest::doTest()
[13:34:33.630] <TB0>     INFO: ######################################################################
[13:34:33.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:33.633] <TB0>     INFO:    PixTestPretest::programROC() 
[13:34:33.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:51.650] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:34:51.650] <TB0>     INFO: IA differences per ROC:  17.7 18.5 18.5 16.9 18.5 18.5 20.1 19.3 19.3 18.5 18.5 18.5 21.7 19.3 19.3 20.1
[13:34:51.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:51.716] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:34:51.716] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:51.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:34:51.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3687 mA
[13:34:52.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7687 mA
[13:34:52.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.7687 mA
[13:34:52.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.9688 mA
[13:34:52.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[13:34:52.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 25.5688 mA
[13:34:52.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  75 Ia 22.3687 mA
[13:34:52.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 26.3688 mA
[13:34:52.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  72 Ia 22.3687 mA
[13:34:52.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  82 Ia 24.7687 mA
[13:34:52.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 23.9688 mA
[13:34:53.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[13:34:53.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7687 mA
[13:34:53.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.1688 mA
[13:34:53.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  84 Ia 24.7687 mA
[13:34:53.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 23.9688 mA
[13:34:53.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.5687 mA
[13:34:53.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  93 Ia 25.5688 mA
[13:34:53.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 23.9688 mA
[13:34:53.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[13:34:53.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 25.5688 mA
[13:34:54.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  75 Ia 23.1688 mA
[13:34:54.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 24.7687 mA
[13:34:54.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  76 Ia 23.1688 mA
[13:34:54.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 24.7687 mA
[13:34:54.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  77 Ia 23.1688 mA
[13:34:54.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 24.7687 mA
[13:34:54.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.9688 mA
[13:34:54.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1688 mA
[13:34:54.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7687 mA
[13:34:54.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.9688 mA
[13:34:55.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[13:34:55.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[13:34:55.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[13:34:55.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[13:34:55.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[13:34:55.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[13:34:55.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.9688 mA
[13:34:55.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1688 mA
[13:34:55.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7687 mA
[13:34:55.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  79 Ia 23.1688 mA
[13:34:56.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  84 Ia 24.7687 mA
[13:34:56.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  80 Ia 23.9688 mA
[13:34:56.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1688 mA
[13:34:56.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 23.9688 mA
[13:34:56.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 26.3688 mA
[13:34:56.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  65 Ia 23.1688 mA
[13:34:56.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  70 Ia 23.9688 mA
[13:34:56.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1688 mA
[13:34:56.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7687 mA
[13:34:56.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  79 Ia 23.1688 mA
[13:34:57.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  84 Ia 24.7687 mA
[13:34:57.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  80 Ia 23.9688 mA
[13:34:57.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[13:34:57.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7687 mA
[13:34:57.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 23.1688 mA
[13:34:57.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  84 Ia 24.7687 mA
[13:34:57.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  80 Ia 23.9688 mA
[13:34:57.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7687 mA
[13:34:57.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 23.9688 mA
[13:34:57.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:34:57.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:34:57.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:34:57.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:34:57.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  70
[13:34:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:34:57.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:34:57.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[13:34:59.738] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:34:59.738] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  18.5  19.3  18.5  18.5  18.5  18.5  18.5  19.3  18.5  19.3  19.3  19.3  19.3  19.3  18.5
[13:34:59.771] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:59.771] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:34:59.771] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:59.913] <TB0>     INFO: Expecting 231680 events.
[13:35:08.068] <TB0>     INFO: 231680 events read in total (7438ms).
[13:35:08.223] <TB0>     INFO: Test took 8449ms.
[13:35:08.424] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 76 and Delta(CalDel) = 59
[13:35:08.428] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:35:08.432] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:35:08.435] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 58
[13:35:08.439] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:35:08.442] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 64 and Delta(CalDel) = 63
[13:35:08.446] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:35:08.449] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:35:08.453] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 108 and Delta(CalDel) = 56
[13:35:08.456] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:35:08.460] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:35:08.463] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 116 and Delta(CalDel) = 59
[13:35:08.467] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:35:08.470] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:35:08.474] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:35:08.477] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 65
[13:35:08.519] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:35:08.557] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:08.557] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:35:08.557] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:08.693] <TB0>     INFO: Expecting 231680 events.
[13:35:16.791] <TB0>     INFO: 231680 events read in total (7383ms).
[13:35:16.797] <TB0>     INFO: Test took 8236ms.
[13:35:16.821] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:35:17.134] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:35:17.137] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[13:35:17.141] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:35:17.144] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:35:17.148] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 31.5
[13:35:17.151] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:35:17.155] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28.5
[13:35:17.159] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 111 +/- 30
[13:35:17.162] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:35:17.167] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:35:17.170] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[13:35:17.174] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[13:35:17.177] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[13:35:17.181] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31
[13:35:17.184] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:35:17.222] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:35:17.222] <TB0>     INFO: CalDel:      129   130   140   121   137   162   132   117   111   134   124   125   142   140   153   143
[13:35:17.222] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C1.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C2.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C3.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C4.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C5.dat
[13:35:17.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C6.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C7.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C8.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C9.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C10.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C11.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C12.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C13.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C14.dat
[13:35:17.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:17.227] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:17.228] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:17.228] <TB0>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[13:35:17.228] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:35:17.313] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:35:17.313] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:35:17.313] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:35:17.313] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:35:17.316] <TB0>     INFO: ######################################################################
[13:35:17.316] <TB0>     INFO: PixTestTiming::doTest()
[13:35:17.316] <TB0>     INFO: ######################################################################
[13:35:17.316] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:17.316] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:35:17.316] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:17.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:35:19.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:35:21.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:35:23.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:35:26.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:35:28.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:35:30.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:35:32.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:35.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:36.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:38.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:35:41.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:35:43.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:35:45.735] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:35:48.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:35:50.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:35:52.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:35:54.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:35:55.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:35:57.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:35:58.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:00.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:01.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:03.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:04.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:08.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:36:11.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:36:14.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:36:18.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:36:21.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:36:25.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:36:28.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:36:31.914] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:36:33.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:36:34.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:36:36.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:36:37.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:36:39.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:36:41.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:36:42.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:36:44.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:36:46.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:36:47.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:36:49.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:36:50.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:52.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:36:54.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:55.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:57.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:59.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:37:01.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:37:04.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:37:06.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:37:08.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:37:11.012] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:37:13.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:37:15.558] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:37:17.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:37:20.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:37:22.377] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:37:24.650] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:37:27.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:37:29.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:37:31.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:37:33.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:37:36.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:37:38.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:37:40.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:37:43.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:37:45.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:37:47.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:37:49.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:37:52.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:37:54.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:37:56.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:37:58.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:38:01.218] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:38:03.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:38:05.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:38:08.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:38:10.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:38:13.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:38:14.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:38:16.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:38:17.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:38:19.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:38:20.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:38:22.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:38:23.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:25.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:27.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:38:28.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:38:30.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:38:31.579] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:38:33.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:38:34.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:36.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:37.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:39.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:40.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:42.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:38:43.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:38:45.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:38:46.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:48.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:50.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:38:52.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:38:53.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:38:55.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:38:56.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:38:58.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:38:59.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:39:01.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:39:03.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:39:05.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:39:08.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:39:10.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:39:12.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:39:14.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:39:17.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:39:19.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:39:21.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:39:23.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:39:26.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:39:28.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:39:30.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:39:33.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:39:35.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:37.990] <TB0>     INFO: TBM Phase Settings: 224
[13:39:37.990] <TB0>     INFO: 400MHz Phase: 0
[13:39:37.990] <TB0>     INFO: 160MHz Phase: 7
[13:39:37.990] <TB0>     INFO: Functional Phase Area: 3
[13:39:37.993] <TB0>     INFO: Test took 260677 ms.
[13:39:37.993] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:39:37.993] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:37.993] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:39:37.993] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:37.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:39:41.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:39:43.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:39:44.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:39:46.703] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:39:48.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:39:50.307] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:39:52.203] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:39:54.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:39:56.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:39:59.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:40:01.669] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:40:03.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:40:05.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:40:07.358] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:40:08.878] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:40:10.399] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:40:11.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:40:14.943] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:40:16.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:40:18.736] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:40:21.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:40:23.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:40:25.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:40:27.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:40:28.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:40:31.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:40:33.141] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:40:35.415] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:40:37.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:40:39.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:40:42.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:40:43.756] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:40:45.275] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:40:48.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:40:49.821] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:40:52.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:40:54.367] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:40:56.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:40:58.914] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:41:00.434] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:41:01.954] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:41:04.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:41:06.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:41:08.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:41:11.045] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:41:13.318] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:41:15.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:41:17.111] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:41:18.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:41:21.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:41:23.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:41:25.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:41:27.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:41:29.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:41:32.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:41:33.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:41:35.310] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:41:38.336] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:41:39.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:41:42.128] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:41:44.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:41:46.675] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:41:48.949] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:41:50.850] <TB0>     INFO: ROC Delay Settings: 228
[13:41:50.850] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:41:50.850] <TB0>     INFO: ROC Port 0 Delay: 4
[13:41:50.850] <TB0>     INFO: ROC Port 1 Delay: 4
[13:41:50.850] <TB0>     INFO: Functional ROC Area: 4
[13:41:50.853] <TB0>     INFO: Test took 132860 ms.
[13:41:50.853] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:41:50.854] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:50.854] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:41:50.854] <TB0>     INFO:    ----------------------------------------------------------------------
[13:41:51.993] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 a101 8000 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 
[13:41:51.993] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 a102 8040 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[13:41:51.993] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 a103 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[13:41:51.993] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:42:06.248] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:06.248] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:42:20.489] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:20.489] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:42:34.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:34.672] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:42:48.874] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:48.874] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:43:03.078] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:03.078] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:43:17.133] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:17.133] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:43:31.167] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:31.168] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:43:45.196] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:45.196] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:43:59.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:59.265] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:44:13.318] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:13.701] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:13.713] <TB0>     INFO: Decoding statistics:
[13:44:13.713] <TB0>     INFO:   General information:
[13:44:13.713] <TB0>     INFO: 	 16bit words read:         240000000
[13:44:13.713] <TB0>     INFO: 	 valid events total:       20000000
[13:44:13.713] <TB0>     INFO: 	 empty events:             20000000
[13:44:13.713] <TB0>     INFO: 	 valid events with pixels: 0
[13:44:13.713] <TB0>     INFO: 	 valid pixel hits:         0
[13:44:13.713] <TB0>     INFO:   Event errors: 	           0
[13:44:13.713] <TB0>     INFO: 	 start marker:             0
[13:44:13.713] <TB0>     INFO: 	 stop marker:              0
[13:44:13.713] <TB0>     INFO: 	 overflow:                 0
[13:44:13.713] <TB0>     INFO: 	 invalid 5bit words:       0
[13:44:13.713] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:44:13.713] <TB0>     INFO:   TBM errors: 		           0
[13:44:13.713] <TB0>     INFO: 	 flawed TBM headers:       0
[13:44:13.713] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:44:13.713] <TB0>     INFO: 	 event ID mismatches:      0
[13:44:13.713] <TB0>     INFO:   ROC errors: 		           0
[13:44:13.713] <TB0>     INFO: 	 missing ROC header(s):    0
[13:44:13.713] <TB0>     INFO: 	 misplaced readback start: 0
[13:44:13.713] <TB0>     INFO:   Pixel decoding errors:	   0
[13:44:13.713] <TB0>     INFO: 	 pixel data incomplete:    0
[13:44:13.713] <TB0>     INFO: 	 pixel address:            0
[13:44:13.713] <TB0>     INFO: 	 pulse height fill bit:    0
[13:44:13.714] <TB0>     INFO: 	 buffer corruption:        0
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO:    Read back bit status: 1
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO:    Timings are good!
[13:44:13.715] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:13.715] <TB0>     INFO: Test took 142862 ms.
[13:44:13.715] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:44:13.715] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:13.715] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:13.715] <TB0>     INFO: PixTestTiming::doTest took 536402 ms.
[13:44:13.715] <TB0>     INFO: PixTestTiming::doTest() done
[13:44:13.715] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:44:13.715] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:44:13.715] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:44:13.715] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:44:13.715] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:44:13.716] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:44:13.716] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:44:14.067] <TB0>     INFO: ######################################################################
[13:44:14.068] <TB0>     INFO: PixTestAlive::doTest()
[13:44:14.068] <TB0>     INFO: ######################################################################
[13:44:14.071] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:14.071] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:14.071] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:14.073] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:14.418] <TB0>     INFO: Expecting 41600 events.
[13:44:18.495] <TB0>     INFO: 41600 events read in total (3362ms).
[13:44:18.496] <TB0>     INFO: Test took 4423ms.
[13:44:18.504] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:18.504] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[13:44:18.504] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:44:18.878] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:44:18.878] <TB0>     INFO: number of dead pixels (per ROC):     3    0    0    0    0    0    0    0    1    0    0    0    2    0    0    0
[13:44:18.878] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     3    0    0    0    0    0    0    0    1    0    0    0    2    0    0    0
[13:44:18.881] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:18.881] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:18.881] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:18.883] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:19.235] <TB0>     INFO: Expecting 41600 events.
[13:44:22.213] <TB0>     INFO: 41600 events read in total (2263ms).
[13:44:22.214] <TB0>     INFO: Test took 3331ms.
[13:44:22.214] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:22.214] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:44:22.214] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:44:22.214] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:44:22.619] <TB0>     INFO: PixTestAlive::maskTest() done
[13:44:22.619] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:22.622] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:22.622] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:22.622] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:22.624] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:22.968] <TB0>     INFO: Expecting 41600 events.
[13:44:27.060] <TB0>     INFO: 41600 events read in total (3377ms).
[13:44:27.060] <TB0>     INFO: Test took 4436ms.
[13:44:27.069] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:27.069] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[13:44:27.069] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:44:27.443] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:44:27.443] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:27.444] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:44:27.444] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:44:27.452] <TB0>     INFO: ######################################################################
[13:44:27.452] <TB0>     INFO: PixTestTrim::doTest()
[13:44:27.452] <TB0>     INFO: ######################################################################
[13:44:27.455] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:27.455] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:44:27.455] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:27.532] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:44:27.532] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:27.545] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:27.545] <TB0>     INFO:     run 1 of 1
[13:44:27.545] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:27.887] <TB0>     INFO: Expecting 5025280 events.
[13:45:12.750] <TB0>     INFO: 1394048 events read in total (44148ms).
[13:45:56.519] <TB0>     INFO: 2772664 events read in total (87917ms).
[13:46:40.538] <TB0>     INFO: 4163152 events read in total (131936ms).
[13:47:08.187] <TB0>     INFO: 5025280 events read in total (159585ms).
[13:47:08.233] <TB0>     INFO: Test took 160688ms.
[13:47:08.294] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:08.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:09.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:11.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:12.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:13.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:15.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:16.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:17.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:19.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:20.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:21.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:23.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:24.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:26.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:27.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:28.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:29.969] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238948352
[13:47:29.973] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5296 minThrLimit = 88.5229 minThrNLimit = 112.863 -> result = 88.5296 -> 88
[13:47:29.973] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.875 minThrLimit = 101.818 minThrNLimit = 125.42 -> result = 101.875 -> 101
[13:47:29.973] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7608 minThrLimit = 85.7435 minThrNLimit = 116.408 -> result = 85.7608 -> 85
[13:47:29.974] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0954 minThrLimit = 92.0375 minThrNLimit = 115.77 -> result = 92.0954 -> 92
[13:47:29.974] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7695 minThrLimit = 93.7576 minThrNLimit = 118.389 -> result = 93.7695 -> 93
[13:47:29.975] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6276 minThrLimit = 85.6234 minThrNLimit = 102.25 -> result = 85.6276 -> 85
[13:47:29.975] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7362 minThrLimit = 88.6969 minThrNLimit = 115.696 -> result = 88.7362 -> 88
[13:47:29.976] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1381 minThrLimit = 94.1322 minThrNLimit = 121.138 -> result = 94.1381 -> 94
[13:47:29.976] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.256 minThrLimit = 103.169 minThrNLimit = 130.719 -> result = 103.256 -> 103
[13:47:29.977] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0057 minThrLimit = 87.0047 minThrNLimit = 105.651 -> result = 87.0057 -> 87
[13:47:29.977] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.731 minThrLimit = 100.688 minThrNLimit = 123.701 -> result = 100.731 -> 100
[13:47:29.978] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.066 minThrLimit = 104.056 minThrNLimit = 132.135 -> result = 104.066 -> 104
[13:47:29.978] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0919 minThrLimit = 93.0806 minThrNLimit = 119.62 -> result = 93.0919 -> 93
[13:47:29.978] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9252 minThrLimit = 82.8452 minThrNLimit = 109.439 -> result = 82.9252 -> 82
[13:47:29.979] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3208 minThrLimit = 86.2786 minThrNLimit = 109.477 -> result = 86.3208 -> 86
[13:47:29.979] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7297 minThrLimit = 89.6902 minThrNLimit = 112.986 -> result = 89.7297 -> 89
[13:47:29.979] <TB0>     INFO: ROC 0 VthrComp = 88
[13:47:29.979] <TB0>     INFO: ROC 1 VthrComp = 101
[13:47:29.979] <TB0>     INFO: ROC 2 VthrComp = 85
[13:47:29.980] <TB0>     INFO: ROC 3 VthrComp = 92
[13:47:29.980] <TB0>     INFO: ROC 4 VthrComp = 93
[13:47:29.980] <TB0>     INFO: ROC 5 VthrComp = 85
[13:47:29.980] <TB0>     INFO: ROC 6 VthrComp = 88
[13:47:29.980] <TB0>     INFO: ROC 7 VthrComp = 94
[13:47:29.980] <TB0>     INFO: ROC 8 VthrComp = 103
[13:47:29.981] <TB0>     INFO: ROC 9 VthrComp = 87
[13:47:29.981] <TB0>     INFO: ROC 10 VthrComp = 100
[13:47:29.981] <TB0>     INFO: ROC 11 VthrComp = 104
[13:47:29.981] <TB0>     INFO: ROC 12 VthrComp = 93
[13:47:29.981] <TB0>     INFO: ROC 13 VthrComp = 82
[13:47:29.981] <TB0>     INFO: ROC 14 VthrComp = 86
[13:47:29.981] <TB0>     INFO: ROC 15 VthrComp = 89
[13:47:29.981] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:47:29.981] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:47:29.994] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:29.994] <TB0>     INFO:     run 1 of 1
[13:47:29.994] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:30.336] <TB0>     INFO: Expecting 5025280 events.
[13:48:05.541] <TB0>     INFO: 885712 events read in total (34490ms).
[13:48:41.070] <TB0>     INFO: 1769048 events read in total (70019ms).
[13:49:16.577] <TB0>     INFO: 2652264 events read in total (105526ms).
[13:49:51.963] <TB0>     INFO: 3526496 events read in total (140912ms).
[13:50:27.268] <TB0>     INFO: 4396232 events read in total (176217ms).
[13:50:52.956] <TB0>     INFO: 5025280 events read in total (201905ms).
[13:50:53.032] <TB0>     INFO: Test took 203038ms.
[13:50:53.205] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:53.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:55.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:56.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:58.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:59.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:01.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:03.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:04.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:06.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:07.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:09.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:11.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:12.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:14.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:16.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:17.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:19.569] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246513664
[13:51:19.572] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.3475 for pixel 23/25 mean/min/max = 44.4724/34.2648/54.68
[13:51:19.573] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.4327 for pixel 9/25 mean/min/max = 47.0673/32.4327/61.7018
[13:51:19.573] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0847 for pixel 6/79 mean/min/max = 44.4331/32.5907/56.2755
[13:51:19.574] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5356 for pixel 0/62 mean/min/max = 45.0663/32.373/57.7595
[13:51:19.574] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1852 for pixel 12/20 mean/min/max = 44.0919/32.9604/55.2235
[13:51:19.575] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6582 for pixel 48/20 mean/min/max = 45.2752/32.8561/57.6943
[13:51:19.575] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.9978 for pixel 51/43 mean/min/max = 44.7944/34.4326/55.1561
[13:51:19.575] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3505 for pixel 51/1 mean/min/max = 43.962/32.2963/55.6277
[13:51:19.576] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.7269 for pixel 36/4 mean/min/max = 45.2418/32.7113/57.7723
[13:51:19.576] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.3613 for pixel 18/76 mean/min/max = 43.8924/31.2941/56.4907
[13:51:19.577] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8942 for pixel 51/78 mean/min/max = 44.8529/31.7919/57.9139
[13:51:19.577] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.8728 for pixel 39/3 mean/min/max = 47.3108/33.6497/60.9719
[13:51:19.577] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6677 for pixel 17/3 mean/min/max = 44.2996/32.7224/55.8769
[13:51:19.578] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4754 for pixel 48/79 mean/min/max = 44.3198/32.8148/55.8247
[13:51:19.578] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.0315 for pixel 14/7 mean/min/max = 43.6126/32.0289/55.1964
[13:51:19.578] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7319 for pixel 51/19 mean/min/max = 45.8574/33.8022/57.9126
[13:51:19.578] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:51:19.710] <TB0>     INFO: Expecting 411648 events.
[13:51:27.378] <TB0>     INFO: 411648 events read in total (6954ms).
[13:51:27.385] <TB0>     INFO: Expecting 411648 events.
[13:51:34.876] <TB0>     INFO: 411648 events read in total (6825ms).
[13:51:34.885] <TB0>     INFO: Expecting 411648 events.
[13:51:42.355] <TB0>     INFO: 411648 events read in total (6800ms).
[13:51:42.367] <TB0>     INFO: Expecting 411648 events.
[13:51:49.804] <TB0>     INFO: 411648 events read in total (6774ms).
[13:51:49.819] <TB0>     INFO: Expecting 411648 events.
[13:51:57.402] <TB0>     INFO: 411648 events read in total (6921ms).
[13:51:57.418] <TB0>     INFO: Expecting 411648 events.
[13:52:04.878] <TB0>     INFO: 411648 events read in total (6808ms).
[13:52:04.896] <TB0>     INFO: Expecting 411648 events.
[13:52:12.374] <TB0>     INFO: 411648 events read in total (6819ms).
[13:52:12.395] <TB0>     INFO: Expecting 411648 events.
[13:52:19.875] <TB0>     INFO: 411648 events read in total (6826ms).
[13:52:19.899] <TB0>     INFO: Expecting 411648 events.
[13:52:27.408] <TB0>     INFO: 411648 events read in total (6858ms).
[13:52:27.434] <TB0>     INFO: Expecting 411648 events.
[13:52:34.969] <TB0>     INFO: 411648 events read in total (6886ms).
[13:52:34.997] <TB0>     INFO: Expecting 411648 events.
[13:52:42.557] <TB0>     INFO: 411648 events read in total (6909ms).
[13:52:42.589] <TB0>     INFO: Expecting 411648 events.
[13:52:50.194] <TB0>     INFO: 411648 events read in total (6960ms).
[13:52:50.227] <TB0>     INFO: Expecting 411648 events.
[13:52:57.855] <TB0>     INFO: 411648 events read in total (6992ms).
[13:52:57.891] <TB0>     INFO: Expecting 411648 events.
[13:53:05.510] <TB0>     INFO: 411648 events read in total (6984ms).
[13:53:05.552] <TB0>     INFO: Expecting 411648 events.
[13:53:13.167] <TB0>     INFO: 411648 events read in total (6986ms).
[13:53:13.213] <TB0>     INFO: Expecting 411648 events.
[13:53:20.770] <TB0>     INFO: 411648 events read in total (6931ms).
[13:53:20.812] <TB0>     INFO: Test took 121234ms.
[13:53:21.322] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1235 < 35 for itrim = 103; old thr = 34.6564 ... break
[13:53:21.352] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0634 < 35 for itrim = 107; old thr = 34.8808 ... break
[13:53:21.390] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0042 < 35 for itrim = 98; old thr = 34.3067 ... break
[13:53:21.419] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6529 < 35 for itrim+1 = 100; old thr = 34.6162 ... break
[13:53:21.460] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2237 < 35 for itrim+1 = 102; old thr = 34.8189 ... break
[13:53:21.491] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6256 < 35 for itrim+1 = 96; old thr = 34.4533 ... break
[13:53:21.529] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4549 < 35 for itrim = 95; old thr = 34.1556 ... break
[13:53:21.567] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3427 < 35 for itrim = 94; old thr = 34.1379 ... break
[13:53:21.605] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2644 < 35 for itrim = 101; old thr = 34.6381 ... break
[13:53:21.631] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6087 < 35 for itrim+1 = 86; old thr = 34.873 ... break
[13:53:21.662] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5872 < 35 for itrim = 92; old thr = 33.908 ... break
[13:53:21.697] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3851 < 35 for itrim = 112; old thr = 34.1036 ... break
[13:53:21.744] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4962 < 35 for itrim = 111; old thr = 34.4914 ... break
[13:53:21.791] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0037 < 35 for itrim = 98; old thr = 34.3372 ... break
[13:53:21.832] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6601 < 35 for itrim+1 = 95; old thr = 34.413 ... break
[13:53:21.864] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4854 < 35 for itrim = 94; old thr = 34.5127 ... break
[13:53:21.942] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:53:21.952] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:21.952] <TB0>     INFO:     run 1 of 1
[13:53:21.952] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:22.300] <TB0>     INFO: Expecting 5025280 events.
[13:53:57.907] <TB0>     INFO: 872128 events read in total (34892ms).
[13:54:32.002] <TB0>     INFO: 1741848 events read in total (69987ms).
[13:55:08.531] <TB0>     INFO: 2611432 events read in total (105516ms).
[13:55:43.797] <TB0>     INFO: 3470504 events read in total (140782ms).
[13:56:19.175] <TB0>     INFO: 4325264 events read in total (176160ms).
[13:56:48.024] <TB0>     INFO: 5025280 events read in total (205009ms).
[13:56:48.096] <TB0>     INFO: Test took 206144ms.
[13:56:48.274] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:48.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:50.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:51.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:53.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:54.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:56.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:57.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:59.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:00.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:02.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:04.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:05.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:07.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:08.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:10.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:11.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:13.431] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273842176
[13:57:13.432] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.300237 .. 50.822052
[13:57:13.510] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:57:13.521] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:13.521] <TB0>     INFO:     run 1 of 1
[13:57:13.521] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:13.865] <TB0>     INFO: Expecting 1996800 events.
[13:57:54.669] <TB0>     INFO: 1153768 events read in total (40089ms).
[13:58:24.209] <TB0>     INFO: 1996800 events read in total (69629ms).
[13:58:24.229] <TB0>     INFO: Test took 70708ms.
[13:58:24.271] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:24.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:25.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:26.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:27.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:28.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:29.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:30.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:31.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:32.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:33.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:34.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:35.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:36.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:37.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:38.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:39.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:40.289] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240955392
[13:58:40.370] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.258760 .. 45.208548
[13:58:40.445] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:58:40.455] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:40.455] <TB0>     INFO:     run 1 of 1
[13:58:40.455] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:40.798] <TB0>     INFO: Expecting 1630720 events.
[13:59:20.910] <TB0>     INFO: 1150872 events read in total (39397ms).
[13:59:38.211] <TB0>     INFO: 1630720 events read in total (56698ms).
[13:59:38.226] <TB0>     INFO: Test took 57771ms.
[13:59:38.259] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:38.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:39.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:40.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:41.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:42.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:43.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:44.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:45.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:45.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:46.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:47.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:48.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:49.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:50.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:51.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:52.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:53.682] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300204032
[13:59:53.767] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.754655 .. 42.274211
[13:59:53.841] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:59:53.852] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:53.852] <TB0>     INFO:     run 1 of 1
[13:59:53.852] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:54.198] <TB0>     INFO: Expecting 1397760 events.
[14:00:34.561] <TB0>     INFO: 1151752 events read in total (39648ms).
[14:00:43.449] <TB0>     INFO: 1397760 events read in total (48536ms).
[14:00:43.471] <TB0>     INFO: Test took 49620ms.
[14:00:43.507] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:43.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:44.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:45.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:46.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:47.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:48.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:49.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:50.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:51.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:52.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:53.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:54.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:55.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:56.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:57.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:58.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:59.180] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275161088
[14:00:59.263] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.238797 .. 41.740797
[14:00:59.337] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:00:59.347] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:59.347] <TB0>     INFO:     run 1 of 1
[14:00:59.347] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:59.691] <TB0>     INFO: Expecting 1264640 events.
[14:01:42.282] <TB0>     INFO: 1140816 events read in total (41876ms).
[14:01:47.125] <TB0>     INFO: 1264640 events read in total (46720ms).
[14:01:47.139] <TB0>     INFO: Test took 47793ms.
[14:01:47.170] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:47.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:48.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:49.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:50.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:50.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:51.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:52.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:53.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:54.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:55.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:56.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:57.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:58.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:59.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:00.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:01.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:02.069] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344911872
[14:02:02.152] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:02:02.152] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:02:02.162] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:02.162] <TB0>     INFO:     run 1 of 1
[14:02:02.163] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:02.513] <TB0>     INFO: Expecting 1364480 events.
[14:02:44.386] <TB0>     INFO: 1074784 events read in total (41158ms).
[14:02:55.318] <TB0>     INFO: 1364480 events read in total (52090ms).
[14:02:55.331] <TB0>     INFO: Test took 53168ms.
[14:02:55.364] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:55.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:56.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:57.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:58.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:59.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:00.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:01.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:02.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:03.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:04.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:05.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:05.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:06.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:07.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:08.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:09.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:10.816] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260874240
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:03:10.854] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:03:10.855] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:03:10.855] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C0.dat
[14:03:10.863] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C1.dat
[14:03:10.870] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C2.dat
[14:03:10.877] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C3.dat
[14:03:10.884] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C4.dat
[14:03:10.891] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C5.dat
[14:03:10.897] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C6.dat
[14:03:10.904] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C7.dat
[14:03:10.911] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C8.dat
[14:03:10.918] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C9.dat
[14:03:10.925] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C10.dat
[14:03:10.931] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C11.dat
[14:03:10.938] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C12.dat
[14:03:10.945] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C13.dat
[14:03:10.952] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C14.dat
[14:03:10.958] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C15.dat
[14:03:10.965] <TB0>     INFO: PixTestTrim::trimTest() done
[14:03:10.965] <TB0>     INFO: vtrim:     103 107  98 100 102  96  95  94 101  86  92 112 111  98  95  94 
[14:03:10.965] <TB0>     INFO: vthrcomp:   88 101  85  92  93  85  88  94 103  87 100 104  93  82  86  89 
[14:03:10.965] <TB0>     INFO: vcal mean:  34.90  35.01  34.95  34.94  34.94  34.95  34.93  34.94  34.98  34.89  34.94  34.98  34.94  34.92  34.92  34.97 
[14:03:10.965] <TB0>     INFO: vcal RMS:    1.22   0.90   0.77   0.84   0.80   0.85   0.74   0.76   1.01   0.89   0.86   0.83   1.13   0.80   0.81   0.77 
[14:03:10.965] <TB0>     INFO: bits mean:   9.68   9.17   9.50   9.41  10.17   9.49   9.27   9.26   9.20  10.14   9.43   8.83   9.94   9.60  10.16   8.58 
[14:03:10.965] <TB0>     INFO: bits RMS:    2.37   2.68   2.70   2.69   2.37   2.60   2.51   2.88   2.84   2.61   2.86   2.66   2.51   2.64   2.48   2.83 
[14:03:10.976] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:10.976] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:03:10.976] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:10.979] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:03:10.979] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:03:10.990] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:10.990] <TB0>     INFO:     run 1 of 1
[14:03:10.990] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:11.337] <TB0>     INFO: Expecting 4160000 events.
[14:03:57.085] <TB0>     INFO: 1128000 events read in total (45033ms).
[14:04:42.886] <TB0>     INFO: 2245305 events read in total (90834ms).
[14:05:28.829] <TB0>     INFO: 3349740 events read in total (136778ms).
[14:06:02.308] <TB0>     INFO: 4160000 events read in total (170256ms).
[14:06:02.378] <TB0>     INFO: Test took 171388ms.
[14:06:02.514] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:02.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:04.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:06.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:08.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:10.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:12.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:13.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:15.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:17.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:19.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:21.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:23.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:25.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:27.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:28.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:30.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:32.636] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244113408
[14:06:32.637] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:06:32.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:06:32.717] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:06:32.730] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:32.730] <TB0>     INFO:     run 1 of 1
[14:06:32.731] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:33.082] <TB0>     INFO: Expecting 3536000 events.
[14:07:21.676] <TB0>     INFO: 1173070 events read in total (47879ms).
[14:08:08.760] <TB0>     INFO: 2329690 events read in total (94963ms).
[14:08:55.752] <TB0>     INFO: 3476455 events read in total (141956ms).
[14:08:58.497] <TB0>     INFO: 3536000 events read in total (144700ms).
[14:08:58.548] <TB0>     INFO: Test took 145818ms.
[14:08:58.657] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:58.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:00.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:02.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:04.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:06.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:07.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:09.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:11.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:13.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:15.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:17.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:18.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:20.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:22.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:24.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:25.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:27.575] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353337344
[14:09:27.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:09:27.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:09:27.653] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:09:27.663] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:27.664] <TB0>     INFO:     run 1 of 1
[14:09:27.664] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:28.007] <TB0>     INFO: Expecting 3224000 events.
[14:10:15.998] <TB0>     INFO: 1237630 events read in total (47275ms).
[14:11:03.902] <TB0>     INFO: 2451225 events read in total (95179ms).
[14:11:34.558] <TB0>     INFO: 3224000 events read in total (125835ms).
[14:11:34.599] <TB0>     INFO: Test took 126935ms.
[14:11:34.682] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:34.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:36.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:38.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:39.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:41.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:42.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:44.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:46.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:47.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:49.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:51.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:52.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:54.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:55.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:57.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:59.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:00.818] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355196928
[14:12:00.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:12:00.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:12:00.894] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:12:00.905] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:00.905] <TB0>     INFO:     run 1 of 1
[14:12:00.905] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:01.254] <TB0>     INFO: Expecting 3244800 events.
[14:12:50.555] <TB0>     INFO: 1232375 events read in total (48586ms).
[14:13:38.522] <TB0>     INFO: 2441210 events read in total (96554ms).
[14:14:10.820] <TB0>     INFO: 3244800 events read in total (128852ms).
[14:14:10.863] <TB0>     INFO: Test took 129959ms.
[14:14:10.949] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:11.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:12.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:14.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:16.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:17.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:19.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:21.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:22.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:24.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:26.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:27.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:29.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:31.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:32.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:34.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:36.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:37.844] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301490176
[14:14:37.845] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:14:37.918] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:14:37.918] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:14:37.928] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:37.928] <TB0>     INFO:     run 1 of 1
[14:14:37.928] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:38.271] <TB0>     INFO: Expecting 3224000 events.
[14:15:26.548] <TB0>     INFO: 1237105 events read in total (47562ms).
[14:16:14.719] <TB0>     INFO: 2449145 events read in total (95733ms).
[14:16:45.599] <TB0>     INFO: 3224000 events read in total (126614ms).
[14:16:45.653] <TB0>     INFO: Test took 127725ms.
[14:16:45.745] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:45.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:47.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:49.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:50.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:52.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:53.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:55.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:57.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:58.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:00.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:02.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:03.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:05.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:06.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:08.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:10.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:11.725] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294981632
[14:17:11.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.79866, thr difference RMS: 1.30406
[14:17:11.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.3865, thr difference RMS: 1.37854
[14:17:11.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.32728, thr difference RMS: 1.21403
[14:17:11.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.86847, thr difference RMS: 1.54764
[14:17:11.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.26781, thr difference RMS: 1.4289
[14:17:11.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.63246, thr difference RMS: 1.50969
[14:17:11.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.12778, thr difference RMS: 1.26797
[14:17:11.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.18362, thr difference RMS: 1.55895
[14:17:11.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.93391, thr difference RMS: 1.44924
[14:17:11.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.43299, thr difference RMS: 1.48137
[14:17:11.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.0879, thr difference RMS: 2.01646
[14:17:11.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1357, thr difference RMS: 1.48758
[14:17:11.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.1696, thr difference RMS: 1.55431
[14:17:11.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.25124, thr difference RMS: 1.20009
[14:17:11.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.12193, thr difference RMS: 1.21781
[14:17:11.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.07696, thr difference RMS: 1.44281
[14:17:11.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.78082, thr difference RMS: 1.28357
[14:17:11.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.2872, thr difference RMS: 1.36154
[14:17:11.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.3672, thr difference RMS: 1.22054
[14:17:11.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.7973, thr difference RMS: 1.57303
[14:17:11.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.32896, thr difference RMS: 1.41413
[14:17:11.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.51821, thr difference RMS: 1.49656
[14:17:11.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.14634, thr difference RMS: 1.24622
[14:17:11.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.12224, thr difference RMS: 1.56303
[14:17:11.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.94285, thr difference RMS: 1.46844
[14:17:11.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.4513, thr difference RMS: 1.47789
[14:17:11.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.1801, thr difference RMS: 2.02315
[14:17:11.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.093, thr difference RMS: 1.47454
[14:17:11.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.17462, thr difference RMS: 1.54531
[14:17:11.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.25005, thr difference RMS: 1.17934
[14:17:11.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.97659, thr difference RMS: 1.22862
[14:17:11.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.94159, thr difference RMS: 1.43594
[14:17:11.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.8658, thr difference RMS: 1.27997
[14:17:11.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.3997, thr difference RMS: 1.34149
[14:17:11.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.48636, thr difference RMS: 1.22343
[14:17:11.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.88804, thr difference RMS: 1.56519
[14:17:11.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.39217, thr difference RMS: 1.42951
[14:17:11.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.52684, thr difference RMS: 1.51233
[14:17:11.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.30441, thr difference RMS: 1.22186
[14:17:11.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.16082, thr difference RMS: 1.56035
[14:17:11.735] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0079, thr difference RMS: 1.47969
[14:17:11.735] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.50002, thr difference RMS: 1.48441
[14:17:11.735] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3086, thr difference RMS: 2.04737
[14:17:11.735] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0875, thr difference RMS: 1.47317
[14:17:11.736] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.28098, thr difference RMS: 1.54484
[14:17:11.736] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.35497, thr difference RMS: 1.18519
[14:17:11.736] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.93441, thr difference RMS: 1.22397
[14:17:11.736] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.97037, thr difference RMS: 1.45679
[14:17:11.736] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.9317, thr difference RMS: 1.26836
[14:17:11.737] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.6198, thr difference RMS: 1.35066
[14:17:11.737] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.63383, thr difference RMS: 1.2087
[14:17:11.737] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.98288, thr difference RMS: 1.562
[14:17:11.737] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.35692, thr difference RMS: 1.42663
[14:17:11.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.59675, thr difference RMS: 1.49874
[14:17:11.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.45018, thr difference RMS: 1.22374
[14:17:11.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.12718, thr difference RMS: 1.56097
[14:17:11.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.0498, thr difference RMS: 1.47127
[14:17:11.738] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.42689, thr difference RMS: 1.49052
[14:17:11.739] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.452, thr difference RMS: 2.05553
[14:17:11.739] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.1672, thr difference RMS: 1.49028
[14:17:11.739] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.30583, thr difference RMS: 1.54993
[14:17:11.739] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.42009, thr difference RMS: 1.16209
[14:17:11.739] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.89112, thr difference RMS: 1.21356
[14:17:11.740] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.82673, thr difference RMS: 1.4408
[14:17:11.843] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:17:11.846] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1964 seconds
[14:17:11.846] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:17:12.547] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:17:12.547] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:17:12.550] <TB0>     INFO: ######################################################################
[14:17:12.550] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:17:12.550] <TB0>     INFO: ######################################################################
[14:17:12.550] <TB0>     INFO:    ----------------------------------------------------------------------
[14:17:12.550] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:17:12.550] <TB0>     INFO:    ----------------------------------------------------------------------
[14:17:12.550] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:17:12.561] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:17:12.561] <TB0>     INFO:     run 1 of 1
[14:17:12.561] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:12.904] <TB0>     INFO: Expecting 59072000 events.
[14:17:41.509] <TB0>     INFO: 1072400 events read in total (27890ms).
[14:18:09.573] <TB0>     INFO: 2141200 events read in total (55954ms).
[14:18:38.078] <TB0>     INFO: 3210200 events read in total (84459ms).
[14:19:05.953] <TB0>     INFO: 4282000 events read in total (112334ms).
[14:19:33.472] <TB0>     INFO: 5350200 events read in total (139853ms).
[14:20:01.806] <TB0>     INFO: 6420000 events read in total (168187ms).
[14:20:30.287] <TB0>     INFO: 7491600 events read in total (196668ms).
[14:20:58.463] <TB0>     INFO: 8560000 events read in total (224844ms).
[14:21:27.018] <TB0>     INFO: 9629400 events read in total (253399ms).
[14:21:55.095] <TB0>     INFO: 10700800 events read in total (281476ms).
[14:22:23.619] <TB0>     INFO: 11768600 events read in total (310000ms).
[14:22:52.044] <TB0>     INFO: 12837200 events read in total (338425ms).
[14:23:20.716] <TB0>     INFO: 13909400 events read in total (367097ms).
[14:23:49.263] <TB0>     INFO: 14978000 events read in total (395644ms).
[14:24:17.780] <TB0>     INFO: 16045800 events read in total (424161ms).
[14:24:46.337] <TB0>     INFO: 17117800 events read in total (452718ms).
[14:25:14.885] <TB0>     INFO: 18186600 events read in total (481266ms).
[14:25:43.363] <TB0>     INFO: 19255000 events read in total (509744ms).
[14:26:11.841] <TB0>     INFO: 20326600 events read in total (538222ms).
[14:26:40.335] <TB0>     INFO: 21395200 events read in total (566716ms).
[14:27:08.793] <TB0>     INFO: 22463200 events read in total (595174ms).
[14:27:37.295] <TB0>     INFO: 23535200 events read in total (623676ms).
[14:28:05.916] <TB0>     INFO: 24604800 events read in total (652297ms).
[14:28:34.431] <TB0>     INFO: 25673400 events read in total (680812ms).
[14:29:02.979] <TB0>     INFO: 26744600 events read in total (709360ms).
[14:29:31.491] <TB0>     INFO: 27813600 events read in total (737872ms).
[14:30:00.058] <TB0>     INFO: 28882000 events read in total (766439ms).
[14:30:28.579] <TB0>     INFO: 29955000 events read in total (794960ms).
[14:30:57.033] <TB0>     INFO: 31023400 events read in total (823414ms).
[14:31:25.606] <TB0>     INFO: 32091400 events read in total (851987ms).
[14:31:54.276] <TB0>     INFO: 33162400 events read in total (880657ms).
[14:32:23.015] <TB0>     INFO: 34231600 events read in total (909396ms).
[14:32:51.631] <TB0>     INFO: 35300200 events read in total (938012ms).
[14:33:20.151] <TB0>     INFO: 36371400 events read in total (966532ms).
[14:33:48.723] <TB0>     INFO: 37440200 events read in total (995104ms).
[14:34:17.278] <TB0>     INFO: 38507800 events read in total (1023659ms).
[14:34:45.897] <TB0>     INFO: 39576400 events read in total (1052278ms).
[14:35:14.506] <TB0>     INFO: 40648600 events read in total (1080887ms).
[14:35:43.071] <TB0>     INFO: 41716600 events read in total (1109452ms).
[14:36:11.655] <TB0>     INFO: 42784200 events read in total (1138036ms).
[14:36:40.329] <TB0>     INFO: 43854600 events read in total (1166710ms).
[14:37:08.932] <TB0>     INFO: 44923400 events read in total (1195313ms).
[14:37:37.496] <TB0>     INFO: 45991000 events read in total (1223877ms).
[14:38:06.225] <TB0>     INFO: 47058600 events read in total (1252606ms).
[14:38:34.820] <TB0>     INFO: 48130200 events read in total (1281201ms).
[14:39:03.362] <TB0>     INFO: 49197800 events read in total (1309743ms).
[14:39:31.854] <TB0>     INFO: 50265000 events read in total (1338235ms).
[14:40:00.509] <TB0>     INFO: 51332400 events read in total (1366890ms).
[14:40:29.175] <TB0>     INFO: 52404000 events read in total (1395556ms).
[14:40:57.680] <TB0>     INFO: 53472200 events read in total (1424061ms).
[14:41:26.188] <TB0>     INFO: 54539400 events read in total (1452569ms).
[14:41:54.828] <TB0>     INFO: 55606800 events read in total (1481209ms).
[14:42:23.401] <TB0>     INFO: 56677000 events read in total (1509782ms).
[14:42:51.995] <TB0>     INFO: 57745800 events read in total (1538376ms).
[14:43:20.580] <TB0>     INFO: 58814200 events read in total (1566961ms).
[14:43:27.693] <TB0>     INFO: 59072000 events read in total (1574074ms).
[14:43:27.713] <TB0>     INFO: Test took 1575152ms.
[14:43:27.776] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:27.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:27.896] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:29.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:29.069] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:30.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:30.236] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:31.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:31.392] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:32.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:32.570] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:33.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:33.745] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:34.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:34.914] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:36.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:36.082] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:37.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:37.252] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:38.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:38.429] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:39.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:39.605] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:40.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:40.769] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:41.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:41.952] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:43.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:43.119] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:44.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:44.265] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:45.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:45.439] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:43:46.619] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 448434176
[14:43:46.650] <TB0>     INFO: PixTestScurves::scurves() done 
[14:43:46.650] <TB0>     INFO: Vcal mean:  35.00  35.11  35.00  35.05  35.08  35.09  35.01  35.04  35.04  35.07  35.11  35.01  35.04  35.05  35.04  35.09 
[14:43:46.651] <TB0>     INFO: Vcal RMS:    1.14   0.78   0.64   0.71   0.67   0.71   0.61   0.64   0.91   0.77   0.74   0.70   1.05   0.65   0.70   0.64 
[14:43:46.651] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:43:46.723] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:43:46.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:43:46.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:43:46.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:43:46.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:43:46.723] <TB0>     INFO: ######################################################################
[14:43:46.723] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:43:46.723] <TB0>     INFO: ######################################################################
[14:43:46.727] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:43:47.080] <TB0>     INFO: Expecting 41600 events.
[14:43:51.213] <TB0>     INFO: 41600 events read in total (3408ms).
[14:43:51.214] <TB0>     INFO: Test took 4487ms.
[14:43:51.223] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:51.223] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:43:51.223] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 2, 79] has eff 0/10
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 2, 79]
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 3, 79] has eff 0/10
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 3, 79]
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 4, 79] has eff 0/10
[14:43:51.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 4, 79]
[14:43:51.228] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 34, 79] has eff 0/10
[14:43:51.228] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 34, 79]
[14:43:51.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 45, 35] has eff 0/10
[14:43:51.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 45, 35]
[14:43:51.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 45, 36] has eff 0/10
[14:43:51.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 45, 36]
[14:43:51.231] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[14:43:51.231] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:43:51.231] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:43:51.231] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:43:51.570] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:43:51.913] <TB0>     INFO: Expecting 41600 events.
[14:43:56.052] <TB0>     INFO: 41600 events read in total (3424ms).
[14:43:56.052] <TB0>     INFO: Test took 4482ms.
[14:43:56.061] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:56.061] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:43:56.061] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.546
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 170
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.535
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 171
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.545
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.941
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.608
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.251
[14:43:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.842
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.326
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 163
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.836
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.049
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.026
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 179
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.231
[14:43:56.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 169
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.275
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.157
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.958
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.42
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:43:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:43:56.154] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:43:56.497] <TB0>     INFO: Expecting 41600 events.
[14:44:00.665] <TB0>     INFO: 41600 events read in total (3453ms).
[14:44:00.665] <TB0>     INFO: Test took 4511ms.
[14:44:00.675] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:00.675] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:44:00.675] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:44:00.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:44:00.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 11
[14:44:00.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1597
[14:44:00.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 75
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9111
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 60
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.285
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 58
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7978
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0482
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 63
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0485
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 61
[14:44:00.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0061
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7455
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 58
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5053
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 76
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3076
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2517
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.3914
[14:44:00.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 55
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2924
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 65
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2375
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 81
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1473
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 64
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6359
[14:44:00.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 74
[14:44:00.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 0 0
[14:44:01.089] <TB0>     INFO: Expecting 2560 events.
[14:44:02.047] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:02.047] <TB0>     INFO: Test took 1364ms.
[14:44:02.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:02.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 1 1
[14:44:02.555] <TB0>     INFO: Expecting 2560 events.
[14:44:03.512] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:03.512] <TB0>     INFO: Test took 1464ms.
[14:44:03.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:03.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 2 2
[14:44:04.020] <TB0>     INFO: Expecting 2560 events.
[14:44:04.979] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:04.980] <TB0>     INFO: Test took 1468ms.
[14:44:04.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:04.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:44:05.487] <TB0>     INFO: Expecting 2560 events.
[14:44:06.444] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:06.444] <TB0>     INFO: Test took 1464ms.
[14:44:06.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:06.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[14:44:06.952] <TB0>     INFO: Expecting 2560 events.
[14:44:07.910] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:07.910] <TB0>     INFO: Test took 1465ms.
[14:44:07.910] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:07.910] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 5 5
[14:44:08.417] <TB0>     INFO: Expecting 2560 events.
[14:44:09.374] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:09.375] <TB0>     INFO: Test took 1465ms.
[14:44:09.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:09.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:44:09.882] <TB0>     INFO: Expecting 2560 events.
[14:44:10.839] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:10.840] <TB0>     INFO: Test took 1465ms.
[14:44:10.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:10.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 7 7
[14:44:11.347] <TB0>     INFO: Expecting 2560 events.
[14:44:12.305] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:12.305] <TB0>     INFO: Test took 1464ms.
[14:44:12.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:12.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 8 8
[14:44:12.812] <TB0>     INFO: Expecting 2560 events.
[14:44:13.769] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:13.769] <TB0>     INFO: Test took 1463ms.
[14:44:13.769] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:13.769] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 9 9
[14:44:14.276] <TB0>     INFO: Expecting 2560 events.
[14:44:15.233] <TB0>     INFO: 2560 events read in total (241ms).
[14:44:15.234] <TB0>     INFO: Test took 1465ms.
[14:44:15.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:15.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:44:15.741] <TB0>     INFO: Expecting 2560 events.
[14:44:16.697] <TB0>     INFO: 2560 events read in total (241ms).
[14:44:16.698] <TB0>     INFO: Test took 1463ms.
[14:44:16.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:16.700] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[14:44:17.206] <TB0>     INFO: Expecting 2560 events.
[14:44:18.164] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:18.164] <TB0>     INFO: Test took 1464ms.
[14:44:18.164] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:18.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[14:44:18.672] <TB0>     INFO: Expecting 2560 events.
[14:44:19.628] <TB0>     INFO: 2560 events read in total (241ms).
[14:44:19.628] <TB0>     INFO: Test took 1463ms.
[14:44:19.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:19.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 13 13
[14:44:20.136] <TB0>     INFO: Expecting 2560 events.
[14:44:21.095] <TB0>     INFO: 2560 events read in total (244ms).
[14:44:21.095] <TB0>     INFO: Test took 1467ms.
[14:44:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:21.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[14:44:21.603] <TB0>     INFO: Expecting 2560 events.
[14:44:22.559] <TB0>     INFO: 2560 events read in total (241ms).
[14:44:22.559] <TB0>     INFO: Test took 1463ms.
[14:44:22.560] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:22.560] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 15 15
[14:44:23.068] <TB0>     INFO: Expecting 2560 events.
[14:44:24.024] <TB0>     INFO: 2560 events read in total (241ms).
[14:44:24.024] <TB0>     INFO: Test took 1464ms.
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:44:24.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:44:24.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:24.533] <TB0>     INFO: Expecting 655360 events.
[14:44:36.262] <TB0>     INFO: 655360 events read in total (11014ms).
[14:44:36.273] <TB0>     INFO: Expecting 655360 events.
[14:44:47.885] <TB0>     INFO: 655360 events read in total (11040ms).
[14:44:47.900] <TB0>     INFO: Expecting 655360 events.
[14:44:59.415] <TB0>     INFO: 655360 events read in total (10949ms).
[14:44:59.435] <TB0>     INFO: Expecting 655360 events.
[14:45:10.983] <TB0>     INFO: 655360 events read in total (10987ms).
[14:45:11.007] <TB0>     INFO: Expecting 655360 events.
[14:45:22.536] <TB0>     INFO: 655360 events read in total (10977ms).
[14:45:22.564] <TB0>     INFO: Expecting 655360 events.
[14:45:34.217] <TB0>     INFO: 655360 events read in total (11098ms).
[14:45:34.248] <TB0>     INFO: Expecting 655360 events.
[14:45:45.719] <TB0>     INFO: 655360 events read in total (10924ms).
[14:45:45.755] <TB0>     INFO: Expecting 655360 events.
[14:45:57.326] <TB0>     INFO: 655360 events read in total (11024ms).
[14:45:57.367] <TB0>     INFO: Expecting 655360 events.
[14:46:08.986] <TB0>     INFO: 655360 events read in total (11077ms).
[14:46:09.032] <TB0>     INFO: Expecting 655360 events.
[14:46:20.661] <TB0>     INFO: 655360 events read in total (11101ms).
[14:46:20.711] <TB0>     INFO: Expecting 655360 events.
[14:46:32.273] <TB0>     INFO: 655360 events read in total (11035ms).
[14:46:32.326] <TB0>     INFO: Expecting 655360 events.
[14:46:43.956] <TB0>     INFO: 655360 events read in total (11103ms).
[14:46:44.013] <TB0>     INFO: Expecting 655360 events.
[14:46:55.565] <TB0>     INFO: 655360 events read in total (11026ms).
[14:46:55.630] <TB0>     INFO: Expecting 655360 events.
[14:47:07.208] <TB0>     INFO: 655360 events read in total (11051ms).
[14:47:07.275] <TB0>     INFO: Expecting 655360 events.
[14:47:18.929] <TB0>     INFO: 655360 events read in total (11128ms).
[14:47:19.011] <TB0>     INFO: Expecting 655360 events.
[14:47:30.584] <TB0>     INFO: 655360 events read in total (11046ms).
[14:47:30.669] <TB0>     INFO: Test took 186641ms.
[14:47:30.771] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:31.074] <TB0>     INFO: Expecting 655360 events.
[14:47:42.834] <TB0>     INFO: 655360 events read in total (11045ms).
[14:47:42.846] <TB0>     INFO: Expecting 655360 events.
[14:47:54.367] <TB0>     INFO: 655360 events read in total (10954ms).
[14:47:54.382] <TB0>     INFO: Expecting 655360 events.
[14:48:05.922] <TB0>     INFO: 655360 events read in total (10974ms).
[14:48:05.943] <TB0>     INFO: Expecting 655360 events.
[14:48:17.343] <TB0>     INFO: 655360 events read in total (10840ms).
[14:48:17.368] <TB0>     INFO: Expecting 655360 events.
[14:48:28.810] <TB0>     INFO: 655360 events read in total (10887ms).
[14:48:28.838] <TB0>     INFO: Expecting 655360 events.
[14:48:40.411] <TB0>     INFO: 655360 events read in total (11016ms).
[14:48:40.445] <TB0>     INFO: Expecting 655360 events.
[14:48:52.038] <TB0>     INFO: 655360 events read in total (11044ms).
[14:48:52.074] <TB0>     INFO: Expecting 655360 events.
[14:49:03.643] <TB0>     INFO: 655360 events read in total (11026ms).
[14:49:03.683] <TB0>     INFO: Expecting 655360 events.
[14:49:15.344] <TB0>     INFO: 655360 events read in total (11118ms).
[14:49:15.391] <TB0>     INFO: Expecting 655360 events.
[14:49:27.029] <TB0>     INFO: 655360 events read in total (11110ms).
[14:49:27.078] <TB0>     INFO: Expecting 655360 events.
[14:49:38.719] <TB0>     INFO: 655360 events read in total (11107ms).
[14:49:38.774] <TB0>     INFO: Expecting 655360 events.
[14:49:50.358] <TB0>     INFO: 655360 events read in total (11057ms).
[14:49:50.414] <TB0>     INFO: Expecting 655360 events.
[14:50:02.076] <TB0>     INFO: 655360 events read in total (11135ms).
[14:50:02.139] <TB0>     INFO: Expecting 655360 events.
[14:50:13.795] <TB0>     INFO: 655360 events read in total (11129ms).
[14:50:13.861] <TB0>     INFO: Expecting 655360 events.
[14:50:25.470] <TB0>     INFO: 655360 events read in total (11082ms).
[14:50:25.546] <TB0>     INFO: Expecting 655360 events.
[14:50:37.129] <TB0>     INFO: 655360 events read in total (11056ms).
[14:50:37.207] <TB0>     INFO: Test took 186436ms.
[14:50:37.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:50:37.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:50:37.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:50:37.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:50:37.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:50:37.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:50:37.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:50:37.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:50:37.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:50:37.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:50:37.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:50:37.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:50:37.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:50:37.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:50:37.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:50:37.397] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.405] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.412] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.419] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.426] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.433] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.440] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.447] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.454] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.462] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.469] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:50:37.476] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:50:37.483] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:50:37.490] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:50:37.497] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:50:37.504] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:50:37.511] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:50:37.518] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:50:37.525] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:50:37.532] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.539] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:50:37.546] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:50:37.553] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:50:37.560] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:50:37.567] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:50:37.574] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:50:37.581] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.588] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.595] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.602] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.609] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:50:37.616] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:50:37.623] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:50:37.630] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:50:37.637] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:50:37.644] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:50:37.651] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:50:37.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:50:37.690] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:50:37.690] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:50:37.690] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:50:37.706] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:50:37.706] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:50:37.707] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:50:37.708] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:50:37.708] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:50:38.057] <TB0>     INFO: Expecting 41600 events.
[14:50:41.875] <TB0>     INFO: 41600 events read in total (3103ms).
[14:50:41.875] <TB0>     INFO: Test took 4161ms.
[14:50:42.532] <TB0>     INFO: Expecting 41600 events.
[14:50:46.360] <TB0>     INFO: 41600 events read in total (3113ms).
[14:50:46.361] <TB0>     INFO: Test took 4175ms.
[14:50:47.009] <TB0>     INFO: Expecting 41600 events.
[14:50:50.832] <TB0>     INFO: 41600 events read in total (3108ms).
[14:50:50.837] <TB0>     INFO: Test took 4172ms.
[14:50:51.139] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:51.271] <TB0>     INFO: Expecting 2560 events.
[14:50:52.232] <TB0>     INFO: 2560 events read in total (246ms).
[14:50:52.232] <TB0>     INFO: Test took 1093ms.
[14:50:52.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:52.741] <TB0>     INFO: Expecting 2560 events.
[14:50:53.699] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:53.700] <TB0>     INFO: Test took 1465ms.
[14:50:53.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:54.209] <TB0>     INFO: Expecting 2560 events.
[14:50:55.168] <TB0>     INFO: 2560 events read in total (245ms).
[14:50:55.168] <TB0>     INFO: Test took 1465ms.
[14:50:55.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:55.677] <TB0>     INFO: Expecting 2560 events.
[14:50:56.635] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:56.636] <TB0>     INFO: Test took 1466ms.
[14:50:56.638] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:57.144] <TB0>     INFO: Expecting 2560 events.
[14:50:58.102] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:58.102] <TB0>     INFO: Test took 1464ms.
[14:50:58.104] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:58.611] <TB0>     INFO: Expecting 2560 events.
[14:50:59.569] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:59.570] <TB0>     INFO: Test took 1466ms.
[14:50:59.573] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:00.079] <TB0>     INFO: Expecting 2560 events.
[14:51:01.037] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:01.037] <TB0>     INFO: Test took 1464ms.
[14:51:01.039] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:01.546] <TB0>     INFO: Expecting 2560 events.
[14:51:02.503] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:02.504] <TB0>     INFO: Test took 1465ms.
[14:51:02.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:03.012] <TB0>     INFO: Expecting 2560 events.
[14:51:03.969] <TB0>     INFO: 2560 events read in total (242ms).
[14:51:03.969] <TB0>     INFO: Test took 1463ms.
[14:51:03.972] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:04.479] <TB0>     INFO: Expecting 2560 events.
[14:51:05.436] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:05.437] <TB0>     INFO: Test took 1465ms.
[14:51:05.439] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:05.945] <TB0>     INFO: Expecting 2560 events.
[14:51:06.904] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:06.904] <TB0>     INFO: Test took 1465ms.
[14:51:06.908] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:07.414] <TB0>     INFO: Expecting 2560 events.
[14:51:08.372] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:08.373] <TB0>     INFO: Test took 1465ms.
[14:51:08.375] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:08.881] <TB0>     INFO: Expecting 2560 events.
[14:51:09.840] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:09.840] <TB0>     INFO: Test took 1465ms.
[14:51:09.842] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:10.349] <TB0>     INFO: Expecting 2560 events.
[14:51:11.307] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:11.307] <TB0>     INFO: Test took 1465ms.
[14:51:11.309] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:11.816] <TB0>     INFO: Expecting 2560 events.
[14:51:12.774] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:12.774] <TB0>     INFO: Test took 1465ms.
[14:51:12.776] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:13.283] <TB0>     INFO: Expecting 2560 events.
[14:51:14.241] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:14.241] <TB0>     INFO: Test took 1465ms.
[14:51:14.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:14.750] <TB0>     INFO: Expecting 2560 events.
[14:51:15.708] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:15.708] <TB0>     INFO: Test took 1464ms.
[14:51:15.711] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:16.217] <TB0>     INFO: Expecting 2560 events.
[14:51:17.175] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:17.175] <TB0>     INFO: Test took 1464ms.
[14:51:17.178] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:17.684] <TB0>     INFO: Expecting 2560 events.
[14:51:18.643] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:18.643] <TB0>     INFO: Test took 1465ms.
[14:51:18.645] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:19.153] <TB0>     INFO: Expecting 2560 events.
[14:51:20.113] <TB0>     INFO: 2560 events read in total (245ms).
[14:51:20.114] <TB0>     INFO: Test took 1469ms.
[14:51:20.117] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:20.622] <TB0>     INFO: Expecting 2560 events.
[14:51:21.580] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:21.581] <TB0>     INFO: Test took 1464ms.
[14:51:21.586] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:22.089] <TB0>     INFO: Expecting 2560 events.
[14:51:23.051] <TB0>     INFO: 2560 events read in total (247ms).
[14:51:23.051] <TB0>     INFO: Test took 1466ms.
[14:51:23.054] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:23.560] <TB0>     INFO: Expecting 2560 events.
[14:51:24.517] <TB0>     INFO: 2560 events read in total (242ms).
[14:51:24.518] <TB0>     INFO: Test took 1465ms.
[14:51:24.520] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:25.026] <TB0>     INFO: Expecting 2560 events.
[14:51:25.985] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:25.985] <TB0>     INFO: Test took 1465ms.
[14:51:25.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:26.494] <TB0>     INFO: Expecting 2560 events.
[14:51:27.452] <TB0>     INFO: 2560 events read in total (242ms).
[14:51:27.453] <TB0>     INFO: Test took 1466ms.
[14:51:27.454] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:27.962] <TB0>     INFO: Expecting 2560 events.
[14:51:28.922] <TB0>     INFO: 2560 events read in total (245ms).
[14:51:28.922] <TB0>     INFO: Test took 1468ms.
[14:51:28.924] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:29.431] <TB0>     INFO: Expecting 2560 events.
[14:51:30.391] <TB0>     INFO: 2560 events read in total (245ms).
[14:51:30.391] <TB0>     INFO: Test took 1467ms.
[14:51:30.393] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:30.900] <TB0>     INFO: Expecting 2560 events.
[14:51:31.859] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:31.859] <TB0>     INFO: Test took 1466ms.
[14:51:31.862] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:32.368] <TB0>     INFO: Expecting 2560 events.
[14:51:33.326] <TB0>     INFO: 2560 events read in total (243ms).
[14:51:33.327] <TB0>     INFO: Test took 1465ms.
[14:51:33.330] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:33.835] <TB0>     INFO: Expecting 2560 events.
[14:51:34.794] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:34.794] <TB0>     INFO: Test took 1465ms.
[14:51:34.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:35.302] <TB0>     INFO: Expecting 2560 events.
[14:51:36.261] <TB0>     INFO: 2560 events read in total (244ms).
[14:51:36.261] <TB0>     INFO: Test took 1465ms.
[14:51:36.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:36.770] <TB0>     INFO: Expecting 2560 events.
[14:51:37.727] <TB0>     INFO: 2560 events read in total (242ms).
[14:51:37.728] <TB0>     INFO: Test took 1464ms.
[14:51:38.753] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:51:38.753] <TB0>     INFO: PH scale (per ROC):    77  76  78  78  83  73  80  81  68  81  81  81  87  80  75  77
[14:51:38.753] <TB0>     INFO: PH offset (per ROC):  174 188 189 178 177 188 172 186 177 176 176 188 176 166 182 176
[14:51:38.925] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:51:38.928] <TB0>     INFO: ######################################################################
[14:51:38.928] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:51:38.928] <TB0>     INFO: ######################################################################
[14:51:38.928] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:51:38.941] <TB0>     INFO: scanning low vcal = 10
[14:51:39.285] <TB0>     INFO: Expecting 41600 events.
[14:51:43.017] <TB0>     INFO: 41600 events read in total (3017ms).
[14:51:43.017] <TB0>     INFO: Test took 4076ms.
[14:51:43.019] <TB0>     INFO: scanning low vcal = 20
[14:51:43.525] <TB0>     INFO: Expecting 41600 events.
[14:51:47.234] <TB0>     INFO: 41600 events read in total (2994ms).
[14:51:47.234] <TB0>     INFO: Test took 4215ms.
[14:51:47.236] <TB0>     INFO: scanning low vcal = 30
[14:51:47.744] <TB0>     INFO: Expecting 41600 events.
[14:51:51.473] <TB0>     INFO: 41600 events read in total (3014ms).
[14:51:51.474] <TB0>     INFO: Test took 4238ms.
[14:51:51.475] <TB0>     INFO: scanning low vcal = 40
[14:51:51.977] <TB0>     INFO: Expecting 41600 events.
[14:51:56.236] <TB0>     INFO: 41600 events read in total (3544ms).
[14:51:56.237] <TB0>     INFO: Test took 4762ms.
[14:51:56.240] <TB0>     INFO: scanning low vcal = 50
[14:51:56.659] <TB0>     INFO: Expecting 41600 events.
[14:52:00.899] <TB0>     INFO: 41600 events read in total (3525ms).
[14:52:00.900] <TB0>     INFO: Test took 4660ms.
[14:52:00.904] <TB0>     INFO: scanning low vcal = 60
[14:52:01.330] <TB0>     INFO: Expecting 41600 events.
[14:52:05.601] <TB0>     INFO: 41600 events read in total (3556ms).
[14:52:05.602] <TB0>     INFO: Test took 4698ms.
[14:52:05.605] <TB0>     INFO: scanning low vcal = 70
[14:52:06.031] <TB0>     INFO: Expecting 41600 events.
[14:52:10.293] <TB0>     INFO: 41600 events read in total (3547ms).
[14:52:10.294] <TB0>     INFO: Test took 4689ms.
[14:52:10.296] <TB0>     INFO: scanning low vcal = 80
[14:52:10.715] <TB0>     INFO: Expecting 41600 events.
[14:52:14.971] <TB0>     INFO: 41600 events read in total (3541ms).
[14:52:14.972] <TB0>     INFO: Test took 4675ms.
[14:52:14.975] <TB0>     INFO: scanning low vcal = 90
[14:52:15.394] <TB0>     INFO: Expecting 41600 events.
[14:52:19.670] <TB0>     INFO: 41600 events read in total (3561ms).
[14:52:19.671] <TB0>     INFO: Test took 4696ms.
[14:52:19.674] <TB0>     INFO: scanning low vcal = 100
[14:52:20.096] <TB0>     INFO: Expecting 41600 events.
[14:52:24.478] <TB0>     INFO: 41600 events read in total (3668ms).
[14:52:24.479] <TB0>     INFO: Test took 4805ms.
[14:52:24.481] <TB0>     INFO: scanning low vcal = 110
[14:52:24.903] <TB0>     INFO: Expecting 41600 events.
[14:52:29.172] <TB0>     INFO: 41600 events read in total (3554ms).
[14:52:29.173] <TB0>     INFO: Test took 4692ms.
[14:52:29.176] <TB0>     INFO: scanning low vcal = 120
[14:52:29.595] <TB0>     INFO: Expecting 41600 events.
[14:52:33.845] <TB0>     INFO: 41600 events read in total (3535ms).
[14:52:33.846] <TB0>     INFO: Test took 4670ms.
[14:52:33.849] <TB0>     INFO: scanning low vcal = 130
[14:52:34.268] <TB0>     INFO: Expecting 41600 events.
[14:52:38.513] <TB0>     INFO: 41600 events read in total (3530ms).
[14:52:38.513] <TB0>     INFO: Test took 4664ms.
[14:52:38.516] <TB0>     INFO: scanning low vcal = 140
[14:52:38.941] <TB0>     INFO: Expecting 41600 events.
[14:52:43.220] <TB0>     INFO: 41600 events read in total (3564ms).
[14:52:43.221] <TB0>     INFO: Test took 4697ms.
[14:52:43.224] <TB0>     INFO: scanning low vcal = 150
[14:52:43.645] <TB0>     INFO: Expecting 41600 events.
[14:52:47.885] <TB0>     INFO: 41600 events read in total (3525ms).
[14:52:47.886] <TB0>     INFO: Test took 4662ms.
[14:52:47.889] <TB0>     INFO: scanning low vcal = 160
[14:52:48.312] <TB0>     INFO: Expecting 41600 events.
[14:52:52.587] <TB0>     INFO: 41600 events read in total (3560ms).
[14:52:52.588] <TB0>     INFO: Test took 4699ms.
[14:52:52.591] <TB0>     INFO: scanning low vcal = 170
[14:52:53.014] <TB0>     INFO: Expecting 41600 events.
[14:52:57.281] <TB0>     INFO: 41600 events read in total (3552ms).
[14:52:57.281] <TB0>     INFO: Test took 4690ms.
[14:52:57.285] <TB0>     INFO: scanning low vcal = 180
[14:52:57.706] <TB0>     INFO: Expecting 41600 events.
[14:53:01.970] <TB0>     INFO: 41600 events read in total (3549ms).
[14:53:01.971] <TB0>     INFO: Test took 4686ms.
[14:53:01.974] <TB0>     INFO: scanning low vcal = 190
[14:53:02.395] <TB0>     INFO: Expecting 41600 events.
[14:53:06.676] <TB0>     INFO: 41600 events read in total (3565ms).
[14:53:06.676] <TB0>     INFO: Test took 4702ms.
[14:53:06.679] <TB0>     INFO: scanning low vcal = 200
[14:53:07.101] <TB0>     INFO: Expecting 41600 events.
[14:53:11.364] <TB0>     INFO: 41600 events read in total (3548ms).
[14:53:11.365] <TB0>     INFO: Test took 4686ms.
[14:53:11.368] <TB0>     INFO: scanning low vcal = 210
[14:53:11.792] <TB0>     INFO: Expecting 41600 events.
[14:53:16.063] <TB0>     INFO: 41600 events read in total (3556ms).
[14:53:16.064] <TB0>     INFO: Test took 4696ms.
[14:53:16.067] <TB0>     INFO: scanning low vcal = 220
[14:53:16.492] <TB0>     INFO: Expecting 41600 events.
[14:53:20.753] <TB0>     INFO: 41600 events read in total (3546ms).
[14:53:20.754] <TB0>     INFO: Test took 4687ms.
[14:53:20.757] <TB0>     INFO: scanning low vcal = 230
[14:53:21.180] <TB0>     INFO: Expecting 41600 events.
[14:53:25.441] <TB0>     INFO: 41600 events read in total (3546ms).
[14:53:25.441] <TB0>     INFO: Test took 4684ms.
[14:53:25.444] <TB0>     INFO: scanning low vcal = 240
[14:53:25.864] <TB0>     INFO: Expecting 41600 events.
[14:53:30.153] <TB0>     INFO: 41600 events read in total (3573ms).
[14:53:30.154] <TB0>     INFO: Test took 4710ms.
[14:53:30.157] <TB0>     INFO: scanning low vcal = 250
[14:53:30.577] <TB0>     INFO: Expecting 41600 events.
[14:53:34.843] <TB0>     INFO: 41600 events read in total (3552ms).
[14:53:34.844] <TB0>     INFO: Test took 4687ms.
[14:53:34.848] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:53:35.272] <TB0>     INFO: Expecting 41600 events.
[14:53:39.545] <TB0>     INFO: 41600 events read in total (3558ms).
[14:53:39.545] <TB0>     INFO: Test took 4697ms.
[14:53:39.548] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:53:39.970] <TB0>     INFO: Expecting 41600 events.
[14:53:44.217] <TB0>     INFO: 41600 events read in total (3532ms).
[14:53:44.218] <TB0>     INFO: Test took 4670ms.
[14:53:44.221] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:53:44.643] <TB0>     INFO: Expecting 41600 events.
[14:53:48.899] <TB0>     INFO: 41600 events read in total (3542ms).
[14:53:48.900] <TB0>     INFO: Test took 4679ms.
[14:53:48.903] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:53:49.336] <TB0>     INFO: Expecting 41600 events.
[14:53:53.620] <TB0>     INFO: 41600 events read in total (3569ms).
[14:53:53.621] <TB0>     INFO: Test took 4718ms.
[14:53:53.624] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:53:54.044] <TB0>     INFO: Expecting 41600 events.
[14:53:58.294] <TB0>     INFO: 41600 events read in total (3535ms).
[14:53:58.294] <TB0>     INFO: Test took 4670ms.
[14:53:58.828] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:53:58.831] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:53:58.831] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:53:58.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:53:58.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:53:58.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:53:58.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:53:58.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:53:58.833] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:53:58.833] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:53:58.833] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:53:58.833] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:53:58.833] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:53:58.834] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:53:58.834] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:53:58.834] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:53:58.834] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:54:37.780] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:54:37.780] <TB0>     INFO: non-linearity mean:  0.951 0.964 0.955 0.953 0.960 0.959 0.954 0.962 0.959 0.968 0.972 0.965 0.957 0.955 0.953 0.965
[14:54:37.780] <TB0>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.006 0.006 0.007 0.005 0.005 0.007 0.004 0.004 0.005 0.006 0.006 0.007 0.004
[14:54:37.780] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:54:37.802] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:54:37.825] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:54:37.847] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:54:37.869] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:54:37.891] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:54:37.913] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:54:37.935] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:54:37.957] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:54:37.979] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:54:37.002] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:54:38.024] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:54:38.046] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:54:38.068] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:54:38.090] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:54:38.112] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-44_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:54:38.134] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:54:38.134] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:54:38.142] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:54:38.142] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:54:38.144] <TB0>     INFO: ######################################################################
[14:54:38.145] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:54:38.145] <TB0>     INFO: ######################################################################
[14:54:38.147] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:54:38.156] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:38.156] <TB0>     INFO:     run 1 of 1
[14:54:38.157] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:38.500] <TB0>     INFO: Expecting 3120000 events.
[14:55:27.385] <TB0>     INFO: 1263640 events read in total (48170ms).
[14:56:16.433] <TB0>     INFO: 2525395 events read in total (97218ms).
[14:56:39.064] <TB0>     INFO: 3120000 events read in total (119850ms).
[14:56:39.122] <TB0>     INFO: Test took 120966ms.
[14:56:39.209] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:39.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:40.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:42.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:43.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:45.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:46.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:48.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:49.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:51.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:52.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:54.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:55.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:57.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:58.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:59.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:01.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:02.799] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414609408
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5334, RMS = 1.74109
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1719, RMS = 1.63897
[14:57:02.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2983, RMS = 1.85268
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9214, RMS = 1.54067
[14:57:02.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8182, RMS = 1.6316
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1124, RMS = 1.63331
[14:57:02.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0749, RMS = 0.921156
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9619, RMS = 0.858397
[14:57:02.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8315, RMS = 1.22831
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9409, RMS = 1.14599
[14:57:02.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.6879, RMS = 1.84574
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.243, RMS = 1.80141
[14:57:02.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3039, RMS = 0.926633
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2362, RMS = 1.10193
[14:57:02.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0501, RMS = 0.869074
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.763, RMS = 0.975032
[14:57:02.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9532, RMS = 1.40788
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8268, RMS = 1.4953
[14:57:02.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8318, RMS = 1.72488
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3558, RMS = 1.74464
[14:57:02.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1329, RMS = 1.48522
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3577, RMS = 1.46555
[14:57:02.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:57:02.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:57:02.842] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5504, RMS = 1.70023
[14:57:02.842] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:57:02.842] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:57:02.842] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2862, RMS = 1.71699
[14:57:02.842] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2204, RMS = 1.39555
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6777, RMS = 1.28781
[14:57:02.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.737, RMS = 1.62568
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.266, RMS = 1.80422
[14:57:02.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0455, RMS = 1.86468
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3448, RMS = 1.96053
[14:57:02.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.7094, RMS = 1.93171
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2263, RMS = 2.04928
[14:57:02.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:57:02.849] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:57:02.849] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    2    1    0    0    0    0    7    0    0    0    0    7
[14:57:02.849] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:57:02.949] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:57:02.949] <TB0>     INFO: enter test to run
[14:57:02.949] <TB0>     INFO:   test:  no parameter change
[14:57:02.949] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[14:57:02.950] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[14:57:02.950] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.5 C
[14:57:02.950] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:57:03.414] <TB0>    QUIET: Connection to board 133 closed.
[14:57:03.425] <TB0>     INFO: pXar: this is the end, my friend
[14:57:03.425] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
