{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 14:47:17 2019 " "Info: Processing started: Sun Apr 28 14:47:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_sig:ff_2\|Q\[1\] register rounder:rounding\|OUT_ROUND\[6\] 173.01 MHz 5.78 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 173.01 MHz between source register \"reg_sig:ff_2\|Q\[1\]\" and destination register \"rounder:rounding\|OUT_ROUND\[6\]\" (period= 5.78 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.569 ns + Longest register register " "Info: + Longest register to register delay is 5.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_sig:ff_2\|Q\[1\] 1 REG LCFF_X10_Y31_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y31_N29; Fanout = 2; REG Node = 'reg_sig:ff_2\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sig:ff_2|Q[1] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.150 ns) 1.093 ns Adder:sommatore\|Add0~45 2 COMB LCCOMB_X10_Y31_N10 1 " "Info: 2: + IC(0.943 ns) + CELL(0.150 ns) = 1.093 ns; Loc. = LCCOMB_X10_Y31_N10; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { reg_sig:ff_2|Q[1] Adder:sommatore|Add0~45 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 1.801 ns Adder:sommatore\|Add0~46 3 COMB LCCOMB_X10_Y31_N14 2 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 1.801 ns; Loc. = LCCOMB_X10_Y31_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Adder:sommatore|Add0~45 Adder:sommatore|Add0~46 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.414 ns) 2.622 ns Adder:sommatore\|Add0~48 4 COMB LCCOMB_X11_Y31_N8 2 " "Info: 4: + IC(0.407 ns) + CELL(0.414 ns) = 2.622 ns; Loc. = LCCOMB_X11_Y31_N8; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Adder:sommatore|Add0~46 Adder:sommatore|Add0~48 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.693 ns Adder:sommatore\|Add0~50 5 COMB LCCOMB_X11_Y31_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.693 ns; Loc. = LCCOMB_X11_Y31_N10; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.764 ns Adder:sommatore\|Add0~52 6 COMB LCCOMB_X11_Y31_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.764 ns; Loc. = LCCOMB_X11_Y31_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.923 ns Adder:sommatore\|Add0~54 7 COMB LCCOMB_X11_Y31_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 2.923 ns; Loc. = LCCOMB_X11_Y31_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.994 ns Adder:sommatore\|Add0~56 8 COMB LCCOMB_X11_Y31_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.994 ns; Loc. = LCCOMB_X11_Y31_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.065 ns Adder:sommatore\|Add0~58 9 COMB LCCOMB_X11_Y31_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.065 ns; Loc. = LCCOMB_X11_Y31_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.136 ns Adder:sommatore\|Add0~60 10 COMB LCCOMB_X11_Y31_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.136 ns; Loc. = LCCOMB_X11_Y31_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.546 ns Adder:sommatore\|Add0~61 11 COMB LCCOMB_X11_Y31_N22 3 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.546 ns; Loc. = LCCOMB_X11_Y31_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 4.448 ns rounder:rounding\|Comparison~0 12 COMB LCCOMB_X11_Y31_N2 7 " "Info: 12: + IC(0.464 ns) + CELL(0.438 ns) = 4.448 ns; Loc. = LCCOMB_X11_Y31_N2; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.275 ns) 5.485 ns rounder:rounding\|OUT_ROUND~6 13 COMB LCCOMB_X14_Y31_N28 1 " "Info: 13: + IC(0.762 ns) + CELL(0.275 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y31_N28; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.569 ns rounder:rounding\|OUT_ROUND\[6\] 14 REG LCFF_X14_Y31_N29 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 5.569 ns; Loc. = LCFF_X14_Y31_N29; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 48.90 % ) " "Info: Total cell delay = 2.723 ns ( 48.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 51.10 % ) " "Info: Total interconnect delay = 2.846 ns ( 51.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.569 ns" { reg_sig:ff_2|Q[1] Adder:sommatore|Add0~45 Adder:sommatore|Add0~46 Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.569 ns" { reg_sig:ff_2|Q[1] {} Adder:sommatore|Add0~45 {} Adder:sommatore|Add0~46 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~61 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~6 {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.943ns 0.270ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.464ns 0.762ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns rounder:rounding\|OUT_ROUND\[6\] 3 REG LCFF_X14_Y31_N29 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X14_Y31_N29; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns reg_sig:ff_2\|Q\[1\] 3 REG LCFF_X10_Y31_N29 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X10_Y31_N29; Fanout = 2; REG Node = 'reg_sig:ff_2\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl reg_sig:ff_2|Q[1] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.569 ns" { reg_sig:ff_2|Q[1] Adder:sommatore|Add0~45 Adder:sommatore|Add0~46 Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.569 ns" { reg_sig:ff_2|Q[1] {} Adder:sommatore|Add0~45 {} Adder:sommatore|Add0~46 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~61 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~6 {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.943ns 0.270ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.464ns 0.762ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl reg_sig:ff_2|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:ff_2|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rounder:rounding\|OUT_ROUND\[6\] SEL_MUX2\[0\] CLK 10.145 ns register " "Info: tsu for register \"rounder:rounding\|OUT_ROUND\[6\]\" (data pin = \"SEL_MUX2\[0\]\", clock pin = \"CLK\") is 10.145 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.865 ns + Longest pin register " "Info: + Longest pin to register delay is 12.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SEL_MUX2\[0\] 1 PIN PIN_D1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D1; Fanout = 14; PIN Node = 'SEL_MUX2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2[0] } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.208 ns) + CELL(0.416 ns) 6.496 ns Adder:sommatore\|Add0~4 2 COMB LCCOMB_X8_Y31_N12 14 " "Info: 2: + IC(5.208 ns) + CELL(0.416 ns) = 6.496 ns; Loc. = LCCOMB_X8_Y31_N12; Fanout = 14; COMB Node = 'Adder:sommatore\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { SEL_MUX2[0] Adder:sommatore|Add0~4 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.275 ns) 8.497 ns Adder:sommatore\|Add0~6 3 COMB LCCOMB_X12_Y31_N0 1 " "Info: 3: + IC(1.726 ns) + CELL(0.275 ns) = 8.497 ns; Loc. = LCCOMB_X12_Y31_N0; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Adder:sommatore|Add0~4 Adder:sommatore|Add0~6 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.271 ns) 9.206 ns Adder:sommatore\|Add0~9 4 COMB LCCOMB_X11_Y31_N0 2 " "Info: 4: + IC(0.438 ns) + CELL(0.271 ns) = 9.206 ns; Loc. = LCCOMB_X11_Y31_N0; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Adder:sommatore|Add0~6 Adder:sommatore|Add0~9 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 9.847 ns Adder:sommatore\|Add0~13 5 COMB LCCOMB_X11_Y31_N6 2 " "Info: 5: + IC(0.248 ns) + CELL(0.393 ns) = 9.847 ns; Loc. = LCCOMB_X11_Y31_N6; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Adder:sommatore|Add0~9 Adder:sommatore|Add0~13 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.918 ns Adder:sommatore\|Add0~48 6 COMB LCCOMB_X11_Y31_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 9.918 ns; Loc. = LCCOMB_X11_Y31_N8; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~13 Adder:sommatore|Add0~48 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.989 ns Adder:sommatore\|Add0~50 7 COMB LCCOMB_X11_Y31_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 9.989 ns; Loc. = LCCOMB_X11_Y31_N10; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.060 ns Adder:sommatore\|Add0~52 8 COMB LCCOMB_X11_Y31_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.060 ns; Loc. = LCCOMB_X11_Y31_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.219 ns Adder:sommatore\|Add0~54 9 COMB LCCOMB_X11_Y31_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 10.219 ns; Loc. = LCCOMB_X11_Y31_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.290 ns Adder:sommatore\|Add0~56 10 COMB LCCOMB_X11_Y31_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.290 ns; Loc. = LCCOMB_X11_Y31_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.361 ns Adder:sommatore\|Add0~58 11 COMB LCCOMB_X11_Y31_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 10.361 ns; Loc. = LCCOMB_X11_Y31_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.432 ns Adder:sommatore\|Add0~60 12 COMB LCCOMB_X11_Y31_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 10.432 ns; Loc. = LCCOMB_X11_Y31_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.842 ns Adder:sommatore\|Add0~61 13 COMB LCCOMB_X11_Y31_N22 3 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 10.842 ns; Loc. = LCCOMB_X11_Y31_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 11.744 ns rounder:rounding\|Comparison~0 14 COMB LCCOMB_X11_Y31_N2 7 " "Info: 14: + IC(0.464 ns) + CELL(0.438 ns) = 11.744 ns; Loc. = LCCOMB_X11_Y31_N2; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.275 ns) 12.781 ns rounder:rounding\|OUT_ROUND~6 15 COMB LCCOMB_X14_Y31_N28 1 " "Info: 15: + IC(0.762 ns) + CELL(0.275 ns) = 12.781 ns; Loc. = LCCOMB_X14_Y31_N28; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.865 ns rounder:rounding\|OUT_ROUND\[6\] 16 REG LCFF_X14_Y31_N29 1 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 12.865 ns; Loc. = LCFF_X14_Y31_N29; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.019 ns ( 31.24 % ) " "Info: Total cell delay = 4.019 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.846 ns ( 68.76 % ) " "Info: Total interconnect delay = 8.846 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.865 ns" { SEL_MUX2[0] Adder:sommatore|Add0~4 Adder:sommatore|Add0~6 Adder:sommatore|Add0~9 Adder:sommatore|Add0~13 Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.865 ns" { SEL_MUX2[0] {} SEL_MUX2[0]~combout {} Adder:sommatore|Add0~4 {} Adder:sommatore|Add0~6 {} Adder:sommatore|Add0~9 {} Adder:sommatore|Add0~13 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~61 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~6 {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 5.208ns 1.726ns 0.438ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.464ns 0.762ns 0.000ns } { 0.000ns 0.872ns 0.416ns 0.275ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns rounder:rounding\|OUT_ROUND\[6\] 3 REG LCFF_X14_Y31_N29 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X14_Y31_N29; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.865 ns" { SEL_MUX2[0] Adder:sommatore|Add0~4 Adder:sommatore|Add0~6 Adder:sommatore|Add0~9 Adder:sommatore|Add0~13 Adder:sommatore|Add0~48 Adder:sommatore|Add0~50 Adder:sommatore|Add0~52 Adder:sommatore|Add0~54 Adder:sommatore|Add0~56 Adder:sommatore|Add0~58 Adder:sommatore|Add0~60 Adder:sommatore|Add0~61 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~6 rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.865 ns" { SEL_MUX2[0] {} SEL_MUX2[0]~combout {} Adder:sommatore|Add0~4 {} Adder:sommatore|Add0~6 {} Adder:sommatore|Add0~9 {} Adder:sommatore|Add0~13 {} Adder:sommatore|Add0~48 {} Adder:sommatore|Add0~50 {} Adder:sommatore|Add0~52 {} Adder:sommatore|Add0~54 {} Adder:sommatore|Add0~56 {} Adder:sommatore|Add0~58 {} Adder:sommatore|Add0~60 {} Adder:sommatore|Add0~61 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~6 {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 5.208ns 1.726ns 0.438ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.464ns 0.762ns 0.000ns } { 0.000ns 0.872ns 0.416ns 0.275ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADDRESS_MEM\[3\] counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 9.097 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADDRESS_MEM\[3\]\" through register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q\" is 9.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.687 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X57_Y35_N31 6 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X57_Y35_N31; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.160 ns + Longest register pin " "Info: + Longest register to pin delay is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 1 REG LCFF_X57_Y35_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y35_N31; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(2.828 ns) 6.160 ns ADDRESS_MEM\[3\] 2 PIN PIN_U18 0 " "Info: 2: + IC(3.332 ns) + CELL(2.828 ns) = 6.160 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'ADDRESS_MEM\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q ADDRESS_MEM[3] } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 45.91 % ) " "Info: Total cell delay = 2.828 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 54.09 % ) " "Info: Total interconnect delay = 3.332 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q ADDRESS_MEM[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} ADDRESS_MEM[3] {} } { 0.000ns 3.332ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q ADDRESS_MEM[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} ADDRESS_MEM[3] {} } { 0.000ns 3.332ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q EN_CNT_1 CLK 0.195 ns register " "Info: th for register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q\" (data pin = \"EN_CNT_1\", clock pin = \"CLK\") is 0.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.687 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X57_Y35_N9 6 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X57_Y35_N9; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.758 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns EN_CNT_1 1 PIN PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'EN_CNT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CNT_1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.150 ns) 2.674 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q~0 2 COMB LCCOMB_X57_Y35_N8 1 " "Info: 2: + IC(1.545 ns) + CELL(0.150 ns) = 2.674 ns; Loc. = LCCOMB_X57_Y35_N8; Fanout = 1; COMB Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.758 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X57_Y35_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.758 ns; Loc. = LCFF_X57_Y35_N9; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 43.98 % ) " "Info: Total cell delay = 1.213 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 56.02 % ) " "Info: Total interconnect delay = 1.545 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { EN_CNT_1 {} EN_CNT_1~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 1.545ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { EN_CNT_1 {} EN_CNT_1~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q~0 {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 1.545ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 14:47:17 2019 " "Info: Processing ended: Sun Apr 28 14:47:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
