// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calcSIFTDescriptor12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_0_val_V_address0,
        img_0_val_V_ce0,
        img_0_val_V_q0,
        img_0_val_V_address1,
        img_0_val_V_ce1,
        img_0_val_V_q1,
        img_1_val_V_address0,
        img_1_val_V_ce0,
        img_1_val_V_q0,
        img_1_val_V_address1,
        img_1_val_V_ce1,
        img_1_val_V_q1,
        img_2_val_V_address0,
        img_2_val_V_ce0,
        img_2_val_V_q0,
        img_2_val_V_address1,
        img_2_val_V_ce1,
        img_2_val_V_q1,
        img_3_val_V_address0,
        img_3_val_V_ce0,
        img_3_val_V_q0,
        img_3_val_V_address1,
        img_3_val_V_ce1,
        img_3_val_V_q1,
        img_4_val_V_address0,
        img_4_val_V_ce0,
        img_4_val_V_q0,
        img_4_val_V_address1,
        img_4_val_V_ce1,
        img_4_val_V_q1,
        img_5_val_V_address0,
        img_5_val_V_ce0,
        img_5_val_V_q0,
        img_5_val_V_address1,
        img_5_val_V_ce1,
        img_5_val_V_q1,
        img_val_V_offset,
        img_rows_read,
        img_cols_read,
        x0,
        y0,
        angle_V,
        sigma_V,
        descriptor_val_address0,
        descriptor_val_ce0,
        descriptor_val_we0,
        descriptor_val_d0,
        descriptor_val_offset
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_pp1_stage0 = 67'd134217728;
parameter    ap_ST_fsm_pp1_stage1 = 67'd268435456;
parameter    ap_ST_fsm_pp1_stage2 = 67'd536870912;
parameter    ap_ST_fsm_pp1_stage3 = 67'd1073741824;
parameter    ap_ST_fsm_pp1_stage4 = 67'd2147483648;
parameter    ap_ST_fsm_pp1_stage5 = 67'd4294967296;
parameter    ap_ST_fsm_pp1_stage6 = 67'd8589934592;
parameter    ap_ST_fsm_pp1_stage7 = 67'd17179869184;
parameter    ap_ST_fsm_state86 = 67'd34359738368;
parameter    ap_ST_fsm_pp2_stage0 = 67'd68719476736;
parameter    ap_ST_fsm_state89 = 67'd137438953472;
parameter    ap_ST_fsm_pp3_stage0 = 67'd274877906944;
parameter    ap_ST_fsm_state93 = 67'd549755813888;
parameter    ap_ST_fsm_state94 = 67'd1099511627776;
parameter    ap_ST_fsm_state95 = 67'd2199023255552;
parameter    ap_ST_fsm_state96 = 67'd4398046511104;
parameter    ap_ST_fsm_state97 = 67'd8796093022208;
parameter    ap_ST_fsm_state98 = 67'd17592186044416;
parameter    ap_ST_fsm_pp4_stage0 = 67'd35184372088832;
parameter    ap_ST_fsm_state102 = 67'd70368744177664;
parameter    ap_ST_fsm_state103 = 67'd140737488355328;
parameter    ap_ST_fsm_state104 = 67'd281474976710656;
parameter    ap_ST_fsm_state105 = 67'd562949953421312;
parameter    ap_ST_fsm_state106 = 67'd1125899906842624;
parameter    ap_ST_fsm_state107 = 67'd2251799813685248;
parameter    ap_ST_fsm_state108 = 67'd4503599627370496;
parameter    ap_ST_fsm_state109 = 67'd9007199254740992;
parameter    ap_ST_fsm_state110 = 67'd18014398509481984;
parameter    ap_ST_fsm_state111 = 67'd36028797018963968;
parameter    ap_ST_fsm_state112 = 67'd72057594037927936;
parameter    ap_ST_fsm_state113 = 67'd144115188075855872;
parameter    ap_ST_fsm_state114 = 67'd288230376151711744;
parameter    ap_ST_fsm_state115 = 67'd576460752303423488;
parameter    ap_ST_fsm_state116 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state117 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state118 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state119 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state120 = 67'd18446744073709551616;
parameter    ap_ST_fsm_pp5_stage0 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state124 = 67'd73786976294838206464;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'd18446744073709551615;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] img_0_val_V_address0;
output   img_0_val_V_ce0;
input  [31:0] img_0_val_V_q0;
output  [15:0] img_0_val_V_address1;
output   img_0_val_V_ce1;
input  [31:0] img_0_val_V_q1;
output  [15:0] img_1_val_V_address0;
output   img_1_val_V_ce0;
input  [25:0] img_1_val_V_q0;
output  [15:0] img_1_val_V_address1;
output   img_1_val_V_ce1;
input  [25:0] img_1_val_V_q1;
output  [15:0] img_2_val_V_address0;
output   img_2_val_V_ce0;
input  [25:0] img_2_val_V_q0;
output  [15:0] img_2_val_V_address1;
output   img_2_val_V_ce1;
input  [25:0] img_2_val_V_q1;
output  [15:0] img_3_val_V_address0;
output   img_3_val_V_ce0;
input  [25:0] img_3_val_V_q0;
output  [15:0] img_3_val_V_address1;
output   img_3_val_V_ce1;
input  [25:0] img_3_val_V_q1;
output  [15:0] img_4_val_V_address0;
output   img_4_val_V_ce0;
input  [25:0] img_4_val_V_q0;
output  [15:0] img_4_val_V_address1;
output   img_4_val_V_ce1;
input  [25:0] img_4_val_V_q1;
output  [15:0] img_5_val_V_address0;
output   img_5_val_V_ce0;
input  [25:0] img_5_val_V_q0;
output  [15:0] img_5_val_V_address1;
output   img_5_val_V_ce1;
input  [25:0] img_5_val_V_q1;
input  [7:0] img_val_V_offset;
input  [31:0] img_rows_read;
input  [31:0] img_cols_read;
input  [31:0] x0;
input  [31:0] y0;
input  [31:0] angle_V;
input  [31:0] sigma_V;
output  [15:0] descriptor_val_address0;
output   descriptor_val_ce0;
output   descriptor_val_we0;
output  [7:0] descriptor_val_d0;
input  [31:0] descriptor_val_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] img_0_val_V_address0;
reg img_0_val_V_ce0;
reg[15:0] img_0_val_V_address1;
reg img_0_val_V_ce1;
reg[15:0] img_1_val_V_address0;
reg img_1_val_V_ce0;
reg[15:0] img_1_val_V_address1;
reg img_1_val_V_ce1;
reg[15:0] img_2_val_V_address0;
reg img_2_val_V_ce0;
reg[15:0] img_2_val_V_address1;
reg img_2_val_V_ce1;
reg[15:0] img_3_val_V_address0;
reg img_3_val_V_ce0;
reg[15:0] img_3_val_V_address1;
reg img_3_val_V_ce1;
reg[15:0] img_4_val_V_address0;
reg img_4_val_V_ce0;
reg[15:0] img_4_val_V_address1;
reg img_4_val_V_ce1;
reg[15:0] img_5_val_V_address0;
reg img_5_val_V_ce0;
reg[15:0] img_5_val_V_address1;
reg img_5_val_V_ce1;
reg descriptor_val_ce0;
reg descriptor_val_we0;

(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] mask_table1685_address0;
reg    mask_table1685_ce0;
wire   [22:0] mask_table1685_q0;
wire   [4:0] one_half_table2681_address0;
reg    one_half_table2681_ce0;
wire   [23:0] one_half_table2681_q0;
reg  signed [31:0] i_op_assign_reg_900;
reg   [7:0] indvar_flatten2_reg_909;
reg   [2:0] i9_reg_920;
reg   [6:0] indvar_flatten3_reg_931;
reg   [2:0] j9_reg_942;
reg   [3:0] k5_reg_953;
reg   [31:0] xf_V_1_reg_964;
reg   [7:0] i7_reg_976;
reg   [31:0] nrm_1_reg_987;
reg   [7:0] i8_reg_999;
reg   [7:0] i10_reg_1033;
wire   [31:0] grp_fu_1101_p2;
reg   [31:0] reg_1135;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_pp1_stage5;
reg    ap_enable_reg_pp1_iter5;
wire    ap_block_state33_pp1_stage5_iter0;
wire    ap_block_state41_pp1_stage5_iter1;
wire    ap_block_state49_pp1_stage5_iter2;
wire    ap_block_state57_pp1_stage5_iter3;
wire    ap_block_state65_pp1_stage5_iter4;
wire    ap_block_state73_pp1_stage5_iter5;
wire    ap_block_state81_pp1_stage5_iter6;
wire    ap_block_pp1_stage5_11001;
reg   [0:0] or_cond_206_reg_6098;
reg   [0:0] or_cond_206_reg_6098_pp1_iter5_reg;
reg   [0:0] or_cond3_reg_6102;
reg   [0:0] or_cond3_reg_6102_pp1_iter5_reg;
wire    ap_CS_fsm_state117;
wire   [31:0] grp_fu_1091_p2;
reg   [31:0] reg_1143;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_pp1_stage6;
reg    ap_enable_reg_pp1_iter4;
wire    ap_block_state34_pp1_stage6_iter0;
wire    ap_block_state42_pp1_stage6_iter1;
wire    ap_block_state50_pp1_stage6_iter2;
wire    ap_block_state58_pp1_stage6_iter3;
wire    ap_block_state66_pp1_stage6_iter4;
wire    ap_block_state74_pp1_stage6_iter5;
wire    ap_block_state82_pp1_stage6_iter6;
wire    ap_block_pp1_stage6_11001;
reg   [0:0] or_cond_206_reg_6098_pp1_iter4_reg;
reg   [0:0] or_cond3_reg_6102_pp1_iter4_reg;
wire   [15:0] grp_sqrt_fixed_32_32_s_fu_1085_ap_return;
reg   [15:0] reg_1149;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state97;
wire   [31:0] hist_V_q1;
reg   [31:0] reg_1153;
wire    ap_CS_fsm_pp1_stage3;
reg    ap_enable_reg_pp1_iter6;
wire    ap_block_state31_pp1_stage3_iter0;
wire    ap_block_state39_pp1_stage3_iter1;
wire    ap_block_state47_pp1_stage3_iter2;
wire    ap_block_state55_pp1_stage3_iter3;
wire    ap_block_state63_pp1_stage3_iter4;
wire    ap_block_state71_pp1_stage3_iter5;
wire    ap_block_state79_pp1_stage3_iter6;
wire    ap_block_pp1_stage3_11001;
reg   [0:0] or_cond_206_reg_6098_pp1_iter6_reg;
reg   [0:0] or_cond3_reg_6102_pp1_iter6_reg;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state35_pp1_stage7_iter0;
wire    ap_block_state43_pp1_stage7_iter1;
wire    ap_block_state51_pp1_stage7_iter2;
wire    ap_block_state59_pp1_stage7_iter3;
wire    ap_block_state67_pp1_stage7_iter4;
wire    ap_block_state75_pp1_stage7_iter5;
wire    ap_block_state83_pp1_stage7_iter6;
wire    ap_block_pp1_stage7_11001;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter7;
wire    ap_block_state28_pp1_stage0_iter0;
wire    ap_block_state36_pp1_stage0_iter1;
wire    ap_block_state44_pp1_stage0_iter2;
wire    ap_block_state52_pp1_stage0_iter3;
wire    ap_block_state60_pp1_stage0_iter4;
wire    ap_block_state68_pp1_stage0_iter5;
wire    ap_block_state76_pp1_stage0_iter6;
wire    ap_block_state84_pp1_stage0_iter7;
wire    ap_block_pp1_stage0_11001;
wire   [31:0] hist_V_q0;
reg   [31:0] reg_1157;
wire   [0:0] tmp_358_fu_1161_p2;
reg   [0:0] tmp_358_reg_5718;
wire   [0:0] is_neg_3_fu_1167_p3;
reg   [0:0] is_neg_3_reg_5723;
wire   [31:0] tmp32_V_27_fu_1207_p2;
reg   [31:0] tmp32_V_27_reg_5728;
wire   [7:0] tmp_1129_fu_1213_p1;
reg   [7:0] tmp_1129_reg_5733;
wire   [31:0] tmp32_V_44_fu_1217_p1;
reg   [31:0] tmp32_V_44_reg_5738;
wire    ap_CS_fsm_state3;
reg   [7:0] p_Result_21_reg_5743;
wire   [31:0] p_Result_165_fu_1258_p5;
reg   [31:0] p_Result_165_reg_5748;
wire    ap_CS_fsm_state4;
wire   [31:0] f_9_fu_1269_p1;
wire    ap_CS_fsm_state5;
wire   [31:0] p_03_i5_fu_1273_p3;
reg   [31:0] p_03_i5_reg_5758;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_fu_1280_p2;
reg   [0:0] tmp_reg_5763;
wire    ap_CS_fsm_state10;
wire   [0:0] is_neg_fu_1286_p3;
reg   [0:0] is_neg_reg_5768;
wire   [31:0] tmp32_V_23_fu_1326_p2;
reg   [31:0] tmp32_V_23_reg_5773;
wire   [7:0] tmp_1121_fu_1332_p1;
reg   [7:0] tmp_1121_reg_5778;
wire   [31:0] tmp32_V_fu_1336_p1;
reg   [31:0] tmp32_V_reg_5783;
wire    ap_CS_fsm_state12;
reg   [7:0] p_Result_s_reg_5788;
wire   [31:0] p_Result_160_fu_1377_p5;
reg   [31:0] p_Result_160_reg_5793;
wire   [31:0] f_fu_1388_p1;
wire    ap_CS_fsm_state14;
wire   [31:0] hist_width_fu_1392_p3;
reg   [31:0] hist_width_reg_5803;
wire    ap_CS_fsm_state15;
wire    grp_sin_or_cos_float_s_fu_1055_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1055_ap_ready;
wire    grp_sin_or_cos_float_s_fu_1055_ap_done;
wire    grp_sin_or_cos_float_s_fu_1070_ap_idle;
wire    grp_sin_or_cos_float_s_fu_1070_ap_ready;
wire    grp_sin_or_cos_float_s_fu_1070_ap_done;
reg    ap_block_state15_on_subcall_done;
wire   [31:0] grp_sin_or_cos_float_s_fu_1055_ap_return;
reg   [31:0] tmp_i_i_i_reg_5810;
wire   [31:0] grp_sin_or_cos_float_s_fu_1070_ap_return;
reg   [31:0] tmp_i_i_i1_reg_5815;
wire    ap_CS_fsm_state18;
wire   [31:0] xf_V_fu_1411_p2;
reg   [31:0] xf_V_reg_5830;
wire   [31:0] t_V_18_fu_1417_p1;
reg   [31:0] t_V_18_reg_5835;
wire   [0:0] tmp_i_i_fu_1431_p2;
reg   [0:0] tmp_i_i_reg_5841;
wire   [0:0] tmp_1685_i_i_fu_1437_p2;
reg   [0:0] tmp_1685_i_i_reg_5847;
wire   [31:0] grp_fu_1106_p2;
reg   [31:0] v_assign_1_reg_5862;
wire   [31:0] x_assign_66_fu_1538_p3;
reg   [31:0] x_assign_66_reg_5867;
reg   [0:0] isneg_reg_5872;
reg   [10:0] exp_tmp_V_reg_5878;
wire   [51:0] tmp_1132_fu_1572_p1;
reg   [51:0] tmp_1132_reg_5883;
wire   [0:0] tmp_366_fu_1576_p2;
reg   [0:0] tmp_366_reg_5888;
reg   [0:0] isneg_1_reg_5894;
reg   [10:0] exp_tmp_V_1_reg_5900;
wire   [51:0] tmp_1138_fu_1608_p1;
reg   [51:0] tmp_1138_reg_5905;
wire   [0:0] tmp_377_fu_1612_p2;
reg   [0:0] tmp_377_reg_5910;
wire    ap_CS_fsm_state24;
wire   [16:0] tmp_198_cast_fu_1622_p3;
reg   [16:0] tmp_198_cast_reg_5931;
wire  signed [31:0] cos_t_V_fu_1983_p3;
reg  signed [31:0] cos_t_V_reg_5936;
wire  signed [31:0] sin_t_V_fu_2201_p3;
reg  signed [31:0] sin_t_V_reg_5942;
wire   [31:0] radius_fu_2219_p3;
reg   [31:0] radius_reg_5948;
wire   [8:0] indvar_flatten_next1_fu_2233_p2;
wire    ap_CS_fsm_state25;
wire   [2:0] tmp_446_mid2_v_fu_2259_p3;
wire   [0:0] exitcond_flatten1_fu_2227_p2;
wire   [2:0] tmp_455_mid2_fu_2335_p3;
wire   [3:0] k_4_fu_2376_p2;
wire   [6:0] indvar_flatten_next_fu_2388_p3;
wire   [31:0] i_11_fu_2396_p2;
reg   [31:0] i_11_reg_5983;
wire    ap_CS_fsm_state26;
wire   [31:0] tmp_393_fu_2401_p2;
reg   [31:0] tmp_393_reg_5989;
wire   [31:0] tmp_394_fu_2406_p2;
reg   [31:0] tmp_394_reg_5994;
wire   [2:0] tmp_1142_fu_2411_p1;
reg   [2:0] tmp_1142_reg_5999;
wire  signed [32:0] tmp_395_fu_2414_p1;
reg  signed [32:0] tmp_395_reg_6007;
wire   [0:0] tmp_397_fu_2417_p2;
wire    ap_CS_fsm_state27;
wire   [31:0] p_Val2_s_fu_2422_p2;
reg   [31:0] p_Val2_s_reg_6016;
wire   [31:0] p_Val2_40_fu_2427_p2;
reg   [31:0] p_Val2_40_reg_6021;
wire   [0:0] tmp_398_fu_2437_p2;
reg   [0:0] tmp_398_reg_6026;
wire   [0:0] tmp_399_fu_2443_p2;
reg   [0:0] tmp_399_reg_6031;
wire   [17:0] tmp_212_cast_fu_2452_p3;
reg   [17:0] tmp_212_cast_reg_6036;
wire   [17:0] tmp_214_cast_fu_2470_p3;
reg   [17:0] tmp_214_cast_reg_6042;
wire   [17:0] tmp_216_cast_fu_2488_p3;
reg   [17:0] tmp_216_cast_reg_6047;
wire   [0:0] tmp_402_fu_2496_p2;
reg   [0:0] tmp_402_reg_6052;
wire  signed [31:0] p_Val2_42_fu_2506_p2;
reg  signed [31:0] p_Val2_42_reg_6056;
wire  signed [31:0] p_Val2_44_fu_2516_p2;
reg  signed [31:0] p_Val2_44_reg_6062;
wire   [31:0] c_fu_2521_p2;
reg   [31:0] c_reg_6068;
wire   [31:0] j_5_fu_2526_p2;
reg   [31:0] j_5_reg_6077;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] p_Val2_45_fu_2532_p2;
reg   [31:0] p_Val2_45_reg_6082;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state29_pp1_stage1_iter0;
wire    ap_block_state37_pp1_stage1_iter1;
wire    ap_block_state45_pp1_stage1_iter2;
wire    ap_block_state53_pp1_stage1_iter3;
wire    ap_block_state61_pp1_stage1_iter4;
wire    ap_block_state69_pp1_stage1_iter5;
wire    ap_block_state77_pp1_stage1_iter6;
wire    ap_block_state85_pp1_stage1_iter7;
wire    ap_block_pp1_stage1_11001;
reg   [31:0] p_Val2_45_reg_6082_pp1_iter1_reg;
wire   [31:0] p_Val2_46_fu_2537_p2;
reg   [31:0] p_Val2_46_reg_6090;
reg   [31:0] p_Val2_46_reg_6090_pp1_iter1_reg;
wire   [0:0] or_cond_206_fu_2583_p2;
reg   [0:0] or_cond_206_reg_6098_pp1_iter1_reg;
reg   [0:0] or_cond_206_reg_6098_pp1_iter2_reg;
reg   [0:0] or_cond_206_reg_6098_pp1_iter3_reg;
wire   [0:0] or_cond3_fu_2604_p2;
reg   [0:0] or_cond3_reg_6102_pp1_iter1_reg;
reg   [0:0] or_cond3_reg_6102_pp1_iter2_reg;
reg   [0:0] or_cond3_reg_6102_pp1_iter3_reg;
wire   [17:0] tmp_1156_fu_2657_p1;
reg   [17:0] tmp_1156_reg_6166;
wire   [64:0] r_V_fu_2686_p2;
reg   [64:0] r_V_reg_6172;
wire  signed [31:0] p_Val2_49_fu_2766_p2;
reg  signed [31:0] p_Val2_49_reg_6177;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state30_pp1_stage2_iter0;
wire    ap_block_state38_pp1_stage2_iter1;
wire    ap_block_state46_pp1_stage2_iter2;
wire    ap_block_state54_pp1_stage2_iter3;
wire    ap_block_state62_pp1_stage2_iter4;
wire    ap_block_state70_pp1_stage2_iter5;
wire    ap_block_state78_pp1_stage2_iter6;
wire    ap_block_pp1_stage2_11001;
wire   [0:0] tmp_422_fu_2800_p2;
reg   [0:0] tmp_422_reg_6244;
reg   [0:0] is_neg_5_reg_6249;
wire   [76:0] p_Val2_60_fu_2817_p2;
reg   [76:0] p_Val2_60_reg_6255;
reg   [0:0] is_neg_6_reg_6262;
wire  signed [31:0] p_Val2_52_fu_2905_p2;
reg  signed [31:0] p_Val2_52_reg_6268;
wire   [47:0] tmp_520_cast_fu_2914_p2;
reg   [47:0] tmp_520_cast_reg_6275;
wire   [0:0] tmp_416_fu_2920_p2;
reg   [0:0] tmp_416_reg_6280;
reg   [0:0] is_neg_4_reg_6285;
wire   [31:0] tmp32_V_35_fu_2963_p2;
reg   [31:0] tmp32_V_35_reg_6291;
wire   [7:0] tmp_1160_fu_2969_p1;
reg   [7:0] tmp_1160_reg_6296;
wire   [0:0] tmp_442_fu_2973_p2;
reg   [0:0] tmp_442_reg_6301;
wire   [76:0] p_Val2_139_fu_2983_p3;
reg   [76:0] p_Val2_139_reg_6306;
wire   [31:0] msb_idx_fu_3069_p2;
reg   [31:0] msb_idx_reg_6312;
wire   [30:0] tmp_1171_fu_3075_p1;
reg   [30:0] tmp_1171_reg_6317;
reg   [0:0] tmp_1172_reg_6322;
reg   [31:0] this_assign_s_reg_6327;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state32_pp1_stage4_iter0;
wire    ap_block_state40_pp1_stage4_iter1;
wire    ap_block_state48_pp1_stage4_iter2;
wire    ap_block_state56_pp1_stage4_iter3;
wire    ap_block_state64_pp1_stage4_iter4;
wire    ap_block_state72_pp1_stage4_iter5;
wire    ap_block_state80_pp1_stage4_iter6;
wire    ap_block_pp1_stage4_11001;
wire   [31:0] tmp32_V_31_fu_3140_p2;
reg   [31:0] tmp32_V_31_reg_6332;
wire   [7:0] tmp_1158_fu_3146_p1;
reg   [7:0] tmp_1158_reg_6337;
wire   [31:0] tmp32_V_41_fu_3256_p3;
reg   [31:0] tmp32_V_41_reg_6342;
wire   [31:0] tmp32_V_46_fu_3264_p1;
reg   [31:0] tmp32_V_46_reg_6347;
reg   [7:0] p_Result_29_reg_6352;
wire   [31:0] tmp32_V_45_fu_3278_p1;
reg   [31:0] tmp32_V_45_reg_6357;
reg   [7:0] p_Result_26_reg_6362;
wire   [31:0] x_assign_67_fu_3334_p3;
reg   [31:0] x_assign_67_reg_6367;
wire   [31:0] tmp32_V_47_fu_3391_p1;
reg   [31:0] tmp32_V_47_reg_6372;
reg   [7:0] p_Result_35_reg_6377;
wire   [31:0] x_assign_68_fu_3449_p3;
reg   [31:0] x_assign_68_reg_6382;
wire   [31:0] grp_fu_1130_p2;
reg   [31:0] v_assign_3_reg_6387;
wire   [23:0] grp_sqrt_fixed_32_16_s_fu_1050_ap_return;
reg   [23:0] agg_result_V_i_reg_6392;
wire   [0:0] isneg_3_fu_3464_p3;
reg   [0:0] isneg_3_reg_6397;
wire   [53:0] man_V_17_fu_3508_p3;
reg   [53:0] man_V_17_reg_6402;
wire   [0:0] tmp_452_fu_3516_p2;
reg   [0:0] tmp_452_reg_6407;
wire   [0:0] tmp_453_fu_3528_p2;
reg   [0:0] tmp_453_reg_6413;
wire  signed [11:0] sh_amt_4_fu_3546_p3;
reg  signed [11:0] sh_amt_4_reg_6419;
wire   [0:0] tmp_456_fu_3554_p2;
reg   [0:0] tmp_456_reg_6425;
wire   [31:0] tmp_1189_fu_3560_p1;
reg   [31:0] tmp_1189_reg_6431;
wire   [0:0] icmp25_fu_3574_p2;
reg   [0:0] icmp25_reg_6437;
reg  signed [31:0] p_Val2_65_reg_6442;
wire  signed [15:0] p_1_fu_3813_p3;
reg  signed [15:0] p_1_reg_6448;
reg  signed [31:0] p_Val2_70_reg_6456;
reg  signed [31:0] p_Val2_70_reg_6456_pp1_iter3_reg;
reg  signed [31:0] p_Val2_70_reg_6456_pp1_iter4_reg;
reg  signed [31:0] p_Val2_70_reg_6456_pp1_iter5_reg;
reg  signed [31:0] p_Val2_70_reg_6456_pp1_iter6_reg;
wire   [31:0] p_Val2_67_fu_3948_p2;
reg   [31:0] p_Val2_67_reg_6463;
wire   [6:0] tmp_1213_fu_3989_p2;
reg   [6:0] tmp_1213_reg_6468;
reg   [6:0] tmp_1213_reg_6468_pp1_iter3_reg;
reg   [6:0] tmp_1213_reg_6468_pp1_iter4_reg;
reg   [6:0] tmp_1213_reg_6468_pp1_iter5_reg;
reg   [6:0] tmp_1213_reg_6468_pp1_iter6_reg;
wire   [6:0] tmp_1218_fu_4009_p2;
reg   [6:0] tmp_1218_reg_6473;
reg   [6:0] tmp_1218_reg_6473_pp1_iter3_reg;
reg   [6:0] tmp_1218_reg_6473_pp1_iter4_reg;
reg   [6:0] tmp_1218_reg_6473_pp1_iter5_reg;
reg   [6:0] tmp_1218_reg_6473_pp1_iter6_reg;
wire   [6:0] tmp_1221_fu_4059_p2;
reg   [6:0] tmp_1221_reg_6478;
reg   [6:0] tmp_1221_reg_6478_pp1_iter3_reg;
reg   [6:0] tmp_1221_reg_6478_pp1_iter4_reg;
reg   [6:0] tmp_1221_reg_6478_pp1_iter5_reg;
reg   [6:0] tmp_1221_reg_6478_pp1_iter6_reg;
wire   [6:0] tmp_1224_fu_4073_p2;
reg   [6:0] tmp_1224_reg_6483;
reg   [6:0] tmp_1224_reg_6483_pp1_iter3_reg;
reg   [6:0] tmp_1224_reg_6483_pp1_iter4_reg;
reg   [6:0] tmp_1224_reg_6483_pp1_iter5_reg;
reg   [6:0] tmp_1224_reg_6483_pp1_iter6_reg;
wire  signed [31:0] p_Val2_71_fu_4079_p2;
reg  signed [31:0] p_Val2_71_reg_6488;
reg  signed [31:0] p_Val2_71_reg_6488_pp1_iter3_reg;
reg  signed [31:0] p_Val2_71_reg_6488_pp1_iter4_reg;
reg  signed [31:0] p_Val2_71_reg_6488_pp1_iter5_reg;
reg  signed [31:0] p_Val2_71_reg_6488_pp1_iter6_reg;
reg  signed [31:0] p_Val2_73_reg_6493;
reg  signed [31:0] p_Val2_73_reg_6493_pp1_iter3_reg;
reg  signed [31:0] p_Val2_73_reg_6493_pp1_iter4_reg;
reg  signed [31:0] p_Val2_73_reg_6493_pp1_iter5_reg;
reg  signed [31:0] p_Val2_73_reg_6493_pp1_iter6_reg;
reg  signed [31:0] p_Val2_76_reg_6500;
reg  signed [31:0] p_Val2_76_reg_6500_pp1_iter3_reg;
reg  signed [31:0] p_Val2_76_reg_6500_pp1_iter4_reg;
reg  signed [31:0] p_Val2_76_reg_6500_pp1_iter5_reg;
reg  signed [31:0] p_Val2_76_reg_6500_pp1_iter6_reg;
wire   [31:0] grp_atan2_cordic_float_s_fu_1044_ap_return;
wire   [0:0] isneg_2_fu_4133_p3;
reg   [0:0] isneg_2_reg_6512;
wire   [53:0] man_V_14_fu_4177_p3;
reg   [53:0] man_V_14_reg_6517;
wire   [0:0] tmp_431_fu_4185_p2;
reg   [0:0] tmp_431_reg_6522;
wire   [0:0] tmp_432_fu_4197_p2;
reg   [0:0] tmp_432_reg_6528;
wire  signed [11:0] sh_amt_3_fu_4215_p3;
reg  signed [11:0] sh_amt_3_reg_6534;
wire   [0:0] tmp_435_fu_4223_p2;
reg   [0:0] tmp_435_reg_6540;
wire   [31:0] tmp_1164_fu_4229_p1;
reg   [31:0] tmp_1164_reg_6546;
wire   [0:0] icmp15_fu_4243_p2;
reg   [0:0] icmp15_reg_6552;
wire   [32:0] r_V_6_fu_4398_p2;
reg   [32:0] r_V_6_reg_6557;
reg   [0:0] tmp_1192_reg_6562;
wire   [35:0] tmp_462_fu_4475_p3;
reg   [35:0] tmp_462_reg_6568;
wire   [26:0] tmp_1195_fu_4482_p1;
reg   [26:0] tmp_1195_reg_6573;
wire   [27:0] tmp_1196_fu_4486_p1;
reg   [27:0] tmp_1196_reg_6579;
reg   [8:0] tmp_1198_reg_6584;
wire   [31:0] p_Val2_68_fu_4663_p2;
reg   [31:0] p_Val2_68_reg_6589;
wire   [9:0] tmp_1210_fu_4669_p1;
reg   [9:0] tmp_1210_reg_6594;
wire   [9:0] tmp_241_cast_fu_4673_p3;
reg   [9:0] tmp_241_cast_reg_6600;
reg   [8:0] hist_V_addr_4_reg_6605;
wire   [9:0] tmp_1215_fu_4697_p3;
reg   [9:0] tmp_1215_reg_6610;
wire   [9:0] tmp_246_cast_fu_4705_p3;
reg   [9:0] tmp_246_cast_reg_6618;
reg   [8:0] hist_V_addr_6_reg_6623;
wire  signed [31:0] p_Val2_74_fu_4723_p2;
reg  signed [31:0] p_Val2_74_reg_6628;
wire  signed [47:0] OP2_V_22_cast_fu_4730_p1;
reg  signed [47:0] OP2_V_22_cast_reg_6633;
reg   [31:0] p_Val2_79_reg_6639;
reg   [31:0] p_Val2_82_reg_6645;
reg   [8:0] hist_V_addr_5_reg_6651;
reg   [8:0] hist_V_addr_7_reg_6657;
reg   [8:0] hist_V_addr_8_reg_6663;
reg   [8:0] hist_V_addr_9_reg_6668;
reg   [8:0] hist_V_addr_10_reg_6673;
reg   [8:0] hist_V_addr_11_reg_6678;
wire  signed [31:0] p_Val2_77_fu_4841_p2;
reg  signed [31:0] p_Val2_77_reg_6683;
reg   [31:0] p_Val2_85_reg_6688;
reg   [31:0] p_Val2_88_reg_6694;
wire   [31:0] i_7_fu_4950_p2;
wire    ap_CS_fsm_state86;
wire   [0:0] exitcond_flatten3_fu_4984_p2;
reg   [0:0] exitcond_flatten3_reg_6705;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state87_pp2_stage0_iter0;
wire    ap_block_state88_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [7:0] indvar_flatten_next3_fu_4990_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [2:0] i9_mid2_fu_5106_p3;
wire   [2:0] j9_mid2_fu_5200_p3;
wire   [6:0] tmp_404_fu_5212_p2;
reg   [6:0] tmp_404_reg_6724;
wire   [3:0] k_5_fu_5233_p2;
wire   [6:0] indvar_flatten_next2_fu_5245_p3;
wire   [0:0] exitcond7_fu_5257_p2;
reg   [0:0] exitcond7_reg_6744;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state90_pp3_stage0_iter0;
wire    ap_block_state91_pp3_stage0_iter1;
wire    ap_block_state92_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
reg   [0:0] exitcond7_reg_6744_pp3_iter1_reg;
wire   [7:0] i_8_fu_5263_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [31:0] desc_buf_val_V_q0;
reg   [31:0] desc_buf_val_V_load_reg_6758;
reg    ap_enable_reg_pp3_iter1;
wire   [31:0] nrm_fu_5333_p2;
reg    ap_enable_reg_pp3_iter2;
wire   [31:0] thresh_V_cast3_fu_5343_p1;
reg   [31:0] thresh_V_cast3_reg_6768;
wire    ap_CS_fsm_state98;
wire   [0:0] exitcond9_fu_5346_p2;
reg   [0:0] exitcond9_reg_6774;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state99_pp4_stage0_iter0;
wire    ap_block_state100_pp4_stage0_iter1;
wire    ap_block_state101_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
reg   [0:0] exitcond9_reg_6774_pp4_iter1_reg;
wire   [7:0] i_9_fu_5352_p2;
reg    ap_enable_reg_pp4_iter0;
reg   [6:0] desc_buf_val_V_addr_1_reg_6783;
wire  signed [31:0] val_V_fu_5368_p3;
reg  signed [31:0] val_V_reg_6789;
wire   [31:0] nrm_2_fu_5435_p2;
reg    ap_enable_reg_pp4_iter2;
wire   [31:0] grp_fu_1115_p1;
reg   [31:0] x_assign_69_reg_6802;
wire    ap_CS_fsm_state103;
wire   [31:0] grp_fu_1125_p2;
reg   [31:0] tmp_i6_reg_6807;
wire    ap_CS_fsm_state110;
wire   [31:0] tmp_486_fu_5575_p2;
wire    ap_CS_fsm_state118;
wire   [0:0] tmp_478_fu_5507_p2;
wire   [0:0] tmp_482_fu_5549_p2;
wire   [0:0] tmp_479_fu_5519_p2;
wire   [0:0] icmp38_fu_5569_p2;
wire   [31:0] p_0211_s_fu_5587_p3;
wire   [0:0] tmp_483_fu_5581_p2;
wire   [31:0] tmp_1233_fu_5605_p1;
reg   [31:0] tmp_1233_reg_6837;
wire   [31:0] tmp_1230_fu_5609_p1;
wire  signed [63:0] OP2_V_10_fu_5613_p1;
reg  signed [63:0] OP2_V_10_reg_6847;
wire    ap_CS_fsm_state120;
wire   [0:0] exitcond_fu_5617_p2;
reg   [0:0] exitcond_reg_6852;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state121_pp5_stage0_iter0;
wire    ap_block_state122_pp5_stage0_iter1;
wire    ap_block_state123_pp5_stage0_iter2;
wire    ap_block_pp5_stage0_11001;
reg   [0:0] exitcond_reg_6852_pp5_iter1_reg;
wire   [7:0] i_1_fu_5623_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [16:0] tmp_262_fu_5638_p2;
reg   [16:0] tmp_262_reg_6861;
reg   [16:0] tmp_262_reg_6861_pp5_iter1_reg;
wire   [7:0] tmp_385_fu_5694_p3;
reg   [7:0] tmp_385_reg_6871;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state28;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage7_subdone;
wire    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state87;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state89;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state90;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state99;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state121;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
reg   [8:0] hist_V_address0;
reg    hist_V_ce0;
reg    hist_V_we0;
reg   [31:0] hist_V_d0;
reg   [8:0] hist_V_address1;
reg    hist_V_ce1;
reg    hist_V_we1;
reg   [31:0] hist_V_d1;
reg   [6:0] desc_buf_val_V_address0;
reg    desc_buf_val_V_ce0;
reg    desc_buf_val_V_we0;
reg   [6:0] desc_buf_val_V_address1;
reg    desc_buf_val_V_ce1;
reg    desc_buf_val_V_we1;
wire   [31:0] desc_buf_val_V_d1;
wire   [31:0] desc_buf_val_V_q1;
wire    grp_atan2_cordic_float_s_fu_1044_ap_start;
wire    grp_atan2_cordic_float_s_fu_1044_ap_done;
wire    grp_atan2_cordic_float_s_fu_1044_ap_idle;
wire    grp_atan2_cordic_float_s_fu_1044_ap_ready;
wire   [31:0] grp_atan2_cordic_float_s_fu_1044_y_in;
wire    grp_sin_or_cos_float_s_fu_1055_ap_start;
wire    grp_sin_or_cos_float_s_fu_1055_do_cos;
wire    grp_sin_or_cos_float_s_fu_1070_ap_start;
wire    grp_sin_or_cos_float_s_fu_1070_do_cos;
reg   [31:0] grp_sqrt_fixed_32_32_s_fu_1085_x_V;
reg    grp_sqrt_fixed_32_32_s_fu_1085_ap_ce;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
reg   [8:0] indvar_flatten1_reg_835;
reg   [2:0] i_reg_846;
reg   [6:0] indvar_flatten_reg_857;
reg   [2:0] j_reg_868;
reg   [3:0] k_reg_879;
reg  signed [31:0] i_op_assign_4_reg_890;
reg  signed [31:0] ap_phi_mux_i_op_assign_phi_fu_903_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] p_8_reg_1010;
wire    ap_CS_fsm_state102;
wire   [0:0] tmp_472_fu_5441_p2;
wire    ap_CS_fsm_state119;
reg    grp_atan2_cordic_float_s_fu_1044_ap_start_reg;
reg    ap_predicate_op657_call_state35_state34;
wire    ap_block_pp1_stage7;
wire    ap_block_pp1_stage5;
reg    grp_sin_or_cos_float_s_fu_1055_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_1070_ap_start_reg;
wire   [63:0] tmp_1686_i_i_fu_1453_p1;
wire   [63:0] tmp_210_cast_fu_2371_p1;
wire  signed [63:0] tmp_229_cast_fu_2623_p1;
wire    ap_block_pp1_stage1;
wire  signed [63:0] tmp_230_cast_fu_2647_p1;
wire  signed [63:0] tmp_231_cast_fu_2776_p1;
wire    ap_block_pp1_stage2;
wire  signed [63:0] tmp_232_cast_fu_2790_p1;
wire   [63:0] tmp_242_cast_fu_4686_p1;
wire   [63:0] tmp_247_cast_fu_4718_p1;
wire   [63:0] tmp_243_cast_fu_4773_p1;
wire    ap_block_pp1_stage3;
wire   [63:0] tmp_248_cast_fu_4782_p1;
wire   [63:0] tmp_255_cast_fu_4799_p1;
wire   [63:0] tmp_256_cast_fu_4809_p1;
wire   [63:0] tmp_260_cast_fu_4826_p1;
wire   [63:0] tmp_261_cast_fu_4836_p1;
wire   [63:0] tmp_228_cast_fu_5228_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] tmp_405_fu_5253_p1;
wire   [63:0] tmp_414_fu_5269_p1;
wire    ap_block_pp3_stage0;
wire   [63:0] tmp_474_fu_5358_p1;
wire    ap_block_pp4_stage0;
wire   [63:0] tmp_488_fu_5629_p1;
wire    ap_block_pp5_stage0;
wire  signed [63:0] tmp_262_cast_fu_5702_p1;
wire   [31:0] p_Val2_94_fu_4890_p2;
wire    ap_block_pp1_stage4;
wire   [31:0] p_Val2_96_fu_4897_p2;
wire   [31:0] p_Val2_90_fu_4912_p2;
wire   [31:0] p_Val2_92_fu_4919_p2;
wire    ap_block_pp1_stage6;
wire   [31:0] p_Val2_91_fu_4926_p2;
wire   [31:0] p_Val2_93_fu_4932_p2;
wire   [31:0] p_Val2_95_fu_4938_p2;
wire   [31:0] p_Val2_97_fu_4944_p2;
reg   [31:0] grp_fu_1091_p0;
reg   [31:0] grp_fu_1091_p1;
reg   [31:0] grp_fu_1101_p0;
reg   [31:0] grp_fu_1101_p1;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state111;
reg   [31:0] grp_fu_1112_p0;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
reg   [31:0] grp_fu_1119_p0;
reg   [31:0] grp_fu_1122_p0;
wire    ap_CS_fsm_state104;
wire  signed [31:0] tmp_358_fu_1161_p0;
wire  signed [31:0] is_neg_3_fu_1167_p1;
wire  signed [31:0] tmp_359_fu_1175_p1;
wire   [31:0] tmp_359_fu_1175_p2;
wire  signed [31:0] p_Val2_155_fu_1181_p2;
wire   [31:0] p_Val2_155_fu_1181_p3;
reg   [31:0] p_Result_164_fu_1189_p4;
reg   [31:0] num_zeros_3_fu_1199_p3;
wire   [31:0] grp_fu_1112_p1;
wire   [0:0] tmp_360_fu_1231_p2;
wire   [7:0] tmp_362_fu_1241_p1;
wire   [7:0] tmp_361_fu_1236_p2;
wire   [7:0] p_Repl2_51_trunc_fu_1245_p2;
wire   [8:0] tmp_363_fu_1251_p3;
wire   [31:0] tmp_s_fu_1294_p2;
wire   [31:0] p_Val2_153_fu_1300_p3;
reg   [31:0] p_Result_159_fu_1308_p4;
reg   [31:0] num_zeros_fu_1318_p3;
wire   [0:0] tmp_352_fu_1350_p2;
wire   [7:0] tmp_354_fu_1360_p1;
wire   [7:0] tmp_353_fu_1355_p2;
wire   [7:0] p_Repl2_48_trunc_fu_1364_p2;
wire   [8:0] tmp_355_fu_1370_p3;
wire  signed [31:0] tmp_391_fu_1399_p0;
wire  signed [31:0] tmp_391_fu_1399_p1;
wire  signed [31:0] tmp_392_fu_1405_p0;
wire  signed [31:0] tmp_392_fu_1405_p1;
wire   [31:0] tmp_391_fu_1399_p2;
wire   [31:0] tmp_392_fu_1405_p2;
wire   [7:0] loc_V_fu_1421_p4;
wire   [4:0] index_V_fu_1443_p4;
wire   [0:0] p_Result_s_205_fu_1459_p3;
wire   [31:0] one_half_i_i_cast_fu_1474_p1;
wire   [31:0] p_Val2_50_fu_1478_p2;
wire   [22:0] loc_V_18_fu_1483_p1;
wire   [22:0] tmp_1688_i_i_fu_1487_p2;
wire   [8:0] tmp_357_fu_1499_p4;
wire   [22:0] xs_sig_V_fu_1493_p2;
wire   [31:0] p_Result_161_fu_1466_p3;
wire   [31:0] p_Result_162_fu_1509_p3;
wire   [31:0] sel_tmp65_v_fu_1517_p3;
wire   [0:0] sel_tmp66_fu_1528_p2;
wire   [0:0] sel_tmp67_fu_1533_p2;
wire   [31:0] sel_tmp65_fu_1524_p1;
wire   [63:0] grp_fu_1119_p1;
wire   [63:0] ireg_V_fu_1546_p1;
wire   [62:0] tmp_1130_fu_1550_p1;
wire   [63:0] grp_fu_1122_p1;
wire   [63:0] ireg_V_1_fu_1582_p1;
wire   [62:0] tmp_1136_fu_1586_p1;
wire   [9:0] tmp_1119_fu_1618_p1;
wire   [31:0] p_Val2_128_fu_1630_p1;
wire   [22:0] loc_V_20_fu_1651_p1;
wire   [24:0] tmp_1701_i_i_i_fu_1655_p4;
wire   [7:0] loc_V_19_fu_1641_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_1669_p1;
wire   [8:0] sh_assign_fu_1673_p2;
wire   [7:0] tmp_1702_i_i_i_fu_1687_p2;
wire   [0:0] isNeg_fu_1679_p3;
wire  signed [8:0] tmp_1702_i_i_i_cast_fu_1693_p1;
wire  signed [8:0] sh_assign_6_fu_1697_p3;
wire  signed [31:0] sh_assign_6_i_i_i_ca_fu_1705_p1;
wire  signed [24:0] sh_assign_6_i_i_i_ca_5_fu_1709_p1;
wire   [78:0] tmp_1701_i_i_i_cast2_fu_1665_p1;
wire   [78:0] tmp_1703_i_i_i_fu_1713_p1;
wire   [24:0] tmp_1704_i_i_i_fu_1717_p2;
wire   [0:0] tmp_1127_fu_1729_p3;
wire   [78:0] tmp_1705_i_i_i_fu_1723_p2;
wire   [31:0] tmp_200_fu_1737_p1;
wire   [31:0] tmp_201_fu_1741_p4;
wire   [31:0] p_Val2_55_fu_1751_p3;
wire   [0:0] p_Result_163_fu_1633_p3;
wire   [31:0] p_Val2_i_i_i_fu_1759_p2;
wire   [52:0] tmp_365_fu_1776_p3;
wire   [53:0] p_Result_166_fu_1783_p1;
wire   [53:0] man_V_7_fu_1787_p2;
wire   [11:0] tmp_364_fu_1773_p1;
wire   [11:0] F2_fu_1800_p2;
wire   [0:0] tmp_367_fu_1806_p2;
wire   [11:0] tmp_368_fu_1812_p2;
wire   [11:0] tmp_369_fu_1818_p2;
wire  signed [11:0] sh_amt_fu_1824_p3;
wire   [53:0] man_V_8_fu_1793_p3;
wire   [6:0] tmp_1134_fu_1852_p4;
wire  signed [31:0] sh_amt_cast_fu_1832_p1;
wire   [53:0] tmp_372_fu_1868_p1;
wire   [53:0] tmp_373_fu_1872_p2;
wire   [31:0] tmp_1133_fu_1842_p1;
wire   [0:0] tmp_370_fu_1836_p2;
wire   [0:0] sel_tmp71_fu_1895_p2;
wire   [0:0] sel_tmp72_fu_1900_p2;
wire   [0:0] sel_tmp76_demorgan_fu_1914_p2;
wire   [0:0] sel_tmp76_fu_1919_p2;
wire   [0:0] tmp_371_fu_1846_p2;
wire   [0:0] sel_tmp77_fu_1925_p2;
wire   [0:0] sel_tmp78_fu_1931_p2;
wire   [0:0] sel_tmp79_fu_1937_p2;
wire   [31:0] p_0154_s_fu_1882_p3;
wire   [31:0] sel_tmp73_fu_1906_p3;
wire   [0:0] sel_tmp85_fu_1951_p2;
wire   [31:0] tmp_1135_fu_1878_p1;
wire   [31:0] sel_tmp80_fu_1943_p3;
wire   [0:0] sel_tmp91_demorgan_fu_1965_p2;
wire   [0:0] icmp_fu_1862_p2;
wire   [0:0] sel_tmp91_fu_1971_p2;
wire   [0:0] sel_tmp92_fu_1977_p2;
wire   [31:0] tmp_374_fu_1889_p2;
wire   [31:0] sel_tmp86_fu_1957_p3;
wire   [52:0] tmp_376_fu_1994_p3;
wire   [53:0] p_Result_167_fu_2001_p1;
wire   [53:0] man_V_10_fu_2005_p2;
wire   [11:0] tmp_375_fu_1991_p1;
wire   [11:0] F2_1_fu_2018_p2;
wire   [0:0] tmp_378_fu_2024_p2;
wire   [11:0] tmp_379_fu_2030_p2;
wire   [11:0] tmp_384_fu_2036_p2;
wire  signed [11:0] sh_amt_1_fu_2042_p3;
wire   [53:0] man_V_11_fu_2011_p3;
wire   [6:0] tmp_1140_fu_2070_p4;
wire  signed [31:0] sh_amt_1_cast_fu_2050_p1;
wire   [53:0] tmp_388_fu_2086_p1;
wire   [53:0] tmp_389_fu_2090_p2;
wire   [31:0] tmp_1139_fu_2060_p1;
wire   [0:0] tmp_386_fu_2054_p2;
wire   [0:0] sel_tmp95_fu_2113_p2;
wire   [0:0] sel_tmp96_fu_2118_p2;
wire   [0:0] sel_tmp100_demorgan_fu_2132_p2;
wire   [0:0] sel_tmp100_fu_2137_p2;
wire   [0:0] tmp_387_fu_2064_p2;
wire   [0:0] sel_tmp101_fu_2143_p2;
wire   [0:0] sel_tmp102_fu_2149_p2;
wire   [0:0] sel_tmp103_fu_2155_p2;
wire   [31:0] p_0163_s_fu_2100_p3;
wire   [31:0] sel_tmp97_fu_2124_p3;
wire   [0:0] sel_tmp109_fu_2169_p2;
wire   [31:0] tmp_1141_fu_2096_p1;
wire   [31:0] sel_tmp104_fu_2161_p3;
wire   [0:0] sel_tmp115_demorgan_fu_2183_p2;
wire   [0:0] icmp12_fu_2080_p2;
wire   [0:0] sel_tmp115_fu_2189_p2;
wire   [0:0] sel_tmp116_fu_2195_p2;
wire   [31:0] tmp_390_fu_2107_p2;
wire   [31:0] sel_tmp110_fu_2175_p3;
wire   [31:0] p_Val2_154_fu_1765_p3;
wire   [31:0] p_Val2_132_fu_2209_p1;
wire   [0:0] tmp_i_fu_2213_p2;
wire   [0:0] exitcond_flatten_fu_2245_p2;
wire   [2:0] i_5_fu_2239_p2;
wire   [5:0] tmp_203_fu_2267_p3;
wire   [3:0] tmp_204_fu_2279_p3;
wire   [6:0] p_shl_cast_fu_2275_p1;
wire   [6:0] p_shl1_cast_fu_2287_p1;
wire   [0:0] exitcond1_fu_2303_p2;
wire   [0:0] not_exitcond_flatten_fu_2297_p2;
wire   [2:0] j_mid_fu_2251_p3;
wire   [0:0] exitcond6_mid_fu_2309_p2;
wire   [0:0] tmp_206_fu_2321_p2;
wire   [2:0] j_2_fu_2315_p2;
wire   [6:0] tmp_205_fu_2291_p2;
wire   [6:0] tmp_455_mid2_cast_fu_2343_p1;
wire   [6:0] tmp_207_fu_2347_p2;
wire   [3:0] k_mid2_fu_2327_p3;
wire   [9:0] tmp_209_cast_fu_2353_p3;
wire   [9:0] tmp_445_cast_fu_2361_p1;
wire   [9:0] tmp_210_fu_2365_p2;
wire   [6:0] indvar_flatten_op_fu_2382_p2;
wire  signed [31:0] tmp_393_fu_2401_p1;
wire  signed [31:0] tmp_394_fu_2406_p1;
wire  signed [31:0] tmp_395_fu_2414_p0;
wire   [31:0] r_fu_2432_p2;
wire   [9:0] tmp_1143_fu_2448_p1;
wire   [9:0] tmp_1144_fu_2460_p1;
wire   [9:0] tmp_1145_fu_2464_p2;
wire   [9:0] tmp_1146_fu_2478_p1;
wire   [9:0] tmp_1147_fu_2482_p2;
wire   [31:0] p_Val2_41_fu_2501_p2;
wire   [31:0] p_Val2_43_fu_2511_p2;
wire   [0:0] tmp_407_fu_2542_p2;
wire   [0:0] tmp_408_fu_2548_p2;
wire   [0:0] tmp_410_fu_2560_p2;
wire   [0:0] tmp120_fu_2572_p2;
wire   [0:0] tmp_409_fu_2554_p2;
wire   [0:0] tmp119_fu_2577_p2;
wire   [0:0] tmp118_fu_2566_p2;
wire   [0:0] tmp_411_fu_2589_p2;
wire   [0:0] tmp_412_fu_2594_p2;
wire   [0:0] tmp121_fu_2598_p2;
wire   [17:0] tmp_1152_fu_2609_p1;
wire   [17:0] tmp_1153_fu_2612_p2;
wire   [17:0] tmp_229_fu_2618_p2;
wire   [17:0] tmp_1154_fu_2633_p1;
wire   [17:0] tmp_1155_fu_2636_p2;
wire   [17:0] tmp_230_fu_2642_p2;
wire  signed [31:0] p_Val2_58_fu_2663_p0;
wire  signed [63:0] OP1_V_10_fu_2660_p1;
wire  signed [31:0] p_Val2_58_fu_2663_p1;
wire  signed [31:0] p_Val2_59_fu_2672_p0;
wire  signed [63:0] OP1_V_11_fu_2669_p1;
wire  signed [31:0] p_Val2_59_fu_2672_p1;
wire   [63:0] p_Val2_58_fu_2663_p2;
wire   [63:0] p_Val2_59_fu_2672_p2;
wire  signed [64:0] tmp_440_fu_2678_p1;
wire  signed [64:0] tmp_441_fu_2682_p1;
wire  signed [31:0] p_Val2_56_fu_2712_p2;
wire  signed [31:0] p_Val2_56_fu_2712_p3;
wire  signed [31:0] p_Val2_56_fu_2712_p4;
wire  signed [31:0] p_Val2_56_fu_2712_p5;
wire  signed [31:0] p_Val2_56_fu_2712_p6;
wire  signed [31:0] p_Val2_61_fu_2749_p2;
wire  signed [31:0] p_Val2_61_fu_2749_p3;
wire  signed [31:0] p_Val2_61_fu_2749_p4;
wire  signed [31:0] p_Val2_61_fu_2749_p5;
wire  signed [31:0] p_Val2_61_fu_2749_p6;
wire   [31:0] p_Val2_56_fu_2712_p8;
wire   [31:0] p_Val2_61_fu_2749_p8;
wire   [17:0] tmp_231_fu_2772_p2;
wire   [17:0] tmp_232_fu_2786_p2;
wire  signed [64:0] p_Val2_60_fu_2817_p1;
wire  signed [31:0] p_Val2_98_fu_2851_p2;
wire  signed [31:0] p_Val2_98_fu_2851_p3;
wire  signed [31:0] p_Val2_98_fu_2851_p4;
wire  signed [31:0] p_Val2_98_fu_2851_p5;
wire  signed [31:0] p_Val2_98_fu_2851_p6;
wire  signed [31:0] p_Val2_99_fu_2888_p2;
wire  signed [31:0] p_Val2_99_fu_2888_p3;
wire  signed [31:0] p_Val2_99_fu_2888_p4;
wire  signed [31:0] p_Val2_99_fu_2888_p5;
wire  signed [31:0] p_Val2_99_fu_2888_p6;
wire   [31:0] p_Val2_98_fu_2851_p8;
wire   [31:0] p_Val2_99_fu_2888_p8;
wire  signed [31:0] tmp_520_cast_fu_2914_p0;
wire  signed [47:0] tmp_6_fu_2911_p1;
wire  signed [31:0] tmp_520_cast_fu_2914_p1;
wire   [31:0] tmp_423_fu_2934_p2;
wire   [31:0] p_Val2_156_fu_2939_p3;
reg   [31:0] p_Result_170_fu_2945_p4;
reg   [31:0] num_zeros_5_fu_2955_p3;
wire   [76:0] tmp_443_fu_2978_p2;
wire   [43:0] tmp_380_fu_2989_p4;
wire   [63:0] p_Result_32_fu_2999_p1;
reg   [63:0] tmp_444_fu_3003_p3;
reg   [32:0] p_Result_33_fu_3021_p4;
reg   [63:0] p_Result_173_fu_3031_p5;
reg   [63:0] tmp_446_fu_3043_p3;
wire   [31:0] tmp_1169_fu_3011_p1;
wire   [31:0] tmp_1170_fu_3051_p1;
wire   [0:0] tmp_445_fu_3015_p2;
wire   [31:0] NZeros_fu_3055_p2;
wire   [31:0] num_zeros_6_fu_3061_p3;
wire  signed [31:0] tmp_521_cast_fu_3090_p0;
wire  signed [47:0] tmp_7_fu_3087_p1;
wire  signed [31:0] tmp_521_cast_fu_3090_p1;
wire   [47:0] tmp_521_cast_fu_3090_p2;
wire   [47:0] p_Val2_53_fu_3096_p2;
wire   [31:0] tmp_417_fu_3111_p2;
wire   [31:0] p_Val2_s_207_fu_3116_p3;
reg   [31:0] p_Result_168_fu_3122_p4;
reg   [31:0] num_zeros_4_fu_3132_p3;
wire   [30:0] msb_idx_5_fu_3153_p3;
wire   [25:0] tmp_1173_fu_3159_p4;
wire   [30:0] tmp_447_fu_3178_p2;
wire   [31:0] tmp32_V_38_fu_3175_p1;
wire   [31:0] tmp_593_cast_fu_3184_p1;
wire   [6:0] tmp_1175_fu_3194_p1;
wire   [96:0] p_Val2_139_cast_fu_3150_p1;
wire   [0:0] tmp_1176_fu_3198_p2;
reg   [96:0] tmp_1178_fu_3210_p4;
wire   [6:0] tmp_1179_fu_3220_p2;
wire   [6:0] tmp_1177_fu_3204_p2;
wire   [6:0] tmp_1181_fu_3234_p3;
wire   [96:0] tmp_1180_fu_3226_p3;
wire   [96:0] tmp_1182_fu_3242_p1;
wire   [96:0] tmp_1183_fu_3246_p2;
wire   [0:0] icmp22_fu_3169_p2;
wire   [31:0] tmp32_V_39_fu_3188_p2;
wire   [31:0] tmp32_V_40_fu_3252_p1;
wire   [0:0] tmp_424_fu_3292_p2;
wire   [7:0] tmp_426_fu_3302_p1;
wire   [7:0] tmp_425_fu_3297_p2;
wire   [7:0] p_Repl2_57_trunc_fu_3306_p2;
wire   [8:0] tmp_427_fu_3312_p3;
wire   [31:0] p_Result_171_fu_3319_p5;
wire   [31:0] f_13_fu_3330_p1;
wire   [0:0] tmp_418_fu_3341_p2;
wire   [7:0] tmp_420_fu_3351_p1;
wire   [7:0] tmp_419_fu_3346_p2;
wire   [7:0] p_Repl2_54_trunc_fu_3355_p2;
wire   [8:0] tmp_421_fu_3361_p3;
wire   [31:0] p_Result_169_fu_3368_p5;
wire   [31:0] f_11_fu_3379_p1;
wire   [0:0] tmp_448_fu_3405_p2;
wire   [7:0] tmp_1185_fu_3410_p1;
wire   [7:0] tmp122_cast_cast_fu_3413_p3;
wire   [7:0] p_Repl2_61_trunc_fu_3421_p2;
wire   [8:0] tmp_449_fu_3427_p3;
wire   [31:0] p_Result_174_fu_3434_p5;
wire   [31:0] f_15_fu_3445_p1;
wire   [63:0] ireg_V_3_fu_3456_p1;
wire   [10:0] exp_tmp_V_4_fu_3472_p4;
wire   [51:0] tmp_1188_fu_3486_p1;
wire   [52:0] tmp_451_fu_3490_p3;
wire   [53:0] p_Result_175_fu_3498_p1;
wire   [53:0] man_V_16_fu_3502_p2;
wire   [62:0] tmp_1186_fu_3460_p1;
wire   [11:0] tmp_450_fu_3482_p1;
wire   [11:0] F2_4_fu_3522_p2;
wire   [11:0] tmp_454_fu_3534_p2;
wire   [11:0] tmp_455_fu_3540_p2;
wire   [6:0] tmp_1190_fu_3564_p4;
wire  signed [31:0] sh_amt_4_cast_fu_3580_p1;
wire   [53:0] tmp_458_fu_3588_p1;
wire   [53:0] tmp_459_fu_3592_p2;
wire   [0:0] sel_tmp28_fu_3613_p2;
wire   [0:0] sel_tmp33_demorgan_fu_3623_p2;
wire   [0:0] sel_tmp33_fu_3627_p2;
wire   [0:0] tmp_457_fu_3583_p2;
wire   [0:0] sel_tmp34_fu_3633_p2;
wire   [0:0] sel_tmp35_fu_3638_p2;
wire   [0:0] sel_tmp48_demorgan_fu_3656_p2;
wire   [0:0] sel_tmp48_fu_3661_p2;
wire   [0:0] sel_tmp49_fu_3667_p2;
wire   [31:0] tmp_460_fu_3608_p2;
wire   [31:0] tmp_1191_fu_3597_p1;
wire   [0:0] sel_tmp42_fu_3650_p2;
wire   [0:0] sel_tmp36_fu_3644_p2;
wire   [31:0] storemerge6_fu_3601_p3;
wire   [0:0] sel_tmp29_fu_3618_p2;
wire   [0:0] or_cond_fu_3680_p2;
wire   [31:0] newSel_fu_3672_p3;
wire   [31:0] newSel18_fu_3686_p3;
wire   [0:0] or_cond5_fu_3693_p2;
wire   [0:0] or_cond6_fu_3707_p2;
wire   [31:0] newSel19_fu_3699_p3;
wire   [31:0] W_V_fu_3713_p3;
wire   [23:0] p_Val2_64_fu_3728_p0;
wire  signed [31:0] p_Val2_64_fu_3728_p1;
wire   [47:0] p_Val2_64_fu_3728_p2;
wire   [15:0] tmp_1199_fu_3744_p1;
wire   [0:0] tmp_i_i5_fu_3747_p2;
wire   [31:0] p_Result_38_fu_3753_p5;
wire   [31:0] p_Val2_104_fu_3764_p3;
wire   [15:0] tmp_1201_fu_3789_p1;
wire   [15:0] ret_V_29_fu_3771_p4;
wire   [0:0] tmp_463_fu_3793_p2;
wire   [15:0] ret_V_30_fu_3799_p2;
wire   [0:0] tmp_1200_fu_3781_p3;
wire   [15:0] p_s_fu_3805_p3;
wire   [31:0] tmp_467_fu_3821_p3;
wire   [31:0] p_Val2_66_fu_3828_p2;
wire  signed [31:0] p_Val2_69_fu_3840_p0;
wire  signed [31:0] p_Val2_69_fu_3840_p1;
wire   [47:0] p_Val2_69_fu_3840_p2;
wire   [15:0] tmp_1202_fu_3859_p1;
wire   [0:0] tmp_i_i6_fu_3862_p2;
wire   [31:0] p_Result_39_fu_3868_p5;
wire   [31:0] p_Val2_105_fu_3879_p3;
wire   [15:0] tmp_1204_fu_3904_p1;
wire   [15:0] ret_V_31_fu_3886_p4;
wire   [0:0] tmp_464_fu_3908_p2;
wire   [15:0] ret_V_32_fu_3914_p2;
wire   [0:0] tmp_1203_fu_3896_p3;
wire   [15:0] p_2_fu_3920_p3;
wire  signed [15:0] p_3_fu_3928_p3;
wire   [31:0] tmp_468_fu_3940_p3;
wire   [18:0] tmp_236_fu_3953_p3;
wire   [16:0] tmp_237_fu_3964_p3;
wire  signed [19:0] p_shl4_cast_fu_3960_p1;
wire  signed [19:0] p_shl5_cast_fu_3971_p1;
wire   [19:0] tmp_238_fu_3975_p2;
wire   [6:0] tmp_1212_fu_3985_p1;
wire   [6:0] tmp_1211_fu_3981_p1;
wire  signed [16:0] c0_cast_fu_3936_p1;
wire   [16:0] tmp_470_fu_3995_p2;
wire   [6:0] tmp_1217_fu_4005_p1;
wire   [6:0] tmp_1216_fu_4001_p1;
wire  signed [16:0] r0_cast_fu_3856_p1;
wire   [16:0] tmp_471_fu_4015_p2;
wire   [19:0] tmp_249_fu_4021_p3;
wire   [17:0] tmp_250_fu_4033_p3;
wire  signed [20:0] p_shl2_cast_fu_4029_p1;
wire  signed [20:0] p_shl3_cast_fu_4041_p1;
wire   [20:0] tmp_251_fu_4045_p2;
wire   [6:0] tmp_1220_fu_4055_p1;
wire   [6:0] tmp_1219_fu_4051_p1;
wire   [6:0] tmp_1223_fu_4069_p1;
wire   [6:0] tmp_1222_fu_4065_p1;
wire  signed [31:0] p_Val2_72_fu_4089_p0;
wire  signed [31:0] p_Val2_72_fu_4089_p1;
wire  signed [47:0] OP2_V_21_cast_fu_4086_p1;
wire   [47:0] p_Val2_72_fu_4089_p2;
wire  signed [31:0] p_Val2_75_fu_4109_p0;
wire  signed [31:0] p_Val2_75_fu_4109_p1;
wire   [47:0] p_Val2_75_fu_4109_p2;
wire   [63:0] ireg_V_2_fu_4125_p1;
wire   [10:0] exp_tmp_V_3_fu_4141_p4;
wire   [51:0] tmp_1163_fu_4155_p1;
wire   [52:0] tmp_430_fu_4159_p3;
wire   [53:0] p_Result_172_fu_4167_p1;
wire   [53:0] man_V_13_fu_4171_p2;
wire   [62:0] tmp_1161_fu_4129_p1;
wire   [11:0] tmp_429_fu_4151_p1;
wire   [11:0] F2_3_fu_4191_p2;
wire   [11:0] tmp_433_fu_4203_p2;
wire   [11:0] tmp_434_fu_4209_p2;
wire   [6:0] tmp_1165_fu_4233_p4;
wire  signed [31:0] sh_amt_3_cast_fu_4249_p1;
wire   [53:0] tmp_437_fu_4257_p1;
wire   [53:0] tmp_438_fu_4261_p2;
wire   [0:0] sel_tmp1_fu_4282_p2;
wire   [0:0] sel_tmp2_fu_4287_p2;
wire   [0:0] sel_tmp6_demorgan_fu_4299_p2;
wire   [0:0] sel_tmp6_fu_4303_p2;
wire   [0:0] tmp_436_fu_4252_p2;
wire   [0:0] sel_tmp7_fu_4309_p2;
wire   [0:0] sel_tmp8_fu_4314_p2;
wire   [0:0] sel_tmp9_fu_4320_p2;
wire   [31:0] storemerge_fu_4270_p3;
wire   [31:0] sel_tmp3_fu_4292_p3;
wire   [0:0] sel_tmp15_fu_4334_p2;
wire   [31:0] tmp_1166_fu_4266_p1;
wire   [31:0] sel_tmp10_fu_4326_p3;
wire   [0:0] sel_tmp21_demorgan_fu_4348_p2;
wire   [0:0] sel_tmp21_fu_4353_p2;
wire   [0:0] sel_tmp22_fu_4359_p2;
wire   [31:0] tmp_439_fu_4277_p2;
wire   [31:0] sel_tmp16_fu_4340_p3;
wire   [31:0] p_Val2_157_fu_4364_p3;
wire   [0:0] tmp_1167_fu_4372_p3;
wire   [31:0] Ang_V_1_fu_4380_p2;
wire   [31:0] p_Val2_57_fu_4386_p3;
wire  signed [32:0] tmp_461_fu_4394_p1;
wire   [35:0] r_V_s_fu_4411_p3;
wire  signed [35:0] mul_fu_4422_p1;
wire   [72:0] mul_fu_4422_p2;
wire   [72:0] neg_mul_fu_4428_p2;
wire   [27:0] tmp_1193_fu_4434_p4;
wire   [27:0] tmp_1194_fu_4448_p4;
wire  signed [35:0] tmp_233_fu_4444_p1;
wire  signed [35:0] tmp_234_fu_4458_p1;
wire   [35:0] tmp_235_fu_4462_p3;
wire   [35:0] neg_ti_fu_4469_p2;
wire   [0:0] icmp32_fu_4512_p2;
wire   [26:0] p_Val2_71_cast_fu_4517_p2;
wire   [26:0] p_Val2_96_Val2_s_fu_4522_p3;
wire   [0:0] tmp_1197_fu_4500_p3;
wire   [27:0] p_Val2_62_fu_4507_p2;
wire   [27:0] p_Val2_96_Val2_1_fu_4529_p1;
wire  signed [27:0] p_Val2_63_fu_4533_p3;
wire   [15:0] tmp_1205_fu_4545_p1;
wire  signed [31:0] p_Val2_150_cast_fu_4541_p1;
wire   [0:0] tmp_i_i7_fu_4549_p2;
wire   [31:0] p_Result_40_fu_4555_p5;
wire   [31:0] p_Val2_106_fu_4567_p3;
wire   [15:0] tmp_1207_fu_4593_p1;
wire   [15:0] ret_V_33_fu_4575_p4;
wire   [0:0] tmp_465_fu_4597_p2;
wire   [15:0] ret_V_34_fu_4603_p2;
wire   [0:0] tmp_1206_fu_4585_p3;
wire   [15:0] p_7_fu_4609_p3;
wire  signed [15:0] p_9_fu_4617_p3;
wire  signed [16:0] o0_cast_fu_4625_p1;
wire   [16:0] tmp_466_fu_4629_p2;
wire   [13:0] tmp_1209_fu_4639_p4;
wire   [31:0] tmp_469_fu_4655_p3;
wire   [9:0] tmp_242_fu_4680_p2;
wire   [9:0] tmp_1208_fu_4635_p1;
wire   [0:0] icmp35_fu_4649_p2;
wire   [9:0] tmp_1214_fu_4691_p2;
wire   [9:0] tmp_247_fu_4712_p2;
wire  signed [31:0] p_Val2_78_fu_4733_p0;
wire  signed [31:0] p_Val2_78_fu_4733_p1;
wire   [47:0] p_Val2_78_fu_4733_p2;
wire  signed [31:0] p_Val2_81_fu_4753_p0;
wire  signed [31:0] p_Val2_81_fu_4753_p1;
wire   [47:0] p_Val2_81_fu_4753_p2;
wire   [9:0] tmp_243_fu_4769_p2;
wire   [9:0] tmp_248_fu_4778_p2;
wire   [9:0] tmp_254_cast_fu_4787_p3;
wire   [9:0] tmp_255_fu_4794_p2;
wire   [9:0] tmp_256_fu_4804_p2;
wire   [9:0] tmp_259_cast_fu_4814_p3;
wire   [9:0] tmp_260_fu_4821_p2;
wire   [9:0] tmp_261_fu_4831_p2;
wire  signed [31:0] p_Val2_84_fu_4856_p0;
wire  signed [31:0] p_Val2_84_fu_4856_p1;
wire   [47:0] p_Val2_84_fu_4856_p2;
wire  signed [31:0] p_Val2_87_fu_4875_p0;
wire  signed [31:0] p_Val2_87_fu_4875_p1;
wire   [47:0] p_Val2_87_fu_4875_p2;
wire   [31:0] p_Val2_83_fu_4849_p2;
wire   [31:0] p_Val2_80_fu_4845_p2;
wire   [31:0] p_Val2_89_fu_4908_p2;
wire   [31:0] p_Val2_86_fu_4904_p2;
wire   [1:0] tmp_1148_fu_4956_p1;
wire   [3:0] tmp_400_fu_4960_p3;
wire   [3:0] tmp_504_cast_fu_4968_p1;
wire   [0:0] exitcond_flatten2_fu_4996_p2;
wire   [2:0] i_6_mid1_fu_5010_p2;
wire   [2:0] i_s_fu_5016_p2;
wire   [2:0] tmp_457_mid2_v_fu_5022_p3;
wire   [5:0] tmp_218_fu_5030_p3;
wire   [3:0] tmp_219_fu_5042_p3;
wire   [6:0] p_shl6_cast_fu_5038_p1;
wire   [6:0] p_shl7_cast_fu_5050_p1;
wire   [1:0] tmp_1149_fu_5060_p1;
wire   [3:0] tmp_458_mid1_fu_5064_p3;
wire   [2:0] j_4_fu_4978_p2;
wire   [0:0] exitcond2_fu_5094_p2;
wire   [0:0] not_exitcond_flatten_2_fu_5088_p2;
wire   [2:0] j9_mid_fu_5002_p3;
wire   [0:0] exitcond1_mid_fu_5100_p2;
wire   [0:0] tmp_222_fu_5120_p2;
wire   [2:0] j_4_dup_fu_5114_p2;
wire   [3:0] tmp_458_mid2_fu_5072_p3;
wire   [3:0] tmp_504_cast_mid1_fu_5134_p1;
wire   [3:0] tmp_401_fu_4972_p2;
wire   [3:0] tmp_469_mid1_fu_5138_p2;
wire   [3:0] tmp_223_fu_5144_p3;
wire   [3:0] tmp_224_fu_5152_p3;
wire   [2:0] j_4_mid1_fu_5168_p2;
wire   [2:0] tmp_471_mid_fu_5080_p3;
wire   [2:0] tmp_471_mid2_fu_5174_p3;
wire   [6:0] tmp_471_mid2_cast_fu_5182_p1;
wire   [6:0] tmp_220_fu_5054_p2;
wire   [6:0] tmp_225_fu_5186_p2;
wire   [3:0] k5_mid2_fu_5126_p3;
wire   [6:0] tmp_470_mid2_fu_5160_p3;
wire   [6:0] k5_cast_fu_5208_p1;
wire   [9:0] tmp_458_cast_fu_5218_p1;
wire   [9:0] tmp_227_cast_fu_5192_p3;
wire   [9:0] tmp_228_fu_5222_p2;
wire   [6:0] indvar_flatten20_op_fu_5239_p2;
wire  signed [31:0] r_V_7_fu_5277_p0;
wire  signed [63:0] OP1_V_12_fu_5274_p1;
wire  signed [31:0] r_V_7_fu_5277_p1;
wire   [63:0] r_V_7_fu_5277_p2;
wire   [31:0] tmp_1151_fu_5301_p1;
wire   [31:0] ret_V_fu_5283_p4;
wire   [0:0] tmp_415_fu_5305_p2;
wire   [31:0] ret_V_6_fu_5311_p2;
wire   [0:0] tmp_1150_fu_5293_p3;
wire   [31:0] p_4_fu_5317_p3;
wire   [31:0] p_0_fu_5325_p3;
wire   [30:0] thresh_V_fu_5706_p2;
wire   [0:0] tmp_i5_fu_5363_p2;
wire  signed [31:0] r_V_8_fu_5379_p0;
wire  signed [63:0] OP1_V_13_fu_5376_p1;
wire  signed [31:0] r_V_8_fu_5379_p1;
wire   [63:0] r_V_8_fu_5379_p2;
wire   [31:0] tmp_1226_fu_5403_p1;
wire   [31:0] ret_V_7_fu_5385_p4;
wire   [0:0] tmp_475_fu_5407_p2;
wire   [31:0] ret_V_8_fu_5413_p2;
wire   [0:0] tmp_1225_fu_5395_p3;
wire   [31:0] p_6_fu_5419_p3;
wire   [31:0] p_5_fu_5427_p3;
wire   [63:0] ireg_V_4_fu_5447_p1;
wire   [10:0] exp_tmp_V_2_fu_5463_p4;
wire   [51:0] tmp_1229_fu_5477_p1;
wire   [52:0] tmp_477_fu_5481_p3;
wire   [53:0] p_Result_176_fu_5489_p1;
wire   [0:0] isneg_4_fu_5455_p3;
wire   [53:0] man_V_19_fu_5493_p2;
wire   [62:0] tmp_1227_fu_5451_p1;
wire   [11:0] tmp_476_fu_5473_p1;
wire   [11:0] F2_2_fu_5513_p2;
wire   [11:0] tmp_480_fu_5525_p2;
wire   [11:0] tmp_481_fu_5531_p2;
wire  signed [11:0] sh_amt_2_fu_5537_p3;
wire   [53:0] man_V_20_fu_5499_p3;
wire   [6:0] tmp_1232_fu_5559_p4;
wire   [31:0] tmp_1231_fu_5555_p1;
wire  signed [31:0] sh_amt_2_cast_fu_5545_p1;
wire   [53:0] tmp_484_fu_5595_p1;
wire   [53:0] tmp_485_fu_5599_p2;
wire   [16:0] tmp_546_cast_fu_5634_p1;
wire  signed [31:0] r_V_9_fu_5647_p0;
wire  signed [31:0] r_V_9_fu_5647_p1;
wire   [63:0] r_V_9_fu_5647_p2;
wire   [31:0] tmp_1235_fu_5660_p1;
wire   [7:0] tmp_381_fu_5670_p4;
wire   [0:0] tmp_489_fu_5664_p2;
wire   [7:0] tmp_382_fu_5680_p2;
wire   [0:0] tmp_1234_fu_5652_p3;
wire   [7:0] tmp_383_fu_5686_p3;
wire   [15:0] thresh_V_fu_5706_p0;
wire   [14:0] thresh_V_fu_5706_p1;
reg    grp_fu_1091_ce;
wire    ap_CS_fsm_state124;
reg   [66:0] ap_NS_fsm;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
wire   [47:0] p_Val2_64_fu_3728_p00;
wire   [30:0] thresh_V_fu_5706_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 67'd1;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 grp_atan2_cordic_float_s_fu_1044_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1055_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_1070_ap_start_reg = 1'b0;
end

calcOrientationHi6jw #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1685_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1685_address0),
    .ce0(mask_table1685_ce0),
    .q0(mask_table1685_q0)
);

calcOrientationHi7jG #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
one_half_table2681_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_half_table2681_address0),
    .ce0(one_half_table2681_ce0),
    .q0(one_half_table2681_q0)
);

calcSIFTDescriptobml #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
hist_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist_V_address0),
    .ce0(hist_V_ce0),
    .we0(hist_V_we0),
    .d0(hist_V_d0),
    .q0(hist_V_q0),
    .address1(hist_V_address1),
    .ce1(hist_V_ce1),
    .we1(hist_V_we1),
    .d1(hist_V_d1),
    .q1(hist_V_q1)
);

calcSIFTDescriptobnm #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
desc_buf_val_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(desc_buf_val_V_address0),
    .ce0(desc_buf_val_V_ce0),
    .we0(desc_buf_val_V_we0),
    .d0(hist_V_q1),
    .q0(desc_buf_val_V_q0),
    .address1(desc_buf_val_V_address1),
    .ce1(desc_buf_val_V_ce1),
    .we1(desc_buf_val_V_we1),
    .d1(desc_buf_val_V_d1),
    .q1(desc_buf_val_V_q1)
);

atan2_cordic_float_s grp_atan2_cordic_float_s_fu_1044(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan2_cordic_float_s_fu_1044_ap_start),
    .ap_done(grp_atan2_cordic_float_s_fu_1044_ap_done),
    .ap_idle(grp_atan2_cordic_float_s_fu_1044_ap_idle),
    .ap_ready(grp_atan2_cordic_float_s_fu_1044_ap_ready),
    .y_in(grp_atan2_cordic_float_s_fu_1044_y_in),
    .x_in(x_assign_67_reg_6367),
    .ap_return(grp_atan2_cordic_float_s_fu_1044_ap_return)
);

sqrt_fixed_32_16_s grp_sqrt_fixed_32_16_s_fu_1050(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V(this_assign_s_reg_6327),
    .ap_return(grp_sqrt_fixed_32_16_s_fu_1050_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1055(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_1055_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1055_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1055_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1055_ap_ready),
    .t_in(reg_1135),
    .do_cos(grp_sin_or_cos_float_s_fu_1055_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_1055_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_1070(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_1070_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_1070_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_1070_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_1070_ap_ready),
    .t_in(reg_1135),
    .do_cos(grp_sin_or_cos_float_s_fu_1070_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_1070_ap_return)
);

sqrt_fixed_32_32_s grp_sqrt_fixed_32_32_s_fu_1085(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V(grp_sqrt_fixed_32_32_s_fu_1085_x_V),
    .ap_return(grp_sqrt_fixed_32_32_s_fu_1085_ap_return),
    .ap_ce(grp_sqrt_fixed_32_32_s_fu_1085_ap_ce)
);

SIFT2_Core_fmul_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fmul_3dEe_U1005(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1091_p0),
    .din1(grp_fu_1091_p1),
    .ce(grp_fu_1091_ce),
    .dout(grp_fu_1091_p2)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U1006(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1101_p0),
    .din1(grp_fu_1101_p1),
    .ce(1'b1),
    .dout(grp_fu_1101_p2)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U1007(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_i1_reg_5815),
    .din1(hist_width_reg_5803),
    .ce(1'b1),
    .dout(grp_fu_1106_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U1008(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1112_p0),
    .ce(1'b1),
    .dout(grp_fu_1112_p1)
);

SIFT2_Core_sitofpeOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_sitofpeOg_U1009(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(nrm_1_reg_987),
    .ce(1'b1),
    .dout(grp_fu_1115_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U1010(
    .din0(grp_fu_1119_p0),
    .dout(grp_fu_1119_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U1011(
    .din0(grp_fu_1122_p0),
    .dout(grp_fu_1122_p1)
);

SIFT2_Core_fsqrt_bom #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fsqrt_bom_U1012(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_69_reg_6802),
    .ce(1'b1),
    .dout(grp_fu_1125_p2)
);

SIFT2_Core_fexp_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fexp_3jbC_U1013(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_68_reg_6382),
    .ce(1'b1),
    .dout(grp_fu_1130_p2)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U1014(
    .din0(img_0_val_V_q0),
    .din1(p_Val2_56_fu_2712_p2),
    .din2(p_Val2_56_fu_2712_p3),
    .din3(p_Val2_56_fu_2712_p4),
    .din4(p_Val2_56_fu_2712_p5),
    .din5(p_Val2_56_fu_2712_p6),
    .din6(tmp_1142_reg_5999),
    .dout(p_Val2_56_fu_2712_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U1015(
    .din0(img_0_val_V_q1),
    .din1(p_Val2_61_fu_2749_p2),
    .din2(p_Val2_61_fu_2749_p3),
    .din3(p_Val2_61_fu_2749_p4),
    .din4(p_Val2_61_fu_2749_p5),
    .din5(p_Val2_61_fu_2749_p6),
    .din6(tmp_1142_reg_5999),
    .dout(p_Val2_61_fu_2749_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U1016(
    .din0(img_0_val_V_q0),
    .din1(p_Val2_98_fu_2851_p2),
    .din2(p_Val2_98_fu_2851_p3),
    .din3(p_Val2_98_fu_2851_p4),
    .din4(p_Val2_98_fu_2851_p5),
    .din5(p_Val2_98_fu_2851_p6),
    .din6(tmp_1142_reg_5999),
    .dout(p_Val2_98_fu_2851_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U1017(
    .din0(img_0_val_V_q1),
    .din1(p_Val2_99_fu_2888_p2),
    .din2(p_Val2_99_fu_2888_p3),
    .din3(p_Val2_99_fu_2888_p4),
    .din4(p_Val2_99_fu_2888_p5),
    .din5(p_Val2_99_fu_2888_p6),
    .din6(tmp_1142_reg_5999),
    .dout(p_Val2_99_fu_2888_p8)
);

SIFT2_Core_mul_mubpm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
SIFT2_Core_mul_mubpm_U1018(
    .din0(thresh_V_fu_5706_p0),
    .din1(thresh_V_fu_5706_p1),
    .dout(thresh_V_fu_5706_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state28) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_397_fu_2417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state28)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state28);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end else if (((tmp_397_fu_2417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp1_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state87) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state87) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state87);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state90) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state89)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state90)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state90);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state89)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state99) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state98)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state99)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state99);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state98)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp5_exit_iter0_state121) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state120)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state121)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state121);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if ((1'b1 == ap_CS_fsm_state120)) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan2_cordic_float_s_fu_1044_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op657_call_state35_state34 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
            grp_atan2_cordic_float_s_fu_1044_ap_start_reg <= 1'b1;
        end else if ((grp_atan2_cordic_float_s_fu_1044_ap_ready == 1'b1)) begin
            grp_atan2_cordic_float_s_fu_1044_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1055_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_sin_or_cos_float_s_fu_1055_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1055_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1055_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_1070_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_sin_or_cos_float_s_fu_1070_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_1070_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_1070_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_5617_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        i10_reg_1033 <= i_1_fu_5623_p2;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        i10_reg_1033 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        i7_reg_976 <= 8'd0;
    end else if (((exitcond7_fu_5257_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i7_reg_976 <= i_8_fu_5263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_5346_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        i8_reg_999 <= i_9_fu_5352_p2;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        i8_reg_999 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        i9_reg_920 <= 3'd0;
    end else if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i9_reg_920 <= i9_mid2_fu_5106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        i_op_assign_4_reg_890 <= i_7_fu_4950_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        i_op_assign_4_reg_890 <= i_11_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_op_assign_reg_900 <= j_5_reg_6077;
    end else if (((tmp_397_fu_2417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        i_op_assign_reg_900 <= i_11_reg_5983;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        i_reg_846 <= tmp_446_mid2_v_fu_2259_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_reg_846 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        indvar_flatten1_reg_835 <= indvar_flatten_next1_fu_2233_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        indvar_flatten1_reg_835 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        indvar_flatten2_reg_909 <= 8'd0;
    end else if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten2_reg_909 <= indvar_flatten_next3_fu_4990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        indvar_flatten3_reg_931 <= 7'd0;
    end else if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten3_reg_931 <= indvar_flatten_next2_fu_5245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        indvar_flatten_reg_857 <= indvar_flatten_next_fu_2388_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        indvar_flatten_reg_857 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        j9_reg_942 <= 3'd0;
    end else if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j9_reg_942 <= j9_mid2_fu_5200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        j_reg_868 <= tmp_455_mid2_fu_2335_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        j_reg_868 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        k5_reg_953 <= 4'd0;
    end else if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        k5_reg_953 <= k_5_fu_5233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        k_reg_879 <= k_4_fu_2376_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        k_reg_879 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_reg_6774_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        nrm_1_reg_987 <= nrm_2_fu_5435_p2;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        nrm_1_reg_987 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_479_fu_5519_p2 == 1'd0) & (tmp_482_fu_5549_p2 == 1'd0) & (tmp_478_fu_5507_p2 == 1'd0) & (icmp38_fu_5569_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118))) begin
        p_8_reg_1010 <= tmp_486_fu_5575_p2;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        p_8_reg_1010 <= tmp_1233_reg_6837;
    end else if (((tmp_483_fu_5581_p2 == 1'd0) & (tmp_482_fu_5549_p2 == 1'd0) & (tmp_478_fu_5507_p2 == 1'd0) & (tmp_479_fu_5519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118))) begin
        p_8_reg_1010 <= p_0211_s_fu_5587_p3;
    end else if (((tmp_478_fu_5507_p2 == 1'd0) & (tmp_482_fu_5549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118))) begin
        p_8_reg_1010 <= tmp_1230_fu_5609_p1;
    end else if ((((tmp_472_fu_5441_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)) | ((tmp_478_fu_5507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118)) | ((icmp38_fu_5569_p2 == 1'd0) & (tmp_479_fu_5519_p2 == 1'd0) & (tmp_482_fu_5549_p2 == 1'd0) & (tmp_478_fu_5507_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state118)))) begin
        p_8_reg_1010 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        xf_V_1_reg_964 <= 32'd0;
    end else if (((exitcond7_reg_6744_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        xf_V_1_reg_964 <= nrm_fu_5333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        OP2_V_10_reg_6847 <= OP2_V_10_fu_5613_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        OP2_V_22_cast_reg_6633 <= OP2_V_22_cast_fu_4730_p1;
        hist_V_addr_10_reg_6673 <= tmp_260_cast_fu_4826_p1;
        hist_V_addr_11_reg_6678 <= tmp_261_cast_fu_4836_p1;
        hist_V_addr_5_reg_6651 <= tmp_243_cast_fu_4773_p1;
        hist_V_addr_7_reg_6657 <= tmp_248_cast_fu_4782_p1;
        hist_V_addr_8_reg_6663 <= tmp_255_cast_fu_4799_p1;
        hist_V_addr_9_reg_6668 <= tmp_256_cast_fu_4809_p1;
        p_Val2_74_reg_6628 <= p_Val2_74_fu_4723_p2;
        p_Val2_79_reg_6639 <= {{p_Val2_78_fu_4733_p2[47:16]}};
        p_Val2_82_reg_6645 <= {{p_Val2_81_fu_4753_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (or_cond3_reg_6102_pp1_iter1_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        agg_result_V_i_reg_6392 <= grp_sqrt_fixed_32_16_s_fu_1050_ap_return;
        icmp25_reg_6437 <= icmp25_fu_3574_p2;
        isneg_3_reg_6397 <= ireg_V_3_fu_3456_p1[32'd63];
        man_V_17_reg_6402 <= man_V_17_fu_3508_p3;
        sh_amt_4_reg_6419 <= sh_amt_4_fu_3546_p3;
        tmp_1189_reg_6431 <= tmp_1189_fu_3560_p1;
        tmp_452_reg_6407 <= tmp_452_fu_3516_p2;
        tmp_453_reg_6413 <= tmp_453_fu_3528_p2;
        tmp_456_reg_6425 <= tmp_456_fu_3554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_402_fu_2496_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c_reg_6068 <= c_fu_2521_p2;
        p_Val2_42_reg_6056 <= p_Val2_42_fu_2506_p2;
        p_Val2_44_reg_6062 <= p_Val2_44_fu_2516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        cos_t_V_reg_5936 <= cos_t_V_fu_1983_p3;
        radius_reg_5948 <= radius_fu_2219_p3;
        sin_t_V_reg_5942 <= sin_t_V_fu_2201_p3;
        tmp_198_cast_reg_5931[16 : 7] <= tmp_198_cast_fu_1622_p3[16 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_5346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        desc_buf_val_V_addr_1_reg_6783 <= tmp_474_fu_5358_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_reg_6744 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        desc_buf_val_V_load_reg_6758 <= desc_buf_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond7_reg_6744 <= exitcond7_fu_5257_p2;
        exitcond7_reg_6744_pp3_iter1_reg <= exitcond7_reg_6744;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        exitcond9_reg_6774 <= exitcond9_fu_5346_p2;
        exitcond9_reg_6774_pp4_iter1_reg <= exitcond9_reg_6774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        exitcond_flatten3_reg_6705 <= exitcond_flatten3_fu_4984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        exitcond_reg_6852 <= exitcond_fu_5617_p2;
        exitcond_reg_6852_pp5_iter1_reg <= exitcond_reg_6852;
        tmp_262_reg_6861_pp5_iter1_reg <= tmp_262_reg_6861;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        exp_tmp_V_1_reg_5900 <= {{ireg_V_1_fu_1582_p1[62:52]}};
        exp_tmp_V_reg_5878 <= {{ireg_V_fu_1546_p1[62:52]}};
        isneg_1_reg_5894 <= ireg_V_1_fu_1582_p1[32'd63];
        isneg_reg_5872 <= ireg_V_fu_1546_p1[32'd63];
        tmp_1132_reg_5883 <= tmp_1132_fu_1572_p1;
        tmp_1138_reg_5905 <= tmp_1138_fu_1608_p1;
        tmp_366_reg_5888 <= tmp_366_fu_1576_p2;
        tmp_377_reg_5910 <= tmp_377_fu_1612_p2;
        x_assign_66_reg_5867 <= x_assign_66_fu_1538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        hist_V_addr_4_reg_6605 <= tmp_242_cast_fu_4686_p1;
        hist_V_addr_6_reg_6623 <= tmp_247_cast_fu_4718_p1;
        p_Val2_68_reg_6589 <= p_Val2_68_fu_4663_p2;
        tmp_1210_reg_6594 <= tmp_1210_fu_4669_p1;
        tmp_1215_reg_6610 <= tmp_1215_fu_4697_p3;
        tmp_241_cast_reg_6600[9 : 3] <= tmp_241_cast_fu_4673_p3[9 : 3];
        tmp_246_cast_reg_6618[9 : 3] <= tmp_246_cast_fu_4705_p3[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        hist_width_reg_5803 <= hist_width_fu_1392_p3;
        tmp_i_i_i1_reg_5815 <= grp_sin_or_cos_float_s_fu_1070_ap_return;
        tmp_i_i_i_reg_5810 <= grp_sin_or_cos_float_s_fu_1055_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_11_reg_5983 <= i_11_fu_2396_p2;
        tmp_1142_reg_5999 <= tmp_1142_fu_2411_p1;
        tmp_393_reg_5989 <= tmp_393_fu_2401_p2;
        tmp_394_reg_5994 <= tmp_394_fu_2406_p2;
        tmp_395_reg_6007 <= tmp_395_fu_2414_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (or_cond3_reg_6102_pp1_iter5_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        icmp15_reg_6552 <= icmp15_fu_4243_p2;
        isneg_2_reg_6512 <= ireg_V_2_fu_4125_p1[32'd63];
        man_V_14_reg_6517 <= man_V_14_fu_4177_p3;
        sh_amt_3_reg_6534 <= sh_amt_3_fu_4215_p3;
        tmp_1164_reg_6546 <= tmp_1164_fu_4229_p1;
        tmp_431_reg_6522 <= tmp_431_fu_4185_p2;
        tmp_432_reg_6528 <= tmp_432_fu_4197_p2;
        tmp_435_reg_6540 <= tmp_435_fu_4223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        is_neg_3_reg_5723 <= is_neg_3_fu_1167_p1[32'd31];
        tmp32_V_27_reg_5728 <= tmp32_V_27_fu_1207_p2;
        tmp_1129_reg_5733 <= tmp_1129_fu_1213_p1;
        tmp_358_reg_5718 <= tmp_358_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        is_neg_4_reg_6285 <= p_Val2_52_fu_2905_p2[32'd31];
        msb_idx_reg_6312 <= msb_idx_fu_3069_p2;
        p_Val2_139_reg_6306 <= p_Val2_139_fu_2983_p3;
        p_Val2_52_reg_6268 <= p_Val2_52_fu_2905_p2;
        tmp_1171_reg_6317 <= tmp_1171_fu_3075_p1;
        tmp_1172_reg_6322 <= msb_idx_fu_3069_p2[32'd31];
        tmp_416_reg_6280 <= tmp_416_fu_2920_p2;
        tmp_442_reg_6301 <= tmp_442_fu_2973_p2;
        tmp_520_cast_reg_6275 <= tmp_520_cast_fu_2914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        is_neg_5_reg_6249 <= p_Val2_49_fu_2766_p2[32'd31];
        is_neg_6_reg_6262 <= p_Val2_60_fu_2817_p2[32'd76];
        p_Val2_49_reg_6177 <= p_Val2_49_fu_2766_p2;
        p_Val2_60_reg_6255 <= p_Val2_60_fu_2817_p2;
        tmp_422_reg_6244 <= tmp_422_fu_2800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        is_neg_reg_5768 <= sigma_V[32'd31];
        tmp32_V_23_reg_5773 <= tmp32_V_23_fu_1326_p2;
        tmp_1121_reg_5778 <= tmp_1121_fu_1332_p1;
        tmp_reg_5763 <= tmp_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_402_fu_2496_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_5_reg_6077 <= j_5_fu_2526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_402_reg_6052 == 1'd0) & (or_cond_206_fu_2583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_cond3_reg_6102 <= or_cond3_fu_2604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_cond3_reg_6102_pp1_iter1_reg <= or_cond3_reg_6102;
        or_cond3_reg_6102_pp1_iter2_reg <= or_cond3_reg_6102_pp1_iter1_reg;
        or_cond3_reg_6102_pp1_iter3_reg <= or_cond3_reg_6102_pp1_iter2_reg;
        or_cond3_reg_6102_pp1_iter4_reg <= or_cond3_reg_6102_pp1_iter3_reg;
        or_cond3_reg_6102_pp1_iter5_reg <= or_cond3_reg_6102_pp1_iter4_reg;
        or_cond3_reg_6102_pp1_iter6_reg <= or_cond3_reg_6102_pp1_iter5_reg;
        or_cond_206_reg_6098_pp1_iter1_reg <= or_cond_206_reg_6098;
        or_cond_206_reg_6098_pp1_iter2_reg <= or_cond_206_reg_6098_pp1_iter1_reg;
        or_cond_206_reg_6098_pp1_iter3_reg <= or_cond_206_reg_6098_pp1_iter2_reg;
        or_cond_206_reg_6098_pp1_iter4_reg <= or_cond_206_reg_6098_pp1_iter3_reg;
        or_cond_206_reg_6098_pp1_iter5_reg <= or_cond_206_reg_6098_pp1_iter4_reg;
        or_cond_206_reg_6098_pp1_iter6_reg <= or_cond_206_reg_6098_pp1_iter5_reg;
        p_Val2_45_reg_6082_pp1_iter1_reg <= p_Val2_45_reg_6082;
        p_Val2_46_reg_6090_pp1_iter1_reg <= p_Val2_46_reg_6090;
        tmp_1213_reg_6468_pp1_iter3_reg <= tmp_1213_reg_6468;
        tmp_1213_reg_6468_pp1_iter4_reg <= tmp_1213_reg_6468_pp1_iter3_reg;
        tmp_1213_reg_6468_pp1_iter5_reg <= tmp_1213_reg_6468_pp1_iter4_reg;
        tmp_1213_reg_6468_pp1_iter6_reg <= tmp_1213_reg_6468_pp1_iter5_reg;
        tmp_1218_reg_6473_pp1_iter3_reg <= tmp_1218_reg_6473;
        tmp_1218_reg_6473_pp1_iter4_reg <= tmp_1218_reg_6473_pp1_iter3_reg;
        tmp_1218_reg_6473_pp1_iter5_reg <= tmp_1218_reg_6473_pp1_iter4_reg;
        tmp_1218_reg_6473_pp1_iter6_reg <= tmp_1218_reg_6473_pp1_iter5_reg;
        tmp_1221_reg_6478_pp1_iter3_reg <= tmp_1221_reg_6478;
        tmp_1221_reg_6478_pp1_iter4_reg <= tmp_1221_reg_6478_pp1_iter3_reg;
        tmp_1221_reg_6478_pp1_iter5_reg <= tmp_1221_reg_6478_pp1_iter4_reg;
        tmp_1221_reg_6478_pp1_iter6_reg <= tmp_1221_reg_6478_pp1_iter5_reg;
        tmp_1224_reg_6483_pp1_iter3_reg <= tmp_1224_reg_6483;
        tmp_1224_reg_6483_pp1_iter4_reg <= tmp_1224_reg_6483_pp1_iter3_reg;
        tmp_1224_reg_6483_pp1_iter5_reg <= tmp_1224_reg_6483_pp1_iter4_reg;
        tmp_1224_reg_6483_pp1_iter6_reg <= tmp_1224_reg_6483_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_402_reg_6052 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_cond_206_reg_6098 <= or_cond_206_fu_2583_p2;
        p_Val2_45_reg_6082 <= p_Val2_45_fu_2532_p2;
        p_Val2_46_reg_6090 <= p_Val2_46_fu_2537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_03_i5_reg_5758 <= p_03_i5_fu_1273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (or_cond3_reg_6102_pp1_iter1_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        p_1_reg_6448 <= p_1_fu_3813_p3;
        p_Val2_65_reg_6442 <= {{p_Val2_64_fu_3728_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_5763 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Result_160_reg_5793 <= p_Result_160_fu_1377_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_358_reg_5718 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Result_165_reg_5748 <= p_Result_165_fu_1258_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_358_reg_5718 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Result_21_reg_5743 <= {{tmp32_V_44_fu_1217_p1[30:23]}};
        tmp32_V_44_reg_5738 <= tmp32_V_44_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_416_reg_6280 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        p_Result_26_reg_6362 <= {{tmp32_V_45_fu_3278_p1[30:23]}};
        tmp32_V_45_reg_6357 <= tmp32_V_45_fu_3278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_422_reg_6244 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        p_Result_29_reg_6352 <= {{tmp32_V_46_fu_3264_p1[30:23]}};
        tmp32_V_46_reg_6347 <= tmp32_V_46_fu_3264_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_442_reg_6301 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage7_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        p_Result_35_reg_6377 <= {{tmp32_V_47_fu_3391_p1[30:23]}};
        tmp32_V_47_reg_6372 <= tmp32_V_47_fu_3391_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_5763 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Result_s_reg_5788 <= {{tmp32_V_fu_1336_p1[30:23]}};
        tmp32_V_reg_5783 <= tmp32_V_fu_1336_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_397_fu_2417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        p_Val2_40_reg_6021 <= p_Val2_40_fu_2427_p2;
        p_Val2_s_reg_6016 <= p_Val2_s_fu_2422_p2;
        tmp_212_cast_reg_6036[17 : 8] <= tmp_212_cast_fu_2452_p3[17 : 8];
        tmp_214_cast_reg_6042[17 : 8] <= tmp_214_cast_fu_2470_p3[17 : 8];
        tmp_216_cast_reg_6047[17 : 8] <= tmp_216_cast_fu_2488_p3[17 : 8];
        tmp_398_reg_6026 <= tmp_398_fu_2437_p2;
        tmp_399_reg_6031 <= tmp_399_fu_2443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (or_cond3_reg_6102_pp1_iter1_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        p_Val2_67_reg_6463 <= p_Val2_67_fu_3948_p2;
        tmp_1213_reg_6468 <= tmp_1213_fu_3989_p2;
        tmp_1218_reg_6473 <= tmp_1218_fu_4009_p2;
        tmp_1221_reg_6478 <= tmp_1221_fu_4059_p2;
        tmp_1224_reg_6483 <= tmp_1224_fu_4073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_cond3_reg_6102_pp1_iter1_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_70_reg_6456 <= {{p_Val2_69_fu_3840_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_70_reg_6456_pp1_iter3_reg <= p_Val2_70_reg_6456;
        p_Val2_70_reg_6456_pp1_iter4_reg <= p_Val2_70_reg_6456_pp1_iter3_reg;
        p_Val2_70_reg_6456_pp1_iter5_reg <= p_Val2_70_reg_6456_pp1_iter4_reg;
        p_Val2_70_reg_6456_pp1_iter6_reg <= p_Val2_70_reg_6456_pp1_iter5_reg;
        tmp_402_reg_6052 <= tmp_402_fu_2496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (or_cond3_reg_6102_pp1_iter2_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        p_Val2_71_reg_6488 <= p_Val2_71_fu_4079_p2;
        p_Val2_73_reg_6493 <= {{p_Val2_72_fu_4089_p2[47:16]}};
        p_Val2_76_reg_6500 <= {{p_Val2_75_fu_4109_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        p_Val2_71_reg_6488_pp1_iter3_reg <= p_Val2_71_reg_6488;
        p_Val2_71_reg_6488_pp1_iter4_reg <= p_Val2_71_reg_6488_pp1_iter3_reg;
        p_Val2_71_reg_6488_pp1_iter5_reg <= p_Val2_71_reg_6488_pp1_iter4_reg;
        p_Val2_71_reg_6488_pp1_iter6_reg <= p_Val2_71_reg_6488_pp1_iter5_reg;
        p_Val2_73_reg_6493_pp1_iter3_reg <= p_Val2_73_reg_6493;
        p_Val2_73_reg_6493_pp1_iter4_reg <= p_Val2_73_reg_6493_pp1_iter3_reg;
        p_Val2_73_reg_6493_pp1_iter5_reg <= p_Val2_73_reg_6493_pp1_iter4_reg;
        p_Val2_73_reg_6493_pp1_iter6_reg <= p_Val2_73_reg_6493_pp1_iter5_reg;
        p_Val2_76_reg_6500_pp1_iter3_reg <= p_Val2_76_reg_6500;
        p_Val2_76_reg_6500_pp1_iter4_reg <= p_Val2_76_reg_6500_pp1_iter3_reg;
        p_Val2_76_reg_6500_pp1_iter5_reg <= p_Val2_76_reg_6500_pp1_iter4_reg;
        p_Val2_76_reg_6500_pp1_iter6_reg <= p_Val2_76_reg_6500_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        p_Val2_77_reg_6683 <= p_Val2_77_fu_4841_p2;
        p_Val2_85_reg_6688 <= {{p_Val2_84_fu_4856_p2[47:16]}};
        p_Val2_88_reg_6694 <= {{p_Val2_87_fu_4875_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (or_cond3_reg_6102_pp1_iter5_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        r_V_6_reg_6557 <= r_V_6_fu_4398_p2;
        tmp_1192_reg_6562 <= r_V_6_fu_4398_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_fu_2604_p2 == 1'd1) & (or_cond_206_fu_2583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        r_V_reg_6172 <= r_V_fu_2686_p2;
        tmp_1156_reg_6166 <= tmp_1156_fu_2657_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13) | ((or_cond3_reg_6102_pp1_iter5_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter5_reg == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)))) begin
        reg_1135 <= grp_fu_1101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | ((1'b0 == ap_block_pp1_stage6_11001) & (or_cond3_reg_6102_pp1_iter4_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter4_reg == 1'd1) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)))) begin
        reg_1143 <= grp_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_1149 <= grp_sqrt_fixed_32_32_s_fu_1085_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        reg_1153 <= hist_V_q1;
        reg_1157 <= hist_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        t_V_18_reg_5835 <= t_V_18_fu_1417_p1;
        tmp_1685_i_i_reg_5847 <= tmp_1685_i_i_fu_1437_p2;
        tmp_i_i_reg_5841 <= tmp_i_i_fu_1431_p2;
        v_assign_1_reg_5862 <= grp_fu_1106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        this_assign_s_reg_6327 <= {{p_Val2_53_fu_3096_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        thresh_V_cast3_reg_6768[30 : 0] <= thresh_V_cast3_fu_5343_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_416_reg_6280 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        tmp32_V_31_reg_6332 <= tmp32_V_31_fu_3140_p2;
        tmp_1158_reg_6337 <= tmp_1158_fu_3146_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_422_reg_6244 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        tmp32_V_35_reg_6291 <= tmp32_V_35_fu_2963_p2;
        tmp_1160_reg_6296 <= tmp_1160_fu_2969_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_442_reg_6301 == 1'd0) & (tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        tmp32_V_41_reg_6342 <= tmp32_V_41_fu_3256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (or_cond3_reg_6102_pp1_iter5_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_1195_reg_6573 <= tmp_1195_fu_4482_p1;
        tmp_1196_reg_6579 <= tmp_1196_fu_4486_p1;
        tmp_1198_reg_6584 <= {{tmp_462_fu_4475_p3[27:19]}};
        tmp_462_reg_6568 <= tmp_462_fu_4475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_482_fu_5549_p2 == 1'd0) & (tmp_478_fu_5507_p2 == 1'd0) & (tmp_483_fu_5581_p2 == 1'd1) & (tmp_479_fu_5519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118))) begin
        tmp_1233_reg_6837 <= tmp_1233_fu_5605_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_5617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        tmp_262_reg_6861 <= tmp_262_fu_5638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_6852 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        tmp_385_reg_6871 <= tmp_385_fu_5694_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten3_fu_4984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_404_reg_6724 <= tmp_404_fu_5212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        tmp_i6_reg_6807 <= grp_fu_1125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_6102_pp1_iter1_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        v_assign_3_reg_6387 <= grp_fu_1130_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_reg_6774 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        val_V_reg_6789 <= val_V_fu_5368_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_402_reg_6052 == 1'd0) & (1'b0 == ap_block_pp1_stage6_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        x_assign_67_reg_6367 <= x_assign_67_fu_3334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_assign_68_reg_6382 <= x_assign_68_fu_3449_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        x_assign_69_reg_6802 <= grp_fu_1115_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        xf_V_reg_5830 <= xf_V_fu_1411_p2;
    end
end

always @ (*) begin
    if ((tmp_402_fu_2496_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten3_fu_4984_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state87 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state87 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond7_fu_5257_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state90 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state90 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond9_fu_5346_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state99 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state99 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_5617_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state121 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state121 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_402_reg_6052 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i_op_assign_phi_fu_903_p4 = j_5_reg_6077;
    end else begin
        ap_phi_mux_i_op_assign_phi_fu_903_p4 = i_op_assign_reg_900;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        desc_buf_val_V_address0 = tmp_474_fu_5358_p1;
    end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        desc_buf_val_V_address0 = tmp_414_fu_5269_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        desc_buf_val_V_address0 = tmp_405_fu_5253_p1;
    end else begin
        desc_buf_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        desc_buf_val_V_address1 = tmp_488_fu_5629_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        desc_buf_val_V_address1 = desc_buf_val_V_addr_1_reg_6783;
    end else begin
        desc_buf_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        desc_buf_val_V_ce0 = 1'b1;
    end else begin
        desc_buf_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)))) begin
        desc_buf_val_V_ce1 = 1'b1;
    end else begin
        desc_buf_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten3_reg_6705 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        desc_buf_val_V_we0 = 1'b1;
    end else begin
        desc_buf_val_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond9_reg_6774 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        desc_buf_val_V_we1 = 1'b1;
    end else begin
        desc_buf_val_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        descriptor_val_ce0 = 1'b1;
    end else begin
        descriptor_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_6852_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        descriptor_val_we0 = 1'b1;
    end else begin
        descriptor_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15)) | ((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)))) begin
        grp_fu_1091_ce = 1'b1;
    end else begin
        grp_fu_1091_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_1091_p0 = grp_atan2_cordic_float_s_fu_1044_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1091_p0 = reg_1143;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1091_p0 = hist_width_reg_5803;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1091_p0 = f_fu_1388_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1091_p0 = f_9_fu_1269_p1;
    end else begin
        grp_fu_1091_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_1091_p1 = 32'd1127481344;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1091_p1 = 32'd1084227584;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1091_p1 = 32'd1060439283;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1091_p1 = 32'd1077936128;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1091_p1 = 32'd3226013658;
    end else begin
        grp_fu_1091_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1101_p0 = 32'd1140850688;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        grp_fu_1101_p0 = reg_1143;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1101_p0 = tmp_i_i_i_reg_5810;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1101_p0 = p_03_i5_reg_5758;
    end else begin
        grp_fu_1101_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_1101_p1 = tmp_i6_reg_6807;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        grp_fu_1101_p1 = 32'd1078530010;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1101_p1 = hist_width_reg_5803;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1101_p1 = 32'd1127481344;
    end else begin
        grp_fu_1101_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        grp_fu_1112_p0 = tmp32_V_41_reg_6342;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        grp_fu_1112_p0 = tmp32_V_31_reg_6332;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        grp_fu_1112_p0 = tmp32_V_35_reg_6291;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1112_p0 = tmp32_V_23_reg_5773;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1112_p0 = tmp32_V_27_reg_5728;
    end else begin
        grp_fu_1112_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage6))) begin
        grp_fu_1119_p0 = v_assign_3_reg_6387;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state118))) begin
        grp_fu_1119_p0 = reg_1135;
    end else begin
        grp_fu_1119_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage6))) begin
        grp_fu_1122_p0 = reg_1135;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1122_p0 = v_assign_1_reg_5862;
    end else begin
        grp_fu_1122_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_sqrt_fixed_32_32_s_fu_1085_ap_ce = 1'b1;
    end else begin
        grp_sqrt_fixed_32_32_s_fu_1085_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_sqrt_fixed_32_32_s_fu_1085_x_V = xf_V_1_reg_964;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_sqrt_fixed_32_32_s_fu_1085_x_V = xf_V_reg_5830;
    end else begin
        grp_sqrt_fixed_32_32_s_fu_1085_x_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        hist_V_address0 = hist_V_addr_5_reg_6651;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage7)))) begin
        hist_V_address0 = hist_V_addr_11_reg_6678;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        hist_V_address0 = hist_V_addr_7_reg_6657;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        hist_V_address0 = hist_V_addr_6_reg_6623;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        hist_V_address0 = hist_V_addr_10_reg_6673;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        hist_V_address0 = tmp_260_cast_fu_4826_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        hist_V_address0 = tmp_247_cast_fu_4718_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hist_V_address0 = tmp_210_cast_fu_2371_p1;
    end else begin
        hist_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        hist_V_address1 = tmp_228_cast_fu_5228_p1;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        hist_V_address1 = hist_V_addr_7_reg_6657;
    end else if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage7)))) begin
        hist_V_address1 = hist_V_addr_9_reg_6668;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6))) begin
        hist_V_address1 = hist_V_addr_5_reg_6651;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        hist_V_address1 = hist_V_addr_4_reg_6605;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        hist_V_address1 = hist_V_addr_8_reg_6663;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3))) begin
        hist_V_address1 = tmp_255_cast_fu_4799_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        hist_V_address1 = tmp_242_cast_fu_4686_p1;
    end else begin
        hist_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)))) begin
        hist_V_ce0 = 1'b1;
    end else begin
        hist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        hist_V_ce1 = 1'b1;
    end else begin
        hist_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        hist_V_d0 = p_Val2_97_fu_4944_p2;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        hist_V_d0 = p_Val2_91_fu_4926_p2;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        hist_V_d0 = p_Val2_92_fu_4919_p2;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        hist_V_d0 = p_Val2_96_fu_4897_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hist_V_d0 = 32'd0;
    end else begin
        hist_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        hist_V_d1 = p_Val2_95_fu_4938_p2;
    end else if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        hist_V_d1 = p_Val2_93_fu_4932_p2;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        hist_V_d1 = p_Val2_90_fu_4912_p2;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage4))) begin
        hist_V_d1 = p_Val2_94_fu_4890_p2;
    end else begin
        hist_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'b0 == ap_block_pp1_stage1_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)))) begin
        hist_V_we0 = 1'b1;
    end else begin
        hist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage4_11001) & (or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((or_cond3_reg_6102_pp1_iter6_reg == 1'd1) & (or_cond_206_reg_6098_pp1_iter6_reg == 1'd1) & (1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)))) begin
        hist_V_we1 = 1'b1;
    end else begin
        hist_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_0_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_0_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_0_val_V_address0 = 'bx;
        end
    end else begin
        img_0_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_0_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_0_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_0_val_V_address1 = 'bx;
        end
    end else begin
        img_0_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_0_val_V_ce0 = 1'b1;
    end else begin
        img_0_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_0_val_V_ce1 = 1'b1;
    end else begin
        img_0_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_1_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_1_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_1_val_V_address0 = 'bx;
        end
    end else begin
        img_1_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_1_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_1_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_1_val_V_address1 = 'bx;
        end
    end else begin
        img_1_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_1_val_V_ce0 = 1'b1;
    end else begin
        img_1_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_1_val_V_ce1 = 1'b1;
    end else begin
        img_1_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_2_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_2_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_2_val_V_address0 = 'bx;
        end
    end else begin
        img_2_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_2_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_2_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_2_val_V_address1 = 'bx;
        end
    end else begin
        img_2_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_2_val_V_ce0 = 1'b1;
    end else begin
        img_2_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_2_val_V_ce1 = 1'b1;
    end else begin
        img_2_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_3_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_3_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_3_val_V_address0 = 'bx;
        end
    end else begin
        img_3_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_3_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_3_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_3_val_V_address1 = 'bx;
        end
    end else begin
        img_3_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_3_val_V_ce0 = 1'b1;
    end else begin
        img_3_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_3_val_V_ce1 = 1'b1;
    end else begin
        img_3_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_4_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_4_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_4_val_V_address0 = 'bx;
        end
    end else begin
        img_4_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_4_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_4_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_4_val_V_address1 = 'bx;
        end
    end else begin
        img_4_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_4_val_V_ce0 = 1'b1;
    end else begin
        img_4_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_4_val_V_ce1 = 1'b1;
    end else begin
        img_4_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_5_val_V_address0 = tmp_231_cast_fu_2776_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_5_val_V_address0 = tmp_229_cast_fu_2623_p1;
        end else begin
            img_5_val_V_address0 = 'bx;
        end
    end else begin
        img_5_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
            img_5_val_V_address1 = tmp_232_cast_fu_2790_p1;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            img_5_val_V_address1 = tmp_230_cast_fu_2647_p1;
        end else begin
            img_5_val_V_address1 = 'bx;
        end
    end else begin
        img_5_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_5_val_V_ce0 = 1'b1;
    end else begin
        img_5_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        img_5_val_V_ce1 = 1'b1;
    end else begin
        img_5_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mask_table1685_ce0 = 1'b1;
    end else begin
        mask_table1685_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        one_half_table2681_ce0 = 1'b1;
    end else begin
        one_half_table2681_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((exitcond_flatten1_fu_2227_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((tmp_397_fu_2417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((tmp_402_fu_2496_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((tmp_402_fu_2496_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((ap_enable_reg_pp1_iter6 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1_subdone)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((ap_enable_reg_pp1_iter6 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((exitcond_flatten3_fu_4984_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((exitcond_flatten3_fu_4984_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond7_fu_5257_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) | ((exitcond7_fu_5257_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((exitcond9_fu_5346_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter2 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((exitcond9_fu_5346_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((tmp_472_fu_5441_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            if (((tmp_482_fu_5549_p2 == 1'd0) & (tmp_478_fu_5507_p2 == 1'd0) & (tmp_483_fu_5581_p2 == 1'd1) & (tmp_479_fu_5519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state118))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((exitcond_fu_5617_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)) & ~((ap_enable_reg_pp5_iter2 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter2 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)) | ((exitcond_fu_5617_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ang_V_1_fu_4380_p2 = (32'd23592960 + p_Val2_157_fu_4364_p3);

assign F2_1_fu_2018_p2 = (12'd1075 - tmp_375_fu_1991_p1);

assign F2_2_fu_5513_p2 = (12'd1075 - tmp_476_fu_5473_p1);

assign F2_3_fu_4191_p2 = (12'd1075 - tmp_429_fu_4151_p1);

assign F2_4_fu_3522_p2 = (12'd1075 - tmp_450_fu_3482_p1);

assign F2_fu_1800_p2 = (12'd1075 - tmp_364_fu_1773_p1);

assign NZeros_fu_3055_p2 = (tmp_1169_fu_3011_p1 + tmp_1170_fu_3051_p1);

assign OP1_V_10_fu_2660_p1 = p_Val2_42_reg_6056;

assign OP1_V_11_fu_2669_p1 = p_Val2_44_reg_6062;

assign OP1_V_12_fu_5274_p1 = $signed(desc_buf_val_V_load_reg_6758);

assign OP1_V_13_fu_5376_p1 = val_V_reg_6789;

assign OP2_V_10_fu_5613_p1 = $signed(p_8_reg_1010);

assign OP2_V_21_cast_fu_4086_p1 = $signed(p_Val2_67_reg_6463);

assign OP2_V_22_cast_fu_4730_p1 = $signed(p_Val2_68_reg_6589);

assign W_V_fu_3713_p3 = ((or_cond6_fu_3707_p2[0:0] === 1'b1) ? newSel19_fu_3699_p3 : 32'd0);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd44];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_sin_or_cos_float_s_fu_1070_ap_done == 1'b0) | (grp_sin_or_cos_float_s_fu_1055_ap_done == 1'b0));
end

assign ap_block_state28_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

always @ (*) begin
    ap_predicate_op657_call_state35_state34 = ((tmp_402_reg_6052 == 1'd0) & (or_cond3_reg_6102 == 1'd1) & (or_cond_206_reg_6098 == 1'd1));
end

assign c0_cast_fu_3936_p1 = p_3_fu_3928_p3;

assign c_fu_2521_p2 = ($signed(ap_phi_mux_i_op_assign_phi_fu_903_p4) + $signed(x0));

assign cos_t_V_fu_1983_p3 = ((sel_tmp92_fu_1977_p2[0:0] === 1'b1) ? tmp_374_fu_1889_p2 : sel_tmp86_fu_1957_p3);

assign desc_buf_val_V_d1 = ((tmp_i5_fu_5363_p2[0:0] === 1'b1) ? desc_buf_val_V_q0 : thresh_V_cast3_reg_6768);

assign descriptor_val_address0 = tmp_262_cast_fu_5702_p1;

assign descriptor_val_d0 = tmp_385_reg_6871;

assign exitcond1_fu_2303_p2 = ((k_reg_879 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond1_mid_fu_5100_p2 = (not_exitcond_flatten_2_fu_5088_p2 & exitcond2_fu_5094_p2);

assign exitcond2_fu_5094_p2 = ((k5_reg_953 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond6_mid_fu_2309_p2 = (not_exitcond_flatten_fu_2297_p2 & exitcond1_fu_2303_p2);

assign exitcond7_fu_5257_p2 = ((i7_reg_976 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond9_fu_5346_p2 = ((i8_reg_999 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_2227_p2 = ((indvar_flatten1_reg_835 == 9'd288) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_4996_p2 = ((indvar_flatten3_reg_931 == 7'd32) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_4984_p2 = ((indvar_flatten2_reg_909 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2245_p2 = ((indvar_flatten_reg_857 == 7'd48) ? 1'b1 : 1'b0);

assign exitcond_fu_5617_p2 = ((i10_reg_1033 == 8'd128) ? 1'b1 : 1'b0);

assign exp_tmp_V_2_fu_5463_p4 = {{ireg_V_4_fu_5447_p1[62:52]}};

assign exp_tmp_V_3_fu_4141_p4 = {{ireg_V_2_fu_4125_p1[62:52]}};

assign exp_tmp_V_4_fu_3472_p4 = {{ireg_V_3_fu_3456_p1[62:52]}};

assign f_11_fu_3379_p1 = p_Result_169_fu_3368_p5;

assign f_13_fu_3330_p1 = p_Result_171_fu_3319_p5;

assign f_15_fu_3445_p1 = p_Result_174_fu_3434_p5;

assign f_9_fu_1269_p1 = p_Result_165_reg_5748;

assign f_fu_1388_p1 = p_Result_160_reg_5793;

assign grp_atan2_cordic_float_s_fu_1044_ap_start = grp_atan2_cordic_float_s_fu_1044_ap_start_reg;

assign grp_atan2_cordic_float_s_fu_1044_y_in = ((tmp_416_reg_6280[0:0] === 1'b1) ? 32'd0 : f_11_fu_3379_p1);

assign grp_sin_or_cos_float_s_fu_1055_ap_start = grp_sin_or_cos_float_s_fu_1055_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1055_do_cos = 1'd1;

assign grp_sin_or_cos_float_s_fu_1070_ap_start = grp_sin_or_cos_float_s_fu_1070_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_1070_do_cos = 1'd0;

assign hist_width_fu_1392_p3 = ((tmp_reg_5763[0:0] === 1'b1) ? 32'd0 : grp_fu_1091_p2);

assign i9_mid2_fu_5106_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? i_s_fu_5016_p2 : i9_reg_920);

assign i_11_fu_2396_p2 = (32'd0 - radius_reg_5948);

assign i_1_fu_5623_p2 = (i10_reg_1033 + 8'd1);

assign i_5_fu_2239_p2 = (i_reg_846 + 3'd1);

assign i_6_mid1_fu_5010_p2 = (3'd2 + i9_reg_920);

assign i_7_fu_4950_p2 = ($signed(i_op_assign_4_reg_890) + $signed(32'd1));

assign i_8_fu_5263_p2 = (i7_reg_976 + 8'd1);

assign i_9_fu_5352_p2 = (i8_reg_999 + 8'd1);

assign i_s_fu_5016_p2 = (3'd1 + i9_reg_920);

assign icmp12_fu_2080_p2 = ((tmp_1140_fu_2070_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp15_fu_4243_p2 = ((tmp_1165_fu_4233_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp22_fu_3169_p2 = ((tmp_1173_fu_3159_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp25_fu_3574_p2 = ((tmp_1190_fu_3564_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp32_fu_4512_p2 = (($signed(tmp_1198_reg_6584) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp35_fu_4649_p2 = (($signed(tmp_1209_fu_4639_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp38_fu_5569_p2 = ((tmp_1232_fu_5559_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1862_p2 = ((tmp_1134_fu_1852_p4 == 7'd0) ? 1'b1 : 1'b0);

assign index_V_fu_1443_p4 = {{t_V_18_fu_1417_p1[27:23]}};

assign indvar_flatten20_op_fu_5239_p2 = (7'd1 + indvar_flatten3_reg_931);

assign indvar_flatten_next1_fu_2233_p2 = (indvar_flatten1_reg_835 + 9'd1);

assign indvar_flatten_next2_fu_5245_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? 7'd1 : indvar_flatten20_op_fu_5239_p2);

assign indvar_flatten_next3_fu_4990_p2 = (8'd1 + indvar_flatten2_reg_909);

assign indvar_flatten_next_fu_2388_p3 = ((exitcond_flatten_fu_2245_p2[0:0] === 1'b1) ? 7'd1 : indvar_flatten_op_fu_2382_p2);

assign indvar_flatten_op_fu_2382_p2 = (indvar_flatten_reg_857 + 7'd1);

assign ireg_V_1_fu_1582_p1 = grp_fu_1122_p1;

assign ireg_V_2_fu_4125_p1 = grp_fu_1122_p1;

assign ireg_V_3_fu_3456_p1 = grp_fu_1119_p1;

assign ireg_V_4_fu_5447_p1 = grp_fu_1119_p1;

assign ireg_V_fu_1546_p1 = grp_fu_1119_p1;

assign isNeg_fu_1679_p3 = sh_assign_fu_1673_p2[32'd8];

assign is_neg_3_fu_1167_p1 = angle_V;

assign is_neg_3_fu_1167_p3 = is_neg_3_fu_1167_p1[32'd31];

assign is_neg_fu_1286_p3 = sigma_V[32'd31];

assign isneg_2_fu_4133_p3 = ireg_V_2_fu_4125_p1[32'd63];

assign isneg_3_fu_3464_p3 = ireg_V_3_fu_3456_p1[32'd63];

assign isneg_4_fu_5455_p3 = ireg_V_4_fu_5447_p1[32'd63];

assign j9_mid2_fu_5200_p3 = ((exitcond1_mid_fu_5100_p2[0:0] === 1'b1) ? j_4_dup_fu_5114_p2 : j9_mid_fu_5002_p3);

assign j9_mid_fu_5002_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? 3'd0 : j9_reg_942);

assign j_2_fu_2315_p2 = (j_mid_fu_2251_p3 + 3'd1);

assign j_4_dup_fu_5114_p2 = (3'd1 + j9_mid_fu_5002_p3);

assign j_4_fu_4978_p2 = (3'd1 + j9_reg_942);

assign j_4_mid1_fu_5168_p2 = (3'd2 + j9_mid_fu_5002_p3);

assign j_5_fu_2526_p2 = ($signed(ap_phi_mux_i_op_assign_phi_fu_903_p4) + $signed(32'd1));

assign j_mid_fu_2251_p3 = ((exitcond_flatten_fu_2245_p2[0:0] === 1'b1) ? 3'd0 : j_reg_868);

assign k5_cast_fu_5208_p1 = k5_mid2_fu_5126_p3;

assign k5_mid2_fu_5126_p3 = ((tmp_222_fu_5120_p2[0:0] === 1'b1) ? 4'd0 : k5_reg_953);

assign k_4_fu_2376_p2 = (k_mid2_fu_2327_p3 + 4'd1);

assign k_5_fu_5233_p2 = (4'd1 + k5_mid2_fu_5126_p3);

assign k_mid2_fu_2327_p3 = ((tmp_206_fu_2321_p2[0:0] === 1'b1) ? 4'd0 : k_reg_879);

assign loc_V_18_fu_1483_p1 = p_Val2_50_fu_1478_p2[22:0];

assign loc_V_19_fu_1641_p4 = {{p_Val2_128_fu_1630_p1[30:23]}};

assign loc_V_20_fu_1651_p1 = p_Val2_128_fu_1630_p1[22:0];

assign loc_V_fu_1421_p4 = {{t_V_18_fu_1417_p1[30:23]}};

assign man_V_10_fu_2005_p2 = (54'd0 - p_Result_167_fu_2001_p1);

assign man_V_11_fu_2011_p3 = ((isneg_1_reg_5894[0:0] === 1'b1) ? man_V_10_fu_2005_p2 : p_Result_167_fu_2001_p1);

assign man_V_13_fu_4171_p2 = (54'd0 - p_Result_172_fu_4167_p1);

assign man_V_14_fu_4177_p3 = ((isneg_2_fu_4133_p3[0:0] === 1'b1) ? man_V_13_fu_4171_p2 : p_Result_172_fu_4167_p1);

assign man_V_16_fu_3502_p2 = (54'd0 - p_Result_175_fu_3498_p1);

assign man_V_17_fu_3508_p3 = ((isneg_3_fu_3464_p3[0:0] === 1'b1) ? man_V_16_fu_3502_p2 : p_Result_175_fu_3498_p1);

assign man_V_19_fu_5493_p2 = (54'd0 - p_Result_176_fu_5489_p1);

assign man_V_20_fu_5499_p3 = ((isneg_4_fu_5455_p3[0:0] === 1'b1) ? man_V_19_fu_5493_p2 : p_Result_176_fu_5489_p1);

assign man_V_7_fu_1787_p2 = (54'd0 - p_Result_166_fu_1783_p1);

assign man_V_8_fu_1793_p3 = ((isneg_reg_5872[0:0] === 1'b1) ? man_V_7_fu_1787_p2 : p_Result_166_fu_1783_p1);

assign mask_table1685_address0 = tmp_1686_i_i_fu_1453_p1;

assign msb_idx_5_fu_3153_p3 = ((tmp_1172_reg_6322[0:0] === 1'b1) ? 31'd0 : tmp_1171_reg_6317);

assign msb_idx_fu_3069_p2 = (32'd96 - num_zeros_6_fu_3061_p3);

assign mul_fu_4422_p1 = r_V_s_fu_4411_p3;

assign mul_fu_4422_p2 = ($signed({{1'b0}, {73'd97734366914}}) * $signed(mul_fu_4422_p1));

assign neg_mul_fu_4428_p2 = (73'd0 - mul_fu_4422_p2);

assign neg_ti_fu_4469_p2 = (36'd0 - tmp_235_fu_4462_p3);

assign newSel18_fu_3686_p3 = ((sel_tmp36_fu_3644_p2[0:0] === 1'b1) ? storemerge6_fu_3601_p3 : tmp_1189_reg_6431);

assign newSel19_fu_3699_p3 = ((or_cond_fu_3680_p2[0:0] === 1'b1) ? newSel_fu_3672_p3 : newSel18_fu_3686_p3);

assign newSel_fu_3672_p3 = ((sel_tmp49_fu_3667_p2[0:0] === 1'b1) ? tmp_460_fu_3608_p2 : tmp_1191_fu_3597_p1);

assign not_exitcond_flatten_2_fu_5088_p2 = (exitcond_flatten2_fu_4996_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_2297_p2 = (exitcond_flatten_fu_2245_p2 ^ 1'd1);

assign nrm_2_fu_5435_p2 = (nrm_1_reg_987 + p_5_fu_5427_p3);

assign nrm_fu_5333_p2 = (xf_V_1_reg_964 + p_0_fu_5325_p3);


always @ (p_Result_164_fu_1189_p4) begin
    if (p_Result_164_fu_1189_p4[0] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd0;
    end else if (p_Result_164_fu_1189_p4[1] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd1;
    end else if (p_Result_164_fu_1189_p4[2] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd2;
    end else if (p_Result_164_fu_1189_p4[3] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd3;
    end else if (p_Result_164_fu_1189_p4[4] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd4;
    end else if (p_Result_164_fu_1189_p4[5] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd5;
    end else if (p_Result_164_fu_1189_p4[6] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd6;
    end else if (p_Result_164_fu_1189_p4[7] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd7;
    end else if (p_Result_164_fu_1189_p4[8] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd8;
    end else if (p_Result_164_fu_1189_p4[9] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd9;
    end else if (p_Result_164_fu_1189_p4[10] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd10;
    end else if (p_Result_164_fu_1189_p4[11] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd11;
    end else if (p_Result_164_fu_1189_p4[12] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd12;
    end else if (p_Result_164_fu_1189_p4[13] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd13;
    end else if (p_Result_164_fu_1189_p4[14] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd14;
    end else if (p_Result_164_fu_1189_p4[15] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd15;
    end else if (p_Result_164_fu_1189_p4[16] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd16;
    end else if (p_Result_164_fu_1189_p4[17] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd17;
    end else if (p_Result_164_fu_1189_p4[18] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd18;
    end else if (p_Result_164_fu_1189_p4[19] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd19;
    end else if (p_Result_164_fu_1189_p4[20] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd20;
    end else if (p_Result_164_fu_1189_p4[21] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd21;
    end else if (p_Result_164_fu_1189_p4[22] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd22;
    end else if (p_Result_164_fu_1189_p4[23] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd23;
    end else if (p_Result_164_fu_1189_p4[24] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd24;
    end else if (p_Result_164_fu_1189_p4[25] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd25;
    end else if (p_Result_164_fu_1189_p4[26] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd26;
    end else if (p_Result_164_fu_1189_p4[27] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd27;
    end else if (p_Result_164_fu_1189_p4[28] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd28;
    end else if (p_Result_164_fu_1189_p4[29] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd29;
    end else if (p_Result_164_fu_1189_p4[30] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd30;
    end else if (p_Result_164_fu_1189_p4[31] == 1'b1) begin
        num_zeros_3_fu_1199_p3 = 32'd31;
    end else begin
        num_zeros_3_fu_1199_p3 = 32'd32;
    end
end


always @ (p_Result_168_fu_3122_p4) begin
    if (p_Result_168_fu_3122_p4[0] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd0;
    end else if (p_Result_168_fu_3122_p4[1] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd1;
    end else if (p_Result_168_fu_3122_p4[2] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd2;
    end else if (p_Result_168_fu_3122_p4[3] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd3;
    end else if (p_Result_168_fu_3122_p4[4] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd4;
    end else if (p_Result_168_fu_3122_p4[5] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd5;
    end else if (p_Result_168_fu_3122_p4[6] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd6;
    end else if (p_Result_168_fu_3122_p4[7] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd7;
    end else if (p_Result_168_fu_3122_p4[8] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd8;
    end else if (p_Result_168_fu_3122_p4[9] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd9;
    end else if (p_Result_168_fu_3122_p4[10] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd10;
    end else if (p_Result_168_fu_3122_p4[11] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd11;
    end else if (p_Result_168_fu_3122_p4[12] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd12;
    end else if (p_Result_168_fu_3122_p4[13] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd13;
    end else if (p_Result_168_fu_3122_p4[14] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd14;
    end else if (p_Result_168_fu_3122_p4[15] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd15;
    end else if (p_Result_168_fu_3122_p4[16] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd16;
    end else if (p_Result_168_fu_3122_p4[17] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd17;
    end else if (p_Result_168_fu_3122_p4[18] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd18;
    end else if (p_Result_168_fu_3122_p4[19] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd19;
    end else if (p_Result_168_fu_3122_p4[20] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd20;
    end else if (p_Result_168_fu_3122_p4[21] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd21;
    end else if (p_Result_168_fu_3122_p4[22] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd22;
    end else if (p_Result_168_fu_3122_p4[23] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd23;
    end else if (p_Result_168_fu_3122_p4[24] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd24;
    end else if (p_Result_168_fu_3122_p4[25] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd25;
    end else if (p_Result_168_fu_3122_p4[26] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd26;
    end else if (p_Result_168_fu_3122_p4[27] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd27;
    end else if (p_Result_168_fu_3122_p4[28] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd28;
    end else if (p_Result_168_fu_3122_p4[29] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd29;
    end else if (p_Result_168_fu_3122_p4[30] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd30;
    end else if (p_Result_168_fu_3122_p4[31] == 1'b1) begin
        num_zeros_4_fu_3132_p3 = 32'd31;
    end else begin
        num_zeros_4_fu_3132_p3 = 32'd32;
    end
end


always @ (p_Result_170_fu_2945_p4) begin
    if (p_Result_170_fu_2945_p4[0] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd0;
    end else if (p_Result_170_fu_2945_p4[1] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd1;
    end else if (p_Result_170_fu_2945_p4[2] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd2;
    end else if (p_Result_170_fu_2945_p4[3] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd3;
    end else if (p_Result_170_fu_2945_p4[4] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd4;
    end else if (p_Result_170_fu_2945_p4[5] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd5;
    end else if (p_Result_170_fu_2945_p4[6] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd6;
    end else if (p_Result_170_fu_2945_p4[7] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd7;
    end else if (p_Result_170_fu_2945_p4[8] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd8;
    end else if (p_Result_170_fu_2945_p4[9] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd9;
    end else if (p_Result_170_fu_2945_p4[10] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd10;
    end else if (p_Result_170_fu_2945_p4[11] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd11;
    end else if (p_Result_170_fu_2945_p4[12] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd12;
    end else if (p_Result_170_fu_2945_p4[13] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd13;
    end else if (p_Result_170_fu_2945_p4[14] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd14;
    end else if (p_Result_170_fu_2945_p4[15] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd15;
    end else if (p_Result_170_fu_2945_p4[16] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd16;
    end else if (p_Result_170_fu_2945_p4[17] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd17;
    end else if (p_Result_170_fu_2945_p4[18] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd18;
    end else if (p_Result_170_fu_2945_p4[19] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd19;
    end else if (p_Result_170_fu_2945_p4[20] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd20;
    end else if (p_Result_170_fu_2945_p4[21] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd21;
    end else if (p_Result_170_fu_2945_p4[22] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd22;
    end else if (p_Result_170_fu_2945_p4[23] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd23;
    end else if (p_Result_170_fu_2945_p4[24] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd24;
    end else if (p_Result_170_fu_2945_p4[25] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd25;
    end else if (p_Result_170_fu_2945_p4[26] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd26;
    end else if (p_Result_170_fu_2945_p4[27] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd27;
    end else if (p_Result_170_fu_2945_p4[28] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd28;
    end else if (p_Result_170_fu_2945_p4[29] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd29;
    end else if (p_Result_170_fu_2945_p4[30] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd30;
    end else if (p_Result_170_fu_2945_p4[31] == 1'b1) begin
        num_zeros_5_fu_2955_p3 = 32'd31;
    end else begin
        num_zeros_5_fu_2955_p3 = 32'd32;
    end
end

assign num_zeros_6_fu_3061_p3 = ((tmp_445_fu_3015_p2[0:0] === 1'b1) ? NZeros_fu_3055_p2 : tmp_1169_fu_3011_p1);


always @ (p_Result_159_fu_1308_p4) begin
    if (p_Result_159_fu_1308_p4[0] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd0;
    end else if (p_Result_159_fu_1308_p4[1] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd1;
    end else if (p_Result_159_fu_1308_p4[2] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd2;
    end else if (p_Result_159_fu_1308_p4[3] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd3;
    end else if (p_Result_159_fu_1308_p4[4] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd4;
    end else if (p_Result_159_fu_1308_p4[5] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd5;
    end else if (p_Result_159_fu_1308_p4[6] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd6;
    end else if (p_Result_159_fu_1308_p4[7] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd7;
    end else if (p_Result_159_fu_1308_p4[8] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd8;
    end else if (p_Result_159_fu_1308_p4[9] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd9;
    end else if (p_Result_159_fu_1308_p4[10] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd10;
    end else if (p_Result_159_fu_1308_p4[11] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd11;
    end else if (p_Result_159_fu_1308_p4[12] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd12;
    end else if (p_Result_159_fu_1308_p4[13] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd13;
    end else if (p_Result_159_fu_1308_p4[14] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd14;
    end else if (p_Result_159_fu_1308_p4[15] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd15;
    end else if (p_Result_159_fu_1308_p4[16] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd16;
    end else if (p_Result_159_fu_1308_p4[17] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd17;
    end else if (p_Result_159_fu_1308_p4[18] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd18;
    end else if (p_Result_159_fu_1308_p4[19] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd19;
    end else if (p_Result_159_fu_1308_p4[20] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd20;
    end else if (p_Result_159_fu_1308_p4[21] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd21;
    end else if (p_Result_159_fu_1308_p4[22] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd22;
    end else if (p_Result_159_fu_1308_p4[23] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd23;
    end else if (p_Result_159_fu_1308_p4[24] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd24;
    end else if (p_Result_159_fu_1308_p4[25] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd25;
    end else if (p_Result_159_fu_1308_p4[26] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd26;
    end else if (p_Result_159_fu_1308_p4[27] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd27;
    end else if (p_Result_159_fu_1308_p4[28] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd28;
    end else if (p_Result_159_fu_1308_p4[29] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd29;
    end else if (p_Result_159_fu_1308_p4[30] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd30;
    end else if (p_Result_159_fu_1308_p4[31] == 1'b1) begin
        num_zeros_fu_1318_p3 = 32'd31;
    end else begin
        num_zeros_fu_1318_p3 = 32'd32;
    end
end

assign o0_cast_fu_4625_p1 = p_9_fu_4617_p3;

assign one_half_i_i_cast_fu_1474_p1 = one_half_table2681_q0;

assign one_half_table2681_address0 = tmp_1686_i_i_fu_1453_p1;

assign or_cond3_fu_2604_p2 = (tmp_399_reg_6031 & tmp121_fu_2598_p2);

assign or_cond5_fu_3693_p2 = (sel_tmp36_fu_3644_p2 | sel_tmp29_fu_3618_p2);

assign or_cond6_fu_3707_p2 = (or_cond_fu_3680_p2 | or_cond5_fu_3693_p2);

assign or_cond_206_fu_2583_p2 = (tmp119_fu_2577_p2 & tmp118_fu_2566_p2);

assign or_cond_fu_3680_p2 = (sel_tmp49_fu_3667_p2 | sel_tmp42_fu_3650_p2);

assign p_0154_s_fu_1882_p3 = ((isneg_reg_5872[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_0163_s_fu_2100_p3 = ((isneg_1_reg_5894[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_0211_s_fu_5587_p3 = ((isneg_4_fu_5455_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_03_i5_fu_1273_p3 = ((tmp_358_reg_5718[0:0] === 1'b1) ? 32'd2147483648 : grp_fu_1091_p2);

assign p_0_fu_5325_p3 = ((tmp_1150_fu_5293_p3[0:0] === 1'b1) ? p_4_fu_5317_p3 : ret_V_fu_5283_p4);

assign p_1_fu_3813_p3 = ((tmp_1200_fu_3781_p3[0:0] === 1'b1) ? p_s_fu_3805_p3 : ret_V_29_fu_3771_p4);

assign p_2_fu_3920_p3 = ((tmp_464_fu_3908_p2[0:0] === 1'b1) ? ret_V_31_fu_3886_p4 : ret_V_32_fu_3914_p2);

assign p_3_fu_3928_p3 = ((tmp_1203_fu_3896_p3[0:0] === 1'b1) ? p_2_fu_3920_p3 : ret_V_31_fu_3886_p4);

assign p_4_fu_5317_p3 = ((tmp_415_fu_5305_p2[0:0] === 1'b1) ? ret_V_fu_5283_p4 : ret_V_6_fu_5311_p2);

assign p_5_fu_5427_p3 = ((tmp_1225_fu_5395_p3[0:0] === 1'b1) ? p_6_fu_5419_p3 : ret_V_7_fu_5385_p4);

assign p_6_fu_5419_p3 = ((tmp_475_fu_5407_p2[0:0] === 1'b1) ? ret_V_7_fu_5385_p4 : ret_V_8_fu_5413_p2);

assign p_7_fu_4609_p3 = ((tmp_465_fu_4597_p2[0:0] === 1'b1) ? ret_V_33_fu_4575_p4 : ret_V_34_fu_4603_p2);

assign p_9_fu_4617_p3 = ((tmp_1206_fu_4585_p3[0:0] === 1'b1) ? p_7_fu_4609_p3 : ret_V_33_fu_4575_p4);

assign p_Repl2_48_trunc_fu_1364_p2 = (tmp_354_fu_1360_p1 + tmp_353_fu_1355_p2);

assign p_Repl2_51_trunc_fu_1245_p2 = (tmp_362_fu_1241_p1 + tmp_361_fu_1236_p2);

assign p_Repl2_54_trunc_fu_3355_p2 = (tmp_420_fu_3351_p1 + tmp_419_fu_3346_p2);

assign p_Repl2_57_trunc_fu_3306_p2 = (tmp_426_fu_3302_p1 + tmp_425_fu_3297_p2);

assign p_Repl2_61_trunc_fu_3421_p2 = (tmp_1185_fu_3410_p1 + tmp122_cast_cast_fu_3413_p3);

integer ap_tvar_int_0;

always @ (p_Val2_153_fu_1300_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_159_fu_1308_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_159_fu_1308_p4[ap_tvar_int_0] = p_Val2_153_fu_1300_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_160_fu_1377_p5 = {{tmp_355_fu_1370_p3}, {tmp32_V_reg_5783[22:0]}};

assign p_Result_161_fu_1466_p3 = {{p_Result_s_205_fu_1459_p3}, {31'd0}};

assign p_Result_162_fu_1509_p3 = {{tmp_357_fu_1499_p4}, {xs_sig_V_fu_1493_p2}};

assign p_Result_163_fu_1633_p3 = p_Val2_128_fu_1630_p1[32'd31];

integer ap_tvar_int_1;

always @ (p_Val2_155_fu_1181_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_164_fu_1189_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_164_fu_1189_p4[ap_tvar_int_1] = p_Val2_155_fu_1181_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_165_fu_1258_p5 = {{tmp_363_fu_1251_p3}, {tmp32_V_44_reg_5738[22:0]}};

assign p_Result_166_fu_1783_p1 = tmp_365_fu_1776_p3;

assign p_Result_167_fu_2001_p1 = tmp_376_fu_1994_p3;

integer ap_tvar_int_2;

always @ (p_Val2_s_207_fu_3116_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_168_fu_3122_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_168_fu_3122_p4[ap_tvar_int_2] = p_Val2_s_207_fu_3116_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_169_fu_3368_p5 = {{tmp_421_fu_3361_p3}, {tmp32_V_45_reg_6357[22:0]}};

integer ap_tvar_int_3;

always @ (p_Val2_156_fu_2939_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_170_fu_2945_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_170_fu_2945_p4[ap_tvar_int_3] = p_Val2_156_fu_2939_p3[31 - ap_tvar_int_3];
        end
    end
end

assign p_Result_171_fu_3319_p5 = {{tmp_427_fu_3312_p3}, {tmp32_V_46_reg_6347[22:0]}};

assign p_Result_172_fu_4167_p1 = tmp_430_fu_4159_p3;

integer ap_tvar_int_4;

always @ (p_Result_33_fu_3021_p4) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 | ap_tvar_int_4 < 31) begin
            p_Result_173_fu_3031_p5[ap_tvar_int_4] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_4];
        end else if (63 - ap_tvar_int_4 >= 33) begin
            p_Result_173_fu_3031_p5[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_173_fu_3031_p5[ap_tvar_int_4] = p_Result_33_fu_3021_p4[63 - ap_tvar_int_4];
        end
    end
end

assign p_Result_174_fu_3434_p5 = {{tmp_449_fu_3427_p3}, {tmp32_V_47_reg_6372[22:0]}};

assign p_Result_175_fu_3498_p1 = tmp_451_fu_3490_p3;

assign p_Result_176_fu_5489_p1 = tmp_477_fu_5481_p3;

assign p_Result_32_fu_2999_p1 = tmp_380_fu_2989_p4;

integer ap_tvar_int_5;

always @ (p_Val2_139_fu_2983_p3) begin
    for (ap_tvar_int_5 = 33 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 32 - 0) begin
            p_Result_33_fu_3021_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_33_fu_3021_p4[ap_tvar_int_5] = p_Val2_139_fu_2983_p3[32 - ap_tvar_int_5];
        end
    end
end

assign p_Result_38_fu_3753_p5 = {{p_Val2_45_reg_6082_pp1_iter1_reg[31:16]}, {16'd0}};

assign p_Result_39_fu_3868_p5 = {{p_Val2_46_reg_6090_pp1_iter1_reg[31:16]}, {16'd0}};

assign p_Result_40_fu_4555_p5 = {{p_Val2_150_cast_fu_4541_p1[31:16]}, {16'd0}};

assign p_Result_s_205_fu_1459_p3 = t_V_18_reg_5835[32'd31];

assign p_Val2_104_fu_3764_p3 = ((tmp_i_i5_fu_3747_p2[0:0] === 1'b1) ? p_Val2_45_reg_6082_pp1_iter1_reg : p_Result_38_fu_3753_p5);

assign p_Val2_105_fu_3879_p3 = ((tmp_i_i6_fu_3862_p2[0:0] === 1'b1) ? p_Val2_46_reg_6090_pp1_iter1_reg : p_Result_39_fu_3868_p5);

assign p_Val2_106_fu_4567_p3 = ((tmp_i_i7_fu_4549_p2[0:0] === 1'b1) ? p_Val2_150_cast_fu_4541_p1 : p_Result_40_fu_4555_p5);

assign p_Val2_128_fu_1630_p1 = x_assign_66_reg_5867;

assign p_Val2_132_fu_2209_p1 = reg_1149;

assign p_Val2_139_cast_fu_3150_p1 = p_Val2_139_reg_6306;

assign p_Val2_139_fu_2983_p3 = ((is_neg_6_reg_6262[0:0] === 1'b1) ? tmp_443_fu_2978_p2 : p_Val2_60_reg_6255);

assign p_Val2_150_cast_fu_4541_p1 = p_Val2_63_fu_4533_p3;

assign p_Val2_153_fu_1300_p3 = ((is_neg_fu_1286_p3[0:0] === 1'b1) ? tmp_s_fu_1294_p2 : sigma_V);

assign p_Val2_154_fu_1765_p3 = ((p_Result_163_fu_1633_p3[0:0] === 1'b1) ? p_Val2_i_i_i_fu_1759_p2 : p_Val2_55_fu_1751_p3);

assign p_Val2_155_fu_1181_p2 = angle_V;

assign p_Val2_155_fu_1181_p3 = ((is_neg_3_fu_1167_p3[0:0] === 1'b1) ? tmp_359_fu_1175_p2 : p_Val2_155_fu_1181_p2);

assign p_Val2_156_fu_2939_p3 = ((is_neg_5_reg_6249[0:0] === 1'b1) ? tmp_423_fu_2934_p2 : p_Val2_49_reg_6177);

assign p_Val2_157_fu_4364_p3 = ((sel_tmp22_fu_4359_p2[0:0] === 1'b1) ? tmp_439_fu_4277_p2 : sel_tmp16_fu_4340_p3);

assign p_Val2_40_fu_2427_p2 = ($signed(cos_t_V_reg_5936) * $signed(i_op_assign_4_reg_890));

assign p_Val2_41_fu_2501_p2 = ($signed(ap_phi_mux_i_op_assign_phi_fu_903_p4) * $signed(cos_t_V_reg_5936));

assign p_Val2_42_fu_2506_p2 = (p_Val2_41_fu_2501_p2 - p_Val2_s_reg_6016);

assign p_Val2_43_fu_2511_p2 = ($signed(ap_phi_mux_i_op_assign_phi_fu_903_p4) * $signed(sin_t_V_reg_5942));

assign p_Val2_44_fu_2516_p2 = (p_Val2_43_fu_2511_p2 + p_Val2_40_reg_6021);

assign p_Val2_45_fu_2532_p2 = ($signed(p_Val2_44_reg_6062) + $signed(32'd163840));

assign p_Val2_46_fu_2537_p2 = ($signed(p_Val2_42_reg_6056) + $signed(32'd163840));

assign p_Val2_49_fu_2766_p2 = (p_Val2_56_fu_2712_p8 - p_Val2_61_fu_2749_p8);

assign p_Val2_50_fu_1478_p2 = (one_half_i_i_cast_fu_1474_p1 + t_V_18_reg_5835);

assign p_Val2_52_fu_2905_p2 = (p_Val2_98_fu_2851_p8 - p_Val2_99_fu_2888_p8);

assign p_Val2_53_fu_3096_p2 = (tmp_521_cast_fu_3090_p2 + tmp_520_cast_reg_6275);

assign p_Val2_55_fu_1751_p3 = ((isNeg_fu_1679_p3[0:0] === 1'b1) ? tmp_200_fu_1737_p1 : tmp_201_fu_1741_p4);

assign p_Val2_56_fu_2712_p2 = $signed(img_1_val_V_q0);

assign p_Val2_56_fu_2712_p3 = $signed(img_2_val_V_q0);

assign p_Val2_56_fu_2712_p4 = $signed(img_3_val_V_q0);

assign p_Val2_56_fu_2712_p5 = $signed(img_4_val_V_q0);

assign p_Val2_56_fu_2712_p6 = $signed(img_5_val_V_q0);

assign p_Val2_57_fu_4386_p3 = ((tmp_1167_fu_4372_p3[0:0] === 1'b1) ? Ang_V_1_fu_4380_p2 : p_Val2_157_fu_4364_p3);

assign p_Val2_58_fu_2663_p0 = OP1_V_10_fu_2660_p1;

assign p_Val2_58_fu_2663_p1 = OP1_V_10_fu_2660_p1;

assign p_Val2_58_fu_2663_p2 = ($signed(p_Val2_58_fu_2663_p0) * $signed(p_Val2_58_fu_2663_p1));

assign p_Val2_59_fu_2672_p0 = OP1_V_11_fu_2669_p1;

assign p_Val2_59_fu_2672_p1 = OP1_V_11_fu_2669_p1;

assign p_Val2_59_fu_2672_p2 = ($signed(p_Val2_59_fu_2672_p0) * $signed(p_Val2_59_fu_2672_p1));

assign p_Val2_60_fu_2817_p1 = r_V_reg_6172;

assign p_Val2_60_fu_2817_p2 = ($signed(77'd151115727451828646830080) * $signed(p_Val2_60_fu_2817_p1));

assign p_Val2_61_fu_2749_p2 = $signed(img_1_val_V_q1);

assign p_Val2_61_fu_2749_p3 = $signed(img_2_val_V_q1);

assign p_Val2_61_fu_2749_p4 = $signed(img_3_val_V_q1);

assign p_Val2_61_fu_2749_p5 = $signed(img_4_val_V_q1);

assign p_Val2_61_fu_2749_p6 = $signed(img_5_val_V_q1);

assign p_Val2_62_fu_4507_p2 = (28'd524288 + tmp_1196_reg_6579);

assign p_Val2_63_fu_4533_p3 = ((tmp_1197_fu_4500_p3[0:0] === 1'b1) ? p_Val2_62_fu_4507_p2 : p_Val2_96_Val2_1_fu_4529_p1);

assign p_Val2_64_fu_3728_p0 = p_Val2_64_fu_3728_p00;

assign p_Val2_64_fu_3728_p00 = agg_result_V_i_reg_6392;

assign p_Val2_64_fu_3728_p1 = W_V_fu_3713_p3;

assign p_Val2_64_fu_3728_p2 = ($signed({{1'b0}, {p_Val2_64_fu_3728_p0}}) * $signed(p_Val2_64_fu_3728_p1));

assign p_Val2_66_fu_3828_p2 = (p_Val2_45_reg_6082_pp1_iter1_reg - tmp_467_fu_3821_p3);

assign p_Val2_67_fu_3948_p2 = (p_Val2_46_reg_6090_pp1_iter1_reg - tmp_468_fu_3940_p3);

assign p_Val2_68_fu_4663_p2 = ($signed(p_Val2_150_cast_fu_4541_p1) - $signed(tmp_469_fu_4655_p3));

assign p_Val2_69_fu_3840_p0 = p_Val2_65_reg_6442;

assign p_Val2_69_fu_3840_p1 = p_Val2_66_fu_3828_p2;

assign p_Val2_69_fu_3840_p2 = ($signed(p_Val2_69_fu_3840_p0) * $signed(p_Val2_69_fu_3840_p1));

assign p_Val2_71_cast_fu_4517_p2 = ($signed(27'd133693440) + $signed(tmp_1195_reg_6573));

assign p_Val2_71_fu_4079_p2 = ($signed(p_Val2_65_reg_6442) - $signed(p_Val2_70_reg_6456));

assign p_Val2_72_fu_4089_p0 = p_Val2_70_reg_6456;

assign p_Val2_72_fu_4089_p1 = OP2_V_21_cast_fu_4086_p1;

assign p_Val2_72_fu_4089_p2 = ($signed(p_Val2_72_fu_4089_p0) * $signed(p_Val2_72_fu_4089_p1));

assign p_Val2_74_fu_4723_p2 = ($signed(p_Val2_70_reg_6456_pp1_iter6_reg) - $signed(p_Val2_73_reg_6493_pp1_iter6_reg));

assign p_Val2_75_fu_4109_p0 = p_Val2_71_fu_4079_p2;

assign p_Val2_75_fu_4109_p1 = OP2_V_21_cast_fu_4086_p1;

assign p_Val2_75_fu_4109_p2 = ($signed(p_Val2_75_fu_4109_p0) * $signed(p_Val2_75_fu_4109_p1));

assign p_Val2_77_fu_4841_p2 = ($signed(p_Val2_71_reg_6488_pp1_iter6_reg) - $signed(p_Val2_76_reg_6500_pp1_iter6_reg));

assign p_Val2_78_fu_4733_p0 = p_Val2_73_reg_6493_pp1_iter6_reg;

assign p_Val2_78_fu_4733_p1 = OP2_V_22_cast_fu_4730_p1;

assign p_Val2_78_fu_4733_p2 = ($signed(p_Val2_78_fu_4733_p0) * $signed(p_Val2_78_fu_4733_p1));

assign p_Val2_80_fu_4845_p2 = ($signed(p_Val2_73_reg_6493_pp1_iter6_reg) - $signed(p_Val2_79_reg_6639));

assign p_Val2_81_fu_4753_p0 = p_Val2_74_fu_4723_p2;

assign p_Val2_81_fu_4753_p1 = OP2_V_22_cast_fu_4730_p1;

assign p_Val2_81_fu_4753_p2 = ($signed(p_Val2_81_fu_4753_p0) * $signed(p_Val2_81_fu_4753_p1));

assign p_Val2_83_fu_4849_p2 = ($signed(p_Val2_74_reg_6628) - $signed(p_Val2_82_reg_6645));

assign p_Val2_84_fu_4856_p0 = p_Val2_76_reg_6500_pp1_iter6_reg;

assign p_Val2_84_fu_4856_p1 = OP2_V_22_cast_reg_6633;

assign p_Val2_84_fu_4856_p2 = ($signed(p_Val2_84_fu_4856_p0) * $signed(p_Val2_84_fu_4856_p1));

assign p_Val2_86_fu_4904_p2 = ($signed(p_Val2_76_reg_6500_pp1_iter6_reg) - $signed(p_Val2_85_reg_6688));

assign p_Val2_87_fu_4875_p0 = p_Val2_77_fu_4841_p2;

assign p_Val2_87_fu_4875_p1 = OP2_V_22_cast_reg_6633;

assign p_Val2_87_fu_4875_p2 = ($signed(p_Val2_87_fu_4875_p0) * $signed(p_Val2_87_fu_4875_p1));

assign p_Val2_89_fu_4908_p2 = ($signed(p_Val2_77_reg_6683) - $signed(p_Val2_88_reg_6694));

assign p_Val2_90_fu_4912_p2 = (p_Val2_89_fu_4908_p2 + reg_1153);

assign p_Val2_91_fu_4926_p2 = (p_Val2_88_reg_6694 + reg_1153);

assign p_Val2_92_fu_4919_p2 = (p_Val2_86_fu_4904_p2 + reg_1157);

assign p_Val2_93_fu_4932_p2 = (p_Val2_85_reg_6688 + reg_1157);

assign p_Val2_94_fu_4890_p2 = (p_Val2_83_fu_4849_p2 + hist_V_q1);

assign p_Val2_95_fu_4938_p2 = (p_Val2_82_reg_6645 + reg_1153);

assign p_Val2_96_Val2_1_fu_4529_p1 = p_Val2_96_Val2_s_fu_4522_p3;

assign p_Val2_96_Val2_s_fu_4522_p3 = ((icmp32_fu_4512_p2[0:0] === 1'b1) ? tmp_1195_reg_6573 : p_Val2_71_cast_fu_4517_p2);

assign p_Val2_96_fu_4897_p2 = (p_Val2_80_fu_4845_p2 + hist_V_q0);

assign p_Val2_97_fu_4944_p2 = (p_Val2_79_reg_6639 + reg_1157);

assign p_Val2_98_fu_2851_p2 = $signed(img_1_val_V_q0);

assign p_Val2_98_fu_2851_p3 = $signed(img_2_val_V_q0);

assign p_Val2_98_fu_2851_p4 = $signed(img_3_val_V_q0);

assign p_Val2_98_fu_2851_p5 = $signed(img_4_val_V_q0);

assign p_Val2_98_fu_2851_p6 = $signed(img_5_val_V_q0);

assign p_Val2_99_fu_2888_p2 = $signed(img_1_val_V_q1);

assign p_Val2_99_fu_2888_p3 = $signed(img_2_val_V_q1);

assign p_Val2_99_fu_2888_p4 = $signed(img_3_val_V_q1);

assign p_Val2_99_fu_2888_p5 = $signed(img_4_val_V_q1);

assign p_Val2_99_fu_2888_p6 = $signed(img_5_val_V_q1);

assign p_Val2_i_i_i_fu_1759_p2 = (32'd0 - p_Val2_55_fu_1751_p3);

assign p_Val2_s_207_fu_3116_p3 = ((is_neg_4_reg_6285[0:0] === 1'b1) ? tmp_417_fu_3111_p2 : p_Val2_52_reg_6268);

assign p_Val2_s_fu_2422_p2 = ($signed(sin_t_V_reg_5942) * $signed(i_op_assign_4_reg_890));

assign p_s_fu_3805_p3 = ((tmp_463_fu_3793_p2[0:0] === 1'b1) ? ret_V_29_fu_3771_p4 : ret_V_30_fu_3799_p2);

assign p_shl1_cast_fu_2287_p1 = tmp_204_fu_2279_p3;

assign p_shl2_cast_fu_4029_p1 = $signed(tmp_249_fu_4021_p3);

assign p_shl3_cast_fu_4041_p1 = $signed(tmp_250_fu_4033_p3);

assign p_shl4_cast_fu_3960_p1 = $signed(tmp_236_fu_3953_p3);

assign p_shl5_cast_fu_3971_p1 = $signed(tmp_237_fu_3964_p3);

assign p_shl6_cast_fu_5038_p1 = tmp_218_fu_5030_p3;

assign p_shl7_cast_fu_5050_p1 = tmp_219_fu_5042_p3;

assign p_shl_cast_fu_2275_p1 = tmp_203_fu_2267_p3;

assign r0_cast_fu_3856_p1 = p_1_reg_6448;

assign r_V_6_fu_4398_p2 = ($signed(tmp_461_fu_4394_p1) - $signed(tmp_395_reg_6007));

assign r_V_7_fu_5277_p0 = OP1_V_12_fu_5274_p1;

assign r_V_7_fu_5277_p1 = OP1_V_12_fu_5274_p1;

assign r_V_7_fu_5277_p2 = ($signed(r_V_7_fu_5277_p0) * $signed(r_V_7_fu_5277_p1));

assign r_V_8_fu_5379_p0 = OP1_V_13_fu_5376_p1;

assign r_V_8_fu_5379_p1 = OP1_V_13_fu_5376_p1;

assign r_V_8_fu_5379_p2 = ($signed(r_V_8_fu_5379_p0) * $signed(r_V_8_fu_5379_p1));

assign r_V_9_fu_5647_p0 = desc_buf_val_V_q1;

assign r_V_9_fu_5647_p1 = OP2_V_10_reg_6847;

assign r_V_9_fu_5647_p2 = ($signed(r_V_9_fu_5647_p0) * $signed(r_V_9_fu_5647_p1));

assign r_V_fu_2686_p2 = ($signed(tmp_440_fu_2678_p1) + $signed(tmp_441_fu_2682_p1));

assign r_V_s_fu_4411_p3 = {{r_V_6_reg_6557}, {3'd0}};

assign r_fu_2432_p2 = ($signed(i_op_assign_4_reg_890) + $signed(y0));

assign radius_fu_2219_p3 = ((tmp_i_fu_2213_p2[0:0] === 1'b1) ? p_Val2_154_fu_1765_p3 : p_Val2_132_fu_2209_p1);

assign ret_V_29_fu_3771_p4 = {{p_Val2_104_fu_3764_p3[31:16]}};

assign ret_V_30_fu_3799_p2 = (16'd1 + ret_V_29_fu_3771_p4);

assign ret_V_31_fu_3886_p4 = {{p_Val2_105_fu_3879_p3[31:16]}};

assign ret_V_32_fu_3914_p2 = (16'd1 + ret_V_31_fu_3886_p4);

assign ret_V_33_fu_4575_p4 = {{p_Val2_106_fu_4567_p3[31:16]}};

assign ret_V_34_fu_4603_p2 = (16'd1 + ret_V_33_fu_4575_p4);

assign ret_V_6_fu_5311_p2 = (32'd1 + ret_V_fu_5283_p4);

assign ret_V_7_fu_5385_p4 = {{r_V_8_fu_5379_p2[63:32]}};

assign ret_V_8_fu_5413_p2 = (32'd1 + ret_V_7_fu_5385_p4);

assign ret_V_fu_5283_p4 = {{r_V_7_fu_5277_p2[63:32]}};

assign sel_tmp100_demorgan_fu_2132_p2 = (tmp_386_fu_2054_p2 | tmp_377_reg_5910);

assign sel_tmp100_fu_2137_p2 = (sel_tmp100_demorgan_fu_2132_p2 ^ 1'd1);

assign sel_tmp101_fu_2143_p2 = (tmp_378_fu_2024_p2 & sel_tmp100_fu_2137_p2);

assign sel_tmp102_fu_2149_p2 = (tmp_387_fu_2064_p2 ^ 1'd1);

assign sel_tmp103_fu_2155_p2 = (sel_tmp102_fu_2149_p2 & sel_tmp101_fu_2143_p2);

assign sel_tmp104_fu_2161_p3 = ((sel_tmp103_fu_2155_p2[0:0] === 1'b1) ? p_0163_s_fu_2100_p3 : sel_tmp97_fu_2124_p3);

assign sel_tmp109_fu_2169_p2 = (tmp_387_fu_2064_p2 & sel_tmp101_fu_2143_p2);

assign sel_tmp10_fu_4326_p3 = ((sel_tmp9_fu_4320_p2[0:0] === 1'b1) ? storemerge_fu_4270_p3 : sel_tmp3_fu_4292_p3);

assign sel_tmp110_fu_2175_p3 = ((sel_tmp109_fu_2169_p2[0:0] === 1'b1) ? tmp_1141_fu_2096_p1 : sel_tmp104_fu_2161_p3);

assign sel_tmp115_demorgan_fu_2183_p2 = (tmp_378_fu_2024_p2 | sel_tmp100_demorgan_fu_2132_p2);

assign sel_tmp115_fu_2189_p2 = (sel_tmp115_demorgan_fu_2183_p2 ^ 1'd1);

assign sel_tmp116_fu_2195_p2 = (sel_tmp115_fu_2189_p2 & icmp12_fu_2080_p2);

assign sel_tmp15_fu_4334_p2 = (tmp_436_fu_4252_p2 & sel_tmp7_fu_4309_p2);

assign sel_tmp16_fu_4340_p3 = ((sel_tmp15_fu_4334_p2[0:0] === 1'b1) ? tmp_1166_fu_4266_p1 : sel_tmp10_fu_4326_p3);

assign sel_tmp1_fu_4282_p2 = (tmp_431_reg_6522 ^ 1'd1);

assign sel_tmp21_demorgan_fu_4348_p2 = (tmp_432_reg_6528 | sel_tmp6_demorgan_fu_4299_p2);

assign sel_tmp21_fu_4353_p2 = (sel_tmp21_demorgan_fu_4348_p2 ^ 1'd1);

assign sel_tmp22_fu_4359_p2 = (sel_tmp21_fu_4353_p2 & icmp15_reg_6552);

assign sel_tmp28_fu_3613_p2 = (tmp_452_reg_6407 ^ 1'd1);

assign sel_tmp29_fu_3618_p2 = (tmp_456_reg_6425 & sel_tmp28_fu_3613_p2);

assign sel_tmp2_fu_4287_p2 = (tmp_435_reg_6540 & sel_tmp1_fu_4282_p2);

assign sel_tmp33_demorgan_fu_3623_p2 = (tmp_456_reg_6425 | tmp_452_reg_6407);

assign sel_tmp33_fu_3627_p2 = (sel_tmp33_demorgan_fu_3623_p2 ^ 1'd1);

assign sel_tmp34_fu_3633_p2 = (tmp_453_reg_6413 & sel_tmp33_fu_3627_p2);

assign sel_tmp35_fu_3638_p2 = (tmp_457_fu_3583_p2 ^ 1'd1);

assign sel_tmp36_fu_3644_p2 = (sel_tmp35_fu_3638_p2 & sel_tmp34_fu_3633_p2);

assign sel_tmp3_fu_4292_p3 = ((sel_tmp2_fu_4287_p2[0:0] === 1'b1) ? tmp_1164_reg_6546 : 32'd0);

assign sel_tmp42_fu_3650_p2 = (tmp_457_fu_3583_p2 & sel_tmp34_fu_3633_p2);

assign sel_tmp48_demorgan_fu_3656_p2 = (tmp_453_reg_6413 | sel_tmp33_demorgan_fu_3623_p2);

assign sel_tmp48_fu_3661_p2 = (sel_tmp48_demorgan_fu_3656_p2 ^ 1'd1);

assign sel_tmp49_fu_3667_p2 = (sel_tmp48_fu_3661_p2 & icmp25_reg_6437);

assign sel_tmp65_fu_1524_p1 = sel_tmp65_v_fu_1517_p3;

assign sel_tmp65_v_fu_1517_p3 = ((tmp_i_i_reg_5841[0:0] === 1'b1) ? p_Result_161_fu_1466_p3 : p_Result_162_fu_1509_p3);

assign sel_tmp66_fu_1528_p2 = (tmp_i_i_reg_5841 ^ 1'd1);

assign sel_tmp67_fu_1533_p2 = (tmp_1685_i_i_reg_5847 & sel_tmp66_fu_1528_p2);

assign sel_tmp6_demorgan_fu_4299_p2 = (tmp_435_reg_6540 | tmp_431_reg_6522);

assign sel_tmp6_fu_4303_p2 = (sel_tmp6_demorgan_fu_4299_p2 ^ 1'd1);

assign sel_tmp71_fu_1895_p2 = (tmp_366_reg_5888 ^ 1'd1);

assign sel_tmp72_fu_1900_p2 = (tmp_370_fu_1836_p2 & sel_tmp71_fu_1895_p2);

assign sel_tmp73_fu_1906_p3 = ((sel_tmp72_fu_1900_p2[0:0] === 1'b1) ? tmp_1133_fu_1842_p1 : 32'd0);

assign sel_tmp76_demorgan_fu_1914_p2 = (tmp_370_fu_1836_p2 | tmp_366_reg_5888);

assign sel_tmp76_fu_1919_p2 = (sel_tmp76_demorgan_fu_1914_p2 ^ 1'd1);

assign sel_tmp77_fu_1925_p2 = (tmp_367_fu_1806_p2 & sel_tmp76_fu_1919_p2);

assign sel_tmp78_fu_1931_p2 = (tmp_371_fu_1846_p2 ^ 1'd1);

assign sel_tmp79_fu_1937_p2 = (sel_tmp78_fu_1931_p2 & sel_tmp77_fu_1925_p2);

assign sel_tmp7_fu_4309_p2 = (tmp_432_reg_6528 & sel_tmp6_fu_4303_p2);

assign sel_tmp80_fu_1943_p3 = ((sel_tmp79_fu_1937_p2[0:0] === 1'b1) ? p_0154_s_fu_1882_p3 : sel_tmp73_fu_1906_p3);

assign sel_tmp85_fu_1951_p2 = (tmp_371_fu_1846_p2 & sel_tmp77_fu_1925_p2);

assign sel_tmp86_fu_1957_p3 = ((sel_tmp85_fu_1951_p2[0:0] === 1'b1) ? tmp_1135_fu_1878_p1 : sel_tmp80_fu_1943_p3);

assign sel_tmp8_fu_4314_p2 = (tmp_436_fu_4252_p2 ^ 1'd1);

assign sel_tmp91_demorgan_fu_1965_p2 = (tmp_367_fu_1806_p2 | sel_tmp76_demorgan_fu_1914_p2);

assign sel_tmp91_fu_1971_p2 = (sel_tmp91_demorgan_fu_1965_p2 ^ 1'd1);

assign sel_tmp92_fu_1977_p2 = (sel_tmp91_fu_1971_p2 & icmp_fu_1862_p2);

assign sel_tmp95_fu_2113_p2 = (tmp_377_reg_5910 ^ 1'd1);

assign sel_tmp96_fu_2118_p2 = (tmp_386_fu_2054_p2 & sel_tmp95_fu_2113_p2);

assign sel_tmp97_fu_2124_p3 = ((sel_tmp96_fu_2118_p2[0:0] === 1'b1) ? tmp_1139_fu_2060_p1 : 32'd0);

assign sel_tmp9_fu_4320_p2 = (sel_tmp8_fu_4314_p2 & sel_tmp7_fu_4309_p2);

assign sh_amt_1_cast_fu_2050_p1 = sh_amt_1_fu_2042_p3;

assign sh_amt_1_fu_2042_p3 = ((tmp_378_fu_2024_p2[0:0] === 1'b1) ? tmp_379_fu_2030_p2 : tmp_384_fu_2036_p2);

assign sh_amt_2_cast_fu_5545_p1 = sh_amt_2_fu_5537_p3;

assign sh_amt_2_fu_5537_p3 = ((tmp_479_fu_5519_p2[0:0] === 1'b1) ? tmp_480_fu_5525_p2 : tmp_481_fu_5531_p2);

assign sh_amt_3_cast_fu_4249_p1 = sh_amt_3_reg_6534;

assign sh_amt_3_fu_4215_p3 = ((tmp_432_fu_4197_p2[0:0] === 1'b1) ? tmp_433_fu_4203_p2 : tmp_434_fu_4209_p2);

assign sh_amt_4_cast_fu_3580_p1 = sh_amt_4_reg_6419;

assign sh_amt_4_fu_3546_p3 = ((tmp_453_fu_3528_p2[0:0] === 1'b1) ? tmp_454_fu_3534_p2 : tmp_455_fu_3540_p2);

assign sh_amt_cast_fu_1832_p1 = sh_amt_fu_1824_p3;

assign sh_amt_fu_1824_p3 = ((tmp_367_fu_1806_p2[0:0] === 1'b1) ? tmp_368_fu_1812_p2 : tmp_369_fu_1818_p2);

assign sh_assign_6_fu_1697_p3 = ((isNeg_fu_1679_p3[0:0] === 1'b1) ? tmp_1702_i_i_i_cast_fu_1693_p1 : sh_assign_fu_1673_p2);

assign sh_assign_6_i_i_i_ca_5_fu_1709_p1 = sh_assign_6_fu_1697_p3;

assign sh_assign_6_i_i_i_ca_fu_1705_p1 = sh_assign_6_fu_1697_p3;

assign sh_assign_fu_1673_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_1669_p1));

assign sin_t_V_fu_2201_p3 = ((sel_tmp116_fu_2195_p2[0:0] === 1'b1) ? tmp_390_fu_2107_p2 : sel_tmp110_fu_2175_p3);

assign storemerge6_fu_3601_p3 = ((isneg_3_reg_6397[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign storemerge_fu_4270_p3 = ((isneg_2_reg_6512[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign t_V_18_fu_1417_p1 = reg_1143;

assign thresh_V_cast3_fu_5343_p1 = thresh_V_fu_5706_p2;

assign thresh_V_fu_5706_p0 = thresh_V_fu_5706_p00;

assign thresh_V_fu_5706_p00 = reg_1149;

assign thresh_V_fu_5706_p1 = 31'd13107;

assign tmp118_fu_2566_p2 = (tmp_408_fu_2548_p2 & tmp_407_fu_2542_p2);

assign tmp119_fu_2577_p2 = (tmp_409_fu_2554_p2 & tmp120_fu_2572_p2);

assign tmp120_fu_2572_p2 = (tmp_410_fu_2560_p2 & tmp_398_reg_6026);

assign tmp121_fu_2598_p2 = (tmp_412_fu_2594_p2 & tmp_411_fu_2589_p2);

assign tmp122_cast_cast_fu_3413_p3 = ((tmp_448_fu_3405_p2[0:0] === 1'b1) ? 8'd80 : 8'd79);

assign tmp32_V_23_fu_1326_p2 = p_Val2_153_fu_1300_p3 << num_zeros_fu_1318_p3;

assign tmp32_V_27_fu_1207_p2 = p_Val2_155_fu_1181_p3 << num_zeros_3_fu_1199_p3;

assign tmp32_V_31_fu_3140_p2 = p_Val2_s_207_fu_3116_p3 << num_zeros_4_fu_3132_p3;

assign tmp32_V_35_fu_2963_p2 = p_Val2_156_fu_2939_p3 << num_zeros_5_fu_2955_p3;

assign tmp32_V_38_fu_3175_p1 = p_Val2_139_reg_6306[31:0];

assign tmp32_V_39_fu_3188_p2 = tmp32_V_38_fu_3175_p1 << tmp_593_cast_fu_3184_p1;

assign tmp32_V_40_fu_3252_p1 = tmp_1183_fu_3246_p2[31:0];

assign tmp32_V_41_fu_3256_p3 = ((icmp22_fu_3169_p2[0:0] === 1'b1) ? tmp32_V_39_fu_3188_p2 : tmp32_V_40_fu_3252_p1);

assign tmp32_V_44_fu_1217_p1 = grp_fu_1112_p1;

assign tmp32_V_45_fu_3278_p1 = grp_fu_1112_p1;

assign tmp32_V_46_fu_3264_p1 = grp_fu_1112_p1;

assign tmp32_V_47_fu_3391_p1 = grp_fu_1112_p1;

assign tmp32_V_fu_1336_p1 = grp_fu_1112_p1;

assign tmp_1119_fu_1618_p1 = descriptor_val_offset[9:0];

assign tmp_1121_fu_1332_p1 = num_zeros_fu_1318_p3[7:0];

assign tmp_1127_fu_1729_p3 = tmp_1704_i_i_i_fu_1717_p2[32'd24];

assign tmp_1129_fu_1213_p1 = num_zeros_3_fu_1199_p3[7:0];

assign tmp_1130_fu_1550_p1 = ireg_V_fu_1546_p1[62:0];

assign tmp_1132_fu_1572_p1 = ireg_V_fu_1546_p1[51:0];

assign tmp_1133_fu_1842_p1 = man_V_8_fu_1793_p3[31:0];

assign tmp_1134_fu_1852_p4 = {{sh_amt_fu_1824_p3[11:5]}};

assign tmp_1135_fu_1878_p1 = tmp_373_fu_1872_p2[31:0];

assign tmp_1136_fu_1586_p1 = ireg_V_1_fu_1582_p1[62:0];

assign tmp_1138_fu_1608_p1 = ireg_V_1_fu_1582_p1[51:0];

assign tmp_1139_fu_2060_p1 = man_V_11_fu_2011_p3[31:0];

assign tmp_1140_fu_2070_p4 = {{sh_amt_1_fu_2042_p3[11:5]}};

assign tmp_1141_fu_2096_p1 = tmp_389_fu_2090_p2[31:0];

assign tmp_1142_fu_2411_p1 = img_val_V_offset[2:0];

assign tmp_1143_fu_2448_p1 = r_fu_2432_p2[9:0];

assign tmp_1144_fu_2460_p1 = r_fu_2432_p2[9:0];

assign tmp_1145_fu_2464_p2 = (10'd1 + tmp_1144_fu_2460_p1);

assign tmp_1146_fu_2478_p1 = r_fu_2432_p2[9:0];

assign tmp_1147_fu_2482_p2 = ($signed(10'd1023) + $signed(tmp_1146_fu_2478_p1));

assign tmp_1148_fu_4956_p1 = i9_reg_920[1:0];

assign tmp_1149_fu_5060_p1 = i_s_fu_5016_p2[1:0];

assign tmp_1150_fu_5293_p3 = r_V_7_fu_5277_p2[32'd63];

assign tmp_1151_fu_5301_p1 = r_V_7_fu_5277_p2[31:0];

assign tmp_1152_fu_2609_p1 = c_reg_6068[17:0];

assign tmp_1153_fu_2612_p2 = (18'd1 + tmp_1152_fu_2609_p1);

assign tmp_1154_fu_2633_p1 = c_reg_6068[17:0];

assign tmp_1155_fu_2636_p2 = ($signed(18'd262143) + $signed(tmp_1154_fu_2633_p1));

assign tmp_1156_fu_2657_p1 = c_reg_6068[17:0];

assign tmp_1158_fu_3146_p1 = num_zeros_4_fu_3132_p3[7:0];

assign tmp_1160_fu_2969_p1 = num_zeros_5_fu_2955_p3[7:0];

assign tmp_1161_fu_4129_p1 = ireg_V_2_fu_4125_p1[62:0];

assign tmp_1163_fu_4155_p1 = ireg_V_2_fu_4125_p1[51:0];

assign tmp_1164_fu_4229_p1 = man_V_14_fu_4177_p3[31:0];

assign tmp_1165_fu_4233_p4 = {{sh_amt_3_fu_4215_p3[11:5]}};

assign tmp_1166_fu_4266_p1 = tmp_438_fu_4261_p2[31:0];

assign tmp_1167_fu_4372_p3 = p_Val2_157_fu_4364_p3[32'd31];

assign tmp_1169_fu_3011_p1 = tmp_444_fu_3003_p3[31:0];

assign tmp_1170_fu_3051_p1 = tmp_446_fu_3043_p3[31:0];

assign tmp_1171_fu_3075_p1 = msb_idx_fu_3069_p2[30:0];

assign tmp_1173_fu_3159_p4 = {{msb_idx_5_fu_3153_p3[30:5]}};

assign tmp_1175_fu_3194_p1 = msb_idx_5_fu_3153_p3[6:0];

assign tmp_1176_fu_3198_p2 = ((msb_idx_5_fu_3153_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1177_fu_3204_p2 = ($signed(7'd97) + $signed(tmp_1175_fu_3194_p1));

integer ap_tvar_int_6;

always @ (p_Val2_139_cast_fu_3150_p1) begin
    for (ap_tvar_int_6 = 97 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 96 - 0) begin
            tmp_1178_fu_3210_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_1178_fu_3210_p4[ap_tvar_int_6] = p_Val2_139_cast_fu_3150_p1[96 - ap_tvar_int_6];
        end
    end
end

assign tmp_1179_fu_3220_p2 = (tmp_1175_fu_3194_p1 ^ 7'd127);

assign tmp_1180_fu_3226_p3 = ((tmp_1176_fu_3198_p2[0:0] === 1'b1) ? tmp_1178_fu_3210_p4 : p_Val2_139_cast_fu_3150_p1);

assign tmp_1181_fu_3234_p3 = ((tmp_1176_fu_3198_p2[0:0] === 1'b1) ? tmp_1179_fu_3220_p2 : tmp_1177_fu_3204_p2);

assign tmp_1182_fu_3242_p1 = tmp_1181_fu_3234_p3;

assign tmp_1183_fu_3246_p2 = tmp_1180_fu_3226_p3 >> tmp_1182_fu_3242_p1;

assign tmp_1185_fu_3410_p1 = msb_idx_reg_6312[7:0];

assign tmp_1186_fu_3460_p1 = ireg_V_3_fu_3456_p1[62:0];

assign tmp_1188_fu_3486_p1 = ireg_V_3_fu_3456_p1[51:0];

assign tmp_1189_fu_3560_p1 = man_V_17_fu_3508_p3[31:0];

assign tmp_1190_fu_3564_p4 = {{sh_amt_4_fu_3546_p3[11:5]}};

assign tmp_1191_fu_3597_p1 = tmp_459_fu_3592_p2[31:0];

assign tmp_1193_fu_4434_p4 = {{neg_mul_fu_4428_p2[72:45]}};

assign tmp_1194_fu_4448_p4 = {{mul_fu_4422_p2[72:45]}};

assign tmp_1195_fu_4482_p1 = tmp_462_fu_4475_p3[26:0];

assign tmp_1196_fu_4486_p1 = tmp_462_fu_4475_p3[27:0];

assign tmp_1197_fu_4500_p3 = tmp_462_reg_6568[32'd27];

assign tmp_1199_fu_3744_p1 = p_Val2_45_reg_6082_pp1_iter1_reg[15:0];

assign tmp_1200_fu_3781_p3 = p_Val2_104_fu_3764_p3[32'd31];

assign tmp_1201_fu_3789_p1 = p_Val2_104_fu_3764_p3[15:0];

assign tmp_1202_fu_3859_p1 = p_Val2_46_reg_6090_pp1_iter1_reg[15:0];

assign tmp_1203_fu_3896_p3 = p_Val2_105_fu_3879_p3[32'd31];

assign tmp_1204_fu_3904_p1 = p_Val2_105_fu_3879_p3[15:0];

assign tmp_1205_fu_4545_p1 = p_Val2_63_fu_4533_p3[15:0];

assign tmp_1206_fu_4585_p3 = p_Val2_106_fu_4567_p3[32'd31];

assign tmp_1207_fu_4593_p1 = p_Val2_106_fu_4567_p3[15:0];

assign tmp_1208_fu_4635_p1 = p_9_fu_4617_p3[9:0];

assign tmp_1209_fu_4639_p4 = {{tmp_466_fu_4629_p2[16:3]}};

assign tmp_1210_fu_4669_p1 = p_9_fu_4617_p3[9:0];

assign tmp_1211_fu_3981_p1 = tmp_238_fu_3975_p2[6:0];

assign tmp_1212_fu_3985_p1 = p_3_fu_3928_p3[6:0];

assign tmp_1213_fu_3989_p2 = (tmp_1212_fu_3985_p1 + tmp_1211_fu_3981_p1);

assign tmp_1214_fu_4691_p2 = (10'd1 + tmp_1208_fu_4635_p1);

assign tmp_1215_fu_4697_p3 = ((icmp35_fu_4649_p2[0:0] === 1'b1) ? tmp_1214_fu_4691_p2 : 10'd0);

assign tmp_1216_fu_4001_p1 = tmp_238_fu_3975_p2[6:0];

assign tmp_1217_fu_4005_p1 = tmp_470_fu_3995_p2[6:0];

assign tmp_1218_fu_4009_p2 = (tmp_1217_fu_4005_p1 + tmp_1216_fu_4001_p1);

assign tmp_1219_fu_4051_p1 = tmp_251_fu_4045_p2[6:0];

assign tmp_1220_fu_4055_p1 = p_3_fu_3928_p3[6:0];

assign tmp_1221_fu_4059_p2 = (tmp_1220_fu_4055_p1 + tmp_1219_fu_4051_p1);

assign tmp_1222_fu_4065_p1 = tmp_251_fu_4045_p2[6:0];

assign tmp_1223_fu_4069_p1 = tmp_470_fu_3995_p2[6:0];

assign tmp_1224_fu_4073_p2 = (tmp_1223_fu_4069_p1 + tmp_1222_fu_4065_p1);

assign tmp_1225_fu_5395_p3 = r_V_8_fu_5379_p2[32'd63];

assign tmp_1226_fu_5403_p1 = r_V_8_fu_5379_p2[31:0];

assign tmp_1227_fu_5451_p1 = ireg_V_4_fu_5447_p1[62:0];

assign tmp_1229_fu_5477_p1 = ireg_V_4_fu_5447_p1[51:0];

assign tmp_1230_fu_5609_p1 = man_V_20_fu_5499_p3[31:0];

assign tmp_1231_fu_5555_p1 = man_V_20_fu_5499_p3[31:0];

assign tmp_1232_fu_5559_p4 = {{sh_amt_2_fu_5537_p3[11:5]}};

assign tmp_1233_fu_5605_p1 = tmp_485_fu_5599_p2[31:0];

assign tmp_1234_fu_5652_p3 = r_V_9_fu_5647_p2[32'd63];

assign tmp_1235_fu_5660_p1 = r_V_9_fu_5647_p2[31:0];

assign tmp_1685_i_i_fu_1437_p2 = ((loc_V_fu_1421_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1686_i_i_fu_1453_p1 = index_V_fu_1443_p4;

assign tmp_1688_i_i_fu_1487_p2 = (mask_table1685_q0 ^ 23'd8388607);

assign tmp_1701_i_i_i_cast2_fu_1665_p1 = tmp_1701_i_i_i_fu_1655_p4;

assign tmp_1701_i_i_i_fu_1655_p4 = {{{{1'd1}, {loc_V_20_fu_1651_p1}}}, {1'd0}};

assign tmp_1702_i_i_i_cast_fu_1693_p1 = $signed(tmp_1702_i_i_i_fu_1687_p2);

assign tmp_1702_i_i_i_fu_1687_p2 = (8'd127 - loc_V_19_fu_1641_p4);

assign tmp_1703_i_i_i_fu_1713_p1 = $unsigned(sh_assign_6_i_i_i_ca_fu_1705_p1);

assign tmp_1704_i_i_i_fu_1717_p2 = tmp_1701_i_i_i_fu_1655_p4 >> sh_assign_6_i_i_i_ca_5_fu_1709_p1;

assign tmp_1705_i_i_i_fu_1723_p2 = tmp_1701_i_i_i_cast2_fu_1665_p1 << tmp_1703_i_i_i_fu_1713_p1;

assign tmp_198_cast_fu_1622_p3 = {{tmp_1119_fu_1618_p1}, {7'd0}};

assign tmp_200_fu_1737_p1 = tmp_1127_fu_1729_p3;

assign tmp_201_fu_1741_p4 = {{tmp_1705_i_i_i_fu_1723_p2[55:24]}};

assign tmp_203_fu_2267_p3 = {{tmp_446_mid2_v_fu_2259_p3}, {3'd0}};

assign tmp_204_fu_2279_p3 = {{tmp_446_mid2_v_fu_2259_p3}, {1'd0}};

assign tmp_205_fu_2291_p2 = (p_shl_cast_fu_2275_p1 - p_shl1_cast_fu_2287_p1);

assign tmp_206_fu_2321_p2 = (exitcond_flatten_fu_2245_p2 | exitcond6_mid_fu_2309_p2);

assign tmp_207_fu_2347_p2 = (tmp_205_fu_2291_p2 + tmp_455_mid2_cast_fu_2343_p1);

assign tmp_209_cast_fu_2353_p3 = {{tmp_207_fu_2347_p2}, {3'd0}};

assign tmp_210_cast_fu_2371_p1 = tmp_210_fu_2365_p2;

assign tmp_210_fu_2365_p2 = (tmp_209_cast_fu_2353_p3 + tmp_445_cast_fu_2361_p1);

assign tmp_212_cast_fu_2452_p3 = {{tmp_1143_fu_2448_p1}, {8'd0}};

assign tmp_214_cast_fu_2470_p3 = {{tmp_1145_fu_2464_p2}, {8'd0}};

assign tmp_216_cast_fu_2488_p3 = {{tmp_1147_fu_2482_p2}, {8'd0}};

assign tmp_218_fu_5030_p3 = {{tmp_457_mid2_v_fu_5022_p3}, {3'd0}};

assign tmp_219_fu_5042_p3 = {{tmp_457_mid2_v_fu_5022_p3}, {1'd0}};

assign tmp_220_fu_5054_p2 = (p_shl6_cast_fu_5038_p1 - p_shl7_cast_fu_5050_p1);

assign tmp_222_fu_5120_p2 = (exitcond_flatten2_fu_4996_p2 | exitcond1_mid_fu_5100_p2);

assign tmp_223_fu_5144_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? tmp_458_mid1_fu_5064_p3 : tmp_401_fu_4972_p2);

assign tmp_224_fu_5152_p3 = ((exitcond1_mid_fu_5100_p2[0:0] === 1'b1) ? tmp_469_mid1_fu_5138_p2 : tmp_223_fu_5144_p3);

assign tmp_225_fu_5186_p2 = (tmp_471_mid2_cast_fu_5182_p1 + tmp_220_fu_5054_p2);

assign tmp_227_cast_fu_5192_p3 = {{tmp_225_fu_5186_p2}, {3'd0}};

assign tmp_228_cast_fu_5228_p1 = tmp_228_fu_5222_p2;

assign tmp_228_fu_5222_p2 = (tmp_458_cast_fu_5218_p1 + tmp_227_cast_fu_5192_p3);

assign tmp_229_cast_fu_2623_p1 = $signed(tmp_229_fu_2618_p2);

assign tmp_229_fu_2618_p2 = (tmp_1153_fu_2612_p2 + tmp_212_cast_reg_6036);

assign tmp_230_cast_fu_2647_p1 = $signed(tmp_230_fu_2642_p2);

assign tmp_230_fu_2642_p2 = (tmp_1155_fu_2636_p2 + tmp_212_cast_reg_6036);

assign tmp_231_cast_fu_2776_p1 = $signed(tmp_231_fu_2772_p2);

assign tmp_231_fu_2772_p2 = (tmp_1156_reg_6166 + tmp_214_cast_reg_6042);

assign tmp_232_cast_fu_2790_p1 = $signed(tmp_232_fu_2786_p2);

assign tmp_232_fu_2786_p2 = (tmp_1156_reg_6166 + tmp_216_cast_reg_6047);

assign tmp_233_fu_4444_p1 = $signed(tmp_1193_fu_4434_p4);

assign tmp_234_fu_4458_p1 = $signed(tmp_1194_fu_4448_p4);

assign tmp_235_fu_4462_p3 = ((tmp_1192_reg_6562[0:0] === 1'b1) ? tmp_233_fu_4444_p1 : tmp_234_fu_4458_p1);

assign tmp_236_fu_3953_p3 = {{p_1_reg_6448}, {3'd0}};

assign tmp_237_fu_3964_p3 = {{p_1_reg_6448}, {1'd0}};

assign tmp_238_fu_3975_p2 = ($signed(p_shl4_cast_fu_3960_p1) - $signed(p_shl5_cast_fu_3971_p1));

assign tmp_241_cast_fu_4673_p3 = {{tmp_1213_reg_6468_pp1_iter6_reg}, {3'd0}};

assign tmp_242_cast_fu_4686_p1 = tmp_242_fu_4680_p2;

assign tmp_242_fu_4680_p2 = (tmp_1210_fu_4669_p1 + tmp_241_cast_fu_4673_p3);

assign tmp_243_cast_fu_4773_p1 = tmp_243_fu_4769_p2;

assign tmp_243_fu_4769_p2 = (tmp_1215_reg_6610 + tmp_241_cast_reg_6600);

assign tmp_246_cast_fu_4705_p3 = {{tmp_1218_reg_6473_pp1_iter6_reg}, {3'd0}};

assign tmp_247_cast_fu_4718_p1 = tmp_247_fu_4712_p2;

assign tmp_247_fu_4712_p2 = (tmp_1210_fu_4669_p1 + tmp_246_cast_fu_4705_p3);

assign tmp_248_cast_fu_4782_p1 = tmp_248_fu_4778_p2;

assign tmp_248_fu_4778_p2 = (tmp_1215_reg_6610 + tmp_246_cast_reg_6618);

assign tmp_249_fu_4021_p3 = {{tmp_471_fu_4015_p2}, {3'd0}};

assign tmp_250_fu_4033_p3 = {{tmp_471_fu_4015_p2}, {1'd0}};

assign tmp_251_fu_4045_p2 = ($signed(p_shl2_cast_fu_4029_p1) - $signed(p_shl3_cast_fu_4041_p1));

assign tmp_254_cast_fu_4787_p3 = {{tmp_1221_reg_6478_pp1_iter6_reg}, {3'd0}};

assign tmp_255_cast_fu_4799_p1 = tmp_255_fu_4794_p2;

assign tmp_255_fu_4794_p2 = (tmp_1210_reg_6594 + tmp_254_cast_fu_4787_p3);

assign tmp_256_cast_fu_4809_p1 = tmp_256_fu_4804_p2;

assign tmp_256_fu_4804_p2 = (tmp_1215_reg_6610 + tmp_254_cast_fu_4787_p3);

assign tmp_259_cast_fu_4814_p3 = {{tmp_1224_reg_6483_pp1_iter6_reg}, {3'd0}};

assign tmp_260_cast_fu_4826_p1 = tmp_260_fu_4821_p2;

assign tmp_260_fu_4821_p2 = (tmp_1210_reg_6594 + tmp_259_cast_fu_4814_p3);

assign tmp_261_cast_fu_4836_p1 = tmp_261_fu_4831_p2;

assign tmp_261_fu_4831_p2 = (tmp_1215_reg_6610 + tmp_259_cast_fu_4814_p3);

assign tmp_262_cast_fu_5702_p1 = $signed(tmp_262_reg_6861_pp5_iter1_reg);

assign tmp_262_fu_5638_p2 = (tmp_546_cast_fu_5634_p1 + tmp_198_cast_reg_5931);

assign tmp_352_fu_1350_p2 = ((p_Result_s_reg_5788 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_353_fu_1355_p2 = ($signed(8'd142) - $signed(tmp_1121_reg_5778));

assign tmp_354_fu_1360_p1 = tmp_352_fu_1350_p2;

assign tmp_355_fu_1370_p3 = {{is_neg_reg_5768}, {p_Repl2_48_trunc_fu_1364_p2}};

assign tmp_357_fu_1499_p4 = {{p_Val2_50_fu_1478_p2[31:23]}};

assign tmp_358_fu_1161_p0 = angle_V;

assign tmp_358_fu_1161_p2 = ((tmp_358_fu_1161_p0 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_359_fu_1175_p1 = angle_V;

assign tmp_359_fu_1175_p2 = ($signed(32'd0) - $signed(tmp_359_fu_1175_p1));

assign tmp_360_fu_1231_p2 = ((p_Result_21_reg_5743 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_361_fu_1236_p2 = ($signed(8'd142) - $signed(tmp_1129_reg_5733));

assign tmp_362_fu_1241_p1 = tmp_360_fu_1231_p2;

assign tmp_363_fu_1251_p3 = {{is_neg_3_reg_5723}, {p_Repl2_51_trunc_fu_1245_p2}};

assign tmp_364_fu_1773_p1 = exp_tmp_V_reg_5878;

assign tmp_365_fu_1776_p3 = {{1'd1}, {tmp_1132_reg_5883}};

assign tmp_366_fu_1576_p2 = ((tmp_1130_fu_1550_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_367_fu_1806_p2 = (($signed(F2_fu_1800_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_368_fu_1812_p2 = ($signed(12'd4080) + $signed(F2_fu_1800_p2));

assign tmp_369_fu_1818_p2 = (12'd16 - F2_fu_1800_p2);

assign tmp_370_fu_1836_p2 = ((F2_fu_1800_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_371_fu_1846_p2 = ((sh_amt_fu_1824_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_372_fu_1868_p1 = $unsigned(sh_amt_cast_fu_1832_p1);

assign tmp_373_fu_1872_p2 = $signed(man_V_8_fu_1793_p3) >>> tmp_372_fu_1868_p1;

assign tmp_374_fu_1889_p2 = tmp_1133_fu_1842_p1 << sh_amt_cast_fu_1832_p1;

assign tmp_375_fu_1991_p1 = exp_tmp_V_1_reg_5900;

assign tmp_376_fu_1994_p3 = {{1'd1}, {tmp_1138_reg_5905}};

assign tmp_377_fu_1612_p2 = ((tmp_1136_fu_1586_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_378_fu_2024_p2 = (($signed(F2_1_fu_2018_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_379_fu_2030_p2 = ($signed(12'd4080) + $signed(F2_1_fu_2018_p2));

assign tmp_380_fu_2989_p4 = {{p_Val2_139_fu_2983_p3[76:33]}};

assign tmp_381_fu_5670_p4 = {{r_V_9_fu_5647_p2[39:32]}};

assign tmp_382_fu_5680_p2 = (8'd1 + tmp_381_fu_5670_p4);

assign tmp_383_fu_5686_p3 = ((tmp_489_fu_5664_p2[0:0] === 1'b1) ? tmp_381_fu_5670_p4 : tmp_382_fu_5680_p2);

assign tmp_384_fu_2036_p2 = (12'd16 - F2_1_fu_2018_p2);

assign tmp_385_fu_5694_p3 = ((tmp_1234_fu_5652_p3[0:0] === 1'b1) ? tmp_383_fu_5686_p3 : tmp_381_fu_5670_p4);

assign tmp_386_fu_2054_p2 = ((F2_1_fu_2018_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_387_fu_2064_p2 = ((sh_amt_1_fu_2042_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_388_fu_2086_p1 = $unsigned(sh_amt_1_cast_fu_2050_p1);

assign tmp_389_fu_2090_p2 = $signed(man_V_11_fu_2011_p3) >>> tmp_388_fu_2086_p1;

assign tmp_390_fu_2107_p2 = tmp_1139_fu_2060_p1 << sh_amt_1_cast_fu_2050_p1;

assign tmp_391_fu_1399_p0 = img_rows_read;

assign tmp_391_fu_1399_p1 = img_rows_read;

assign tmp_391_fu_1399_p2 = ($signed(tmp_391_fu_1399_p0) * $signed(tmp_391_fu_1399_p1));

assign tmp_392_fu_1405_p0 = img_cols_read;

assign tmp_392_fu_1405_p1 = img_cols_read;

assign tmp_392_fu_1405_p2 = ($signed(tmp_392_fu_1405_p0) * $signed(tmp_392_fu_1405_p1));

assign tmp_393_fu_2401_p1 = img_rows_read;

assign tmp_393_fu_2401_p2 = ($signed(32'd4294967295) + $signed(tmp_393_fu_2401_p1));

assign tmp_394_fu_2406_p1 = img_cols_read;

assign tmp_394_fu_2406_p2 = ($signed(32'd4294967295) + $signed(tmp_394_fu_2406_p1));

assign tmp_395_fu_2414_p0 = angle_V;

assign tmp_395_fu_2414_p1 = tmp_395_fu_2414_p0;

assign tmp_397_fu_2417_p2 = (($signed(i_op_assign_4_reg_890) > $signed(radius_reg_5948)) ? 1'b1 : 1'b0);

assign tmp_398_fu_2437_p2 = (($signed(r_fu_2432_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_399_fu_2443_p2 = (($signed(r_fu_2432_p2) < $signed(tmp_393_reg_5989)) ? 1'b1 : 1'b0);

assign tmp_400_fu_4960_p3 = {{tmp_1148_fu_4956_p1}, {2'd0}};

assign tmp_401_fu_4972_p2 = (tmp_400_fu_4960_p3 + tmp_504_cast_fu_4968_p1);

assign tmp_402_fu_2496_p2 = (($signed(ap_phi_mux_i_op_assign_phi_fu_903_p4) > $signed(radius_reg_5948)) ? 1'b1 : 1'b0);

assign tmp_404_fu_5212_p2 = (tmp_470_mid2_fu_5160_p3 + k5_cast_fu_5208_p1);

assign tmp_405_fu_5253_p1 = tmp_404_reg_6724;

assign tmp_407_fu_2542_p2 = (($signed(p_Val2_45_fu_2532_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_408_fu_2548_p2 = (($signed(p_Val2_45_fu_2532_p2) < $signed(32'd327680)) ? 1'b1 : 1'b0);

assign tmp_409_fu_2554_p2 = (($signed(p_Val2_46_fu_2537_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_410_fu_2560_p2 = (($signed(p_Val2_46_fu_2537_p2) < $signed(32'd327680)) ? 1'b1 : 1'b0);

assign tmp_411_fu_2589_p2 = (($signed(c_reg_6068) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_412_fu_2594_p2 = (($signed(c_reg_6068) < $signed(tmp_394_reg_5994)) ? 1'b1 : 1'b0);

assign tmp_414_fu_5269_p1 = i7_reg_976;

assign tmp_415_fu_5305_p2 = ((tmp_1151_fu_5301_p1 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_416_fu_2920_p2 = ((p_Val2_98_fu_2851_p8 == p_Val2_99_fu_2888_p8) ? 1'b1 : 1'b0);

assign tmp_417_fu_3111_p2 = ($signed(32'd0) - $signed(p_Val2_52_reg_6268));

assign tmp_418_fu_3341_p2 = ((p_Result_26_reg_6362 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_419_fu_3346_p2 = ($signed(8'd142) - $signed(tmp_1158_reg_6337));

assign tmp_420_fu_3351_p1 = tmp_418_fu_3341_p2;

assign tmp_421_fu_3361_p3 = {{is_neg_4_reg_6285}, {p_Repl2_54_trunc_fu_3355_p2}};

assign tmp_422_fu_2800_p2 = ((p_Val2_56_fu_2712_p8 == p_Val2_61_fu_2749_p8) ? 1'b1 : 1'b0);

assign tmp_423_fu_2934_p2 = ($signed(32'd0) - $signed(p_Val2_49_reg_6177));

assign tmp_424_fu_3292_p2 = ((p_Result_29_reg_6352 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_425_fu_3297_p2 = ($signed(8'd142) - $signed(tmp_1160_reg_6296));

assign tmp_426_fu_3302_p1 = tmp_424_fu_3292_p2;

assign tmp_427_fu_3312_p3 = {{is_neg_5_reg_6249}, {p_Repl2_57_trunc_fu_3306_p2}};

assign tmp_429_fu_4151_p1 = exp_tmp_V_3_fu_4141_p4;

assign tmp_430_fu_4159_p3 = {{1'd1}, {tmp_1163_fu_4155_p1}};

assign tmp_431_fu_4185_p2 = ((tmp_1161_fu_4129_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_432_fu_4197_p2 = (($signed(F2_3_fu_4191_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_433_fu_4203_p2 = ($signed(12'd4080) + $signed(F2_3_fu_4191_p2));

assign tmp_434_fu_4209_p2 = (12'd16 - F2_3_fu_4191_p2);

assign tmp_435_fu_4223_p2 = ((F2_3_fu_4191_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_436_fu_4252_p2 = ((sh_amt_3_reg_6534 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_437_fu_4257_p1 = $unsigned(sh_amt_3_cast_fu_4249_p1);

assign tmp_438_fu_4261_p2 = $signed(man_V_14_reg_6517) >>> tmp_437_fu_4257_p1;

assign tmp_439_fu_4277_p2 = tmp_1164_reg_6546 << sh_amt_3_cast_fu_4249_p1;

assign tmp_440_fu_2678_p1 = $signed(p_Val2_58_fu_2663_p2);

assign tmp_441_fu_2682_p1 = $signed(p_Val2_59_fu_2672_p2);

assign tmp_442_fu_2973_p2 = ((p_Val2_60_reg_6255 == 77'd0) ? 1'b1 : 1'b0);

assign tmp_443_fu_2978_p2 = (77'd0 - p_Val2_60_reg_6255);

always @ (p_Result_32_fu_2999_p1) begin
    if (p_Result_32_fu_2999_p1[63] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd0;
    end else if (p_Result_32_fu_2999_p1[62] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd1;
    end else if (p_Result_32_fu_2999_p1[61] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd2;
    end else if (p_Result_32_fu_2999_p1[60] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd3;
    end else if (p_Result_32_fu_2999_p1[59] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd4;
    end else if (p_Result_32_fu_2999_p1[58] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd5;
    end else if (p_Result_32_fu_2999_p1[57] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd6;
    end else if (p_Result_32_fu_2999_p1[56] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd7;
    end else if (p_Result_32_fu_2999_p1[55] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd8;
    end else if (p_Result_32_fu_2999_p1[54] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd9;
    end else if (p_Result_32_fu_2999_p1[53] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd10;
    end else if (p_Result_32_fu_2999_p1[52] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd11;
    end else if (p_Result_32_fu_2999_p1[51] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd12;
    end else if (p_Result_32_fu_2999_p1[50] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd13;
    end else if (p_Result_32_fu_2999_p1[49] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd14;
    end else if (p_Result_32_fu_2999_p1[48] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd15;
    end else if (p_Result_32_fu_2999_p1[47] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd16;
    end else if (p_Result_32_fu_2999_p1[46] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd17;
    end else if (p_Result_32_fu_2999_p1[45] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd18;
    end else if (p_Result_32_fu_2999_p1[44] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd19;
    end else if (p_Result_32_fu_2999_p1[43] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd20;
    end else if (p_Result_32_fu_2999_p1[42] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd21;
    end else if (p_Result_32_fu_2999_p1[41] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd22;
    end else if (p_Result_32_fu_2999_p1[40] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd23;
    end else if (p_Result_32_fu_2999_p1[39] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd24;
    end else if (p_Result_32_fu_2999_p1[38] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd25;
    end else if (p_Result_32_fu_2999_p1[37] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd26;
    end else if (p_Result_32_fu_2999_p1[36] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd27;
    end else if (p_Result_32_fu_2999_p1[35] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd28;
    end else if (p_Result_32_fu_2999_p1[34] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd29;
    end else if (p_Result_32_fu_2999_p1[33] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd30;
    end else if (p_Result_32_fu_2999_p1[32] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd31;
    end else if (p_Result_32_fu_2999_p1[31] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd32;
    end else if (p_Result_32_fu_2999_p1[30] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd33;
    end else if (p_Result_32_fu_2999_p1[29] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd34;
    end else if (p_Result_32_fu_2999_p1[28] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd35;
    end else if (p_Result_32_fu_2999_p1[27] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd36;
    end else if (p_Result_32_fu_2999_p1[26] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd37;
    end else if (p_Result_32_fu_2999_p1[25] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd38;
    end else if (p_Result_32_fu_2999_p1[24] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd39;
    end else if (p_Result_32_fu_2999_p1[23] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd40;
    end else if (p_Result_32_fu_2999_p1[22] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd41;
    end else if (p_Result_32_fu_2999_p1[21] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd42;
    end else if (p_Result_32_fu_2999_p1[20] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd43;
    end else if (p_Result_32_fu_2999_p1[19] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd44;
    end else if (p_Result_32_fu_2999_p1[18] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd45;
    end else if (p_Result_32_fu_2999_p1[17] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd46;
    end else if (p_Result_32_fu_2999_p1[16] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd47;
    end else if (p_Result_32_fu_2999_p1[15] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd48;
    end else if (p_Result_32_fu_2999_p1[14] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd49;
    end else if (p_Result_32_fu_2999_p1[13] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd50;
    end else if (p_Result_32_fu_2999_p1[12] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd51;
    end else if (p_Result_32_fu_2999_p1[11] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd52;
    end else if (p_Result_32_fu_2999_p1[10] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd53;
    end else if (p_Result_32_fu_2999_p1[9] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd54;
    end else if (p_Result_32_fu_2999_p1[8] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd55;
    end else if (p_Result_32_fu_2999_p1[7] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd56;
    end else if (p_Result_32_fu_2999_p1[6] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd57;
    end else if (p_Result_32_fu_2999_p1[5] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd58;
    end else if (p_Result_32_fu_2999_p1[4] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd59;
    end else if (p_Result_32_fu_2999_p1[3] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd60;
    end else if (p_Result_32_fu_2999_p1[2] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd61;
    end else if (p_Result_32_fu_2999_p1[1] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd62;
    end else if (p_Result_32_fu_2999_p1[0] == 1'b1) begin
        tmp_444_fu_3003_p3 = 64'd63;
    end else begin
        tmp_444_fu_3003_p3 = 64'd64;
    end
end

assign tmp_445_cast_fu_2361_p1 = k_mid2_fu_2327_p3;

assign tmp_445_fu_3015_p2 = ((tmp_380_fu_2989_p4 == 44'd0) ? 1'b1 : 1'b0);

always @ (p_Result_173_fu_3031_p5) begin
    if (p_Result_173_fu_3031_p5[63] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd0;
    end else if (p_Result_173_fu_3031_p5[62] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd1;
    end else if (p_Result_173_fu_3031_p5[61] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd2;
    end else if (p_Result_173_fu_3031_p5[60] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd3;
    end else if (p_Result_173_fu_3031_p5[59] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd4;
    end else if (p_Result_173_fu_3031_p5[58] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd5;
    end else if (p_Result_173_fu_3031_p5[57] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd6;
    end else if (p_Result_173_fu_3031_p5[56] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd7;
    end else if (p_Result_173_fu_3031_p5[55] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd8;
    end else if (p_Result_173_fu_3031_p5[54] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd9;
    end else if (p_Result_173_fu_3031_p5[53] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd10;
    end else if (p_Result_173_fu_3031_p5[52] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd11;
    end else if (p_Result_173_fu_3031_p5[51] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd12;
    end else if (p_Result_173_fu_3031_p5[50] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd13;
    end else if (p_Result_173_fu_3031_p5[49] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd14;
    end else if (p_Result_173_fu_3031_p5[48] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd15;
    end else if (p_Result_173_fu_3031_p5[47] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd16;
    end else if (p_Result_173_fu_3031_p5[46] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd17;
    end else if (p_Result_173_fu_3031_p5[45] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd18;
    end else if (p_Result_173_fu_3031_p5[44] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd19;
    end else if (p_Result_173_fu_3031_p5[43] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd20;
    end else if (p_Result_173_fu_3031_p5[42] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd21;
    end else if (p_Result_173_fu_3031_p5[41] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd22;
    end else if (p_Result_173_fu_3031_p5[40] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd23;
    end else if (p_Result_173_fu_3031_p5[39] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd24;
    end else if (p_Result_173_fu_3031_p5[38] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd25;
    end else if (p_Result_173_fu_3031_p5[37] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd26;
    end else if (p_Result_173_fu_3031_p5[36] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd27;
    end else if (p_Result_173_fu_3031_p5[35] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd28;
    end else if (p_Result_173_fu_3031_p5[34] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd29;
    end else if (p_Result_173_fu_3031_p5[33] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd30;
    end else if (p_Result_173_fu_3031_p5[32] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd31;
    end else if (p_Result_173_fu_3031_p5[31] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd32;
    end else if (p_Result_173_fu_3031_p5[30] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd33;
    end else if (p_Result_173_fu_3031_p5[29] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd34;
    end else if (p_Result_173_fu_3031_p5[28] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd35;
    end else if (p_Result_173_fu_3031_p5[27] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd36;
    end else if (p_Result_173_fu_3031_p5[26] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd37;
    end else if (p_Result_173_fu_3031_p5[25] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd38;
    end else if (p_Result_173_fu_3031_p5[24] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd39;
    end else if (p_Result_173_fu_3031_p5[23] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd40;
    end else if (p_Result_173_fu_3031_p5[22] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd41;
    end else if (p_Result_173_fu_3031_p5[21] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd42;
    end else if (p_Result_173_fu_3031_p5[20] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd43;
    end else if (p_Result_173_fu_3031_p5[19] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd44;
    end else if (p_Result_173_fu_3031_p5[18] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd45;
    end else if (p_Result_173_fu_3031_p5[17] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd46;
    end else if (p_Result_173_fu_3031_p5[16] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd47;
    end else if (p_Result_173_fu_3031_p5[15] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd48;
    end else if (p_Result_173_fu_3031_p5[14] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd49;
    end else if (p_Result_173_fu_3031_p5[13] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd50;
    end else if (p_Result_173_fu_3031_p5[12] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd51;
    end else if (p_Result_173_fu_3031_p5[11] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd52;
    end else if (p_Result_173_fu_3031_p5[10] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd53;
    end else if (p_Result_173_fu_3031_p5[9] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd54;
    end else if (p_Result_173_fu_3031_p5[8] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd55;
    end else if (p_Result_173_fu_3031_p5[7] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd56;
    end else if (p_Result_173_fu_3031_p5[6] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd57;
    end else if (p_Result_173_fu_3031_p5[5] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd58;
    end else if (p_Result_173_fu_3031_p5[4] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd59;
    end else if (p_Result_173_fu_3031_p5[3] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd60;
    end else if (p_Result_173_fu_3031_p5[2] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd61;
    end else if (p_Result_173_fu_3031_p5[1] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd62;
    end else if (p_Result_173_fu_3031_p5[0] == 1'b1) begin
        tmp_446_fu_3043_p3 = 64'd63;
    end else begin
        tmp_446_fu_3043_p3 = 64'd64;
    end
end

assign tmp_446_mid2_v_fu_2259_p3 = ((exitcond_flatten_fu_2245_p2[0:0] === 1'b1) ? i_5_fu_2239_p2 : i_reg_846);

assign tmp_447_fu_3178_p2 = (31'd31 - msb_idx_5_fu_3153_p3);

assign tmp_448_fu_3405_p2 = ((p_Result_35_reg_6377 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_449_fu_3427_p3 = {{is_neg_6_reg_6262}, {p_Repl2_61_trunc_fu_3421_p2}};

assign tmp_450_fu_3482_p1 = exp_tmp_V_4_fu_3472_p4;

assign tmp_451_fu_3490_p3 = {{1'd1}, {tmp_1188_fu_3486_p1}};

assign tmp_452_fu_3516_p2 = ((tmp_1186_fu_3460_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_453_fu_3528_p2 = (($signed(F2_4_fu_3522_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_454_fu_3534_p2 = ($signed(12'd4080) + $signed(F2_4_fu_3522_p2));

assign tmp_455_fu_3540_p2 = (12'd16 - F2_4_fu_3522_p2);

assign tmp_455_mid2_cast_fu_2343_p1 = tmp_455_mid2_fu_2335_p3;

assign tmp_455_mid2_fu_2335_p3 = ((exitcond6_mid_fu_2309_p2[0:0] === 1'b1) ? j_2_fu_2315_p2 : j_mid_fu_2251_p3);

assign tmp_456_fu_3554_p2 = ((F2_4_fu_3522_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_457_fu_3583_p2 = ((sh_amt_4_reg_6419 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_457_mid2_v_fu_5022_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? i_6_mid1_fu_5010_p2 : i_s_fu_5016_p2);

assign tmp_458_cast_fu_5218_p1 = k5_mid2_fu_5126_p3;

assign tmp_458_fu_3588_p1 = $unsigned(sh_amt_4_cast_fu_3580_p1);

assign tmp_458_mid1_fu_5064_p3 = {{tmp_1149_fu_5060_p1}, {2'd0}};

assign tmp_458_mid2_fu_5072_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? tmp_458_mid1_fu_5064_p3 : tmp_400_fu_4960_p3);

assign tmp_459_fu_3592_p2 = $signed(man_V_17_reg_6402) >>> tmp_458_fu_3588_p1;

assign tmp_460_fu_3608_p2 = tmp_1189_reg_6431 << sh_amt_4_cast_fu_3580_p1;

assign tmp_461_fu_4394_p1 = $signed(p_Val2_57_fu_4386_p3);

assign tmp_462_fu_4475_p3 = ((tmp_1192_reg_6562[0:0] === 1'b1) ? neg_ti_fu_4469_p2 : tmp_234_fu_4458_p1);

assign tmp_463_fu_3793_p2 = ((tmp_1201_fu_3789_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_464_fu_3908_p2 = ((tmp_1204_fu_3904_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_465_fu_4597_p2 = ((tmp_1207_fu_4593_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_466_fu_4629_p2 = ($signed(17'd1) + $signed(o0_cast_fu_4625_p1));

assign tmp_467_fu_3821_p3 = {{p_1_reg_6448}, {16'd0}};

assign tmp_468_fu_3940_p3 = {{p_3_fu_3928_p3}, {16'd0}};

assign tmp_469_fu_4655_p3 = {{p_9_fu_4617_p3}, {16'd0}};

assign tmp_469_mid1_fu_5138_p2 = (tmp_458_mid2_fu_5072_p3 + tmp_504_cast_mid1_fu_5134_p1);

assign tmp_470_fu_3995_p2 = ($signed(17'd1) + $signed(c0_cast_fu_3936_p1));

assign tmp_470_mid2_fu_5160_p3 = {{tmp_224_fu_5152_p3}, {3'd0}};

assign tmp_471_fu_4015_p2 = ($signed(17'd1) + $signed(r0_cast_fu_3856_p1));

assign tmp_471_mid2_cast_fu_5182_p1 = tmp_471_mid2_fu_5174_p3;

assign tmp_471_mid2_fu_5174_p3 = ((exitcond1_mid_fu_5100_p2[0:0] === 1'b1) ? j_4_mid1_fu_5168_p2 : tmp_471_mid_fu_5080_p3);

assign tmp_471_mid_fu_5080_p3 = ((exitcond_flatten2_fu_4996_p2[0:0] === 1'b1) ? 3'd1 : j_4_fu_4978_p2);

assign tmp_472_fu_5441_p2 = (($signed(nrm_1_reg_987) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_474_fu_5358_p1 = i8_reg_999;

assign tmp_475_fu_5407_p2 = ((tmp_1226_fu_5403_p1 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_476_fu_5473_p1 = exp_tmp_V_2_fu_5463_p4;

assign tmp_477_fu_5481_p3 = {{1'd1}, {tmp_1229_fu_5477_p1}};

assign tmp_478_fu_5507_p2 = ((tmp_1227_fu_5451_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_479_fu_5519_p2 = (($signed(F2_2_fu_5513_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_480_fu_5525_p2 = ($signed(F2_2_fu_5513_p2) + $signed(12'd4080));

assign tmp_481_fu_5531_p2 = (12'd16 - F2_2_fu_5513_p2);

assign tmp_482_fu_5549_p2 = ((F2_2_fu_5513_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_483_fu_5581_p2 = ((sh_amt_2_fu_5537_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_484_fu_5595_p1 = $unsigned(sh_amt_2_cast_fu_5545_p1);

assign tmp_485_fu_5599_p2 = $signed(man_V_20_fu_5499_p3) >>> tmp_484_fu_5595_p1;

assign tmp_486_fu_5575_p2 = tmp_1231_fu_5555_p1 << sh_amt_2_cast_fu_5545_p1;

assign tmp_488_fu_5629_p1 = i10_reg_1033;

assign tmp_489_fu_5664_p2 = ((tmp_1235_fu_5660_p1 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_504_cast_fu_4968_p1 = j9_reg_942;

assign tmp_504_cast_mid1_fu_5134_p1 = j_4_dup_fu_5114_p2;

assign tmp_520_cast_fu_2914_p0 = tmp_6_fu_2911_p1;

assign tmp_520_cast_fu_2914_p1 = tmp_6_fu_2911_p1;

assign tmp_520_cast_fu_2914_p2 = ($signed(tmp_520_cast_fu_2914_p0) * $signed(tmp_520_cast_fu_2914_p1));

assign tmp_521_cast_fu_3090_p0 = tmp_7_fu_3087_p1;

assign tmp_521_cast_fu_3090_p1 = tmp_7_fu_3087_p1;

assign tmp_521_cast_fu_3090_p2 = ($signed(tmp_521_cast_fu_3090_p0) * $signed(tmp_521_cast_fu_3090_p1));

assign tmp_546_cast_fu_5634_p1 = i10_reg_1033;

assign tmp_593_cast_fu_3184_p1 = tmp_447_fu_3178_p2;

assign tmp_6_fu_2911_p1 = p_Val2_49_reg_6177;

assign tmp_7_fu_3087_p1 = p_Val2_52_reg_6268;

assign tmp_fu_1280_p2 = ((sigma_V == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i5_fu_5363_p2 = (($signed(desc_buf_val_V_q0) < $signed(thresh_V_cast3_reg_6768)) ? 1'b1 : 1'b0);

assign tmp_i_fu_2213_p2 = (($signed(p_Val2_154_fu_1765_p3) < $signed(p_Val2_132_fu_2209_p1)) ? 1'b1 : 1'b0);

assign tmp_i_i5_fu_3747_p2 = ((tmp_1199_fu_3744_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i6_fu_3862_p2 = ((tmp_1202_fu_3859_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i7_fu_4549_p2 = ((tmp_1205_fu_4545_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1431_p2 = ((loc_V_fu_1421_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_cast_fu_1669_p1 = loc_V_19_fu_1641_p4;

assign tmp_s_fu_1294_p2 = (32'd0 - sigma_V);

assign val_V_fu_5368_p3 = ((tmp_i5_fu_5363_p2[0:0] === 1'b1) ? desc_buf_val_V_q0 : thresh_V_cast3_reg_6768);

assign x_assign_66_fu_1538_p3 = ((sel_tmp67_fu_1533_p2[0:0] === 1'b1) ? reg_1143 : sel_tmp65_fu_1524_p1);

assign x_assign_67_fu_3334_p3 = ((tmp_422_reg_6244[0:0] === 1'b1) ? 32'd0 : f_13_fu_3330_p1);

assign x_assign_68_fu_3449_p3 = ((tmp_442_reg_6301[0:0] === 1'b1) ? 32'd0 : f_15_fu_3445_p1);

assign xf_V_fu_1411_p2 = (tmp_391_fu_1399_p2 + tmp_392_fu_1405_p2);

assign xs_sig_V_fu_1493_p2 = (tmp_1688_i_i_fu_1487_p2 & loc_V_18_fu_1483_p1);

always @ (posedge ap_clk) begin
    tmp_198_cast_reg_5931[6:0] <= 7'b0000000;
    tmp_212_cast_reg_6036[7:0] <= 8'b00000000;
    tmp_214_cast_reg_6042[7:0] <= 8'b00000000;
    tmp_216_cast_reg_6047[7:0] <= 8'b00000000;
    tmp_241_cast_reg_6600[2:0] <= 3'b000;
    tmp_246_cast_reg_6618[2:0] <= 3'b000;
    thresh_V_cast3_reg_6768[31] <= 1'b0;
end

endmodule //calcSIFTDescriptor12
