MIPS Simulator code
-reads an Assembly text file and separates the contents into: instruction, destination register and source register/Immediate value depending on the format.  
-implements pipelining. Meaning that it will execute, decode and fetch subsequent instructions simultaneously.  
-Implements Control Hazard.  
-Instructions implemented in R format are: ADD, SUB, MUL, AND, OR and JR.  
-Instructions implemented in I format are: LDI, BEQZ, SLC, SRC, LB, SB.  
