{"Source Block": ["oh/elink/hdl/etx_protocol.v@109:119@HdlIdDef", "\n   reg [31:0] dstaddr_incr;\n   reg [1:0]  datamode_old;\n   reg [3:0]  ctrlmode_old;\n   reg        write_old;\n   reg \t      access_old;\n   \n\n/*   always @ (posedge clk)\n     if (~(etx_wr_wait | etx_rd_wait))\n     begin\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@106:116", "\t\t     .data_out\t\t(),\n\t\t     .srcaddr_out\t(),\n\t\t     .packet_in\t\t(tx_packet[PW-1:0]));//input\n\n   reg [31:0] dstaddr_incr;\n   reg [1:0]  datamode_old;\n   reg [3:0]  ctrlmode_old;\n   reg        write_old;\n   reg \t      access_old;\n   \n\n"], ["oh/elink/hdl/etx_protocol.v@107:117", "\t\t     .srcaddr_out\t(),\n\t\t     .packet_in\t\t(tx_packet[PW-1:0]));//input\n\n   reg [31:0] dstaddr_incr;\n   reg [1:0]  datamode_old;\n   reg [3:0]  ctrlmode_old;\n   reg        write_old;\n   reg \t      access_old;\n   \n\n/*   always @ (posedge clk)\n"], ["oh/elink/hdl/etx_protocol.v@108:118", "\t\t     .packet_in\t\t(tx_packet[PW-1:0]));//input\n\n   reg [31:0] dstaddr_incr;\n   reg [1:0]  datamode_old;\n   reg [3:0]  ctrlmode_old;\n   reg        write_old;\n   reg \t      access_old;\n   \n\n/*   always @ (posedge clk)\n     if (~(etx_wr_wait | etx_rd_wait))\n"]], "Diff Content": {"Delete": [[114, "   reg \t      access_old;\n"]], "Add": []}}