# Dynamic-Instruction-Scheduling

Simulator for out-of-order superscalar processor that fetches and issues multiple instructions per cycle.
