[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of EFR32MG1B232F256GM32-C0 production of SILICON LABORATORIES from the text:EFR32MG1 Mighty Gecko ZigBee® &  \nThread SoC Family Data Sheet\nThe Mighty Gecko ZigBee & Thread family of SoCs is part of the\nWireless Gecko portfolio. \nMighty Gecko SoCs are ideal for ena-\nbling energy-friendly ZigBee & Thread networking for IoT devices.\nThe single-die solution provides industry-leading energy efficiency, ultra-fast wakeup\ntimes, a scalable power amplifier, an integrated balun and no-compromise MCU fea-\ntures.\nMighty Gecko applications include:KEY FEATURES\n• 32-bit ARM® Cortex®-M4 core with 40\nMHz maximum operating frequency\n•\nScalable Memory and Radio configuration\noptions available in several footprint\ncompatible QFN packages\n• 12-channel Peripheral Reflex System\nenabling autonomous interaction of MCU\nperipherals\n• Autonomous Hardware Crypto Accelerator\nand Random Number Generator\n• Integrated 2.4 GHz balun and PA with up\nto 19.5 dBm transmit power\n• Integrated DC-DC with RF noise mitigation• Connected Home\n•\nLighting\n• Health and Wellness\n• Metering\n• Home and Building Automation and Security\nTimers and Triggers\nReal Time \nCounter and \nCalendar\nCryotimerTimer/Counter\nLow Energy \nTimer\nPulse CounterWatchdog TimerProtocol Timer32-bit bus\nPeripheral Reflex System\nSerial \nInterfacesI/O Ports Analog I/F\nLowest power mode with peripheral operational:USART\nLow Energy \nUARTTM\nI2CExternal \nInterrupts\nGeneral \nPurpose I/O\nPin Reset\nPin WakeupADC\nIDACAnalog \nComparatorRadio Transceiver\nDEMOD\nAGCIFADC\nCRC\nBUFCRFSENSE\nMOD\nFRC\nRAC\nEM3—Stop EM2—Deep Sleep EM1—Sleep EM4—Hibernate EM4—Shutoff EM0—ActivePAI\nQRF FrontendLNA\nFrequency \nSynthesizerPGA\nBALUNCore / Memory\nARM CortexTM M4 processor\nwith DSP extensions and FPU  Energy Management\nBrown-Out \nDetectorDC-DC \nConverterVoltage \nRegulatorVoltage Monitor\nPower-On ResetOther\nCRYPTO\nCRCClock Management\nHigh Frequency \nCrystal \nOscillator\nLow Frequency \nCrystal \nOscillatorLow Frequency\nRC OscillatorHigh Frequency\nRC Oscillator\nUltra Low \nFrequency RC \nOscillatorAuxiliary High \nFrequency RC \nOscillator\nFlash Program \nMemoryRAM Memory Debug Interface DMA ControllerMemory \nProtection Unit\nsilabs.com | Smart. Connected. Energy-friendly. Preliminary Rev.  0.9 \nThis information applies to a product under development. Its characteristics and specifications are subject to change without notice. \n1.  Feature List\nThe EFR32MG1 highlighted features are listed below.\n•Low Power Wireless System-on-Chip .\n•High Performance 32-bit 40 MHz ARM Cortex®-M4 with\nDSP instruction and floating-point unit for efficient signal\nprocessing\n• Up to 256 kB flash program memory\n• Up to 32 kB RAM data memory\n• 2.4 GHz radio operation\n• TX power up to 19.5 dBm\n•Low Energy Consumption\n• 8.7 mA RX current at 2.4 GHz (1 Mbps GFSK)\n• 9.8 mA RX current at 2.4 GHz (250 kbps O-QPSK DSSS)\n• 8.8 mA TX current @ 0 dBm output power at 2.4 GHz\n• 63 μA/MHz in Active Mode (EM0)\n• 1.4 μA EM2 DeepSleep current (full RAM retention and\nRTCC running from LFXO)\n• 1.1 μA EM3 Stop current (State/RAM retention)\n• Wake on Radio with signal strength detection, preamble\npattern detection, frame detection and timeout\n•High Receiver Performance\n• -94 dBm sensitivity @ 1 Mbit/s GFSK\n• -101 dBm sensitivity @ 250 kbps O-QPSK DSSS\n•Supported Modulation Format\n• 2-FSK / 4-FSK with fully configurable shaping\n• Shaped OQPSK / (G)MSK\n•Supported Protocols:\n• Bluetooth Smart\n•ZigBee®\n• Thread\n• 2.4 GHz Proprietary Protocols\n•Support for Internet Security\n• General Purpose CRC\n• Random Number Generator\n• Hardware Cryptographic Acceleration for AES 128/256,\nSHA-1, SHA-2 (SHA-224 and SHA-256) and ECC•Wide selection of MCU peripherals\n• 12-bit 1 Msps SAR Analog to Digital Converter (ADC)\n• 2× Analog Comparator (ACMP)\n• Digital to Analog Current Converter (IDAC)\n• Up to 31 pins connected to analog channels (APORT)\nshared between Analog Comparators, ADC, and IDAC\n• Up to 31 General Purpose I/O pins with output state reten-\ntion and asynchronous interrupts\n• 8 Channel DMA Controller\n• 12 Channel Peripheral Reflex System (PRS)\n• 2×16-bit Timer/Counter\n• 3 + 4 Compare/Capture/PWM channels\n• 32-bit Real Time Counter and Calendar\n• 16-bit Low Energy Timer for waveform generation\n• 32-bit Ultra Low Energy Timer/Counter for periodic wake-up\nfrom any Energy Mode\n• 16-bit Pulse Counter with asynchronous operation\n• Watchdog Timer with dedicated RC oscillator @ 50nA\n• 2×Universal Synchronous/Asynchronous Receiver/Trans-\nmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I2S)\n•Low Energy UART (LEUART™)\n•I2C interface with SMBus support and address recognition\nin EM3 Stop\n•Wide Operating Range\n• 1.85 V to 3.8 V single power supply\n• Integrated DC-DC, down to 1.8 V output with up to 200 mA\nload current for system\n• -40 °C to 85 °C\n•QFN32 5x5 mm Package\n•QFN48 7x7 mm PackageEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nFeature List\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  1\n2.  Ordering Information\nOrdering Code Protocol Stack Frequency\nBandMax TX\nPower\n(dBm)Encryption Flash\n(KB)RAM\n(KB)GPIO Package\nEFR32MG1P232F256GM48-B0* • Bluetooth\nSmart\n• ZigBee\n• Thread\n• ZigBee RC\n• Proprietary2.4 GHz 19.5 Full 256 32 31 QFN48\nEFR32MG1P232F256GM32-B0* • Bluetooth\nSmart\n• ZigBee\n• Thread\n• ZigBee RC\n• Proprietary2.4 GHz 19.5 Full 256 32 16 QFN32\nEFR32MG1P132F256GM48-B0* • Bluetooth\nSmart\n• ZigBee\n• Thread\n• ZigBee RC\n• Proprietary2.4 GHz 16.5 Full 256 32 31 QFN48\nEFR32MG1P132F256GM32-B0* • Bluetooth\nSmart\n• ZigBee\n• Thread\n• ZigBee RC\n• Proprietary2.4 GHz 16.5 Full 256 32 16 QFN32\nEFR32MG1B232F256GM48-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 19.5 Full 256 32 31 QFN48\nEFR32MG1B232F256GM32-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 19.5 Full 256 32 16 QFN32\nEFR32MG1B132F256GM48-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 16.5 Full 256 32 31 QFN48\nEFR32MG1B132F256GM32-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 16.5 Full 256 32 16 QFN32\nEFR32MG1V132F256GM48-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 8 AES only 256 32 31 QFN48\nEFR32MG1V132F256GM32-B0* • ZigBee\n• Thread\n• ZigBee RC2.4 GHz 8 AES only 256 32 16 QFN32\n* Engineering SamplesEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nOrdering Information\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  2\nEFR32 – 1P F G B0R\nTape and Reel (Optional)\nRevision\nPin Count\nPackage – M (QFN), J (CSP)\nFlash Memory Size in kB\nMemory Type (Flash)\nFeature Set Code – r2r1r0\nr2: Reserved\nr1: RF Type – 3 (TRX), 2 (RX), 1 (TX)\nr0: Frequency Band – 1 (Sub-GHz), 2 (2.4 GHz), 3 (Dual-Band)GX 132 256 M32\nTemperature Grade – G (-40 to +85 °C), -I (-40 to +125 °C)\nPerformance Grade – P (Performance), B (Basic), V (Value)\nGeneration\nFamily – M (Mighty), B (Blue), F (Flex)\nWireless Gecko 32-bitGecko\nFigure 2.1.  OPN DecoderEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nOrdering Information\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  3\n3.  System Overview\n3.1  Introduction\nThe EFR32  product family combines an energy-friendly MCU with a highly integrated radio transceiver. The devices are well suited for\nany battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a\nshort introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32 Reference Manual.\nA block diagram of the EFR32MG1  family is shown in Figure 3.1 Detailed EFR32MG1  Block Diagram on page 4. The diagram\nshows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult \nOrdering Information .\nAnalog Peripherals\nClock Management\nLFXTAL_P / N LFXOIDACARM Cortex-M4 Core\nUp to 256 KB ISP Flash\nProgram Memory\nUp to 32 KB RAM\nA\nH\nB\nWatchdog \nTimer\nReset \nManagement \nUnitBrown Out / \nPower-On \nReset\nRESETnDigital Peripherals\nInput MUXPort \nMapperPort I/O Configuration\nI2C\nAnalog Comparator12-bit ADC\nTemp \nSensorVREF VDD\nVDDInternal \nReferenceTIMER\nCRYOTIMER\nPCNT\nUSARTPort A\nDrivers\nPort B \nDriversPAn\nPort C \nDriversPCnPBn\nPort D \nDriversPDnLETIMER\nRTC / RTCCIOVDD\nAUXHFRCO\nHFRCOULFRCO\nHFXOPort F \nDriversPFnMemory Protection Unit\nLFRCOA\nP\nBLEUART\nCRYPTO\nCRC\nDMA Controller\n+\n-\nAPORTFloating Point UnitEnergy Management\nDC-DC \nConverterDVDD\nVREGVDD\nVSS  VREGSWbypassAVDDPAVDD\nRFVDD\nVoltage \nRegulator\nDECOUPLEIOVDD\nVoltage \nMonitor\nVREGVSS\nRFVSS\nPAVSSSerial Wire Debug / \nProgrammingRadio Transciever\n2G4RF_IOP\n2G4RF_IONRF Frontend\nPAI\nQLNA\nBALUNRFSENSE\nFrequency \nSynthesizerDEMOD\nAGCIFADC\nCRC\nBUFC\nMOD\nFRC\nRACPGA\nHFXTAL_P\nHFXTAL_N\nFigure 3.1.  Detailed EFR32MG1 Block Diagram\n3.2  Radio\nThe Mighty Gecko family features a highly configurable radio transceiver supporting a wide range of wireless protocols.\n3.2.1  Antenna Interface\nThe 2.4 GHz antenna interface consists of two pins (2G4RF_IOP and 2G4RF_ION) that interface directly to the on-chip BALUN. The\n2G4RF_ION pin should be grounded externally.\nThe external components and power supply connections for the antenna interface typical applications are shown in the RF Matching\nNetworks section.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  4\n3.2.2  Fractional-N Frequency Synthesizer\nThe EFR32MG1  contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is\nused in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly\ngenerate the modulated RF carrier.\nThe fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with\nlow energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to\noptimize system energy consumption.\n3.2.3  Receiver Architecture\nThe EFR32MG1  uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion\nmixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital\nconverter (IFADC).\nThe IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, provid-\ning flexibility with respect to known interferers at the image frequency.\nThe Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selec-\ntivity and blocking performance. Devices are production-calibrated to improve image rejection performance.\nDemodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow re-\nceive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and\ncompensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by\nblock and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).\nA Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF chan-\nnel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received\nframe and the dynamic RSSI measurement can be monitored throughout reception.\nThe EFR32MG1  features integrated support for antenna diversity to improve link budget, using complementary control outputs to an\nexternal switch. Internal configurable hardware controls automatic switching between antennae during RF receive detection operations.\n3.2.4  Transmitter Architecture\nThe EFR32MG1  uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls\nphase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping\nfilter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shap-\ning.\nCarrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by\nthe EFR32MG1 . These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth be-\ntween devices that otherwise lack synchronized RF channel access.\n3.2.5  Wake on Radio\nThe Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, us-\ning a subsystem of the EFR32MG1  including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripher-\nals.\n3.2.6  RFSENSE\nThe RFSENSE module generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing\ntrue RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.\nRFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy con-\nsumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by\nenabling normal RF reception.\nVarious strategies for optimizing power consumption and system response time in presence of false alarms may be employed using\navailable timer peripherals.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  5\n3.2.7  Flexible Frame Handling\nEFR32MG1  has an extensive and flexible frame handling support for easy implementation of even complex communication protocols.\nThe Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/\nDemodulator:\n• Highly adjustable preamble length\n• Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts\n• Frame disassembly and address matching (filtering) to accept or reject frames\n• Automatic ACK frame assembly and transmission\n• Fully flexible CRC generation and verification:\n• Multiple CRC values can be embedded in a single frame\n• 8, 16, 24 or 32-bit CRC value\n• Configurable CRC bit and byte ordering\n• Selectable bit-ordering (least significant or most significant bit first)\n• Optional data whitening\n• Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding\n• Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing\n• Optional symbol interleaving, typically used in combination with FEC\n• Symbol coding, such as Manchester or DSSS, or biphase space encoding using FEC hardware\n• UART encoding over air, with start and stop bit insertion / removal\n• Test mode support, such as modulated or unmodulated carrier output\n• Received frame timestamping\n3.2.8  Packet and State Trace\nThe EFR32MG1 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It\nfeatures:\n• Non-intrusive trace of transmit data, receive data and state information\n• Data observability on a single-pin UART data output, or on a two-pin SPI data output\n• Configurable data output bitrate / baudrate\n• Multiplexed transmitted data, received data and state / meta information in a single serial data stream\n3.2.9  Data Buffering\nThe EFR32MG1  features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64\nbytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.\n3.2.10  Radio Controller (RAC)\nThe Radio Controller controls the top level state of the radio subsystem in the EFR32MG1. It performs the following tasks:\n• Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry\n• Run-time calibration of receiver, transmitter and frequency synthesizer\n• Detailed frame transmission timing, including optional LBT or CSMA-CA\n3.2.11  Random Number Generator\nThe Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain.\nThe data is suitable for use in cryptographic applications.\nOutput from the random number generator can be used either directly or as a seed or entropy source for software-based random num-\nber generator algorithms such as Fortuna.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  6\n3.3  Power\nThe EFR32MG1 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a\nsingle external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can\nbe utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.\nAVDD and VREGVDD need to be 1.85 V or higher for the MCU to operate across all conditions; however the rest of the system will\noperate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components.\nRunning from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB\ncomponents, supplying up to a total of 200 mA.\n3.3.1  Energy Management Unit (EMU)\nThe Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and\nfeatures are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM\nblocks, and it contains control registers for the dc-dc regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple\nsupply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen\nbelow a chosen threshold.\n3.3.2  DC-DC Converter\nThe DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2\nand EM3, and can supply up to 200 mA to the device and surrounding PCB components. Patented RF noise mitigation allows operation\nof the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting,\nshort-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low\nfor efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance\nswitch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current tran-\nsients.\n3.4  General Purpose Input/Output (GPIO)\nEFR32MG1 has up to 31 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input.\nMore advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin.\nThe GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to sev-\neral GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals.\nThe GPIO subsystem supports asynchronous external pin interrupts.\n3.5  Clocking\n3.5.1  Clock Management Unit (CMU)\nThe Clock Management Unit controls oscillators and clocks in the EFR32MG1 . Individual enabling and disabling of clocks to all periph-\neral modules is perfomed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility\nallows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and\noscillators.\n3.5.2  Internal and External Oscillators\nThe EFR32MG1 supports two crystal oscillators and fully integrates four RC oscillators, listed below.\n•A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing refer-\nence for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can\nalso be applied to the HFXO input for improved accuracy over temperature.\n• A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.\n•An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The\nHFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.\n•An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial\nWire debug port with a wide frequency range.\n•An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crys-\ntal accuracy is not required.\n•An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy con-\nsumption in low energy modes.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  7\n3.6  Counters/Timers and PWM\n3.6.1  Timer/Counter (TIMER)\nTIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the\nPRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one\nof three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output\nreflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width\nmodulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional\ndead-time insertion available in timer unit TIMER_0 only.\n3.6.2  Real Time Counter and Calendar (RTCC)\nThe Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a\nBinary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscilla-\ntors with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving\nframes, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy\nand convenient data storage in all energy modes.\n3.6.3  Low Energy Timer (LETIMER)\nThe unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This\nallows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed\nwhile the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of wave-\nforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be con-\nfigured to start counting on compare matches from the RTCC.\n3.6.4  Ultra Low Power Wake-up Timer (CRYOTIMER)\nThe CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal\noscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events\nand PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of inter-\nrupt periods, facilitating flexible ultra-low energy operation.\n3.6.5  Pulse Counter (PCNT)\nThe Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The\nclock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from\namong any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2\nDeep Sleep, and EM3 Stop.\n3.6.6  Watchdog Timer (WDOG)\nThe watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed\nmonitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can\nalso monitor autonomous systems driven by PRS.\n3.7  Communications and Other Digital Peripherals\n3.7.1  Universal Synchronous/Asynchronous Receiver/Transmitter (USART)\nThe Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous\nUART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices sup-\nporting:\n• ISO7816 SmartCards\n• IrDA\n•I2SEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  8\n3.7.2  Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)\nThe unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow\nUART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication\npossible with a minimum of software intervention and energy consumption.\n3.7.3  Inter-Integrated Circuit Interface (I2C)\nThe I2C module provides an interface between the MCU and a serial I2C bus. It is capable of acting as both a master and a slave and\nsupports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10\nkbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The\ninterface provided to software by the I2C module allows precise timing control of the transmission process and highly automated trans-\nfers. Automatic recognition of slave addresses is provided in active and low energy modes.\n3.7.4  Peripheral Reflex System (PRS)\nThe Peripheral Reflex System provides a communication network between different peripheral modules without software involvement.\nPeripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer periph-\nerals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows pe-\nripheral to act autonomously without waking the MCU core, saving power.\n3.8  Security Features\n3.8.1  GPCRC (General Purpose Cyclic Redundancy Check)\nThe GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The sup-\nported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the\nneeds of the application.\n3.8.2  Crypto Accelerator (CRYPTO)\nThe Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices sup-\nport various levels of hardware-accelerated encryption, depending on the part number. The Ordering Information Table specifies wheth-\ner this part has full or AES-only  crypto support. AES-only devices support AES encryption and decryption with 128- or 256-bit keys.\nFull crypto support adds ECC over both GF(P) and GF(2m), SHA-1 and SHA-2 (SHA-224 and SHA-256).\nSupported modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, CBC-MAC, GMAC and CCM.\nSupported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.\nThe CRYPTO is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data\nbuffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger sig-\nnals for DMA read and write operations.\n3.9  Analog\n3.9.1  Analog Port (APORT)\nThe Analog Port (APORT) is an analog interconnect matrix allowing access to analog modules ADC, ACMP, and IDAC on a flexible\nselection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differen-\ntially, buses are grouped by X/Y pairs.\n3.9.2  Analog Comparator (ACMP)\nThe Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is high-\ner. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption\nis configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The\nACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the\nprogrammable threshold.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  9\n3.9.3  Analog to Digital Converter (ADC)\nThe ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 MSamples/s. The\noutput sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple\nsamples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide\nrange of sources, including pins configurable as either single-ended or differential.\n3.9.4  Digital to Analog Current Converter (IDAC)\nThe Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin\nor routed to the selected ADC input pin for capacitive sensing. The current is programmable between 0.05 µA and 64 µA with several\nranges with various step sizes.\n3.10  Reset Management Unit (RMU)\nThe RMU is responsible for handling reset of the EFR32MG1 . A wide range of reset sources are available, including several power\nsupply monitors, pin reset, software controlled reset, core lockup reset and watchdog reset.\n3.11  Core and Memory\n3.11.1  Processor Core\nThe ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:\n• ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz\n• Memory Protection Unit (MPU) supporting up to 8 memory segments\n• Up to 256 KB flash program memory\n• Up to 32 KB RAM data memory\n• Configuration and event handling of all modules\n• 2-pin Serial-Wire debug interface\n3.11.2  Memory System Controller (MSC)\nThe Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable\nfrom both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code\nis normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a\nread-only page in the information block containing system and device calibration data. Read and write operations are supported in en-\nergy modes EM0 Active and EM1 Sleep.\n3.11.3  Linked Direct Memory Access Controller (LDMA)\nThe Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of\nsoftware. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and stag-\ned, enabling sophisticated operations to be implemented.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  10\n3.12  Memory Map\nThe EFR32MG1 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.\nFigure 3.2.  EFR32MG1 Memory Map — Core Peripherals and Code SpaceEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  11\nFigure 3.3.  EFR32MG1 Memory Map — Peripherals\n3.13  Configuration Summary\nThe features of the EFR32MG1  are a subset of the feature set described in the device reference manual. The table below describes\ndevice specific implementation of the features. Remaining modules support full configuration.\nTable 3.1.  Configuration Summary\nModule Configuration Pin Connections\nUSART0 IrDA SmartCard US0_TX, US0_RX, US0_CLK, US0_CS\nUSART1 IrDA I2S SmartCard US1_TX, US1_RX, US1_CLK, US1_CS\nTIMER0 with DTI TIM0_CC[2:0], TIM0_CDTI[2:0]\nTIMER1 TIM1_CC[3:0]EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nSystem Overview\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  12\n4.  Electrical Specifications\n4.1  Electrical Characteristics\nAll electrical parameters in all tables are specified under the following conditions, unless stated otherwise:\n• Typical values are based on T AMB=25 °C and V DD= 3.3 V, by production test and/or technology characterization.\n•Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output pow-\ner-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.\n•Minimum and maximum values represent the worst conditions across supply voltage, process variation, and an operating tempera-\nture of -40 to +85 °C, unless stated otherwise.\nRefer to Table 4.2 General Operating Conditions on page 15  for more details about operational supply and temperature limits.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  13\n4.1.1  Absolute Maximum Ratings\nStresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of\nthe devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure\nto maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and relia-\nbility data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx .\nTable 4.1.  Absolute Maximum Ratings\nParameter Symbol Test Condition Min Typ Max Unit\nStorage temperature range TSTG -50 — 150 °C\nExternal main supply voltage VDDMAX 0 — 3.8 V\nExternal main supply voltage\nramp rateVDDRAMPMAX — — 1 V / μs\nVoltage on any 5V tolerant\nGPIO pin1VDIGPIN -0.3 — Min of 5.25\nand IOVDD\n+2V\nVoltage on non-5V tolerant\nGPIO pins-0.3 — IOVDD+0.3 V\nVoltage on HFXO pins VHFXOPIN -0.3 — 1.4 V\nInput RF level on pins\n2G4RF_IOP and\n2G4RF_IONPRFMAX2G4 — — 10 dBm\nVoltage differential between\nRF pins (2G4RF_IOP -\n2G4RF_ION)VMAX2G4 -50 — 50 mV\nAbsolute Voltage on RF pins\n2G4RF_IOP and\n2G4RF_IONVMAXDIFF2G4 -0.3 — 3.3 V\nTotal current into V SS ground\nlines (sink)IVSSMAX — — 200 mA\nCurrent per I/O pin (sink) IIOMAX — — 50 mA\nCurrent per I/O pin (source) — — 50 mA\nCurrent for all I/O pins (sink) IIOALLMAX — — 200 mA\nCurrent for all I/O pins\n(source)— — 200 mA\nVoltage difference between\nAVDD and VREGVDDΔVDD — — 0.3 V\nNote:\n1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  14\n4.1.2  Operating Conditions\nWhen assigning supply sources, the following requirements must be observed:\n• VREGVDD must be the highest voltage in the system\n• VREGVDD = AVDD\n• DVDD ≤ AVDD\n• IOVDD ≤ AVDD\n• RFVDD ≤ AVDD\n• PAVDD ≤ AVDD\n4.1.2.1  General Operating Conditions\nTable 4.2.  General Operating Conditions\nParameter Symbol Test Condition Min Typ Max Unit\nOperating temperature range TOP -G temperature grade -40 25 85 °C\nAVDD Supply voltage1 VAVDD 1.85 3.3 3.8 V\nVREGVDD Operating supply\nvoltage12VVREGVDD DCDC in regulation 2.4 3.3 3.8 V\nDCDC in bypass 50mA load TBD 3.3 3.8 V\nDCDC not in use. DVDD external-\nly shorted to VREGVDD1.85 3.3 3.8 V\nRFVDD Operating supply\nvoltageVRFVDD 1.62 — VVREGVDD V\nDVDD Operating supply volt-\nageVDVDD 1.62 — VVREGVDD V\nPAVDD Operating supply\nvoltageVPAVDD 1.62 — VVREGVDD V\nIOVDD Operating supply\nvoltageVIOVDD 1.62 — VVREGVDD V\nDifference between AVDD\nand VREGVDD, ABS(AVDD-\nVREGVDD)dVDD — — 0.1 V\nHFCLK frequency fCORE 0 wait-states (MODE = WS0) 3 — — 26 MHz\n1 wait-states (MODE = WS1) 3 — 38.4 40 MHz\nNote:\n1. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.\n2. The minimum voltage required in bypass mode is calculated using R BYP from the DCDC specification table. Requirements for\nother loads can be calculated as V DVDD_min +ILOAD  * RBYP_max\n3. in MSC_READCTRL register\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  15\n4.1.3  Thermal Characteristics\nTable 4.3.  Thermal Characteristics\nParameter Symbol Test Condition Min Typ Max Unit\nThermal Resistance THETA JA QFN32 Package, 2-Layer PCB,\nAir velocity = 0 m/s— 79 — °C/W\nQFN32 Package, 2-Layer PCB,\nAir velocity = 1 m/s— 62.2 — °C/W\nQFN32 Package, 2-Layer PCB,\nAir velocity = 2 m/s— 54.1 — °C/W\nQFN32 Package, 4-Layer PCB,\nAir velocity = 0 m/s— 32 — °C/W\nQFN32 Package, 4-Layer PCB,\nAir velocity = 1 m/s— 28.1 — °C/W\nQFN32 Package, 4-Layer PCB,\nAir velocity = 2 m/s— 26.9 — °C/W\nQFN48 Package, 2-Layer PCB,\nAir velocity = 0 m/s— 64.5 — °C/W\nQFN48 Package, 2-Layer PCB,\nAir velocity = 1 m/s— 51.6 — °C/W\nQFN48 Package, 2-Layer PCB,\nAir velocity = 2 m/s— 47.7 — °C/W\nQFN48 Package, 4-Layer PCB,\nAir velocity = 0 m/s— 26.2 — °C/W\nQFN48 Package, 4-Layer PCB,\nAir velocity = 1 m/s— 23.1 — °C/W\nQFN48 Package, 4-Layer PCB,\nAir velocity = 2 m/s— 22.1 — °C/WEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  16\n4.1.4  DC-DC Converter\nTest conditions: L DCDC =4.7 µH, C DCDC =1.0 µF (Murata GRM188R71A105KA61D), V DCDC_I =3.3 V, V DCDC_O =1.8 V, I DCDC_LOAD =50\nmA, Heavy Drive configuration, F DCDC_LN =8 MHz, unless otherwise indicated.\nTable 4.4.  DC-DC Converter\nParameter Symbol Test Condition Min Typ Max Unit\nInput voltage range VDCDC_I Bypass mode, Strong Bypass with\nPMOS enabled, assumes inductor\nDCR of 140 mOhms, I DCDC_LOAD\n= 50 mATBD — 3.8 V\nLow noise (LN) mode, 1.8 V out-\nput, I DCDC_LOAD  = 100 mA, or\nLow power (LP) mode, 1.8 V out-\nput, I DCDC_LOAD  = 10 mA2.4 — 3.8 V\nLow noise (LN) mode, 1.8 V out-\nput, I DCDC_LOAD  = 200 mATBD — 3.8 V\nOutput voltage programma-\nble rangeVDCDC_O 1.8V configuration TBD 1.8 — V\nRegulation DC Accuracy ACC DC Low noise (LN) mode, 1.8 V target\noutputTBD — TBD mV\nLow power (LP) mode,\nLPCMPBIAS1 = 0, 1.8 V target\noutput, I DCDC_LOAD  = 200 μATBD — TBD mV\nLow power (LP) mode,\nLPCMPBIAS1 = 3, 1.8 V target\noutput, I DCDC_LOAD  = 10 mATBD — TBD mV\nSteady-state output ripple VR Radio disabled. — 3 — mVpp\nOutput voltage under/over-\nshootVOV CCM Mode (LNFORCECCM1 =\n1), Load changes between 0 mA\nand 100 mA— — 150 mV\nDCM Mode (LNFORCECCM1 =\n0), Load changes between 0 mA\nand 10 mA— — 150 mV\nDC line regulation VREG Input changes between 3.8 V and\n2.4 V— 0.1 — %\nDC load regulation IREG Load changes between 0 mA and\n100 mA in CCM mode— 0.1 — %\nMax load current ILOAD_MAX Low noise (LN) Heavy Drive2 — — 200 mA\nLow noise (LN) mode, Medium\nDrive2— — 100 mA\nLow noise (LN) mode, Light\nDrive2— — 50 mA\nLow power (LP) mode,\nLPCMPBIAS1 = 3— — 10 mA\nDCDC output capacitor CDCDC 25% tolerance TBD 1 TBD μF\nDCDC output inductor LDCDC 20% tolerance — 4.7 — μHEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  17\nParameter Symbol Test Condition Min Typ Max Unit\nResistance in Bypass mode RBYP BYPPFETEN = 0 TBD 1.2 TBD Ω\nBYPPFETEN = 1 TBD 0.8 TBD Ω\nNote:\n1. In EMU_DCDCMISCCTRL register\n2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medi-\num Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  18\n4.1.5  Current Consumption\n4.1.5.1  Current Consumption 1.85 V without DC-DC Converter\nUnless otherwise indicated VREGVDD = AVDD = DVDD = RFVDD = PAVDD= 1.85 V. EMU_PWRCFG_PWRCG=NODCDC.\nEMU_DCDCCTRL_DCDCMODE=BYPASS. See Figure 5.1  EFR32MG1  Typical Application Circuit: Direct Supply Configuration with-\nout DC-DC converter on page 49 .\nTable 4.5.  Current Consumption 1.85V without DC/DC\nParameter Symbol Test Condition Min Typ Max Unit\nCurrent consumption in EM0\nActive mode with radio disa-\nbled, All peripherals disabledIACTIVE 38.4 MHz crystal, CPU running\nwhile loop from flash— 128 — μA/MHz\n38 MHz HFRCO, CPU running\nPrime from flash— 87 — μA/MHz\n38 MHz HFRCO, CPU running\nwhile loop from flash— 103 — μA/MHz\n38 MHz HFRCO, CPU running\nCoreMark from flash— 112 — μA/MHz\n26 MHz HFRCO, CPU running\nwhile loop from flash— 105 — μA/MHz\n1 MHz HFRCO, CPU running\nwhile loop from flash— 235 — μA/MHz\nCurrent consumption in EM1\nSleep mode with radio disa-\nbled. All peripherals disabledIEM1 38.4 MHz crystal — 61 — μA/MHz\n38 MHz HFRCO — 35 — μA/MHz\n26 MHz HFRCO — 37 — μA/MHz\n1 MHz HFRCO — 167 — μA/MHz\nCurrent consumption in EM2\nDeep Sleep mode.IEM2 Full RAM retention and RTCC\nrunning from LFXO— 3.36 — μA\n4 kB RAM retention and RTCC\nrunning from LFRCO— 3.13 — μA\nCurrent consumption in EM3\nStop modeIEM3 Full RAM retention and CRYO-\nTIMER running from ULFRCO— 2.84 — μA\nCurrent consumption in\nEM4H Hibernate modeIEM4 128 byte RAM retention, RTCC\nrunning from LFXO— 1.08 — μA\n128 byte RAM retention, CRYO-\nTIMER running from ULFRCO— 0.64 — μA\n128 byte RAM retention, no RTCC — 0.63 — μA\nCurrent consumption in\nEM4S Shutoff modeIEM4S No RAM retention, no RTCC — 0.02 — μAEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  19\n4.1.5.2  Current Consumption 3.3 V without DC-DC Converter\nUnless otherwise indicated VREGVDD = AVDD = DVDD = RFVDD = PAVDD= 3.3 V. EMU_PWRCFG_PWRCG=NODCDC.\nEMU_DCDCCTRL_DCDCMODE=BYPASS. See Figure 5.3  EFR32MG1 Typical Application Circuit: Configuration with DC-DC Covert-\ner (PAVDD from VDD) on page 50 .\nTable 4.6.  Current Consumption 3.3V without DC/DC\nParameter Symbol Test Condition Min Typ Max Unit\nCurrent consumption in EM0\nActive mode with radio disa-\nbled, All peripherals disabledIACTIVE 38.4 MHz crystal, CPU running\nwhile loop from flash— 129 — μA/MHz\n38 MHz HFRCO, CPU running\nPrime from flash— 87 — μA/MHz\n38 MHz HFRCO, CPU running\nwhile loop from flash— 103 — μA/MHz\n38 MHz HFRCO, CPU running\nCoreMark from flash— 112 — μA/MHz\n26 MHz HFRCO, CPU running\nwhile loop from flash— 105 — μA/MHz\n1 MHz HFRCO, CPU running\nwhile loop from flash— 237 — μA/MHz\nCurrent consumption in EM1\nSleep mode with radio disa-\nbled. All peripherals disabledIEM1 38.4 MHz crystal — 61 — μA/MHz\n38 MHz HFRCO — 35 — μA/MHz\n26 MHz HFRCO — 37 — μA/MHz\n1 MHz HFRCO — 170 — μA/MHz\nCurrent consumption in EM2\nDeep Sleep mode.IEM2 Full RAM retention and RTCC\nrunning from LFXO— 3.47 — μA\n4 kB RAM retention and RTCC\nrunning from LFRCO— 3.35 — μA\nCurrent consumption in EM3\nStop modeIEM3 Full RAM retention and CRYO-\nTIMER running from ULFRCO— 2.92 — μA\nCurrent consumption in\nEM4H Hibernate modeIEM4 128 byte RAM retention, RTCC\nrunning from LFXO— 1.13 — μA\n128 byte RAM retention, CRYO-\nTIMER running from ULFRCO— 0.67 — μA\n128 byte RAM retention, no RTCC — 0.66 — μA\nCurrent consumption in\nEM4S Shutoff modeIEM4S no RAM retention, no RTCC — 0.04 — μAEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  20\n4.1.5.3  Current Consumption 3.3 V using DC-DC Converter\nUnless otherwise indicated VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD= 1.8 V DC-DC output. See Figure 5.2 \nEFR32MG1 Typical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 .\nTable 4.7.  Current Consumption 3.3V with DC/DC\nParameter Symbol Test Condition Min Typ Max Unit\nCurrent consumption in EM0\nActive mode with radio disa-\nbled. All peripherals disa-\nbled, DCDC in LowNoise\nmodeIACTIVE 38.4 MHz crystal, CPU running\nwhile loop from flash.— 87 — μA/MHz\n38 MHz HFRCO, CPU running\nPrime from flash— 63 — μA/MHz\n38 MHz HFRCO, CPU running\nwhile loop from flash— 72 — μA/MHz\n38 MHz HFRCO, CPU running\nCoreMark from flash— 78 — μA/MHz\n26 MHz HFRCO, CPU running\nwhile loop from flash— 79 — μA/MHz\nCurrent consumption in EM1\nSleep mode with radio disa-\nbled. All peripherals disa-\nbled, DCDC in LowPower\nmode.IEM1 38.4 MHz crystal — 39 — μA/MHz\n38 MHz HFRCO — 23 — μA/MHz\n26 MHz HFRCO — 25 — μA/MHz\n1 MHz HFRCO — 142 — μA/MHz\nCurrent consumption in EM2\nDeep Sleep mode.IEM2 Full RAM retention and RTCC\nrunning from LFXO— 1.4 — μA\n4 kB RAM retention and RTCC\nrunning from LFRCO— 1.4 — μA\nCurrent consumption in EM3\nStop modeIEM3 Full RAM retention and CRYO-\nTIMER running from ULFRCO— 1.1 — μA\nCurrent consumption in\nEM4H Hibernate modeIEM4 128 byte RAM retention, RTCC\nrunning from LFXO— 0.9 — μA\n128 byte RAM retention, CRYO-\nTIMER running from ULFRCO— 0.6 — μA\n128 byte RAM retention, no RTCC — 0.6 — μA\nCurrent consumption in\nEM4S Shutoff modeIEM4S no RAM retention, no RTCC — 0.03 — μAEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  21\n4.1.5.4  Current Consumption Using Radio\nUnless otherwise indicated VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. See Figure 5.2  EFR32MG1  Typical\nApplication Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 or Figure 5.3  EFR32MG1  Typical Applica-\ntion Circuit: Configuration with DC-DC Coverter (PAVDD from VDD) on page 50 .\nTable 4.8.  Current Consumption Using Radio 3.3 V with DC-DC\nParameter Symbol Test Condition Min Typ Max Unit\nCurrent consumption in re-\nceive mode, active packet\nreception (MCU in EM1 @\n38.4 MHz, peripheral clocks\ndisabled)IRX 1 Mbit/s, 2GFSK, F = 2.4 GHz,\nRadio clock prescaled by 4— 8.7 — mA\n802.15.4 receiving frame, F = 2.4\nGHz, Radio clock prescaled by 3— 9.8 — mA\nCurrent consumption in\ntransmit mode (MCU in EM1\n@ 38.4 MHz, peripheral\nclocks disabled)ITX CW, 0 dBm, F = 2.4 GHz, Radio\nclock prescaled by 3— 8.8 — mA\nCW, 3 dBm, F = 2.4 GHz — 17.6 — mA\nCW, 8 dBm, F = 2.4 GHz — 26.1 — mA\nCW, 10.5 dBm, F = 2.4 GHz — 34.1 — mA\nCW, 16.5 dBm, F = 2.4 GHz,\nPAVDD connected directly to ex-\nternal 3.3V supply— 88 — mA\nCW, 19.5 dBm, F = 2.4 GHz,\nPAVDD connected directly to ex-\nternal 3.3V supply— 133 — mA\nRFSENSE current consump-\ntionIRFSENSE — 51 — nA\n4.1.6  Wake up times\nTable 4.9.  Wake up times\nParameter Symbol Test Condition Min Typ Max Unit\nWake up from EM2 Deep\nSleeptEM2_WU Code execution from flash — 10.7 — μs\nCode execution from RAM — 3 — μs\nWakeup time from EM1\nSleeptEM1_WU Executing from flash — 3 — AHB\nClocks\nExecuting from RAM — 3 — AHB\nClocks\nWake up from EM3 Stop tEM3_WU Executing from flash — 10.7 — μs\nExecuting from RAM — 3 — μs\nWake up from EM4H Hiber-\nnate 1tEM4H_WU Executing from flash — 60 — μs\nWake up from EM4S Shut-\noff1tEM4S_WU — 290 — μs\nNote:\n1. Time from wakeup request until first instruction is executed. Wakeup results in device reset.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  22\n4.1.7  Brown Out Detector\nTable 4.10.  Brown Out Detector\nParameter Symbol Test Condition Min Typ Max Unit\nDVDDBOD threshold VDVDDBOD DVDD rising — — TBD V\nDVDD falling TBD — — V\nDVDD BOD hysteresis VDVDDBOD_HYST — 24 — mV\nDVDD response time tDVDDBOD_DELAY Supply drops at 0.1V/μs rate — 2.4 — μs\nAVDD BOD threshold VAVDDBOD AVDD rising — — 1.85 V\nAVDD falling TBD — — V\nAVDD BOD hysteresis VAVDDBOD_HYST — 21 — mV\nAVDD response time tAVDDBOD_DELAY Supply drops at 0.1V/μs rate — 2.4 — μs\nEM4 BOD threshold VEM4DBOD AVDD rising — — TBD V\nAVDD falling TBD — — V\nEM4 BOD hysteresis VEM4BOD_HYST — 46 — mV\nEM4 response time tEM4BOD_DELAY Supply drops at 0.1V/μs rate — 300 — μs\n4.1.8  Frequency Synthesizer Characteristics\nTable 4.11.  Frequency Synthesizer Characteristics\nParameter Symbol Test Condition Min Typ Max Unit\nRF Synthesizer Frequency\nrangeFRANGE_2400 2.4 GHz frequency range 2400 — 2483.5 MHz\nLO tuning frequency resolu-\ntion with 38.4 MHz crystalFRES_2400 2400 - 2483.5 MHz — — 73 Hz\nMaximum frequency devia-\ntion with 38.4 MHz crystalΔFMAX_2400 — — 1677 kHzEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  23\n4.1.9  2.4 GHz RF Transceiver Characteristics\n4.1.9.1  RF Transmitter General Characteristics for the 2.4 GHz Band\nUnless otherwise indicated T=25C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.45 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50 .\nTable 4.12.  RF Transmitter General Characteristics for 2.4 GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nMaximum TX power1 POUT MAX 19.5 dBm-rated part numbers.\nPAVDD connected directly to ex-\nternal 3.3V supply— 19.5 — dBm\n16.5 dBm-rated part numbers.\nPAVDD connected directly to ex-\nternal 3.3V supply— 16.5 — dBm\n8 dBm-rated part numbers — 8 — dBm\nMinimum active TX Power POUT MIN CW -30 — dBm\nOutput power step size POUT STEP -5 dBm< Output power < 0 dBm — 1 — dB\n0 dBm < output power <\nPOUT MAX— 0.5 — dB\nOutput power variation vs\nsupply at POUT MAXPOUT VAR_V 1.85 V < V VREGVDD  < 3.3 V with-\nout DC-DC converter, operation at\nhigher than 10.5 dBm.— 4.5 — dB\n1.85 V < V VREGVDD  < 3.3 V with-\nout DC-DC converter, operation at\n10.5 dBm.— 3.8 — dB\n1.85 V < V VREGVDD  < 3.3 V using\nDC-DC converter— 2.1 — dB\nOutput power variation vs\ntemperature at POUT MAXPOUT VAR_T From -40 to +85 °C, PAVDD con-\nnected to DCDC output— 1.4 — dB\nFrom -40 to +85 °C, PAVDD con-\nnected to external supply— 1.4 — dB\nOutput power variation vs RF\nfrequency at POUT MAXPOUT VAR_F Over RF tuning frequency range — 0.5 — dB\nRF tuning frequency range FRANGE 2400 — 2483.5 MHz\nNote:\n1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices cov-\nered in this datasheet can be found in the Max TX Power column of 2. Ordering Information\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  24\n4.1.9.2  RF Receiver General Characteristics for the 2.4 GHz Band\nUnless otherwise indicated T=25C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50 .\nTable 4.13.  RF Receiver General Characteristics for 2.4 GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nRF tuning frequency range FRANGE 2400 — 2483.5 MHz\nReceive mode maximum\nspurious emissionSPUR RX 30 MHz to 1 GHz — -57 — dBm\n1 GHz to 12 GHz — -47 — dBm\nLevel above which\nRFSENSE will triggerRFSENSE TRIG CW at 2.45 GHz — -24 — dBm\nLevel below which\nRFSENSE will not triggerRFSENSE THRES — -50 — dBm\n1% PER Sensitivity SENS 2GFSK 2 Mbps 2GFSK signal — -90.5 — dBm\n0.1% BER Sensitivity 250 kbps 2GFSK signal — -99.2 — dBmEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  25\n4.1.9.3  RF Transmitter Characteristics for Bluetooth Smart in the 2.4 GHz Band\nUnless otherwise indicated T=25C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.44 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50 .\nTable 4.14.  RF Transmitter Characteristics for Bluetooth Smart in the 2.4GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nTransmit 6dB bandwidth TXBW — 740 — kHz\nPower spectral density limit PSD LIMIT Per FCC part 15.247 — -6.5 — dBm/\n3kHz\nPer ETSI 300.328 at 10 dBm/1\nMHz— 10 — dBm\nOccupied channel bandwidth\nper ETSI EN300.328OCP ETSI328 99% BW at highest and lowest\nchannels in band— 1.1 — MHz\nIn-band spurious emissions,\nwith allowed exceptions1SPUR INB At ±2 MHz — -39.8 — dBm\nAt ±3 MHz — -42.1 — dBm\nEmissions of harmonics out-\nof-band, per FCC part\n15.247SPUR HRM_FCC 2nd,3rd, 5, 6, 8, 9,10 harmonics;\ncontinuous transmission of modu-\nlated carrier— -47.3 — dBm\nSpurious emissions out-of-\nband, per FCC part 15.247,\nexcluding harmonics cap-\ntured in SPUR HARM,FCC . Re-\nstricted BandsSPUR OOB_FCC Above 2.483 GHz or below 2.4\nGHz; continuous transmission of\nmodulated carrier2— -47 — dBm\nSpurious emissions out-of-\nband, per FCC part 15.247,\nexcluding harmonics cap-\ntured in SPUR HARM,FCC .\nNon Restricted BandsAbove 2.483 GHz or below 2.4\nGHz; continuous transmission of\nmodulated carrier— -26 — dBc\nSpurious emissions out-of-\nband; per ETSI 300.328SPUR ETSI328 [2400-BW to 2400] MHz, [2483.5\nto 2483.5+BW] MHz— -16 — dBm\n[2400-2BW to 2400-BW] MHz,\n[2483.5+BW to 2483.5+2BW]\nMHz per ETSI 300.328— -26 — dBm\nSpurious emissions per ETSI\nEN300.440SPUR ETSI440 47-74 MHz,87.5-108 MHz,\n174-230 MHz, 470-862 MHz— -60 — dBm\n25-1000 MHz — -42 — dBm\n1-12 GHz — -36 — dBm\nNote:\n1. Per Bluetooth Core_4.2, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency\nwhich is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.\n2. For 2480 Mhz, a maximum duty cycle of 20% is used to achieve this value.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  26\n4.1.9.4  RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band\nUnless otherwise indicated T=25C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4MHz. RF center frequency 2.440 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50 .\nTable 4.15.  RF Receiver Characteristics for Bluetooth Smart in the 2.4GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nMax usable receiver input\nlevel, 0.1% BERSAT Signal is reference signal1. Packet\nlength is 20 bytes.— 10 — dBm\nSensitivity, 0.1% BER SENS Signal is reference signal1. Using\nDC-DC converter— -94 — dBm\nWith dirty transmitter as defined in\nCore_4.1— -91.8 — dBm\nSignal to co-channel interfer-\ner, 0.1% BERC/ICC Desired signal 3 dB above refer-\nence sensitivity— 8.3 — dB\nN+1 adjacent channel (1\nMHz) selectivity, 0.1% BER,\nwith allowable exceptions.\nDesired is reference signal at\n-67 dBmC/I1+ Interferer is reference signal at +1\nMHz offset. Desired frequency\n2402 MHz ≤ Fc ≤ 2480 MHz— -3 — dB\nN-1 adjacent channel (1\nMHz) selectivity, 0.1% BER,\nwith allowable exceptions.\nDesired is reference signal at\n-67 dBmC/I1- Interferer is reference signal at -1\nMHz offset. Desired frequency\n2402 MHz ≤ Fc ≤ 2480 MHz— -0.5 — dB\nAlternate (2 MHz) selectivity,\n0.1% BER, with allowable\nexceptions. Desired is refer-\nence signal at -67 dBmC/I2 Interferer is reference signal at ± 2\nMHz offset. Desired frequency\n2402 MHz ≤ Fc ≤ 2480 MHz— -43 — dB\nAlternate (3 MHz) selectivity,\n0.1% BER, with allowable\nexceptions. Desired is refer-\nence signal at -67 dBmC/I3 Interferer is reference signal at ±3\nMHz offset. Desired frequency\n2404 MHz ≤ Fc ≤ 2480 MHz— -46.7 — dB\nSelectivity to image frequen-\ncy, 0.1% BER. Desired is ref-\nerence signal at -67 dBmC/IIM Interferer is reference signal at im-\nage frequency with 1 MHz preci-\nsion— -38.7 — dB\nSelectivity to image frequen-\ncy +1 MHz, 0.1% BER. De-\nsired is reference signal at\n-67 dBmC/IIM+1 Interferer is reference signal at im-\nage frequency +1 MHz with 1\nMHz precision— -48.2 — dB\nBlocking, 0.1% BER, Desired\nis reference signal at -67\ndBm. Interferer is CW in\nOOB range.BLOCK OOB Interferer frequency 30 MHz ≤ f ≤\n2000 MHz— -27 — dBm\nInterferer frequency 2003 MHz ≤ f\n≤ 2399 MHz— -32 — dBm\nInterferer frequency 2484 MHz ≤ f\n≤ 2997 MHz— -32 — dBm\nInterferer frequency 3 GHz ≤ f ≤\n12.75 GHz— -27 — dBmEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  27\nParameter Symbol Test Condition Min Typ Max Unit\nIntermodulation performance\nper Core_4.1, Vol 6 Section\n4.4 (n = 3 alternative), 0.1%\nBER.IM Desired is reference signal at 6dB\nabove reference sensitivity level.\nInterferer 1 is CW at level IM BLE.\nInterferer 2 is reference signal at\nIMBLE.— -33 — dBm\nUpper limit of input power\nrange over which RSSI reso-\nlution is maintainedRSSI MAX 4 — — dBm\nLower limit of input power\nrange over which RSSI reso-\nlution is maintainedRSSI MIN — — -101 dBm\nRSSI resolution RSSI RES Over RSSI MIN to RSSI MAX — — 0.5 dB\nNote:\n1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 1 Mbps, desired data = PRBS9;\ninterferer data = PRBS15; frequency accuracy better than 1 ppm\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  28\n4.1.9.5  RF Transmitter Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band\nUnless otherwise indicated T=25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.45 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50\nTable 4.16.  RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nError vector magnitude (off-\nset EVM), per 802.15.4-2011EVM Average across frequency. Signal\nis DSSS-OQPSK reference pack-\net1— 6.1 — % rms\nPower spectral density limit PSD LIMIT Relative, at carrier ±3.5 MHz — -26 — dBc\nAbsolute, at carrier ±3.5 MHz2 — -36 — dBm\nPer FCC part 15.247 — -3.8 — dBm/\n3kHz\nOutput power level which meets\n10dBm/MHz ETSI 300.328 speci-\nfication— 12 — dBm\nOccupied channel bandwidth\nper ETSI EN300.328OCP ETSI328 99% BW at highest and lowest\nchannels in band— 2.25 — MHz\nEmissions of harmonics out-\nof-band, per FCC part\n15.247SPUR HRM_FCC 2nd,3rd, 5, 6,8,9,10 harmonics;\ncontinuous transmission of modu-\nlated carrier— -49.7 — dBm\nSpurious emissions out-of-\nband, per FCC part 15.247,\nexcluding harmonics. Re-\nstricted BandsSPUR OOB_FCC Above 2.483 GHz or below 2.4\nGHz; continuous transmission of\nmodulated carrier3— -47 — dBm\nSpurious emissions out-of-\nband, per FCC part 15.247,\nexcluding harmonics, Non\nRestricted BandsAbove 2.483 GHz or below 2.4\nGHz; continuous transmission of\nmodulated carrier— -35.4 — dBc\nSpurious emissions out-of-\nband; per ETSI 300.3284SPUR ETSI328 [2400-BW to 2400], [2483.5 to\n2483.5+BW];— -36.6 — dBm\n[2400-2BW to 2400-BW],\n[2483.5+BW to 2483.5+2BW]; per\nETSI 300.328— -41.7 — dBm\nSpurious emissions per ETSI\nEN300.4404SPUR ETSI440 47-74 MHz,87.5-108 MHz,\n174-230 MHz, 470-862 MHz— -60 — dBm\n25-1000 MHz, — -42 — dBm\n1G-24G — -36 — dBm\nNote:\n1. Reference packet is defined as 20 octet PSDU, modulated according to 802.15.4-2011 DSSS-OQPSK in the 2.4GHz band, with\npseudo-random packet data content\n2. For 2415 Mhz, a maximum duty cycle of 50% is used to achieve this value.\n3. For 2480 Mhz, a maximum duty cycle of 20% is used to achieve this value.\n4. Specified at maximum power output level of 10 dBm\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  29\n4.1.9.6  RF Receiver Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band\nUnless otherwise indicated T=25 °C,VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is\nfiltered using ferrites. Crystal frequency=38.4 MHz. RF center frequency 2.445 GHz. Test circuit according to Figure 5.2  EFR32MG1\nTypical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC) on page 49 and Figure 5.4 Typical 2.4 GHz RF\nimpedance-matching network circuits on page 50\nTable 4.17.  RF Receiver Characteristics for 801.15.4 DSSS-OQPSK in the 2.4 GHz Band\nParameter Symbol Test Condition Min Typ Max Unit\nMax usable receiver input\nlevel, 1% PERSAT Signal is reference signal1. Packet\nlength is 20 octets.— 10 — dBm\nSensitivity, 1% PER SENS Signal is reference signal. Packet\nlength is 20 octets. Using DC-DC\nconverter.— -101 — dBm\nSignal is reference signal. Packet\nlength is 20 octets. Without DC-\nDC converter.— -101 — dBm\nCo-channel interferer rejec-\ntion, 1% PERCCR Desired signal 10 dB above sensi-\ntivity limit— -2.6 — dB\nHigh-side adjacent channel\nrejection, 1% PER. Desired\nis reference signal at 3dB\nabove reference sensitivity\nlevel2ACR +1 Interferer is reference signal at +1\nchannel-spacing.— 33.75 — dB\nInterferer is filtered reference sig-\nnal3 at +1 channel-spacing.— 52.2 — dB\nInterferer is CW at +1 channel-\nspacing.4— 58.6 — dB\nLow-side adjacent channel\nrejection, 1% PER. Desired\nis reference signal at 3dB\nabove reference sensitivity\nlevel2ACR -1 Interferer is reference signal at -1\nchannel-spacing.— 35 — dB\nInterferer is filtered reference sig-\nnal3 at -1 channel-spacing.— 54.7 — dB\nInterferer is CW at -1 channel-\nspacing.— 60.1 — dB\nAlternate channel rejection,\n1% PER. Desired is refer-\nence signal at 3dB above\nreference sensitivity level2ACR 2 Interferer is reference signal at ±2\nchannel-spacing— 45.9 — dB\nInterferer is filtered reference sig-\nnal3 at ±2 channel-spacing— 56.8 — dB\nInterferer is CW at ±2 channel-\nspacing— 65.5 — dB\nImage rejection , 1% PER,\nDesired is reference signal at\n3dB above reference sensi-\ntivity level2IR Interferer is CW in image band4 — 49.3 — dB\nBlocking rejection of all other\nchannels. 1% PER, Desired\nis reference signal at 3dB\nabove reference sensitivity\nlevel2. Interferer is reference\nsignal.BLOCK Interferer frequency < Desired fre-\nquency - 3 channel-spacing— 57.2 — dB\nInterferer frequency > Desired fre-\nquency + 3 channel-spacing— 57.9 — dB\nBlocking rejection of 802.11g\nsignal centered at +12MHz\nor -13MHzBLOCK 80211G Desired is reference signal at 6dB\nabove reference sensitivity level2— 51.6 — dBEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  30\nParameter Symbol Test Condition Min Typ Max Unit\nUpper limit of input power\nrange over which RSSI reso-\nlution is maintainedRSSI MAX 5 — — dBm\nLower limit of input power\nrange over which RSSI reso-\nlution is maintainedRSSI MIN — — -98 dBm\nRSSI resolution RSSI RES over RSSI MIN to RSSI MAX — 0.25 — dB\nRSSI linearity as defined by\n802.15.4-2003RSSI LIN — 0.5 — dB\nNote:\n1. Reference signal is defined as O-QPSK DSSS per 802.15.4, Frequency range = 2400-2483.5 MHz, Symbol rate = 62.5 ksym-\nbols/s\n2. Reference sensitivity level is -85 dBm\n3. Filter is characterized as a symmetric bandpass centered on the adjacent channel having a 3dB bandwidth of 4.6 MHz and stop-\nband rejection better than 26 dB beyond 3.15 MHz from the adjacent carrier.\n4. Due to low-IF frequency, there is some overlap of adjacent channel and image channel bands. Adjacent channel CW blocker\ntests place the Interferer center frequency at the Desired frequency ±5 MHz on the channel raster, whereas the image rejection\ntest places the CW interferer near the image frequency of the Desired signal carrier, regardless of the channel raster.\n \n4.1.10  Modem Features\nTable 4.18.  Modem Features\nParameter Symbol Test Condition Min Typ Max Unit\nReceive Bandwidth RXBandwidth Configurable range with 38.4 MHz\ncrystal0.1 — 2530 kHz\nIF Frequency IFFreq Configurable range with 38.4 MHz\ncrystal. Selected steps available.150 — 1371 kHz\nDSSS symbol length DSSS Range Configurable in steps of 1 chip 2 — 32 chips\nDSSS Bits per symbol DSSS BitPerSym Configurable 1 — 4 bits/\nsymbolEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  31\n4.1.11  Oscillators\n4.1.11.1  LFXO\nTable 4.19.  LFXO\nParameter Symbol Test Condition Min Typ Max Unit\nCrystal frequency fLFXO — 32.768 — kHz\nSupported crystal equivalent\nseries resistance (ESR)ESR LFXO — — 70 kΩ\nSupported range of crystal\nload capacitance 1CLFXO_CL 6 — 18 pF\nOn-chip tuning cap range 2 CLFXO_T On each of LFXTAL_N and\nLFXTAL_P pins8 — 40 pF\nOn-chip tuning cap step size SSLFXO — 0.25 — pF\nCurrent consumption after\nstartup 3ILFXO ESR = 30 kΩ, C L=12.5 pF, GAIN4\n= 3, AGC4 = 1— 273 — nA\nStart- up time tLFXO ESR=30 kΩ, C L=12.5 pF, GAIN4\n=2— 308 — ms\nNote:\n1. Total load capacitance as seen by the crystal\n2. The effective load capacitance seen by the crystal will be C LFXO_T  /2. This is because each XTAL pin has a tuning cap and the\ntwo caps will be seen in series by the crystal.\n3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register\n4. In CMU_LFXOCTRL register\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  32\n4.1.11.2  HFXO\nTable 4.20.  HFXO\nParameter Symbol Test Condition Min Typ Max Unit\nCrystal Frequency fHFXO 38 38.4 40 MHz\nSupported crystal equivalent\nseries resistance (ESR)ESR HFXO Crystal frequency 38.4 MHz — — 60 Ω\nSupported range of crystal\nload capacitance 1CHFXO_CL 6 — 12 pF\nOn-chip tuning cap range 2 CHFXO_T On each of HFXTAL_N and\nHFXTAL_P pins9 20 25 pF\nOn-chip tuning capacitance\nstepSSHFXO — 0.04 — pF\nStartup time tHFXO 38.4 MHz: ESR=50 Ω, C L = 10\npF, BOOST3 = 2— 300 — μs\nFrequency Tolerance for the\ncrystalFTHFXO 38.4 MHz, ESR = 50 Ω, CL = 10\npF-40 — 40 ppm\nNote:\n1. Total load capacitance as seen by the crystal\n2. The effective load capacitance seen by the crystal will be C HFXO_T  /2. This is because each XTAL pin has a tuning cap and the\ntwo caps will be seen in series by the crystal.\n3. In CMU_HFXOCTRL register\n \n4.1.11.3  LFRCO\nTable 4.21.  LFRCO\nParameter Symbol Test Condition Min Typ Max Unit\nOscillation frequency fLFRCO ENVREF = 1 in\nCMU_LFRCOCTRLTBD 32.768 TBD kHz\nENVREF = 0 in\nCMU_LFRCOCTRLTBD 32.768 TBD kHz\nStartup time tLFRCO — 500 — μs\nCurrent consumption 1 ILFRCO ENVREF = 1 in\nCMU_LFRCOCTRL— 342 — nA\nENVREF = 0 in\nCMU_LFRCOCTRL— 494 — nA\nNote:\n1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  33\n4.1.11.4  HFRCO and AUXHFRCO\nTable 4.22.  HFRCO and AUXHFRCO\nParameter Symbol Test Condition Min Typ Max Unit\nOscillation frequency fHFRCO 38 MHz frequency band TBD 38 TBD MHz\n32 MHz frequency band TBD 32 TBD MHz\n26 MHz frequency band TBD 26 TBD MHz\n19 MHz frequency band TBD 19 TBD MHz\n16 MHz frequency band TBD 16 TBD MHz\n13 MHz frequency band TBD 13 TBD MHz\n7 MHz frequency band TBD 7 TBD MHz\n4 MHz frequency band TBD 4 TBD MHz\n2 MHz frequency band TBD 2 TBD MHz\n1 MHz frequency band TBD 1 TBD MHz\nStart-up time tHFRCO fHFRCO  ≥ 19 MHz — 300 — ns\n4 < f HFRCO  < 19 MHz — 1 — μs\nfHFRCO  ≤ 4 MHz — 2.5 — μs\nCurrent consumption on\nDVDDIHFRCODIG fHFRCO  = 38 MHz — 43 — μA\nfHFRCO  = 32 MHz — 37 — μA\nfHFRCO  = 26 MHz — 31 — μA\nfHFRCO  = 19 MHz — 25 TBD μA\nfHFRCO  = 16 MHz — 22 — μA\nfHFRCO  = 13 MHz — 19 — μA\nfHFRCO  = 7 MHz — 12 — μA\nfHFRCO  = 4 MHz — 10 — μA\nfHFRCO  = 2 MHz — 8 — μA\nfHFRCO  = 1 MHz — 7 — μA\nCurrent consumption on\nAVDD 1IHFRCOANA fHFRCO  = 38 MHz — 161 — μA\nfHFRCO  = 32 MHz — 134 — μA\nfHFRCO  = 26 MHz — 116 — μA\nfHFRCO  = 19 MHz — 101 TBD μA\nfHFRCO  = 16 MHz — 88 — μA\nfHFRCO  = 13 MHz — 81 — μA\nfHFRCO  = 7 MHz — 69 — μA\nfHFRCO  = 4 MHz — 23 — μA\nfHFRCO  = 2 MHz — 23 — μA\nfHFRCO  = 1 MHz — 23 — μAEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  34\nParameter Symbol Test Condition Min Typ Max Unit\nStep size SSHFRCO Coarse (% of period) — 0.8 — %\nFine (% of period) — 0.1 — %\nPeriod Jitter PJHFRCO — 0.2 — % RMS\nNote:\n1. Current consumption on DVDD instead if ANASW=1 in EMU_PWRCTRL register\n \n4.1.11.5  ULFRCO\nTable 4.23.  ULFRCO\nParameter Symbol Test Condition Min Typ Max Unit\nOscillation frequency fULFRCO TBD 1 TBD kHz\n4.1.12  Flash Memory Characteristics\nTable 4.24.  Flash Memory Characteristics1\nParameter Symbol Test Condition Min Typ Max Unit\nFlash erase cycles before\nfailureECFLASH 10000 — — cycles\nFlash data retention RET FLASH TAMB<85°C 10 — — years\nWord (32-bit) programming\ntimetW_PROG 20 26 40 μs\nPage erase time tPERASE 20 27 40 ms\nMass erase time tMERASE 20 27 40 ms\nDevice erase time2 tDERASE — 60 TBD ms\nPage erase current3 IERASE — — 3 mA\nMass or Device erase cur-\nrent3— — 5 mA\nWrite current3 IWRITE — — 3 mA\nNote:\n1. Flash data retention information is published in the Quarterly Quality and Reliability Report.\n2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock\nWord (ULW)\n3. Measured at 25°C\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  35\n4.1.13  GPIO\nTable 4.25.  GPIO\nParameter Symbol Test Condition Min Typ Max Unit\nInput low voltage VIOIL — — IOVDD*0.3 V\nInput high voltage VIOIH IOVDD*0.7 — — V\nOutput high voltage relative\nto IOVDDVIOOH Sourcing 3 mA, V DD ≥ 3 V,\nDRIVESTRENGTH1 = WEAKIOVDD*0.8 — — V\nSourcing 1.2 mA, V DD ≥ 1.62 V,\nDRIVESTRENGTH1 = WEAKIOVDD*0.6 — — V\nSourcing 20 mA, V DD ≥ 3 V,\nDRIVESTRENGTH1 = STRONGIOVDD*0.8 — — V\nSourcing 8 mA, V DD ≥ 1.62 V,\nDRIVESTRENGTH1 = STRONGIOVDD*0.6 — — V\nOutput low voltage relative to\nIOVDDVIOOL Sinking 3 mA, V DD ≥ 3 V,\nDRIVESTRENGTH1 = WEAK— — IOVDD*0.2 V\nSinking 1.2 mA, V DD ≥ 1.62 V,\nDRIVESTRENGTH1 = WEAK— — IOVDD*0.4 V\nSinking 20 mA, V DD ≥ 3 V,\nDRIVESTRENGTH1 = STRONG— — IOVDD*0.2 V\nSinking 8 mA, V DD ≥ 1.62 V,\nDRIVESTRENGTH1 = STRONG— — IOVDD*0.4 V\nInput leakage current IIOLEAK GPIO ≤ IOVDD — 0.1 TBD nA\nInput leakage current on\n5VTOL pads above IOVDDI5VTOLLEAK IOVDD < GPIO ≤ IOVDD + 2 V — 3.3 15 μA\nI/O pin pull-up resistor RPU TBD 43 TBD kΩ\nI/O pin pull-down resistor RPD TBD 43 TBD kΩ\nPulse width of pulses re-\nmoved by the glitch suppres-\nsion filtertIOGLITCH TBD 25 TBD ns\nOutput fall time, From 70%\nto 30% of V IOtIOOF CL = 50 pF,\nDRIVESTRENGTH1 = STRONG,\nSLEWRATE1 = 0x6— 1.8 — ns\nCL = 50 pF,\nDRIVESTRENGTH1 = WEAK,\nSLEWRATE1 = 0x6— 4.5 — nsEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  36\nParameter Symbol Test Condition Min Typ Max Unit\nOutput rise time, From 30%\nto 70% of V IOtIOOR CL = 50 pF,\nDRIVESTRENGTH1 = STRONG,\nSLEWRATE = 0x61— 2.2 — ns\nCL = 50 pF,\nDRIVESTRENGTH1 = WEAK,\nSLEWRATE1 = 0x6— 7.4 — ns\nNote:\n1. In GPIO_Pn_CTRL register\n \n4.1.14  VMON\nTable 4.26.  VMON\nParameter Symbol Test Condition Min Typ Max Unit\nVMON Supply Current IVMON In EM0 or EM1, 1 supply moni-\ntored— 5.8 — μA\nIn EM0 or EM1, 4 supplies moni-\ntored— 11.8 — μA\nIn EM2, EM3 or EM4, 1 supply\nmonitored— 62 — nA\nIn EM2, EM3 or EM4, 4 supplies\nmonitored— 99 — nA\nVMON Loading of Monitored\nSupplyISENSE In EM0 or EM1 — 2 — μA\nIn EM2, EM3 or EM4 — 2 — nA\nThreshold range VVMON_RANGE TBD — TBD V\nThreshold step size NVMON_STESP Coarse — 200 — mV\nFine — 20 — mV\nResponse time tVMON_RES Supply drops at 1V/μs rate — 460 — ns\nHysteresis VVMON_HYST — 26 — mVEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  37\n4.1.15  ADC\nTable 4.27.  ADC\nParameter Symbol Test Condition Min Typ Max Unit\nResolution VRESOLUTION 6 — 12 Bits\nInput voltage range VADCIN Single ended 0 — 2*VREF V\nDifferential -VREF — VREF V\nInput range of external refer-\nence voltage, single ended\nand differentialVADCREFIN_P 1 — VAVDD V\nPower supply rejection1 PSRR ADC At DC — 80 — dB\nAnalog input common mode\nrejection ratioCMRR ADC At DC — 80 — dB\nCurrent on DVDD, using in-\nternal reference buffer. Con-\ntinous operation. WARMUP-\nMODE2 = KEEPADCWARMIADCDIG_CONTI-\nNOUS1 Msps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 40 — μA\n250 ksps / 4 MHz ADCCLK, BIA-\nSPROG3 = 6— 15 — μA\n62.5 ksps / 1 MHz ADCCLK,\nBIASPROG3 = 15— 9 — μA\nCurrent on DVDD, using in-\nternal reference buffer. Duty-\ncycled operation. WARMUP-\nMODE2 = NORMALIADCDIG_NORMAL 35 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 40 — μA\n5 ksps / 16 MHz ADCCLK\nBIASPROG3 = 0— 5 — μA\nCurrent on DVDD, using in-\nternal reference buffer. Duty-\ncycled operation. AWAR-\nMUPMODE2 = KEEPIN-\nSTANDBY or KEEPINSLO-\nWACCIADCDIG_STAND-\nBY125 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 12 — μA\n35 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 6 — μA\nCurrent on AVDD4, using in-\nternal reference buffer. Con-\ntinous operation. WARMUP-\nMODE2 = KEEPADCWARMIADCANA_CONTI-\nNOUS1 Msps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 286 — μA\n250 ksps / 4 MHz ADCCLK, BIA-\nSPROG3 = 6— 155 — μA\n62.5 ksps / 1 MHz ADCCLK,\nBIASPROG3 = 15— 102 — μA\nCurrent on AVDD4 , using in-\nternal reference buffer. Duty-\ncycled operation. WARMUP-\nMODE2 = NORMALIADCANA_NORMAL 35 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 35 — μA\n5 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 5 — μAEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  38\nParameter Symbol Test Condition Min Typ Max Unit\nCurrent on AVDD4, using in-\nternal reference buffer. Duty-\ncycled operation. WARMUP-\nMODE2 = KEEPINSTANDBY\nor KEEPINSLOWACCIADCANA_STAND-\nBY125 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 110 — μA\n35 ksps / 16 MHz ADCCLK,\nBIASPROG3 = 0— 80 — μA\nADC Clock Frequency fADCCLK — — 16 MHz\nThroughput rate fADCRATE — — 1 Msps\nConversion time5 tADCCONV 6 bit — 7 — cycles\n8 bit — 9 — cycles\n12 bit — 13 — cycles\nStartup time of reference\ngenerator and ADC core in\nNORMAL modetADCSTART WARMUPMODE2 = NORMAL — — 5 μs\nFrom standby mode WARMUPMODE2 = KEEPIN-\nSTANDBY or KEEPINSLOWACC— — 1 μs\nSNDR at 1Msps and f in =\n10kHzSNDR ADC Internal reference, 2.5 V full-scale,\ndifferential (-1.25, 1.25)TBD 67 — dB\nvrefp_in = 1.25 V direct mode with\n2.5 V full-scale, differential— 68 — dB\nSpurious-Free Dynamic\nRange (SFDR)SFDR ADC 1 MSamples/s, 10 kHz full-scale\nsine wave— 75 — dB\nInput referred ADC noise,\nrmsVREF_NOISE Including quantization noise and\ndistortion— 380 — μV\nOffset Error VADCOFFSETERR TBD 1 TBD LSB\nGain error in ADC VADC_GAIN Using internal reference — -0.2 TBD %\nUsing external reference — -1 — %\nDifferential non-linearity\n(DNL)DNL ADC 12 bit resolution -1 — TBD LSB\nIntegral non-linearity (INL),\nEnd point methodINLADC 12 bit resolution TBD — TBD LSB\nTemperature Sensor Slope VTS_SLOPE — -1.84 — mV/°C\nNote:\n1. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL\n2. In ADCn_CNTL register\n3. In ADCn_BIASPROG register\n4. Current consumption on DVDD instead if ANASW=1 in EMU_PWRCTRL register\n5. Derived from ADCCLK\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  39\n4.1.16  IDAC\nTable 4.28.  IDAC\nParameter Symbol Test Condition Min Typ Max Unit\nNumber of Ranges NIDAC_RANGES — 4 — -\nOutput Current IIDAC_OUT RANGSEL1 = RANGE0 0.05 — 1.6 μA\nRANGSEL1 = RANGE1 1.6 — 4.7 μA\nRANGSEL1 = RANGE2 0.5 — 16 μA\nRANGSEL1 = RANGE3 2 — 64 μA\nLinear steps within each\nrangeNIDAC_STEPS — 32 —\nStep size SSIDAC RANGSEL1 = RANGE0 — 50 — nA\nRANGSEL1 = RANGE1 — 100 — nA\nRANGSEL1 = RANGE2 — 500 — nA\nRANGSEL1 = RANGE3 — 2 — μA\nTotal Accuracy, STEPSEL1 =\n0x10ACC IDAC EM0 or EM1, AVDD=3.3 V, T = 25\n°CTBD — TBD %\nEM0 or EM1 TBD — TBD %\nEM2 or EM3 TBD — TBD %\nStart up time tIDAC_SU Output within 1% of steady state\nvalue— 5 — μs\nSettling time, (output settled\nwithin 1% of steady state val-\nue)tIDAC_SETTLE Range setting is changed — 5 — μs\nStep value is changed — 1 — μs\nCurrent consumption in EM0\nor EM1 2IIDAC Source mode, excluding output\ncurrent— 8.9 — μA\nSink mode, excluding output cur-\nrent— 12 — μA\nOutput voltage compliance in\nsource mode, source current\nchange relative to current\nsourced at 0 VICOMP_SRC RANGESEL1=0, output voltage =\nmin(V IOVDD , VAVDD2-100 mv)— 0.16 — %\nRANGESEL1=1, output voltage =\nmin(V IOVDD , VAVDD2-100 mV)— 0.08 — %\nRANGESEL1=2, output voltage =\nmin(V IOVDD , VAVDD2-150 mV)— 0.03 — %\nRANGESEL1=3, output voltage =\nmin(V IOVDD , VAVDD2-250 mV)— 0.03 — %EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  40\nParameter Symbol Test Condition Min Typ Max Unit\nOutput voltage compliance in\nsink mode, sink current\nchange relative to current\nsunk at IOVDDICOMP_SINK RANGESEL1=0, output voltage =\n100 mV— 0.82 — %\nRANGESEL1=1, output voltage =\n100 mV— 0.65 — %\nRANGESEL1=2, output voltage =\n150 mV— 0.4 — %\nRANGESEL1=3, output voltage =\n250 mV— 0.25 — %\nNote:\n1. In IDAC_CURPROG register\n2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and\nPWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects be-\ntween AVDD (0) and DVDD (1).\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  41\n4.1.17  Analog Comparator (ACMP)\nTable 4.29.  ACMP\nParameter Symbol Test Condition Min Typ Max Unit\nInput voltage range VACMPIN CMPVDD =\nACMPn_CTRL_PWRSEL 10 — CMPVDD V\nActive current not including\nvoltage referenceIACMP BIASPROG2 = 1, FULLBIAS2 = 0 — 50 — nA\nBIASPROG2 = 0x10, FULLBIAS2\n= 0— 306 — nA\nBIASPROG2 = 0x20, FULLBIAS2\n= 1— 74 TBD μA\nCurrent consumption of inter-\nnal voltage reference,IACMPREF VLP selected as input using 2.5 V\nReference / 4 (0.625 V)— 50 — nA\nVLP selected as input using VDD — 20 — nA\nVBDIV selected as input using\n1.25 V reference / 1— 4.1 — μA\nVADIV selected as input using\nVDD/1— 2.4 — μA\nHysteresis VACMPHYST HYSTSEL3 = HYST0 — 0 TBD mV\nHYSTSEL3 = HYST1 — 12 — mV\nHYSTSEL3 = HYST2 — 22 — mV\nHYSTSEL3 = HYST3 — 30 — mV\nHYSTSEL3 = HYST4 — 36 — mV\nHYSTSEL3 = HYST5 — 41 — mV\nHYSTSEL3 = HYST6 — 47 — mV\nHYSTSEL3 = HYST7 — 52 — mV\nComparator delay tACMPDELAY BIASPROG2 = 1, FULLBIAS2 = 0\n4— 30 — μs\nBIASPROG2 = 0x10, FULLBIAS2\n= 0 4— 3.7 — μs\nBIASPROG2 = 0x20, FULLBIAS2\n= 1 4— 35 — ns\nOffset voltage VACMPOFFSET BIASPROG2 =0x20, FULLBIAS2\n= 1 4— — TBD mV\nReference Voltage VACMPREF Internal 1.25 V reference TBD 1.25 TBD V\nInternal 2.5 V reference TBD 2.5 TBD VEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  42\nParameter Symbol Test Condition Min Typ Max Unit\nCapacitive Sense Internal\nResistanceRCSRES CSRESSEL5 = 0 — inf — kΩ\nCSRESSEL5 = 1 — 15 — kΩ\nCSRESSEL5 = 2 — 27 — kΩ\nCSRESSEL5 = 3 — 39 — kΩ\nCSRESSEL5 = 4 — 51 — kΩ\nCSRESSEL5 = 5 — 102 — kΩ\nCSRESSEL5 = 6 — 164 — kΩ\nCSRESSEL5 = 7 — 239 — kΩ\nNote:\n1. CMPVDD is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD\n2. In ACMPn_CTRL register\n3. In ACMPn_HYSTERESIS register\n4. ± 100 mV differential\n5. In ACMPn_INPUTSEL register\n \nThe total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given as:\nIACMPTOTAL  = IACMP  + IACMPREF\nIACMPREF  is zero if an external voltage reference is used.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  43\n4.1.18  I2C\nI2C Standard-mode (Sm)\nTable 4.30.  I2C Standard-mode (Sm)1\nParameter Symbol Test Condition Min Typ Max Unit\nSCL clock frequency2 fSCL 0 — 100 kHz\nSCL clock low time tLOW 4.7 — — μs\nSCL clock high time tHIGH 4 — — μs\nSDA set-up time tSU,DAT 250 — — ns\nSDA hold time3 tHD,DAT 100 — 3450 ns\nRepeated START condition\nset-up timetSU,STA 4.7 — — μs\n(Repeated) START condition\nhold timetHD,STA 4 — — μs\nSTOP condition set-up time tSU,STO 4 — — μs\nBus free time between a\nSTOP and START conditiontBUF 4.7 — — μs\nNote:\n1. For CLHR set to 0 in the I2Cn_CTRL register\n2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual\n3. The maximum SDA hold time (t HD,DAT ) needs to be met only when the device does not stretch the low time of SCL (t LOW)\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  44\nI2C Fast-mode (Fm)\nTable 4.31.  I2C Fast-mode (Fm)1\nParameter Symbol Test Condition Min Typ Max Unit\nSCL clock frequency2 fSCL 0 — 400 kHz\nSCL clock low time tLOW 1.3 — — μs\nSCL clock high time tHIGH 0.6 — — μs\nSDA set-up time tSU,DAT 100 — — ns\nSDA hold time3 tHD,DAT 100 — 900 ns\nRepeated START condition\nset-up timetSU,STA 0.6 — — μs\n(Repeated) START condition\nhold timetHD,STA 0.6 — — μs\nSTOP condition set-up time tSU,STO 0.6 — — μs\nBus free time between a\nSTOP and START conditiontBUF 1.3 — — μs\nNote:\n1. For CLHR set to 1 in the I2Cn_CTRL register\n2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual\n3. The maximum SDA hold time (t HD,DAT ) needs to be met only when the device does not stretch the low time of SCL (t LOW)\n \nI2C Fast-mode Plus (Fm+)\nTable 4.32.  I2C Fast-mode Plus (Fm+)1\nParameter Symbol Test Condition Min Typ Max Unit\nSCL clock frequency2 fSCL 0 — 1000 kHz\nSCL clock low time tLOW 0.5 — — μs\nSCL clock high time tHIGH 0.26 — — μs\nSDA set-up time tSU,DAT 50 — — ns\nSDA hold time tHD,DAT 100 — — ns\nRepeated START condition\nset-up timetSU,STA 0.26 — — μs\n(Repeated) START condition\nhold timetHD,STA 0.26 — — μs\nSTOP condition set-up time tSU,STO 0.26 — — μs\nBus free time between a\nSTOP and START conditiontBUF 0.5 — — μs\nNote:\n1. For CLHR set to 0 or 1 in the I2Cn_CTRL register\n2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  45\n4.1.19  USART SPI\nSPI Master Timing\nTable 4.33.  SPI Master Timing\nParameter Symbol Test Condition Min Typ Max Unit\nSCLK period 1 2 tSCLK 2 *\ntHFPERCLK— — ns\nCS to MOSI 1 2 tCS_MO 0 — 8 ns\nSCLK to MOSI 1 2 tSCLK_MO 3 — 20 ns\nMISO setup time 1 2 tSU_MI IOVDD = 1.98 V 56 — — ns\nIOVDD = 3.0 V 37 — — ns\nMISO hold time 1 2 tH_MI 6 — — ns\nNote:\n1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)\n2. Measurement done with 8 pF output loading at 10% and 90% of V DD (figure shows 50% of V DD)\n \nCS\nSCLK\nCLKPOL = 0\nMOSI\nMISOtCS_MO\ntH_MI tSU_MItSCKL_MO\ntSCLK\nSCLK\nCLKPOL = 1\nFigure 4.1.  SPI Master Timing DiagramEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  46\nSPI Slave Timing\nTable 4.34.  SPI Slave Timing\nParameter Symbol Test Condition Min Typ Max Unit\nSCKL period 1 2 tSCLK_sl 2 *\ntHFPERCLK— — ns\nSCLK high period1 2 tSCLK_hi 3 *\ntHFPERCLK— — ns\nSCLK low period 1 2 tSCLK_lo 3 *\ntHFPERCLK— — ns\nCS active to MISO 1 2 tCS_ACT_MI 4 — 50 ns\nCS disable to MISO 1 2 tCS_DIS_MI 4 — 50 ns\nMOSI setup time 1 2 tSU_MO 4 — — ns\nMOSI hold time 1 2 tH_MO 3 + 2 *\ntHFPERCLK— — ns\nSCLK to MISO 1 2 tSCLK_MI 16 +\ntHFPERCLK— 66 + 2 *\ntHFPERCLKns\nNote:\n1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)\n2. Measurement done with 8 pF output loading at 10% and 90% of V DD (figure shows 50% of V DD)\n \nCS\nSCLK\nCLKPOL = 0\nMOSI\nMISOtCS_ACT_MI\ntSCLK_HI\ntSCLKtSU_MO\ntH_MO\ntSCLK_MItCS_DIS_MI\ntSCLK_LO\nSCLK\nCLKPOL = 1\nFigure 4.2.  SPI Slave Timing DiagramEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  47\n4.2  Typical Performance Curves\nDefault test conditions: CCM mode, LDCDC = 4.7 μH, CDCDC = 1.0 μF, VDCDC_I = 3.3 V, VDCDC_O = 1.8 V, FDCDC_LN = 8 MHz\nLoad Step Response in LN (CCM) mode (Heavy Drive)\n 1mA\n100μs/divVSWLN (CCM) and LP mode transition (load: 5mA)VDD,VRon,OhmRon VS supply voltage in bypass mode\n2 2.5 3 3.5 40.511.52\nSW _ PFET _ EN 0\nSW _ PFET _ EN 1Load,mAEff,%Efficiency VS Load Current, LN mode\n100101102405060708090100\nHeavy Drive\nMedium Drive\nLight Drive\n10-310-210-1100101405060708090100\nLoad,mAEff,%Efficiency VS Load current, LP mode\nLP _ CMP _ BIAS 3\nLP _ CMP _ BIAS 2\nLP _ CMP _ BIAS 1\nLP _ CMP _ BIAS 0\nLoad,mARelative output droop,mVRelative output droop VS Load current, LP mode\n10-310-210-1100101-30-25-20-15-10-50510\nLP _ CMP _ BIAS 3\nLP _ CMP _ BIAS 2\nLP _ CMP _ BIAS 1\nLP _ CMP _ BIAS 0\n10μs/divILOAD       DVDD\n  60mV/div\noffset:1.8V\n       2V/div\noffset:1.8V       DVDD\n  50mV/div\noffset:1.8V\n 100mA\nFigure 4.3.  DC-DC Converter Typical Performance CharacteristicsEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nElectrical Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  48\n5.  Typical Connection Diagrams\n5.1  Power\nTypical power supply connections for direct supply, without using the internal DC-DC converter, are shown in the following figure.\nIOVDD\nDECOUPLE\nDVDD\nVREGVDD\nVREGSW\nAVDD RFVDD\nHFXTAL_N\nHFXTAL_PLFXTAL_P\nLFXTAL_NVDD\nC0 C1\nX0C2 C3 C4 C5 C6 C7 C8\nC9 C10\nX1C9\nPAVDD\nFigure 5.1.   EFR32MG1 Typical Application Circuit: Direct Supply Configuration without DC-DC converter\nTypical power supply circuits using the internal DC-DC converter are shown below. The MCU operates from the DC-DC converter sup-\nply. For low RF transmit power applications less than 13dBm, the RF PA may be supplied by the DC-DC converter. For OPNs support-\ning high power RF transmission, the RF PA must be directly supplied by VDD for RF transmit power greater than 13 dBm.\nIOVDD\nDECOUPLE\nDVDD\nVREGVDD\nVREGSW\nAVDD RFVDD\nHFXTAL_N\nHFXTAL_PLFXTAL_P\nLFXTAL_NVDD\nC0 C1\nX0C2 C3 C4 C5 C6 C7 C8\nC10 C11\nX1C9\nPAVDDL0 C9\nFB1 FB2\nFigure 5.2.   EFR32MG1 Typical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDCDC)EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nTypical Connection Diagrams\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  49\nIOVDD\nDECOUPLE\nDVDD\nVREGVDD\nVREGSW\nAVDD RFVDD\nHFXTAL_N\nHFXTAL_PLFXTAL_P\nLFXTAL_NVDD\nC0 C1\nX0C2 C3 C4 C5 C6 C7 C8\nC10 C11\nX1C9\nPAVDDL0 C9\nFB1\nFigure 5.3.   EFR32MG1 Typical Application Circuit: Configuration with DC-DC Coverter (PAVDD from VDD)\n5.2  RF Matching Networks\nTypical RF matching network circuit diagrams are shown in Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on\npage 50 for applications in the 2.4GHz band. Application-specific component values can be found in the EFR32 Reference Manual .\nFor low RF transmit power applications less than 13dBm, the two-element match is recommended. For OPNs supporting high power\nRF transmission, the four-element match is recommended for high RF transmit power (> 13dBm).\n2-Element Match for 2.4GHz Band 4-Element Match for 2.4GHz Band\nL0\nC050Ω 2G4RF_IOP\n2G4RF_ION 2G4RF_ION2G4RF_IOPL0 L1\nC0 C150ΩPAVDD PAVDDPAVDD PAVDD\nFigure 5.4.  Typical 2.4 GHz RF impedance-matching network circuits\n5.3  Other Connections\nOther components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware De-\nsign Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs web-\nsite ( www.silabs.com/32bit-appnotes ).EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nTypical Connection Diagrams\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  50\n6.  Pin Definitions\n6.1  EFR32MG1 QFN48 2.4 GHz Definition\nFigure 6.1.  EFR32MG1 QFN48 2.4 GHz PinoutEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  51\nTable 6.1.  Device Pinout\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n0 VSS Ground\n1 PF0BUSAX [ADC0:\nAPORT1XCH16\nACMP0:\nAPORT1XCH16\nACMP1:\nAPORT1XCH16]\nBUSBY [ADC0:\nAPORT2YCH16\nACMP0:\nAPORT2YCH16\nACMP1:\nAPORT2YCH16]TIM0_CC0 #24\nTIM0_CC1 #23\nTIM0_CC2 #22\nTIM0_CDTI0 #21\nTIM0_CDTI1 #20\nTIM0_CDTI2 #19\nTIM1_CC0 #24\nTIM1_CC1 #23\nTIM1_CC2 #22\nTIM1_CC3 #21 LE-\nTIM0_OUT0 #24\nLETIM0_OUT1 #23\nPCNT0_S0IN #24\nPCNT0_S1IN #23US0_TX #24\nUS0_RX #23\nUS0_CLK #22\nUS0_CS #21\nUS0_CTS #20\nUS0_RTS #19\nUS1_TX #24\nUS1_RX #23\nUS1_CLK #22\nUS1_CS #21\nUS1_CTS #20\nUS1_RTS #19\nLEU0_TX #24\nLEU0_RX #23\nI2C0_SDA #24\nI2C0_SCL #23FRC_DCLK #24\nFRC_DOUT #23\nFRC_DFRAME #22\nMODEM_DCLK #24\nMODEM_DIN #23\nMODEM_DOUT #22\nMODEM_ANT0 #21\nMODEM_ANT1 #20PRS_CH0 #0\nPRS_CH1 #7\nPRS_CH2 #6\nPRS_CH3 #5\nACMP0_O #24\nACMP1_O #24\nDBG_SWCLKTCK\n#0\n2 PF1BUSAY [ADC0:\nAPORT1YCH17\nACMP0:\nAPORT1YCH17\nACMP1:\nAPORT1YCH17]\nBUSBX [ADC0:\nAPORT2XCH17\nACMP0:\nAPORT2XCH17\nACMP1:\nAPORT2XCH17]TIM0_CC0 #25\nTIM0_CC1 #24\nTIM0_CC2 #23\nTIM0_CDTI0 #22\nTIM0_CDTI1 #21\nTIM0_CDTI2 #20\nTIM1_CC0 #25\nTIM1_CC1 #24\nTIM1_CC2 #23\nTIM1_CC3 #22 LE-\nTIM0_OUT0 #25\nLETIM0_OUT1 #24\nPCNT0_S0IN #25\nPCNT0_S1IN #24US0_TX #25\nUS0_RX #24\nUS0_CLK #23\nUS0_CS #22\nUS0_CTS #21\nUS0_RTS #20\nUS1_TX #25\nUS1_RX #24\nUS1_CLK #23\nUS1_CS #22\nUS1_CTS #21\nUS1_RTS #20\nLEU0_TX #25\nLEU0_RX #24\nI2C0_SDA #25\nI2C0_SCL #24FRC_DCLK #25\nFRC_DOUT #24\nFRC_DFRAME #23\nMODEM_DCLK #25\nMODEM_DIN #24\nMODEM_DOUT #23\nMODEM_ANT0 #22\nMODEM_ANT1 #21PRS_CH0 #1\nPRS_CH1 #0\nPRS_CH2 #7\nPRS_CH3 #6\nACMP0_O #25\nACMP1_O #25\nDBG_SWDIOTMS\n#0\n3 PF2BUSAX [ADC0:\nAPORT1XCH18\nACMP0:\nAPORT1XCH18\nACMP1:\nAPORT1XCH18]\nBUSBY [ADC0:\nAPORT2YCH18\nACMP0:\nAPORT2YCH18\nACMP1:\nAPORT2YCH18]TIM0_CC0 #26\nTIM0_CC1 #25\nTIM0_CC2 #24\nTIM0_CDTI0 #23\nTIM0_CDTI1 #22\nTIM0_CDTI2 #21\nTIM1_CC0 #26\nTIM1_CC1 #25\nTIM1_CC2 #24\nTIM1_CC3 #23 LE-\nTIM0_OUT0 #26\nLETIM0_OUT1 #25\nPCNT0_S0IN #26\nPCNT0_S1IN #25US0_TX #26\nUS0_RX #25\nUS0_CLK #24\nUS0_CS #23\nUS0_CTS #22\nUS0_RTS #21\nUS1_TX #26\nUS1_RX #25\nUS1_CLK #24\nUS1_CS #23\nUS1_CTS #22\nUS1_RTS #21\nLEU0_TX #26\nLEU0_RX #25\nI2C0_SDA #26\nI2C0_SCL #25FRC_DCLK #26\nFRC_DOUT #25\nFRC_DFRAME #24\nMODEM_DCLK #26\nMODEM_DIN #25\nMODEM_DOUT #24\nMODEM_ANT0 #23\nMODEM_ANT1 #22CMU_CLK0 #6\nPRS_CH0 #2\nPRS_CH1 #1\nPRS_CH2 #0\nPRS_CH3 #7\nACMP0_O #26\nACMP1_O #26\nDBG_TDO #0\nDBG_SWO #0\nGPIO_EM4WU0EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  52\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n4 PF3BUSAY [ADC0:\nAPORT1YCH19\nACMP0:\nAPORT1YCH19\nACMP1:\nAPORT1YCH19]\nBUSBX [ADC0:\nAPORT2XCH19\nACMP0:\nAPORT2XCH19\nACMP1:\nAPORT2XCH19]TIM0_CC0 #27\nTIM0_CC1 #26\nTIM0_CC2 #25\nTIM0_CDTI0 #24\nTIM0_CDTI1 #23\nTIM0_CDTI2 #22\nTIM1_CC0 #27\nTIM1_CC1 #26\nTIM1_CC2 #25\nTIM1_CC3 #24 LE-\nTIM0_OUT0 #27\nLETIM0_OUT1 #26\nPCNT0_S0IN #27\nPCNT0_S1IN #26US0_TX #27\nUS0_RX #26\nUS0_CLK #25\nUS0_CS #24\nUS0_CTS #23\nUS0_RTS #22\nUS1_TX #27\nUS1_RX #26\nUS1_CLK #25\nUS1_CS #24\nUS1_CTS #23\nUS1_RTS #22\nLEU0_TX #27\nLEU0_RX #26\nI2C0_SDA #27\nI2C0_SCL #26FRC_DCLK #27\nFRC_DOUT #26\nFRC_DFRAME #25\nMODEM_DCLK #27\nMODEM_DIN #26\nMODEM_DOUT #25\nMODEM_ANT0 #24\nMODEM_ANT1 #23CMU_CLK1 #6\nPRS_CH0 #3\nPRS_CH1 #2\nPRS_CH2 #1\nPRS_CH3 #0\nACMP0_O #27\nACMP1_O #27\nDBG_TDI #0\n5 PF4BUSAX [ADC0:\nAPORT1XCH20\nACMP0:\nAPORT1XCH20\nACMP1:\nAPORT1XCH20]\nBUSBY [ADC0:\nAPORT2YCH20\nACMP0:\nAPORT2YCH20\nACMP1:\nAPORT2YCH20]TIM0_CC0 #28\nTIM0_CC1 #27\nTIM0_CC2 #26\nTIM0_CDTI0 #25\nTIM0_CDTI1 #24\nTIM0_CDTI2 #23\nTIM1_CC0 #28\nTIM1_CC1 #27\nTIM1_CC2 #26\nTIM1_CC3 #25 LE-\nTIM0_OUT0 #28\nLETIM0_OUT1 #27\nPCNT0_S0IN #28\nPCNT0_S1IN #27US0_TX #28\nUS0_RX #27\nUS0_CLK #26\nUS0_CS #25\nUS0_CTS #24\nUS0_RTS #23\nUS1_TX #28\nUS1_RX #27\nUS1_CLK #26\nUS1_CS #25\nUS1_CTS #24\nUS1_RTS #23\nLEU0_TX #28\nLEU0_RX #27\nI2C0_SDA #28\nI2C0_SCL #27FRC_DCLK #28\nFRC_DOUT #27\nFRC_DFRAME #26\nMODEM_DCLK #28\nMODEM_DIN #27\nMODEM_DOUT #26\nMODEM_ANT0 #25\nMODEM_ANT1 #24PRS_CH0 #4\nPRS_CH1 #3\nPRS_CH2 #2\nPRS_CH3 #1\nACMP0_O #28\nACMP1_O #28\n6 PF5BUSAY [ADC0:\nAPORT1YCH21\nACMP0:\nAPORT1YCH21\nACMP1:\nAPORT1YCH21]\nBUSBX [ADC0:\nAPORT2XCH21\nACMP0:\nAPORT2XCH21\nACMP1:\nAPORT2XCH21]TIM0_CC0 #29\nTIM0_CC1 #28\nTIM0_CC2 #27\nTIM0_CDTI0 #26\nTIM0_CDTI1 #25\nTIM0_CDTI2 #24\nTIM1_CC0 #29\nTIM1_CC1 #28\nTIM1_CC2 #27\nTIM1_CC3 #26 LE-\nTIM0_OUT0 #29\nLETIM0_OUT1 #28\nPCNT0_S0IN #29\nPCNT0_S1IN #28US0_TX #29\nUS0_RX #28\nUS0_CLK #27\nUS0_CS #26\nUS0_CTS #25\nUS0_RTS #24\nUS1_TX #29\nUS1_RX #28\nUS1_CLK #27\nUS1_CS #26\nUS1_CTS #25\nUS1_RTS #24\nLEU0_TX #29\nLEU0_RX #28\nI2C0_SDA #29\nI2C0_SCL #28FRC_DCLK #29\nFRC_DOUT #28\nFRC_DFRAME #27\nMODEM_DCLK #29\nMODEM_DIN #28\nMODEM_DOUT #27\nMODEM_ANT0 #26\nMODEM_ANT1 #25PRS_CH0 #5\nPRS_CH1 #4\nPRS_CH2 #3\nPRS_CH3 #2\nACMP0_O #29\nACMP1_O #29EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  53\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n7 PF6BUSAX [ADC0:\nAPORT1XCH22\nACMP0:\nAPORT1XCH22\nACMP1:\nAPORT1XCH22]\nBUSBY [ADC0:\nAPORT2YCH22\nACMP0:\nAPORT2YCH22\nACMP1:\nAPORT2YCH22]TIM0_CC0 #30\nTIM0_CC1 #29\nTIM0_CC2 #28\nTIM0_CDTI0 #27\nTIM0_CDTI1 #26\nTIM0_CDTI2 #25\nTIM1_CC0 #30\nTIM1_CC1 #29\nTIM1_CC2 #28\nTIM1_CC3 #27 LE-\nTIM0_OUT0 #30\nLETIM0_OUT1 #29\nPCNT0_S0IN #30\nPCNT0_S1IN #29US0_TX #30\nUS0_RX #29\nUS0_CLK #28\nUS0_CS #27\nUS0_CTS #26\nUS0_RTS #25\nUS1_TX #30\nUS1_RX #29\nUS1_CLK #28\nUS1_CS #27\nUS1_CTS #26\nUS1_RTS #25\nLEU0_TX #30\nLEU0_RX #29\nI2C0_SDA #30\nI2C0_SCL #29FRC_DCLK #30\nFRC_DOUT #29\nFRC_DFRAME #28\nMODEM_DCLK #30\nMODEM_DIN #29\nMODEM_DOUT #28\nMODEM_ANT0 #27\nMODEM_ANT1 #26CMU_CLK1 #7\nPRS_CH0 #6\nPRS_CH1 #5\nPRS_CH2 #4\nPRS_CH3 #3\nACMP0_O #30\nACMP1_O #30\n8 PF7BUSAY [ADC0:\nAPORT1YCH23\nACMP0:\nAPORT1YCH23\nACMP1:\nAPORT1YCH23]\nBUSBX [ADC0:\nAPORT2XCH23\nACMP0:\nAPORT2XCH23\nACMP1:\nAPORT2XCH23]TIM0_CC0 #31\nTIM0_CC1 #30\nTIM0_CC2 #29\nTIM0_CDTI0 #28\nTIM0_CDTI1 #27\nTIM0_CDTI2 #26\nTIM1_CC0 #31\nTIM1_CC1 #30\nTIM1_CC2 #29\nTIM1_CC3 #28 LE-\nTIM0_OUT0 #31\nLETIM0_OUT1 #30\nPCNT0_S0IN #31\nPCNT0_S1IN #30US0_TX #31\nUS0_RX #30\nUS0_CLK #29\nUS0_CS #28\nUS0_CTS #27\nUS0_RTS #26\nUS1_TX #31\nUS1_RX #30\nUS1_CLK #29\nUS1_CS #28\nUS1_CTS #27\nUS1_RTS #26\nLEU0_TX #31\nLEU0_RX #30\nI2C0_SDA #31\nI2C0_SCL #30FRC_DCLK #31\nFRC_DOUT #30\nFRC_DFRAME #29\nMODEM_DCLK #31\nMODEM_DIN #30\nMODEM_DOUT #29\nMODEM_ANT0 #28\nMODEM_ANT1 #27CMU_CLK0 #7\nPRS_CH0 #7\nPRS_CH1 #6\nPRS_CH2 #5\nPRS_CH3 #4\nACMP0_O #31\nACMP1_O #31\nGPIO_EM4WU1\n9 RFVDD Radio power supply\n10 HFXTAL_N High Frequency Crystal input pin.\n11 HFXTAL_P High Frequency Crystal output pin.\n12 RESETnReset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low\nduring reset, and let the internal pull-up ensure that reset is released.\n13 NC No Connect.\n14 RFVSS Radio Ground\n15 PAVSS Power Amplifier (PA) voltage regulator VSS\n16 2G4RF_ION 2.4 GHz Differential RF input/output, negative path.\n17 2G4RF_IOP 2.4 GHz Differential RF input/output, positive path.\n18 PAVDD Power Amplifier (PA) voltage regulator VDD inputEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  54\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n19 PD10BUSCX [ADC0:\nAPORT3XCH2\nACMP0:\nAPORT3XCH2\nACMP1:\nAPORT3XCH2\nIDAC0:\nAPORT1XCH2]\nBUSDY [ADC0:\nAPORT4YCH2\nACMP0:\nAPORT4YCH2\nACMP1:\nAPORT4YCH2]TIM0_CC0 #18\nTIM0_CC1 #17\nTIM0_CC2 #16\nTIM0_CDTI0 #15\nTIM0_CDTI1 #14\nTIM0_CDTI2 #13\nTIM1_CC0 #18\nTIM1_CC1 #17\nTIM1_CC2 #16\nTIM1_CC3 #15 LE-\nTIM0_OUT0 #18\nLETIM0_OUT1 #17\nPCNT0_S0IN #18\nPCNT0_S1IN #17US0_TX #18\nUS0_RX #17\nUS0_CLK #16\nUS0_CS #15\nUS0_CTS #14\nUS0_RTS #13\nUS1_TX #18\nUS1_RX #17\nUS1_CLK #16\nUS1_CS #15\nUS1_CTS #14\nUS1_RTS #13\nLEU0_TX #18\nLEU0_RX #17\nI2C0_SDA #18\nI2C0_SCL #17FRC_DCLK #18\nFRC_DOUT #17\nFRC_DFRAME #16\nMODEM_DCLK #18\nMODEM_DIN #17\nMODEM_DOUT #16\nMODEM_ANT0 #15\nMODEM_ANT1 #14CMU_CLK1 #4\nPRS_CH3 #9\nPRS_CH4 #1\nPRS_CH5 #0\nPRS_CH6 #12\nACMP0_O #18\nACMP1_O #18\n20 PD11BUSCY [ADC0:\nAPORT3YCH3\nACMP0:\nAPORT3YCH3\nACMP1:\nAPORT3YCH3\nIDAC0:\nAPORT1YCH3]\nBUSDX [ADC0:\nAPORT4XCH3\nACMP0:\nAPORT4XCH3\nACMP1:\nAPORT4XCH3]TIM0_CC0 #19\nTIM0_CC1 #18\nTIM0_CC2 #17\nTIM0_CDTI0 #16\nTIM0_CDTI1 #15\nTIM0_CDTI2 #14\nTIM1_CC0 #19\nTIM1_CC1 #18\nTIM1_CC2 #17\nTIM1_CC3 #16 LE-\nTIM0_OUT0 #19\nLETIM0_OUT1 #18\nPCNT0_S0IN #19\nPCNT0_S1IN #18US0_TX #19\nUS0_RX #18\nUS0_CLK #17\nUS0_CS #16\nUS0_CTS #15\nUS0_RTS #14\nUS1_TX #19\nUS1_RX #18\nUS1_CLK #17\nUS1_CS #16\nUS1_CTS #15\nUS1_RTS #14\nLEU0_TX #19\nLEU0_RX #18\nI2C0_SDA #19\nI2C0_SCL #18FRC_DCLK #19\nFRC_DOUT #18\nFRC_DFRAME #17\nMODEM_DCLK #19\nMODEM_DIN #18\nMODEM_DOUT #17\nMODEM_ANT0 #16\nMODEM_ANT1 #15PRS_CH3 #10\nPRS_CH4 #2\nPRS_CH5 #1\nPRS_CH6 #13\nACMP0_O #19\nACMP1_O #19\n21 PD12BUSCX [ADC0:\nAPORT3XCH4\nACMP0:\nAPORT3XCH4\nACMP1:\nAPORT3XCH4\nIDAC0:\nAPORT1XCH4]\nBUSDY [ADC0:\nAPORT4YCH4\nACMP0:\nAPORT4YCH4\nACMP1:\nAPORT4YCH4]TIM0_CC0 #20\nTIM0_CC1 #19\nTIM0_CC2 #18\nTIM0_CDTI0 #17\nTIM0_CDTI1 #16\nTIM0_CDTI2 #15\nTIM1_CC0 #20\nTIM1_CC1 #19\nTIM1_CC2 #18\nTIM1_CC3 #17 LE-\nTIM0_OUT0 #20\nLETIM0_OUT1 #19\nPCNT0_S0IN #20\nPCNT0_S1IN #19US0_TX #20\nUS0_RX #19\nUS0_CLK #18\nUS0_CS #17\nUS0_CTS #16\nUS0_RTS #15\nUS1_TX #20\nUS1_RX #19\nUS1_CLK #18\nUS1_CS #17\nUS1_CTS #16\nUS1_RTS #15\nLEU0_TX #20\nLEU0_RX #19\nI2C0_SDA #20\nI2C0_SCL #19FRC_DCLK #20\nFRC_DOUT #19\nFRC_DFRAME #18\nMODEM_DCLK #20\nMODEM_DIN #19\nMODEM_DOUT #18\nMODEM_ANT0 #17\nMODEM_ANT1 #16PRS_CH3 #11\nPRS_CH4 #3\nPRS_CH5 #2\nPRS_CH6 #14\nACMP0_O #20\nACMP1_O #20EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  55\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n22 PD13BUSCY [ADC0:\nAPORT3YCH5\nACMP0:\nAPORT3YCH5\nACMP1:\nAPORT3YCH5\nIDAC0:\nAPORT1YCH5]\nBUSDX [ADC0:\nAPORT4XCH5\nACMP0:\nAPORT4XCH5\nACMP1:\nAPORT4XCH5]TIM0_CC0 #21\nTIM0_CC1 #20\nTIM0_CC2 #19\nTIM0_CDTI0 #18\nTIM0_CDTI1 #17\nTIM0_CDTI2 #16\nTIM1_CC0 #21\nTIM1_CC1 #20\nTIM1_CC2 #19\nTIM1_CC3 #18 LE-\nTIM0_OUT0 #21\nLETIM0_OUT1 #20\nPCNT0_S0IN #21\nPCNT0_S1IN #20US0_TX #21\nUS0_RX #20\nUS0_CLK #19\nUS0_CS #18\nUS0_CTS #17\nUS0_RTS #16\nUS1_TX #21\nUS1_RX #20\nUS1_CLK #19\nUS1_CS #18\nUS1_CTS #17\nUS1_RTS #16\nLEU0_TX #21\nLEU0_RX #20\nI2C0_SDA #21\nI2C0_SCL #20FRC_DCLK #21\nFRC_DOUT #20\nFRC_DFRAME #19\nMODEM_DCLK #21\nMODEM_DIN #20\nMODEM_DOUT #19\nMODEM_ANT0 #18\nMODEM_ANT1 #17PRS_CH3 #12\nPRS_CH4 #4\nPRS_CH5 #3\nPRS_CH6 #15\nACMP0_O #21\nACMP1_O #21\n23 PD14BUSCX [ADC0:\nAPORT3XCH6\nACMP0:\nAPORT3XCH6\nACMP1:\nAPORT3XCH6\nIDAC0:\nAPORT1XCH6]\nBUSDY [ADC0:\nAPORT4YCH6\nACMP0:\nAPORT4YCH6\nACMP1:\nAPORT4YCH6]TIM0_CC0 #22\nTIM0_CC1 #21\nTIM0_CC2 #20\nTIM0_CDTI0 #19\nTIM0_CDTI1 #18\nTIM0_CDTI2 #17\nTIM1_CC0 #22\nTIM1_CC1 #21\nTIM1_CC2 #20\nTIM1_CC3 #19 LE-\nTIM0_OUT0 #22\nLETIM0_OUT1 #21\nPCNT0_S0IN #22\nPCNT0_S1IN #21US0_TX #22\nUS0_RX #21\nUS0_CLK #20\nUS0_CS #19\nUS0_CTS #18\nUS0_RTS #17\nUS1_TX #22\nUS1_RX #21\nUS1_CLK #20\nUS1_CS #19\nUS1_CTS #18\nUS1_RTS #17\nLEU0_TX #22\nLEU0_RX #21\nI2C0_SDA #22\nI2C0_SCL #21FRC_DCLK #22\nFRC_DOUT #21\nFRC_DFRAME #20\nMODEM_DCLK #22\nMODEM_DIN #21\nMODEM_DOUT #20\nMODEM_ANT0 #19\nMODEM_ANT1 #18CMU_CLK0 #5\nPRS_CH3 #13\nPRS_CH4 #5\nPRS_CH5 #4\nPRS_CH6 #16\nACMP0_O #22\nACMP1_O #22\nGPIO_EM4WU4\n24 PD15BUSCY [ADC0:\nAPORT3YCH7\nACMP0:\nAPORT3YCH7\nACMP1:\nAPORT3YCH7\nIDAC0:\nAPORT1YCH7]\nBUSDX [ADC0:\nAPORT4XCH7\nACMP0:\nAPORT4XCH7\nACMP1:\nAPORT4XCH7]TIM0_CC0 #23\nTIM0_CC1 #22\nTIM0_CC2 #21\nTIM0_CDTI0 #20\nTIM0_CDTI1 #19\nTIM0_CDTI2 #18\nTIM1_CC0 #23\nTIM1_CC1 #22\nTIM1_CC2 #21\nTIM1_CC3 #20 LE-\nTIM0_OUT0 #23\nLETIM0_OUT1 #22\nPCNT0_S0IN #23\nPCNT0_S1IN #22US0_TX #23\nUS0_RX #22\nUS0_CLK #21\nUS0_CS #20\nUS0_CTS #19\nUS0_RTS #18\nUS1_TX #23\nUS1_RX #22\nUS1_CLK #21\nUS1_CS #20\nUS1_CTS #19\nUS1_RTS #18\nLEU0_TX #23\nLEU0_RX #22\nI2C0_SDA #23\nI2C0_SCL #22FRC_DCLK #23\nFRC_DOUT #22\nFRC_DFRAME #21\nMODEM_DCLK #23\nMODEM_DIN #22\nMODEM_DOUT #21\nMODEM_ANT0 #20\nMODEM_ANT1 #19CMU_CLK1 #5\nPRS_CH3 #14\nPRS_CH4 #6\nPRS_CH5 #5\nPRS_CH6 #17\nACMP0_O #23\nACMP1_O #23\nDBG_SWO #2EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  56\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n25 PA0ADC0_EXTN\nBUSCX [ADC0:\nAPORT3XCH8\nACMP0:\nAPORT3XCH8\nACMP1:\nAPORT3XCH8\nIDAC0:\nAPORT1XCH8]\nBUSDY [ADC0:\nAPORT4YCH8\nACMP0:\nAPORT4YCH8\nACMP1:\nAPORT4YCH8]TIM0_CC0 #0\nTIM0_CC1 #31\nTIM0_CC2 #30\nTIM0_CDTI0 #29\nTIM0_CDTI1 #28\nTIM0_CDTI2 #27\nTIM1_CC0 #0\nTIM1_CC1 #31\nTIM1_CC2 #30\nTIM1_CC3 #29 LE-\nTIM0_OUT0 #0 LE-\nTIM0_OUT1 #31\nPCNT0_S0IN #0\nPCNT0_S1IN #31US0_TX #0\nUS0_RX #31\nUS0_CLK #30\nUS0_CS #29\nUS0_CTS #28\nUS0_RTS #27\nUS1_TX #0\nUS1_RX #31\nUS1_CLK #30\nUS1_CS #29\nUS1_CTS #28\nUS1_RTS #27\nLEU0_TX #0\nLEU0_RX #31\nI2C0_SDA #0\nI2C0_SCL #31FRC_DCLK #0\nFRC_DOUT #31\nFRC_DFRAME #30\nMODEM_DCLK #0\nMODEM_DIN #31\nMODEM_DOUT #30\nMODEM_ANT0 #29\nMODEM_ANT1 #28CMU_CLK1 #0\nPRS_CH6 #0\nPRS_CH7 #10\nPRS_CH8 #9\nPRS_CH9 #8\nACMP0_O #0\nACMP1_O #0\n26 PA1ADC0_EXTP\nBUSCY [ADC0:\nAPORT3YCH9\nACMP0:\nAPORT3YCH9\nACMP1:\nAPORT3YCH9\nIDAC0:\nAPORT1YCH9]\nBUSDX [ADC0:\nAPORT4XCH9\nACMP0:\nAPORT4XCH9\nACMP1:\nAPORT4XCH9]TIM0_CC0 #1\nTIM0_CC1 #0\nTIM0_CC2 #31\nTIM0_CDTI0 #30\nTIM0_CDTI1 #29\nTIM0_CDTI2 #28\nTIM1_CC0 #1\nTIM1_CC1 #0\nTIM1_CC2 #31\nTIM1_CC3 #30 LE-\nTIM0_OUT0 #1 LE-\nTIM0_OUT1 #0\nPCNT0_S0IN #1\nPCNT0_S1IN #0US0_TX #1\nUS0_RX #0\nUS0_CLK #31\nUS0_CS #30\nUS0_CTS #29\nUS0_RTS #28\nUS1_TX #1\nUS1_RX #0\nUS1_CLK #31\nUS1_CS #30\nUS1_CTS #29\nUS1_RTS #28\nLEU0_TX #1\nLEU0_RX #0\nI2C0_SDA #1\nI2C0_SCL #0FRC_DCLK #1\nFRC_DOUT #0\nFRC_DFRAME #31\nMODEM_DCLK #1\nMODEM_DIN #0\nMODEM_DOUT #31\nMODEM_ANT0 #30\nMODEM_ANT1 #29CMU_CLK0 #0\nPRS_CH6 #1\nPRS_CH7 #0\nPRS_CH8 #10\nPRS_CH9 #9\nACMP0_O #1\nACMP1_O #1\n27 PA2BUSCX [ADC0:\nAPORT3XCH10\nACMP0:\nAPORT3XCH10\nACMP1:\nAPORT3XCH10\nIDAC0:\nAPORT1XCH10]\nBUSDY [ADC0:\nAPORT4YCH10\nACMP0:\nAPORT4YCH10\nACMP1:\nAPORT4YCH10]TIM0_CC0 #2\nTIM0_CC1 #1\nTIM0_CC2 #0\nTIM0_CDTI0 #31\nTIM0_CDTI1 #30\nTIM0_CDTI2 #29\nTIM1_CC0 #2\nTIM1_CC1 #1\nTIM1_CC2 #0\nTIM1_CC3 #31 LE-\nTIM0_OUT0 #2 LE-\nTIM0_OUT1 #1\nPCNT0_S0IN #2\nPCNT0_S1IN #1US0_TX #2\nUS0_RX #1\nUS0_CLK #0\nUS0_CS #31\nUS0_CTS #30\nUS0_RTS #29\nUS1_TX #2\nUS1_RX #1\nUS1_CLK #0\nUS1_CS #31\nUS1_CTS #30\nUS1_RTS #29\nLEU0_TX #2\nLEU0_RX #1\nI2C0_SDA #2\nI2C0_SCL #1FRC_DCLK #2\nFRC_DOUT #1\nFRC_DFRAME #0\nMODEM_DCLK #2\nMODEM_DIN #1\nMODEM_DOUT #0\nMODEM_ANT0 #31\nMODEM_ANT1 #30PRS_CH6 #2\nPRS_CH7 #1\nPRS_CH8 #0\nPRS_CH9 #10\nACMP0_O #2\nACMP1_O #2EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  57\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n28 PA3BUSCY [ADC0:\nAPORT3YCH11\nACMP0:\nAPORT3YCH11\nACMP1:\nAPORT3YCH11\nIDAC0:\nAPORT1YCH11]\nBUSDX [ADC0:\nAPORT4XCH11\nACMP0:\nAPORT4XCH11\nACMP1:\nAPORT4XCH11]TIM0_CC0 #3\nTIM0_CC1 #2\nTIM0_CC2 #1\nTIM0_CDTI0 #0\nTIM0_CDTI1 #31\nTIM0_CDTI2 #30\nTIM1_CC0 #3\nTIM1_CC1 #2\nTIM1_CC2 #1\nTIM1_CC3 #0 LE-\nTIM0_OUT0 #3 LE-\nTIM0_OUT1 #2\nPCNT0_S0IN #3\nPCNT0_S1IN #2US0_TX #3\nUS0_RX #2\nUS0_CLK #1\nUS0_CS #0\nUS0_CTS #31\nUS0_RTS #30\nUS1_TX #3\nUS1_RX #2\nUS1_CLK #1\nUS1_CS #0\nUS1_CTS #31\nUS1_RTS #30\nLEU0_TX #3\nLEU0_RX #2\nI2C0_SDA #3\nI2C0_SCL #2FRC_DCLK #3\nFRC_DOUT #2\nFRC_DFRAME #1\nMODEM_DCLK #3\nMODEM_DIN #2\nMODEM_DOUT #1\nMODEM_ANT0 #0\nMODEM_ANT1 #31PRS_CH6 #3\nPRS_CH7 #2\nPRS_CH8 #1\nPRS_CH9 #0\nACMP0_O #3\nACMP1_O #3\nGPIO_EM4WU8\n29 PA4BUSCX [ADC0:\nAPORT3XCH12\nACMP0:\nAPORT3XCH12\nACMP1:\nAPORT3XCH12\nIDAC0:\nAPORT1XCH12]\nBUSDY [ADC0:\nAPORT4YCH12\nACMP0:\nAPORT4YCH12\nACMP1:\nAPORT4YCH12]TIM0_CC0 #4\nTIM0_CC1 #3\nTIM0_CC2 #2\nTIM0_CDTI0 #1\nTIM0_CDTI1 #0\nTIM0_CDTI2 #31\nTIM1_CC0 #4\nTIM1_CC1 #3\nTIM1_CC2 #2\nTIM1_CC3 #1 LE-\nTIM0_OUT0 #4 LE-\nTIM0_OUT1 #3\nPCNT0_S0IN #4\nPCNT0_S1IN #3US0_TX #4\nUS0_RX #3\nUS0_CLK #2\nUS0_CS #1\nUS0_CTS #0\nUS0_RTS #31\nUS1_TX #4\nUS1_RX #3\nUS1_CLK #2\nUS1_CS #1\nUS1_CTS #0\nUS1_RTS #31\nLEU0_TX #4\nLEU0_RX #3\nI2C0_SDA #4\nI2C0_SCL #3FRC_DCLK #4\nFRC_DOUT #3\nFRC_DFRAME #2\nMODEM_DCLK #4\nMODEM_DIN #3\nMODEM_DOUT #2\nMODEM_ANT0 #1\nMODEM_ANT1 #0PRS_CH6 #4\nPRS_CH7 #3\nPRS_CH8 #2\nPRS_CH9 #1\nACMP0_O #4\nACMP1_O #4\n30 PA5BUSCY [ADC0:\nAPORT3YCH13\nACMP0:\nAPORT3YCH13\nACMP1:\nAPORT3YCH13\nIDAC0:\nAPORT1YCH13]\nBUSDX [ADC0:\nAPORT4XCH13\nACMP0:\nAPORT4XCH13\nACMP1:\nAPORT4XCH13]TIM0_CC0 #5\nTIM0_CC1 #4\nTIM0_CC2 #3\nTIM0_CDTI0 #2\nTIM0_CDTI1 #1\nTIM0_CDTI2 #0\nTIM1_CC0 #5\nTIM1_CC1 #4\nTIM1_CC2 #3\nTIM1_CC3 #2 LE-\nTIM0_OUT0 #5 LE-\nTIM0_OUT1 #4\nPCNT0_S0IN #5\nPCNT0_S1IN #4US0_TX #5\nUS0_RX #4\nUS0_CLK #3\nUS0_CS #2\nUS0_CTS #1\nUS0_RTS #0\nUS1_TX #5\nUS1_RX #4\nUS1_CLK #3\nUS1_CS #2\nUS1_CTS #1\nUS1_RTS #0\nLEU0_TX #5\nLEU0_RX #4\nI2C0_SDA #5\nI2C0_SCL #4FRC_DCLK #5\nFRC_DOUT #4\nFRC_DFRAME #3\nMODEM_DCLK #5\nMODEM_DIN #4\nMODEM_DOUT #3\nMODEM_ANT0 #2\nMODEM_ANT1 #1PRS_CH6 #5\nPRS_CH7 #4\nPRS_CH8 #3\nPRS_CH9 #2\nACMP0_O #5\nACMP1_O #5EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  58\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n31 PB11BUSCY [ADC0:\nAPORT3YCH27\nACMP0:\nAPORT3YCH27\nACMP1:\nAPORT3YCH27\nIDAC0:\nAPORT1YCH27]\nBUSDX [ADC0:\nAPORT4XCH27\nACMP0:\nAPORT4XCH27\nACMP1:\nAPORT4XCH27]TIM0_CC0 #6\nTIM0_CC1 #5\nTIM0_CC2 #4\nTIM0_CDTI0 #3\nTIM0_CDTI1 #2\nTIM0_CDTI2 #1\nTIM1_CC0 #6\nTIM1_CC1 #5\nTIM1_CC2 #4\nTIM1_CC3 #3 LE-\nTIM0_OUT0 #6 LE-\nTIM0_OUT1 #5\nPCNT0_S0IN #6\nPCNT0_S1IN #5US0_TX #6\nUS0_RX #5\nUS0_CLK #4\nUS0_CS #3\nUS0_CTS #2\nUS0_RTS #1\nUS1_TX #6\nUS1_RX #5\nUS1_CLK #4\nUS1_CS #3\nUS1_CTS #2\nUS1_RTS #1\nLEU0_TX #6\nLEU0_RX #5\nI2C0_SDA #6\nI2C0_SCL #5FRC_DCLK #6\nFRC_DOUT #5\nFRC_DFRAME #4\nMODEM_DCLK #6\nMODEM_DIN #5\nMODEM_DOUT #4\nMODEM_ANT0 #3\nMODEM_ANT1 #2PRS_CH6 #6\nPRS_CH7 #5\nPRS_CH8 #4\nPRS_CH9 #3\nACMP0_O #6\nACMP1_O #6\n32 PB12BUSCX [ADC0:\nAPORT3XCH28\nACMP0:\nAPORT3XCH28\nACMP1:\nAPORT3XCH28\nIDAC0:\nAPORT1XCH28]\nBUSDY [ADC0:\nAPORT4YCH28\nACMP0:\nAPORT4YCH28\nACMP1:\nAPORT4YCH28]TIM0_CC0 #7\nTIM0_CC1 #6\nTIM0_CC2 #5\nTIM0_CDTI0 #4\nTIM0_CDTI1 #3\nTIM0_CDTI2 #2\nTIM1_CC0 #7\nTIM1_CC1 #6\nTIM1_CC2 #5\nTIM1_CC3 #4 LE-\nTIM0_OUT0 #7 LE-\nTIM0_OUT1 #6\nPCNT0_S0IN #7\nPCNT0_S1IN #6US0_TX #7\nUS0_RX #6\nUS0_CLK #5\nUS0_CS #4\nUS0_CTS #3\nUS0_RTS #2\nUS1_TX #7\nUS1_RX #6\nUS1_CLK #5\nUS1_CS #4\nUS1_CTS #3\nUS1_RTS #2\nLEU0_TX #7\nLEU0_RX #6\nI2C0_SDA #7\nI2C0_SCL #6FRC_DCLK #7\nFRC_DOUT #6\nFRC_DFRAME #5\nMODEM_DCLK #7\nMODEM_DIN #6\nMODEM_DOUT #5\nMODEM_ANT0 #4\nMODEM_ANT1 #3PRS_CH6 #7\nPRS_CH7 #6\nPRS_CH8 #5\nPRS_CH9 #4\nACMP0_O #7\nACMP1_O #7\n33 PB13BUSCY [ADC0:\nAPORT3YCH29\nACMP0:\nAPORT3YCH29\nACMP1:\nAPORT3YCH29\nIDAC0:\nAPORT1YCH29]\nBUSDX [ADC0:\nAPORT4XCH29\nACMP0:\nAPORT4XCH29\nACMP1:\nAPORT4XCH29]TIM0_CC0 #8\nTIM0_CC1 #7\nTIM0_CC2 #6\nTIM0_CDTI0 #5\nTIM0_CDTI1 #4\nTIM0_CDTI2 #3\nTIM1_CC0 #8\nTIM1_CC1 #7\nTIM1_CC2 #6\nTIM1_CC3 #5 LE-\nTIM0_OUT0 #8 LE-\nTIM0_OUT1 #7\nPCNT0_S0IN #8\nPCNT0_S1IN #7US0_TX #8\nUS0_RX #7\nUS0_CLK #6\nUS0_CS #5\nUS0_CTS #4\nUS0_RTS #3\nUS1_TX #8\nUS1_RX #7\nUS1_CLK #6\nUS1_CS #5\nUS1_CTS #4\nUS1_RTS #3\nLEU0_TX #8\nLEU0_RX #7\nI2C0_SDA #8\nI2C0_SCL #7FRC_DCLK #8\nFRC_DOUT #7\nFRC_DFRAME #6\nMODEM_DCLK #8\nMODEM_DIN #7\nMODEM_DOUT #6\nMODEM_ANT0 #5\nMODEM_ANT1 #4PRS_CH6 #8\nPRS_CH7 #7\nPRS_CH8 #6\nPRS_CH9 #5\nACMP0_O #8\nACMP1_O #8\nDBG_SWO #1\nGPIO_EM4WU9\n34 AVDD Analog power supply.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  59\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n35 PB14LFXTAL_N\nBUSCX [ADC0:\nAPORT3XCH30\nACMP0:\nAPORT3XCH30\nACMP1:\nAPORT3XCH30\nIDAC0:\nAPORT1XCH30]\nBUSDY [ADC0:\nAPORT4YCH30\nACMP0:\nAPORT4YCH30\nACMP1:\nAPORT4YCH30]TIM0_CC0 #9\nTIM0_CC1 #8\nTIM0_CC2 #7\nTIM0_CDTI0 #6\nTIM0_CDTI1 #5\nTIM0_CDTI2 #4\nTIM1_CC0 #9\nTIM1_CC1 #8\nTIM1_CC2 #7\nTIM1_CC3 #6 LE-\nTIM0_OUT0 #9 LE-\nTIM0_OUT1 #8\nPCNT0_S0IN #9\nPCNT0_S1IN #8US0_TX #9\nUS0_RX #8\nUS0_CLK #7\nUS0_CS #6\nUS0_CTS #5\nUS0_RTS #4\nUS1_TX #9\nUS1_RX #8\nUS1_CLK #7\nUS1_CS #6\nUS1_CTS #5\nUS1_RTS #4\nLEU0_TX #9\nLEU0_RX #8\nI2C0_SDA #9\nI2C0_SCL #8FRC_DCLK #9\nFRC_DOUT #8\nFRC_DFRAME #7\nMODEM_DCLK #9\nMODEM_DIN #8\nMODEM_DOUT #7\nMODEM_ANT0 #6\nMODEM_ANT1 #5CMU_CLK1 #1\nPRS_CH6 #9\nPRS_CH7 #8\nPRS_CH8 #7\nPRS_CH9 #6\nACMP0_O #9\nACMP1_O #9\n36 PB15LFXTAL_P\nBUSCY [ADC0:\nAPORT3YCH31\nACMP0:\nAPORT3YCH31\nACMP1:\nAPORT3YCH31\nIDAC0:\nAPORT1YCH31]\nBUSDX [ADC0:\nAPORT4XCH31\nACMP0:\nAPORT4XCH31\nACMP1:\nAPORT4XCH31]TIM0_CC0 #10\nTIM0_CC1 #9\nTIM0_CC2 #8\nTIM0_CDTI0 #7\nTIM0_CDTI1 #6\nTIM0_CDTI2 #5\nTIM1_CC0 #10\nTIM1_CC1 #9\nTIM1_CC2 #8\nTIM1_CC3 #7 LE-\nTIM0_OUT0 #10\nLETIM0_OUT1 #9\nPCNT0_S0IN #10\nPCNT0_S1IN #9US0_TX #10\nUS0_RX #9\nUS0_CLK #8\nUS0_CS #7\nUS0_CTS #6\nUS0_RTS #5\nUS1_TX #10\nUS1_RX #9\nUS1_CLK #8\nUS1_CS #7\nUS1_CTS #6\nUS1_RTS #5\nLEU0_TX #10\nLEU0_RX #9\nI2C0_SDA #10\nI2C0_SCL #9FRC_DCLK #10\nFRC_DOUT #9\nFRC_DFRAME #8\nMODEM_DCLK #10\nMODEM_DIN #9\nMODEM_DOUT #8\nMODEM_ANT0 #7\nMODEM_ANT1 #6CMU_CLK0 #1\nPRS_CH6 #10\nPRS_CH7 #9\nPRS_CH8 #8\nPRS_CH9 #7\nACMP0_O #10\nACMP1_O #10\n37 VREGVSS Voltage regulator VSS\n38 VREGSW DCDC regulator switching node\n39 VREGVDD Voltage regulator VDD input\n40 DVDD Digital power supply.\n41 DECOUPLEDecouple output for on-chip voltage regulator. An external capacitance of size C DECOUPLE  is required at this\npin.\n42 IOVDD Digital IO power supply.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  60\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n43 PC6BUSAX [ADC0:\nAPORT1XCH6\nACMP0:\nAPORT1XCH6\nACMP1:\nAPORT1XCH6]\nBUSBY [ADC0:\nAPORT2YCH6\nACMP0:\nAPORT2YCH6\nACMP1:\nAPORT2YCH6]TIM0_CC0 #11\nTIM0_CC1 #10\nTIM0_CC2 #9\nTIM0_CDTI0 #8\nTIM0_CDTI1 #7\nTIM0_CDTI2 #6\nTIM1_CC0 #11\nTIM1_CC1 #10\nTIM1_CC2 #9\nTIM1_CC3 #8 LE-\nTIM0_OUT0 #11\nLETIM0_OUT1 #10\nPCNT0_S0IN #11\nPCNT0_S1IN #10US0_TX #11\nUS0_RX #10\nUS0_CLK #9\nUS0_CS #8\nUS0_CTS #7\nUS0_RTS #6\nUS1_TX #11\nUS1_RX #10\nUS1_CLK #9\nUS1_CS #8\nUS1_CTS #7\nUS1_RTS #6\nLEU0_TX #11\nLEU0_RX #10\nI2C0_SDA #11\nI2C0_SCL #10FRC_DCLK #11\nFRC_DOUT #10\nFRC_DFRAME #9\nMODEM_DCLK #11\nMODEM_DIN #10\nMODEM_DOUT #9\nMODEM_ANT0 #8\nMODEM_ANT1 #7CMU_CLK0 #2\nPRS_CH0 #8\nPRS_CH9 #11\nPRS_CH10 #0\nPRS_CH11 #5\nACMP0_O #11\nACMP1_O #11\n44 PC7BUSAY [ADC0:\nAPORT1YCH7\nACMP0:\nAPORT1YCH7\nACMP1:\nAPORT1YCH7]\nBUSBX [ADC0:\nAPORT2XCH7\nACMP0:\nAPORT2XCH7\nACMP1:\nAPORT2XCH7]TIM0_CC0 #12\nTIM0_CC1 #11\nTIM0_CC2 #10\nTIM0_CDTI0 #9\nTIM0_CDTI1 #8\nTIM0_CDTI2 #7\nTIM1_CC0 #12\nTIM1_CC1 #11\nTIM1_CC2 #10\nTIM1_CC3 #9 LE-\nTIM0_OUT0 #12\nLETIM0_OUT1 #11\nPCNT0_S0IN #12\nPCNT0_S1IN #11US0_TX #12\nUS0_RX #11\nUS0_CLK #10\nUS0_CS #9\nUS0_CTS #8\nUS0_RTS #7\nUS1_TX #12\nUS1_RX #11\nUS1_CLK #10\nUS1_CS #9\nUS1_CTS #8\nUS1_RTS #7\nLEU0_TX #12\nLEU0_RX #11\nI2C0_SDA #12\nI2C0_SCL #11FRC_DCLK #12\nFRC_DOUT #11\nFRC_DFRAME #10\nMODEM_DCLK #12\nMODEM_DIN #11\nMODEM_DOUT #10\nMODEM_ANT0 #9\nMODEM_ANT1 #8CMU_CLK1 #2\nPRS_CH0 #9\nPRS_CH9 #12\nPRS_CH10 #1\nPRS_CH11 #0\nACMP0_O #12\nACMP1_O #12\n45 PC8BUSAX [ADC0:\nAPORT1XCH8\nACMP0:\nAPORT1XCH8\nACMP1:\nAPORT1XCH8]\nBUSBY [ADC0:\nAPORT2YCH8\nACMP0:\nAPORT2YCH8\nACMP1:\nAPORT2YCH8]TIM0_CC0 #13\nTIM0_CC1 #12\nTIM0_CC2 #11\nTIM0_CDTI0 #10\nTIM0_CDTI1 #9\nTIM0_CDTI2 #8\nTIM1_CC0 #13\nTIM1_CC1 #12\nTIM1_CC2 #11\nTIM1_CC3 #10 LE-\nTIM0_OUT0 #13\nLETIM0_OUT1 #12\nPCNT0_S0IN #13\nPCNT0_S1IN #12US0_TX #13\nUS0_RX #12\nUS0_CLK #11\nUS0_CS #10\nUS0_CTS #9\nUS0_RTS #8\nUS1_TX #13\nUS1_RX #12\nUS1_CLK #11\nUS1_CS #10\nUS1_CTS #9\nUS1_RTS #8\nLEU0_TX #13\nLEU0_RX #12\nI2C0_SDA #13\nI2C0_SCL #12FRC_DCLK #13\nFRC_DOUT #12\nFRC_DFRAME #11\nMODEM_DCLK #13\nMODEM_DIN #12\nMODEM_DOUT #11\nMODEM_ANT0 #10\nMODEM_ANT1 #9PRS_CH0 #10\nPRS_CH9 #13\nPRS_CH10 #2\nPRS_CH11 #1\nACMP0_O #13\nACMP1_O #13EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  61\nQFN48 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n46 PC9BUSAY [ADC0:\nAPORT1YCH9\nACMP0:\nAPORT1YCH9\nACMP1:\nAPORT1YCH9]\nBUSBX [ADC0:\nAPORT2XCH9\nACMP0:\nAPORT2XCH9\nACMP1:\nAPORT2XCH9]TIM0_CC0 #14\nTIM0_CC1 #13\nTIM0_CC2 #12\nTIM0_CDTI0 #11\nTIM0_CDTI1 #10\nTIM0_CDTI2 #9\nTIM1_CC0 #14\nTIM1_CC1 #13\nTIM1_CC2 #12\nTIM1_CC3 #11 LE-\nTIM0_OUT0 #14\nLETIM0_OUT1 #13\nPCNT0_S0IN #14\nPCNT0_S1IN #13US0_TX #14\nUS0_RX #13\nUS0_CLK #12\nUS0_CS #11\nUS0_CTS #10\nUS0_RTS #9\nUS1_TX #14\nUS1_RX #13\nUS1_CLK #12\nUS1_CS #11\nUS1_CTS #10\nUS1_RTS #9\nLEU0_TX #14\nLEU0_RX #13\nI2C0_SDA #14\nI2C0_SCL #13FRC_DCLK #14\nFRC_DOUT #13\nFRC_DFRAME #12\nMODEM_DCLK #14\nMODEM_DIN #13\nMODEM_DOUT #12\nMODEM_ANT0 #11\nMODEM_ANT1 #10PRS_CH0 #11\nPRS_CH9 #14\nPRS_CH10 #3\nPRS_CH11 #2\nACMP0_O #14\nACMP1_O #14\n47 PC10BUSAX [ADC0:\nAPORT1XCH10\nACMP0:\nAPORT1XCH10\nACMP1:\nAPORT1XCH10]\nBUSBY [ADC0:\nAPORT2YCH10\nACMP0:\nAPORT2YCH10\nACMP1:\nAPORT2YCH10]TIM0_CC0 #15\nTIM0_CC1 #14\nTIM0_CC2 #13\nTIM0_CDTI0 #12\nTIM0_CDTI1 #11\nTIM0_CDTI2 #10\nTIM1_CC0 #15\nTIM1_CC1 #14\nTIM1_CC2 #13\nTIM1_CC3 #12 LE-\nTIM0_OUT0 #15\nLETIM0_OUT1 #14\nPCNT0_S0IN #15\nPCNT0_S1IN #14US0_TX #15\nUS0_RX #14\nUS0_CLK #13\nUS0_CS #12\nUS0_CTS #11\nUS0_RTS #10\nUS1_TX #15\nUS1_RX #14\nUS1_CLK #13\nUS1_CS #12\nUS1_CTS #11\nUS1_RTS #10\nLEU0_TX #15\nLEU0_RX #14\nI2C0_SDA #15\nI2C0_SCL #14FRC_DCLK #15\nFRC_DOUT #14\nFRC_DFRAME #13\nMODEM_DCLK #15\nMODEM_DIN #14\nMODEM_DOUT #13\nMODEM_ANT0 #12\nMODEM_ANT1 #11CMU_CLK1 #3\nPRS_CH0 #12\nPRS_CH9 #15\nPRS_CH10 #4\nPRS_CH11 #3\nACMP0_O #15\nACMP1_O #15\nGPIO_EM4WU12\n48 PC11BUSAY [ADC0:\nAPORT1YCH11\nACMP0:\nAPORT1YCH11\nACMP1:\nAPORT1YCH11]\nBUSBX [ADC0:\nAPORT2XCH11\nACMP0:\nAPORT2XCH11\nACMP1:\nAPORT2XCH11]TIM0_CC0 #16\nTIM0_CC1 #15\nTIM0_CC2 #14\nTIM0_CDTI0 #13\nTIM0_CDTI1 #12\nTIM0_CDTI2 #11\nTIM1_CC0 #16\nTIM1_CC1 #15\nTIM1_CC2 #14\nTIM1_CC3 #13 LE-\nTIM0_OUT0 #16\nLETIM0_OUT1 #15\nPCNT0_S0IN #16\nPCNT0_S1IN #15US0_TX #16\nUS0_RX #15\nUS0_CLK #14\nUS0_CS #13\nUS0_CTS #12\nUS0_RTS #11\nUS1_TX #16\nUS1_RX #15\nUS1_CLK #14\nUS1_CS #13\nUS1_CTS #12\nUS1_RTS #11\nLEU0_TX #16\nLEU0_RX #15\nI2C0_SDA #16\nI2C0_SCL #15FRC_DCLK #16\nFRC_DOUT #15\nFRC_DFRAME #14\nMODEM_DCLK #16\nMODEM_DIN #15\nMODEM_DOUT #14\nMODEM_ANT0 #13\nMODEM_ANT1 #12CMU_CLK0 #3\nPRS_CH0 #13\nPRS_CH9 #16\nPRS_CH10 #5\nPRS_CH11 #4\nACMP0_O #16\nACMP1_O #16\nDBG_SWO #3EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  62\n6.1.1  EFR32MG1 QFN48 2.4 GHz GPIO Overview\nThe GPIO pins are organized as 16-bit ports indicated by letters A through F, and the individual pins on each port are indicated by a\nnumber from 15 down to 0.\nTable 6.2.  GPIO Pinout\nPort Pin\n15Pin\n14Pin\n13Pin\n12Pin\n11Pin\n10Pin 9 Pin 8 Pin 7 Pin 6 Pin 5 Pin 4 Pin 3 Pin 2 Pin 1 Pin 0\nPort A - - - - - - - - - -PA5\n(5V)PA4\n(5V)PA3\n(5V)PA2\n(5V)PA1 PA0\nPort B PB15 PB14PB13\n(5V)PB12\n(5V)PB11\n(5V)- - - - - - - - - - -\nPort C - - - -PC11\n(5V)PC10\n(5V)PC9\n(5V)PC8\n(5V)PC7\n(5V)PC6\n(5V)- - - - - -\nPort DPD15\n(5V)PD14\n(5V)PD13\n(5V)PD12\n(5V)PD11\n(5V)PD10\n(5V)- - - - - - - - - -\nPort E - - - - - - - - - - - - - - - -\nPort F - - - - - - - -PF7\n(5V)PF6\n(5V)PF5\n(5V)PF4\n(5V)PF3\n(5V)PF2\n(5V)PF1\n(5V)PF0\n(5V)EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  63\n6.2  EFR32MG1 QFN32 2.4 GHz Definition\nFigure 6.2.  EFR32MG1 QFN32 2.4 GHz PinoutEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  64\nTable 6.3.  Device Pinout\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n0 VSS Ground\n1 PF0BUSAX [ADC0:\nAPORT1XCH16\nACMP0:\nAPORT1XCH16\nACMP1:\nAPORT1XCH16]\nBUSBY [ADC0:\nAPORT2YCH16\nACMP0:\nAPORT2YCH16\nACMP1:\nAPORT2YCH16]TIM0_CC0 #24\nTIM0_CC1 #23\nTIM0_CC2 #22\nTIM0_CDTI0 #21\nTIM0_CDTI1 #20\nTIM0_CDTI2 #19\nTIM1_CC0 #24\nTIM1_CC1 #23\nTIM1_CC2 #22\nTIM1_CC3 #21 LE-\nTIM0_OUT0 #24\nLETIM0_OUT1 #23\nPCNT0_S0IN #24\nPCNT0_S1IN #23US0_TX #24\nUS0_RX #23\nUS0_CLK #22\nUS0_CS #21\nUS0_CTS #20\nUS0_RTS #19\nUS1_TX #24\nUS1_RX #23\nUS1_CLK #22\nUS1_CS #21\nUS1_CTS #20\nUS1_RTS #19\nLEU0_TX #24\nLEU0_RX #23\nI2C0_SDA #24\nI2C0_SCL #23FRC_DCLK #24\nFRC_DOUT #23\nFRC_DFRAME #22\nMODEM_DCLK #24\nMODEM_DIN #23\nMODEM_DOUT #22\nMODEM_ANT0 #21\nMODEM_ANT1 #20PRS_CH0 #0\nPRS_CH1 #7\nPRS_CH2 #6\nPRS_CH3 #5\nACMP0_O #24\nACMP1_O #24\nDBG_SWCLKTCK\n#0\n2 PF1BUSAY [ADC0:\nAPORT1YCH17\nACMP0:\nAPORT1YCH17\nACMP1:\nAPORT1YCH17]\nBUSBX [ADC0:\nAPORT2XCH17\nACMP0:\nAPORT2XCH17\nACMP1:\nAPORT2XCH17]TIM0_CC0 #25\nTIM0_CC1 #24\nTIM0_CC2 #23\nTIM0_CDTI0 #22\nTIM0_CDTI1 #21\nTIM0_CDTI2 #20\nTIM1_CC0 #25\nTIM1_CC1 #24\nTIM1_CC2 #23\nTIM1_CC3 #22 LE-\nTIM0_OUT0 #25\nLETIM0_OUT1 #24\nPCNT0_S0IN #25\nPCNT0_S1IN #24US0_TX #25\nUS0_RX #24\nUS0_CLK #23\nUS0_CS #22\nUS0_CTS #21\nUS0_RTS #20\nUS1_TX #25\nUS1_RX #24\nUS1_CLK #23\nUS1_CS #22\nUS1_CTS #21\nUS1_RTS #20\nLEU0_TX #25\nLEU0_RX #24\nI2C0_SDA #25\nI2C0_SCL #24FRC_DCLK #25\nFRC_DOUT #24\nFRC_DFRAME #23\nMODEM_DCLK #25\nMODEM_DIN #24\nMODEM_DOUT #23\nMODEM_ANT0 #22\nMODEM_ANT1 #21PRS_CH0 #1\nPRS_CH1 #0\nPRS_CH2 #7\nPRS_CH3 #6\nACMP0_O #25\nACMP1_O #25\nDBG_SWDIOTMS\n#0\n3 PF2BUSAX [ADC0:\nAPORT1XCH18\nACMP0:\nAPORT1XCH18\nACMP1:\nAPORT1XCH18]\nBUSBY [ADC0:\nAPORT2YCH18\nACMP0:\nAPORT2YCH18\nACMP1:\nAPORT2YCH18]TIM0_CC0 #26\nTIM0_CC1 #25\nTIM0_CC2 #24\nTIM0_CDTI0 #23\nTIM0_CDTI1 #22\nTIM0_CDTI2 #21\nTIM1_CC0 #26\nTIM1_CC1 #25\nTIM1_CC2 #24\nTIM1_CC3 #23 LE-\nTIM0_OUT0 #26\nLETIM0_OUT1 #25\nPCNT0_S0IN #26\nPCNT0_S1IN #25US0_TX #26\nUS0_RX #25\nUS0_CLK #24\nUS0_CS #23\nUS0_CTS #22\nUS0_RTS #21\nUS1_TX #26\nUS1_RX #25\nUS1_CLK #24\nUS1_CS #23\nUS1_CTS #22\nUS1_RTS #21\nLEU0_TX #26\nLEU0_RX #25\nI2C0_SDA #26\nI2C0_SCL #25FRC_DCLK #26\nFRC_DOUT #25\nFRC_DFRAME #24\nMODEM_DCLK #26\nMODEM_DIN #25\nMODEM_DOUT #24\nMODEM_ANT0 #23\nMODEM_ANT1 #22CMU_CLK0 #6\nPRS_CH0 #2\nPRS_CH1 #1\nPRS_CH2 #0\nPRS_CH3 #7\nACMP0_O #26\nACMP1_O #26\nDBG_TDO #0\nDBG_SWO #0\nGPIO_EM4WU0EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  65\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n4 PF3BUSAY [ADC0:\nAPORT1YCH19\nACMP0:\nAPORT1YCH19\nACMP1:\nAPORT1YCH19]\nBUSBX [ADC0:\nAPORT2XCH19\nACMP0:\nAPORT2XCH19\nACMP1:\nAPORT2XCH19]TIM0_CC0 #27\nTIM0_CC1 #26\nTIM0_CC2 #25\nTIM0_CDTI0 #24\nTIM0_CDTI1 #23\nTIM0_CDTI2 #22\nTIM1_CC0 #27\nTIM1_CC1 #26\nTIM1_CC2 #25\nTIM1_CC3 #24 LE-\nTIM0_OUT0 #27\nLETIM0_OUT1 #26\nPCNT0_S0IN #27\nPCNT0_S1IN #26US0_TX #27\nUS0_RX #26\nUS0_CLK #25\nUS0_CS #24\nUS0_CTS #23\nUS0_RTS #22\nUS1_TX #27\nUS1_RX #26\nUS1_CLK #25\nUS1_CS #24\nUS1_CTS #23\nUS1_RTS #22\nLEU0_TX #27\nLEU0_RX #26\nI2C0_SDA #27\nI2C0_SCL #26FRC_DCLK #27\nFRC_DOUT #26\nFRC_DFRAME #25\nMODEM_DCLK #27\nMODEM_DIN #26\nMODEM_DOUT #25\nMODEM_ANT0 #24\nMODEM_ANT1 #23CMU_CLK1 #6\nPRS_CH0 #3\nPRS_CH1 #2\nPRS_CH2 #1\nPRS_CH3 #0\nACMP0_O #27\nACMP1_O #27\nDBG_TDI #0\n5 RFVDD Radio power supply\n6 HFXTAL_N High Frequency Crystal input pin.\n7 HFXTAL_P High Frequency Crystal output pin.\n8 RESETnReset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low\nduring reset, and let the internal pull-up ensure that reset is released.\n9 RFVSS Radio Ground\n10 PAVSS Power Amplifier (PA) voltage regulator VSS\n11 2G4RF_ION 2.4 GHz Differential RF input/output, negative path.\n12 2G4RF_IOP 2.4 GHz Differential RF input/output, positive path.\n13 PAVDD Power Amplifier (PA) voltage regulator VDD input\n14 PD13BUSCY [ADC0:\nAPORT3YCH5\nACMP0:\nAPORT3YCH5\nACMP1:\nAPORT3YCH5\nIDAC0:\nAPORT1YCH5]\nBUSDX [ADC0:\nAPORT4XCH5\nACMP0:\nAPORT4XCH5\nACMP1:\nAPORT4XCH5]TIM0_CC0 #21\nTIM0_CC1 #20\nTIM0_CC2 #19\nTIM0_CDTI0 #18\nTIM0_CDTI1 #17\nTIM0_CDTI2 #16\nTIM1_CC0 #21\nTIM1_CC1 #20\nTIM1_CC2 #19\nTIM1_CC3 #18 LE-\nTIM0_OUT0 #21\nLETIM0_OUT1 #20\nPCNT0_S0IN #21\nPCNT0_S1IN #20US0_TX #21\nUS0_RX #20\nUS0_CLK #19\nUS0_CS #18\nUS0_CTS #17\nUS0_RTS #16\nUS1_TX #21\nUS1_RX #20\nUS1_CLK #19\nUS1_CS #18\nUS1_CTS #17\nUS1_RTS #16\nLEU0_TX #21\nLEU0_RX #20\nI2C0_SDA #21\nI2C0_SCL #20FRC_DCLK #21\nFRC_DOUT #20\nFRC_DFRAME #19\nMODEM_DCLK #21\nMODEM_DIN #20\nMODEM_DOUT #19\nMODEM_ANT0 #18\nMODEM_ANT1 #17PRS_CH3 #12\nPRS_CH4 #4\nPRS_CH5 #3\nPRS_CH6 #15\nACMP0_O #21\nACMP1_O #21EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  66\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n15 PD14BUSCX [ADC0:\nAPORT3XCH6\nACMP0:\nAPORT3XCH6\nACMP1:\nAPORT3XCH6\nIDAC0:\nAPORT1XCH6]\nBUSDY [ADC0:\nAPORT4YCH6\nACMP0:\nAPORT4YCH6\nACMP1:\nAPORT4YCH6]TIM0_CC0 #22\nTIM0_CC1 #21\nTIM0_CC2 #20\nTIM0_CDTI0 #19\nTIM0_CDTI1 #18\nTIM0_CDTI2 #17\nTIM1_CC0 #22\nTIM1_CC1 #21\nTIM1_CC2 #20\nTIM1_CC3 #19 LE-\nTIM0_OUT0 #22\nLETIM0_OUT1 #21\nPCNT0_S0IN #22\nPCNT0_S1IN #21US0_TX #22\nUS0_RX #21\nUS0_CLK #20\nUS0_CS #19\nUS0_CTS #18\nUS0_RTS #17\nUS1_TX #22\nUS1_RX #21\nUS1_CLK #20\nUS1_CS #19\nUS1_CTS #18\nUS1_RTS #17\nLEU0_TX #22\nLEU0_RX #21\nI2C0_SDA #22\nI2C0_SCL #21FRC_DCLK #22\nFRC_DOUT #21\nFRC_DFRAME #20\nMODEM_DCLK #22\nMODEM_DIN #21\nMODEM_DOUT #20\nMODEM_ANT0 #19\nMODEM_ANT1 #18CMU_CLK0 #5\nPRS_CH3 #13\nPRS_CH4 #5\nPRS_CH5 #4\nPRS_CH6 #16\nACMP0_O #22\nACMP1_O #22\nGPIO_EM4WU4\n16 PD15BUSCY [ADC0:\nAPORT3YCH7\nACMP0:\nAPORT3YCH7\nACMP1:\nAPORT3YCH7\nIDAC0:\nAPORT1YCH7]\nBUSDX [ADC0:\nAPORT4XCH7\nACMP0:\nAPORT4XCH7\nACMP1:\nAPORT4XCH7]TIM0_CC0 #23\nTIM0_CC1 #22\nTIM0_CC2 #21\nTIM0_CDTI0 #20\nTIM0_CDTI1 #19\nTIM0_CDTI2 #18\nTIM1_CC0 #23\nTIM1_CC1 #22\nTIM1_CC2 #21\nTIM1_CC3 #20 LE-\nTIM0_OUT0 #23\nLETIM0_OUT1 #22\nPCNT0_S0IN #23\nPCNT0_S1IN #22US0_TX #23\nUS0_RX #22\nUS0_CLK #21\nUS0_CS #20\nUS0_CTS #19\nUS0_RTS #18\nUS1_TX #23\nUS1_RX #22\nUS1_CLK #21\nUS1_CS #20\nUS1_CTS #19\nUS1_RTS #18\nLEU0_TX #23\nLEU0_RX #22\nI2C0_SDA #23\nI2C0_SCL #22FRC_DCLK #23\nFRC_DOUT #22\nFRC_DFRAME #21\nMODEM_DCLK #23\nMODEM_DIN #22\nMODEM_DOUT #21\nMODEM_ANT0 #20\nMODEM_ANT1 #19CMU_CLK1 #5\nPRS_CH3 #14\nPRS_CH4 #6\nPRS_CH5 #5\nPRS_CH6 #17\nACMP0_O #23\nACMP1_O #23\nDBG_SWO #2\n17 PA0ADC0_EXTN\nBUSCX [ADC0:\nAPORT3XCH8\nACMP0:\nAPORT3XCH8\nACMP1:\nAPORT3XCH8\nIDAC0:\nAPORT1XCH8]\nBUSDY [ADC0:\nAPORT4YCH8\nACMP0:\nAPORT4YCH8\nACMP1:\nAPORT4YCH8]TIM0_CC0 #0\nTIM0_CC1 #31\nTIM0_CC2 #30\nTIM0_CDTI0 #29\nTIM0_CDTI1 #28\nTIM0_CDTI2 #27\nTIM1_CC0 #0\nTIM1_CC1 #31\nTIM1_CC2 #30\nTIM1_CC3 #29 LE-\nTIM0_OUT0 #0 LE-\nTIM0_OUT1 #31\nPCNT0_S0IN #0\nPCNT0_S1IN #31US0_TX #0\nUS0_RX #31\nUS0_CLK #30\nUS0_CS #29\nUS0_CTS #28\nUS0_RTS #27\nUS1_TX #0\nUS1_RX #31\nUS1_CLK #30\nUS1_CS #29\nUS1_CTS #28\nUS1_RTS #27\nLEU0_TX #0\nLEU0_RX #31\nI2C0_SDA #0\nI2C0_SCL #31FRC_DCLK #0\nFRC_DOUT #31\nFRC_DFRAME #30\nMODEM_DCLK #0\nMODEM_DIN #31\nMODEM_DOUT #30\nMODEM_ANT0 #29\nMODEM_ANT1 #28CMU_CLK1 #0\nPRS_CH6 #0\nPRS_CH7 #10\nPRS_CH8 #9\nPRS_CH9 #8\nACMP0_O #0\nACMP1_O #0EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  67\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n18 PA1ADC0_EXTP\nBUSCY [ADC0:\nAPORT3YCH9\nACMP0:\nAPORT3YCH9\nACMP1:\nAPORT3YCH9\nIDAC0:\nAPORT1YCH9]\nBUSDX [ADC0:\nAPORT4XCH9\nACMP0:\nAPORT4XCH9\nACMP1:\nAPORT4XCH9]TIM0_CC0 #1\nTIM0_CC1 #0\nTIM0_CC2 #31\nTIM0_CDTI0 #30\nTIM0_CDTI1 #29\nTIM0_CDTI2 #28\nTIM1_CC0 #1\nTIM1_CC1 #0\nTIM1_CC2 #31\nTIM1_CC3 #30 LE-\nTIM0_OUT0 #1 LE-\nTIM0_OUT1 #0\nPCNT0_S0IN #1\nPCNT0_S1IN #0US0_TX #1\nUS0_RX #0\nUS0_CLK #31\nUS0_CS #30\nUS0_CTS #29\nUS0_RTS #28\nUS1_TX #1\nUS1_RX #0\nUS1_CLK #31\nUS1_CS #30\nUS1_CTS #29\nUS1_RTS #28\nLEU0_TX #1\nLEU0_RX #0\nI2C0_SDA #1\nI2C0_SCL #0FRC_DCLK #1\nFRC_DOUT #0\nFRC_DFRAME #31\nMODEM_DCLK #1\nMODEM_DIN #0\nMODEM_DOUT #31\nMODEM_ANT0 #30\nMODEM_ANT1 #29CMU_CLK0 #0\nPRS_CH6 #1\nPRS_CH7 #0\nPRS_CH8 #10\nPRS_CH9 #9\nACMP0_O #1\nACMP1_O #1\n19 PB11BUSCY [ADC0:\nAPORT3YCH27\nACMP0:\nAPORT3YCH27\nACMP1:\nAPORT3YCH27\nIDAC0:\nAPORT1YCH27]\nBUSDX [ADC0:\nAPORT4XCH27\nACMP0:\nAPORT4XCH27\nACMP1:\nAPORT4XCH27]TIM0_CC0 #6\nTIM0_CC1 #5\nTIM0_CC2 #4\nTIM0_CDTI0 #3\nTIM0_CDTI1 #2\nTIM0_CDTI2 #1\nTIM1_CC0 #6\nTIM1_CC1 #5\nTIM1_CC2 #4\nTIM1_CC3 #3 LE-\nTIM0_OUT0 #6 LE-\nTIM0_OUT1 #5\nPCNT0_S0IN #6\nPCNT0_S1IN #5US0_TX #6\nUS0_RX #5\nUS0_CLK #4\nUS0_CS #3\nUS0_CTS #2\nUS0_RTS #1\nUS1_TX #6\nUS1_RX #5\nUS1_CLK #4\nUS1_CS #3\nUS1_CTS #2\nUS1_RTS #1\nLEU0_TX #6\nLEU0_RX #5\nI2C0_SDA #6\nI2C0_SCL #5FRC_DCLK #6\nFRC_DOUT #5\nFRC_DFRAME #4\nMODEM_DCLK #6\nMODEM_DIN #5\nMODEM_DOUT #4\nMODEM_ANT0 #3\nMODEM_ANT1 #2PRS_CH6 #6\nPRS_CH7 #5\nPRS_CH8 #4\nPRS_CH9 #3\nACMP0_O #6\nACMP1_O #6\n20 PB12BUSCX [ADC0:\nAPORT3XCH28\nACMP0:\nAPORT3XCH28\nACMP1:\nAPORT3XCH28\nIDAC0:\nAPORT1XCH28]\nBUSDY [ADC0:\nAPORT4YCH28\nACMP0:\nAPORT4YCH28\nACMP1:\nAPORT4YCH28]TIM0_CC0 #7\nTIM0_CC1 #6\nTIM0_CC2 #5\nTIM0_CDTI0 #4\nTIM0_CDTI1 #3\nTIM0_CDTI2 #2\nTIM1_CC0 #7\nTIM1_CC1 #6\nTIM1_CC2 #5\nTIM1_CC3 #4 LE-\nTIM0_OUT0 #7 LE-\nTIM0_OUT1 #6\nPCNT0_S0IN #7\nPCNT0_S1IN #6US0_TX #7\nUS0_RX #6\nUS0_CLK #5\nUS0_CS #4\nUS0_CTS #3\nUS0_RTS #2\nUS1_TX #7\nUS1_RX #6\nUS1_CLK #5\nUS1_CS #4\nUS1_CTS #3\nUS1_RTS #2\nLEU0_TX #7\nLEU0_RX #6\nI2C0_SDA #7\nI2C0_SCL #6FRC_DCLK #7\nFRC_DOUT #6\nFRC_DFRAME #5\nMODEM_DCLK #7\nMODEM_DIN #6\nMODEM_DOUT #5\nMODEM_ANT0 #4\nMODEM_ANT1 #3PRS_CH6 #7\nPRS_CH7 #6\nPRS_CH8 #5\nPRS_CH9 #4\nACMP0_O #7\nACMP1_O #7EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  68\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n21 PB13BUSCY [ADC0:\nAPORT3YCH29\nACMP0:\nAPORT3YCH29\nACMP1:\nAPORT3YCH29\nIDAC0:\nAPORT1YCH29]\nBUSDX [ADC0:\nAPORT4XCH29\nACMP0:\nAPORT4XCH29\nACMP1:\nAPORT4XCH29]TIM0_CC0 #8\nTIM0_CC1 #7\nTIM0_CC2 #6\nTIM0_CDTI0 #5\nTIM0_CDTI1 #4\nTIM0_CDTI2 #3\nTIM1_CC0 #8\nTIM1_CC1 #7\nTIM1_CC2 #6\nTIM1_CC3 #5 LE-\nTIM0_OUT0 #8 LE-\nTIM0_OUT1 #7\nPCNT0_S0IN #8\nPCNT0_S1IN #7US0_TX #8\nUS0_RX #7\nUS0_CLK #6\nUS0_CS #5\nUS0_CTS #4\nUS0_RTS #3\nUS1_TX #8\nUS1_RX #7\nUS1_CLK #6\nUS1_CS #5\nUS1_CTS #4\nUS1_RTS #3\nLEU0_TX #8\nLEU0_RX #7\nI2C0_SDA #8\nI2C0_SCL #7FRC_DCLK #8\nFRC_DOUT #7\nFRC_DFRAME #6\nMODEM_DCLK #8\nMODEM_DIN #7\nMODEM_DOUT #6\nMODEM_ANT0 #5\nMODEM_ANT1 #4PRS_CH6 #8\nPRS_CH7 #7\nPRS_CH8 #6\nPRS_CH9 #5\nACMP0_O #8\nACMP1_O #8\nDBG_SWO #1\nGPIO_EM4WU9\n22 AVDD Analog power supply.\n23 PB14LFXTAL_N\nBUSCX [ADC0:\nAPORT3XCH30\nACMP0:\nAPORT3XCH30\nACMP1:\nAPORT3XCH30\nIDAC0:\nAPORT1XCH30]\nBUSDY [ADC0:\nAPORT4YCH30\nACMP0:\nAPORT4YCH30\nACMP1:\nAPORT4YCH30]TIM0_CC0 #9\nTIM0_CC1 #8\nTIM0_CC2 #7\nTIM0_CDTI0 #6\nTIM0_CDTI1 #5\nTIM0_CDTI2 #4\nTIM1_CC0 #9\nTIM1_CC1 #8\nTIM1_CC2 #7\nTIM1_CC3 #6 LE-\nTIM0_OUT0 #9 LE-\nTIM0_OUT1 #8\nPCNT0_S0IN #9\nPCNT0_S1IN #8US0_TX #9\nUS0_RX #8\nUS0_CLK #7\nUS0_CS #6\nUS0_CTS #5\nUS0_RTS #4\nUS1_TX #9\nUS1_RX #8\nUS1_CLK #7\nUS1_CS #6\nUS1_CTS #5\nUS1_RTS #4\nLEU0_TX #9\nLEU0_RX #8\nI2C0_SDA #9\nI2C0_SCL #8FRC_DCLK #9\nFRC_DOUT #8\nFRC_DFRAME #7\nMODEM_DCLK #9\nMODEM_DIN #8\nMODEM_DOUT #7\nMODEM_ANT0 #6\nMODEM_ANT1 #5CMU_CLK1 #1\nPRS_CH6 #9\nPRS_CH7 #8\nPRS_CH8 #7\nPRS_CH9 #6\nACMP0_O #9\nACMP1_O #9\n24 PB15LFXTAL_P\nBUSCY [ADC0:\nAPORT3YCH31\nACMP0:\nAPORT3YCH31\nACMP1:\nAPORT3YCH31\nIDAC0:\nAPORT1YCH31]\nBUSDX [ADC0:\nAPORT4XCH31\nACMP0:\nAPORT4XCH31\nACMP1:\nAPORT4XCH31]TIM0_CC0 #10\nTIM0_CC1 #9\nTIM0_CC2 #8\nTIM0_CDTI0 #7\nTIM0_CDTI1 #6\nTIM0_CDTI2 #5\nTIM1_CC0 #10\nTIM1_CC1 #9\nTIM1_CC2 #8\nTIM1_CC3 #7 LE-\nTIM0_OUT0 #10\nLETIM0_OUT1 #9\nPCNT0_S0IN #10\nPCNT0_S1IN #9US0_TX #10\nUS0_RX #9\nUS0_CLK #8\nUS0_CS #7\nUS0_CTS #6\nUS0_RTS #5\nUS1_TX #10\nUS1_RX #9\nUS1_CLK #8\nUS1_CS #7\nUS1_CTS #6\nUS1_RTS #5\nLEU0_TX #10\nLEU0_RX #9\nI2C0_SDA #10\nI2C0_SCL #9FRC_DCLK #10\nFRC_DOUT #9\nFRC_DFRAME #8\nMODEM_DCLK #10\nMODEM_DIN #9\nMODEM_DOUT #8\nMODEM_ANT0 #7\nMODEM_ANT1 #6CMU_CLK0 #1\nPRS_CH6 #10\nPRS_CH7 #9\nPRS_CH8 #8\nPRS_CH9 #7\nACMP0_O #10\nACMP1_O #10\n25 VREGVSS Voltage regulator VSS\n26 VREGSW DCDC regulator switching node\n27 VREGVDD Voltage regulator VDD input\n28 DVDD Digital power supply.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  69\nQFN32 Pin# and\nNamePin Alternate Functionality / Description\nPin\n#Pin Name Analog Timers Communication Radio Other\n29 DECOUPLEDecouple output for on-chip voltage regulator. An external capacitance of size C DECOUPLE  is required at this\npin.\n30 IOVDD Digital IO power supply.\n31 PC10BUSAX [ADC0:\nAPORT1XCH10\nACMP0:\nAPORT1XCH10\nACMP1:\nAPORT1XCH10]\nBUSBY [ADC0:\nAPORT2YCH10\nACMP0:\nAPORT2YCH10\nACMP1:\nAPORT2YCH10]TIM0_CC0 #15\nTIM0_CC1 #14\nTIM0_CC2 #13\nTIM0_CDTI0 #12\nTIM0_CDTI1 #11\nTIM0_CDTI2 #10\nTIM1_CC0 #15\nTIM1_CC1 #14\nTIM1_CC2 #13\nTIM1_CC3 #12 LE-\nTIM0_OUT0 #15\nLETIM0_OUT1 #14\nPCNT0_S0IN #15\nPCNT0_S1IN #14US0_TX #15\nUS0_RX #14\nUS0_CLK #13\nUS0_CS #12\nUS0_CTS #11\nUS0_RTS #10\nUS1_TX #15\nUS1_RX #14\nUS1_CLK #13\nUS1_CS #12\nUS1_CTS #11\nUS1_RTS #10\nLEU0_TX #15\nLEU0_RX #14\nI2C0_SDA #15\nI2C0_SCL #14FRC_DCLK #15\nFRC_DOUT #14\nFRC_DFRAME #13\nMODEM_DCLK #15\nMODEM_DIN #14\nMODEM_DOUT #13\nMODEM_ANT0 #12\nMODEM_ANT1 #11CMU_CLK1 #3\nPRS_CH0 #12\nPRS_CH9 #15\nPRS_CH10 #4\nPRS_CH11 #3\nACMP0_O #15\nACMP1_O #15\nGPIO_EM4WU12\n32 PC11BUSAY [ADC0:\nAPORT1YCH11\nACMP0:\nAPORT1YCH11\nACMP1:\nAPORT1YCH11]\nBUSBX [ADC0:\nAPORT2XCH11\nACMP0:\nAPORT2XCH11\nACMP1:\nAPORT2XCH11]TIM0_CC0 #16\nTIM0_CC1 #15\nTIM0_CC2 #14\nTIM0_CDTI0 #13\nTIM0_CDTI1 #12\nTIM0_CDTI2 #11\nTIM1_CC0 #16\nTIM1_CC1 #15\nTIM1_CC2 #14\nTIM1_CC3 #13 LE-\nTIM0_OUT0 #16\nLETIM0_OUT1 #15\nPCNT0_S0IN #16\nPCNT0_S1IN #15US0_TX #16\nUS0_RX #15\nUS0_CLK #14\nUS0_CS #13\nUS0_CTS #12\nUS0_RTS #11\nUS1_TX #16\nUS1_RX #15\nUS1_CLK #14\nUS1_CS #13\nUS1_CTS #12\nUS1_RTS #11\nLEU0_TX #16\nLEU0_RX #15\nI2C0_SDA #16\nI2C0_SCL #15FRC_DCLK #16\nFRC_DOUT #15\nFRC_DFRAME #14\nMODEM_DCLK #16\nMODEM_DIN #15\nMODEM_DOUT #14\nMODEM_ANT0 #13\nMODEM_ANT1 #12CMU_CLK0 #3\nPRS_CH0 #13\nPRS_CH9 #16\nPRS_CH10 #5\nPRS_CH11 #4\nACMP0_O #16\nACMP1_O #16\nDBG_SWO #3EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  70\n6.2.1  EFR32MG1 QFN32 2.4 GHz GPIO Overview\nThe GPIO pins are organized as 16-bit ports indicated by letters A through F, and the individual pins on each port are indicated by a\nnumber from 15 down to 0.\nTable 6.4.  GPIO Pinout\nPort Pin\n15Pin\n14Pin\n13Pin\n12Pin\n11Pin\n10Pin 9 Pin 8 Pin 7 Pin 6 Pin 5 Pin 4 Pin 3 Pin 2 Pin 1 Pin 0\nPort A - - - - - - - - - - - - - - PA1 PA0\nPort B PB15 PB14PB13\n(5V)PB12\n(5V)PB11\n(5V)- - - - - - - - - - -\nPort C - - - -PC11\n(5V)PC10\n(5V)- - - - - - - - - -\nPort DPD15\n(5V)PD14\n(5V)PD13\n(5V)- - - - - - - - - - - - -\nPort E - - - - - - - - - - - - - - - -\nPort F - - - - - - - - - - - -PF3\n(5V)PF2\n(5V)PF1\n(5V)PF0\n(5V)EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  71\n6.3  Alternate Functionality Pinout\nA wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alter-\nnate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.\nNote: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout\nis shown in the column corresponding to LOCATION 0.\n \nTable 6.5.  Alternate functionality overview\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nACMP0_O0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Analog comparator\nACMP0, digital out-\nput.\nACMP1_O0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Analog comparator\nACMP1, digital out-\nput.\nADC0_EXTN0: PA0 Analog to digital\nconverter ADC0 ex-\nternal reference in-\nput negative pin\nADC0_EXTP0: PA1 Analog to digital\nconverter ADC0 ex-\nternal reference in-\nput positive pin\nCMU_CLK00: PA1\n1: PB15\n2: PC6\n3: PC115: PD14\n6: PF2\n7: PF7Clock Management\nUnit, clock output\nnumber 0.\nCMU_CLK10: PA0\n1: PB14\n2: PC7\n3: PC104: PD10\n5: PD15\n6: PF3\n7: PF6Clock Management\nUnit, clock output\nnumber 1.\nDBG_SWCLKTCK0: PF0Debug-interface\nSerial Wire clock\ninput and JTAG\nTest Clock.\nNote that this func-\ntion is enabled to\nthe pin out of reset,\nand has a built-in\npull down.\nDBG_SWDIOTMS0: PF1Debug-interface\nSerial Wire data in-\nput / output and\nJTAG Test Mode\nSelect.\nNote that this func-\ntion is enabled to\nthe pin out of reset,\nand has a built-in\npull up.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  72\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nDBG_SWO0: PF2\n1: PB13\n2: PD15\n3: PC11Debug-interface\nSerial Wire viewer\nOutput.\nNote that this func-\ntion is not enabled\nafter reset, and\nmust be enabled by\nsoftware to be\nused.\nDBG_TDI0: PF3Debug-interface\nJTAG Test Data In.\nNote that this func-\ntion is enabled to\npin out of reset,\nand has a built-in\npull up.\nDBG_TDO0: PF2Debug-interface\nJTAG Test Data\nOut.\nNote that this func-\ntion is enabled to\npin out of reset.\nFRC_DCLK0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Frame Controller,\nData Sniffer Clock.\nFRC_DFRAME0: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1Frame Controller,\nData Sniffer Frame\nactive\nFRC_DOUT0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0Frame Controller,\nData Sniffer Out-\nput.\nGPIO_EM4WU00: PF2Pin can be used to\nwake the system\nup from EM4\nGPIO_EM4WU10: PF7Pin can be used to\nwake the system\nup from EM4\nGPIO_EM4WU40: PD14Pin can be used to\nwake the system\nup from EM4\nGPIO_EM4WU80: PA3Pin can be used to\nwake the system\nup from EM4EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  73\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nGPIO_EM4WU90: PB13Pin can be used to\nwake the system\nup from EM4\nGPIO_EM4WU120: PC10Pin can be used to\nwake the system\nup from EM4\nI2C0_SCL0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0I2C0 Serial Clock\nLine input / output.\nI2C0_SDA0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7I2C0 Serial Data in-\nput / output.\nLETIM0_OUT00: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Low Energy Timer\nLETIM0, output\nchannel 0.\nLETIM0_OUT10: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0Low Energy Timer\nLETIM0, output\nchannel 1.\nLEU0_RX0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0LEUART0 Receive\ninput.\nLEU0_TX0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7LEUART0 Transmit\noutput. Also used\nas receive input in\nhalf duplex commu-\nnication.\nLFXTAL_N0: PB14Low Frequency\nCrystal (typically\n32.768 kHz) nega-\ntive pin. Also used\nas an optional ex-\nternal clock input\npin.\nLFXTAL_P0: PB15 Low Frequency\nCrystal (typically\n32.768 kHz) posi-\ntive pin.\nMODEM_ANT00: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11\n15: PD1016: PD11\n17: PD12\n18: PD13\n19: PD1420: PD15\n21: PF0\n22: PF1\n23: PF224: PF3\n25: PF4\n26: PF5\n27: PF628: PF7\n29: PA0\n30: PA1\n31: PA2MODEM antenna\ncontrol output 0,\nused for antenna\ndiversity.\nMODEM_ANT10: PA4\n1: PA5\n2: PB11\n3: PB124: PB13\n5: PB14\n6: PB15\n7: PC68: PC7\n9: PC8\n10: PC9\n11: PC1012: PC11\n14: PD10\n15: PD1116: PD12\n17: PD13\n18: PD14\n19: PD1520: PF0\n21: PF1\n22: PF2\n23: PF324: PF4\n25: PF5\n26: PF6\n27: PF728: PA0\n29: PA1\n30: PA2\n31: PA3MODEM antenna\ncontrol output 1,\nused for antenna\ndiversity.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  74\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nMODEM_DCLK0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7MODEM data clock\nout.\nMODEM_DIN0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0MODEM data in.\nMODEM_DOUT0: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1MODEM data out.\nPCNT0_S0IN0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Pulse Counter\nPCNT0 input num-\nber 0.\nPCNT0_S1IN0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0Pulse Counter\nPCNT0 input num-\nber 1.\nPRS_CH00: PF0\n1: PF1\n2: PF2\n3: PF34: PF4\n5: PF5\n6: PF6\n7: PF78: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11Peripheral Reflex\nSystem PRS, chan-\nnel 0.\nPRS_CH10: PF1\n1: PF2\n2: PF3\n3: PF44: PF5\n5: PF6\n6: PF7\n7: PF0Peripheral Reflex\nSystem PRS, chan-\nnel 1.\nPRS_CH20: PF2\n1: PF3\n2: PF4\n3: PF54: PF6\n5: PF7\n6: PF0\n7: PF1Peripheral Reflex\nSystem PRS, chan-\nnel 2.\nPRS_CH30: PF3\n1: PF4\n2: PF5\n3: PF64: PF7\n5: PF0\n6: PF1\n7: PF29: PD10\n10: PD11\n11: PD1212: PD13\n13: PD14\n14: PD15Peripheral Reflex\nSystem PRS, chan-\nnel 3.\nPRS_CH41: PD10\n2: PD11\n3: PD124: PD13\n5: PD14\n6: PD15Peripheral Reflex\nSystem PRS, chan-\nnel 4.\nPRS_CH50: PD10\n1: PD11\n2: PD12\n3: PD134: PD14\n5: PD15Peripheral Reflex\nSystem PRS, chan-\nnel 5.\nPRS_CH60: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB1512: PD10\n13: PD11\n14: PD12\n15: PD1316: PD14\n17: PD15Peripheral Reflex\nSystem PRS, chan-\nnel 6.\nPRS_CH70: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PA0Peripheral Reflex\nSystem PRS, chan-\nnel 7.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  75\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nPRS_CH80: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PA0\n10: PA1Peripheral Reflex\nSystem PRS, chan-\nnel 8.\nPRS_CH90: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PA0\n9: PA1\n10: PA2\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11Peripheral Reflex\nSystem PRS, chan-\nnel 9.\nPRS_CH100: PC6\n1: PC7\n2: PC8\n3: PC94: PC10\n5: PC11Peripheral Reflex\nSystem PRS, chan-\nnel 10.\nPRS_CH110: PC7\n1: PC8\n2: PC9\n3: PC104: PC11\n5: PC6Peripheral Reflex\nSystem PRS, chan-\nnel 11.\nTIM0_CC00: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Timer 0 Capture\nCompare input /\noutput channel 0.\nTIM0_CC10: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0Timer 0 Capture\nCompare input /\noutput channel 1.\nTIM0_CC20: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1Timer 0 Capture\nCompare input /\noutput channel 2.\nTIM0_CDTI00: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11\n15: PD1016: PD11\n17: PD12\n18: PD13\n19: PD1420: PD15\n21: PF0\n22: PF1\n23: PF224: PF3\n25: PF4\n26: PF5\n27: PF628: PF7\n29: PA0\n30: PA1\n31: PA2Timer 0 Compli-\nmentary Dead Time\nInsertion channel 0.\nTIM0_CDTI10: PA4\n1: PA5\n2: PB11\n3: PB124: PB13\n5: PB14\n6: PB15\n7: PC68: PC7\n9: PC8\n10: PC9\n11: PC1012: PC11\n14: PD10\n15: PD1116: PD12\n17: PD13\n18: PD14\n19: PD1520: PF0\n21: PF1\n22: PF2\n23: PF324: PF4\n25: PF5\n26: PF6\n27: PF728: PA0\n29: PA1\n30: PA2\n31: PA3Timer 0 Compli-\nmentary Dead Time\nInsertion channel 1.\nTIM0_CDTI20: PA5\n1: PB11\n2: PB12\n3: PB134: PB14\n5: PB15\n6: PC6\n7: PC78: PC8\n9: PC9\n10: PC10\n11: PC1113: PD10\n14: PD11\n15: PD1216: PD13\n17: PD14\n18: PD15\n19: PF020: PF1\n21: PF2\n22: PF3\n23: PF424: PF5\n25: PF6\n26: PF7\n27: PA028: PA1\n29: PA2\n30: PA3\n31: PA4Timer 0 Compli-\nmentary Dead Time\nInsertion channel 2.\nTIM1_CC00: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7Timer 1 Capture\nCompare input /\noutput channel 0.\nTIM1_CC10: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0Timer 1 Capture\nCompare input /\noutput channel 1.\nTIM1_CC20: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1Timer 1 Capture\nCompare input /\noutput channel 2.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  76\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nTIM1_CC30: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11\n15: PD1016: PD11\n17: PD12\n18: PD13\n19: PD1420: PD15\n21: PF0\n22: PF1\n23: PF224: PF3\n25: PF4\n26: PF5\n27: PF628: PF7\n29: PA0\n30: PA1\n31: PA2Timer 1 Capture\nCompare input /\noutput channel 3.\nUS0_CLK0: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1USART0 clock in-\nput / output.\nUS0_CS0: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11\n15: PD1016: PD11\n17: PD12\n18: PD13\n19: PD1420: PD15\n21: PF0\n22: PF1\n23: PF224: PF3\n25: PF4\n26: PF5\n27: PF628: PF7\n29: PA0\n30: PA1\n31: PA2USART0 chip se-\nlect input / output.\nUS0_CTS0: PA4\n1: PA5\n2: PB11\n3: PB124: PB13\n5: PB14\n6: PB15\n7: PC68: PC7\n9: PC8\n10: PC9\n11: PC1012: PC11\n14: PD10\n15: PD1116: PD12\n17: PD13\n18: PD14\n19: PD1520: PF0\n21: PF1\n22: PF2\n23: PF324: PF4\n25: PF5\n26: PF6\n27: PF728: PA0\n29: PA1\n30: PA2\n31: PA3USART0 Clear To\nSend hardware\nflow control input.\nUS0_RTS0: PA5\n1: PB11\n2: PB12\n3: PB134: PB14\n5: PB15\n6: PC6\n7: PC78: PC8\n9: PC9\n10: PC10\n11: PC1113: PD10\n14: PD11\n15: PD1216: PD13\n17: PD14\n18: PD15\n19: PF020: PF1\n21: PF2\n22: PF3\n23: PF424: PF5\n25: PF6\n26: PF7\n27: PA028: PA1\n29: PA2\n30: PA3\n31: PA4USART0 Request\nTo Send hardware\nflow control output.\nUS0_RX0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0USART0 Asynchro-\nnous Receive.\nUSART0 Synchro-\nnous mode Master\nInput / Slave Out-\nput (MISO).\nUS0_TX0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7USART0 Asynchro-\nnous Transmit. Al-\nso used as receive\ninput in half duplex\ncommunication.\nUSART0 Synchro-\nnous mode Master\nOutput / Slave In-\nput (MOSI).\nUS1_CLK0: PA2\n1: PA3\n2: PA4\n3: PA54: PB11\n5: PB12\n6: PB13\n7: PB148: PB15\n9: PC6\n10: PC7\n11: PC812: PC9\n13: PC10\n14: PC1116: PD10\n17: PD11\n18: PD12\n19: PD1320: PD14\n21: PD15\n22: PF0\n23: PF124: PF2\n25: PF3\n26: PF4\n27: PF528: PF6\n29: PF7\n30: PA0\n31: PA1USART1 clock in-\nput / output.\nUS1_CS0: PA3\n1: PA4\n2: PA5\n3: PB114: PB12\n5: PB13\n6: PB14\n7: PB158: PC6\n9: PC7\n10: PC8\n11: PC912: PC10\n13: PC11\n15: PD1016: PD11\n17: PD12\n18: PD13\n19: PD1420: PD15\n21: PF0\n22: PF1\n23: PF224: PF3\n25: PF4\n26: PF5\n27: PF628: PF7\n29: PA0\n30: PA1\n31: PA2USART1 chip se-\nlect input / output.\nUS1_CTS0: PA4\n1: PA5\n2: PB11\n3: PB124: PB13\n5: PB14\n6: PB15\n7: PC68: PC7\n9: PC8\n10: PC9\n11: PC1012: PC11\n14: PD10\n15: PD1116: PD12\n17: PD13\n18: PD14\n19: PD1520: PF0\n21: PF1\n22: PF2\n23: PF324: PF4\n25: PF5\n26: PF6\n27: PF728: PA0\n29: PA1\n30: PA2\n31: PA3USART1 Clear To\nSend hardware\nflow control input.\nUS1_RTS0: PA5\n1: PB11\n2: PB12\n3: PB134: PB14\n5: PB15\n6: PC6\n7: PC78: PC8\n9: PC9\n10: PC10\n11: PC1113: PD10\n14: PD11\n15: PD1216: PD13\n17: PD14\n18: PD15\n19: PF020: PF1\n21: PF2\n22: PF3\n23: PF424: PF5\n25: PF6\n26: PF7\n27: PA028: PA1\n29: PA2\n30: PA3\n31: PA4USART1 Request\nTo Send hardware\nflow control output.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  77\nAlternate LOCATION\nFunctionality 0 - 3 4 - 7 8 - 11 12 - 15 16 - 19 20 - 23 24 - 27 28 - 31 Description\nUS1_RX0: PA1\n1: PA2\n2: PA3\n3: PA44: PA5\n5: PB11\n6: PB12\n7: PB138: PB14\n9: PB15\n10: PC6\n11: PC712: PC8\n13: PC9\n14: PC10\n15: PC1117: PD10\n18: PD11\n19: PD1220: PD13\n21: PD14\n22: PD15\n23: PF024: PF1\n25: PF2\n26: PF3\n27: PF428: PF5\n29: PF6\n30: PF7\n31: PA0USART1 Asynchro-\nnous Receive.\nUSART1 Synchro-\nnous mode Master\nInput / Slave Out-\nput (MISO).\nUS1_TX0: PA0\n1: PA1\n2: PA2\n3: PA34: PA4\n5: PA5\n6: PB11\n7: PB128: PB13\n9: PB14\n10: PB15\n11: PC612: PC7\n13: PC8\n14: PC9\n15: PC1016: PC11\n18: PD10\n19: PD1120: PD12\n21: PD13\n22: PD14\n23: PD1524: PF0\n25: PF1\n26: PF2\n27: PF328: PF4\n29: PF5\n30: PF6\n31: PF7USART1 Asynchro-\nnous Transmit. Al-\nso used as receive\ninput in half duplex\ncommunication.\nUSART1 Synchro-\nnous mode Master\nOutput / Slave In-\nput (MOSI).EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  78\n6.4  Analog Port (APORT)\nThe Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs,\nand DACs. The APORT consists of wires, switches, and control needed to configurably implement the routes. Please see the device\nReference Manual for a complete description.\n  PC6   BUSAX   PC8 \n  PC10 \n  PF0 \n  PF2 \n  PF4 \n  PF6 \n  BUSBY \n  PC7   BUSAY   PC9 \n  PC11 \n  PF1 \n  PF3 \n  PF5 \n  PF7 \n  BUSBX \n  PD10   BUSCX   PD12 \n  PD14 \n  PA0 \n  PA2 \n  PA4 \n  PB12 \n  PB14 \n  BUSDY \n  PD11   BUSCY   PD13 \n  PD15 \n  PA1 \n  PA3 \n  PA5 \n  PB11 \n  PB13 \n  PB15 \n  BUSDX \n  ACMP0   1X   1Y   2X   2Y   3X   3Y   4X   4Y \n  ACMP1   1X   1Y   2X   2Y   3X   3Y   4X   4Y \n  ADC0   1X   1Y   2X   2Y   3X   3Y   4X   4Y \n  IDAC0   1X   1Y \nFigure 6.3.  EFR32MG1 APORTEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  79\nTable 6.6.   APORT Client Map\nAnalog Module Analog Module Channel Shared Bus Pin\nACMP0 APORT1XCH6 BUSAX PC6\nAPORT1XCH8 PC8\nAPORT1XCH10 PC10\nAPORT1XCH16 PF0\nAPORT1XCH18 PF2\nAPORT1XCH20 PF4\nAPORT1XCH22 PF6\nACMP0 APORT1YCH7 BUSAY PC7\nAPORT1YCH9 PC9\nAPORT1YCH11 PC11\nAPORT1YCH17 PF1\nAPORT1YCH19 PF3\nAPORT1YCH21 PF5\nAPORT1YCH23 PF7\nACMP0 APORT2XCH7 BUSBX PC7\nAPORT2XCH9 PC9\nAPORT2XCH11 PC11\nAPORT2XCH17 PF1\nAPORT2XCH19 PF3\nAPORT2XCH21 PF5\nAPORT2XCH23 PF7\nACMP0 APORT2YCH6 BUSBY PC6\nAPORT2YCH8 PC8\nAPORT2YCH10 PC10\nAPORT2YCH16 PF0\nAPORT2YCH18 PF2\nAPORT2YCH20 PF4\nAPORT2YCH22 PF6EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  80\nAnalog Module Analog Module Channel Shared Bus Pin\nACMP0 APORT3XCH2 BUSCX PD10\nAPORT3XCH4 PD12\nAPORT3XCH6 PD14\nAPORT3XCH8 PA0\nAPORT3XCH10 PA2\nAPORT3XCH12 PA4\nAPORT3XCH28 PB12\nAPORT3XCH30 PB14\nACMP0 APORT3YCH3 BUSCY PD11\nAPORT3YCH5 PD13\nAPORT3YCH7 PD15\nAPORT3YCH9 PA1\nAPORT3YCH11 PA3\nAPORT3YCH13 PA5\nAPORT3YCH27 PB11\nAPORT3YCH29 PB13\nAPORT3YCH31 PB15\nACMP0 APORT4XCH3 BUSDX PD11\nAPORT4XCH5 PD13\nAPORT4XCH7 PD15\nAPORT4XCH9 PA1\nAPORT4XCH11 PA3\nAPORT4XCH13 PA5\nAPORT4XCH27 PB11\nAPORT4XCH29 PB13\nAPORT4XCH31 PB15\nACMP0 APORT4YCH2 BUSDY PD10\nAPORT4YCH4 PD12\nAPORT4YCH6 PD14\nAPORT4YCH8 PA0\nAPORT4YCH10 PA2\nAPORT4YCH12 PA4\nAPORT4YCH28 PB12\nAPORT4YCH30 PB14EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  81\nAnalog Module Analog Module Channel Shared Bus Pin\nACMP1 APORT1XCH6 BUSAX PC6\nAPORT1XCH8 PC8\nAPORT1XCH10 PC10\nAPORT1XCH16 PF0\nAPORT1XCH18 PF2\nAPORT1XCH20 PF4\nAPORT1XCH22 PF6\nACMP1 APORT1YCH7 BUSAY PC7\nAPORT1YCH9 PC9\nAPORT1YCH11 PC11\nAPORT1YCH17 PF1\nAPORT1YCH19 PF3\nAPORT1YCH21 PF5\nAPORT1YCH23 PF7\nACMP1 APORT2XCH7 BUSBX PC7\nAPORT2XCH9 PC9\nAPORT2XCH11 PC11\nAPORT2XCH17 PF1\nAPORT2XCH19 PF3\nAPORT2XCH21 PF5\nAPORT2XCH23 PF7\nACMP1 APORT2YCH6 BUSBY PC6\nAPORT2YCH8 PC8\nAPORT2YCH10 PC10\nAPORT2YCH16 PF0\nAPORT2YCH18 PF2\nAPORT2YCH20 PF4\nAPORT2YCH22 PF6\nACMP1 APORT3XCH2 BUSCX PD10\nAPORT3XCH4 PD12\nAPORT3XCH6 PD14\nAPORT3XCH8 PA0\nAPORT3XCH10 PA2\nAPORT3XCH12 PA4\nAPORT3XCH28 PB12\nAPORT3XCH30 PB14EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  82\nAnalog Module Analog Module Channel Shared Bus Pin\nACMP1 APORT3YCH3 BUSCY PD11\nAPORT3YCH5 PD13\nAPORT3YCH7 PD15\nAPORT3YCH9 PA1\nAPORT3YCH11 PA3\nAPORT3YCH13 PA5\nAPORT3YCH27 PB11\nAPORT3YCH29 PB13\nAPORT3YCH31 PB15\nACMP1 APORT4XCH3 BUSDX PD11\nAPORT4XCH5 PD13\nAPORT4XCH7 PD15\nAPORT4XCH9 PA1\nAPORT4XCH11 PA3\nAPORT4XCH13 PA5\nAPORT4XCH27 PB11\nAPORT4XCH29 PB13\nAPORT4XCH31 PB15\nACMP1 APORT4YCH2 BUSDY PD10\nAPORT4YCH4 PD12\nAPORT4YCH6 PD14\nAPORT4YCH8 PA0\nAPORT4YCH10 PA2\nAPORT4YCH12 PA4\nAPORT4YCH28 PB12\nAPORT4YCH30 PB14\nADC0 APORT1XCH6 BUSAX PC6\nAPORT1XCH8 PC8\nAPORT1XCH10 PC10\nAPORT1XCH16 PF0\nAPORT1XCH18 PF2\nAPORT1XCH20 PF4\nAPORT1XCH22 PF6EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  83\nAnalog Module Analog Module Channel Shared Bus Pin\nADC0 APORT1YCH7 BUSAY PC7\nAPORT1YCH9 PC9\nAPORT1YCH11 PC11\nAPORT1YCH17 PF1\nAPORT1YCH19 PF3\nAPORT1YCH21 PF5\nAPORT1YCH23 PF7\nADC0 APORT2XCH7 BUSBX PC7\nAPORT2XCH9 PC9\nAPORT2XCH11 PC11\nAPORT2XCH17 PF1\nAPORT2XCH19 PF3\nAPORT2XCH21 PF5\nAPORT2XCH23 PF7\nADC0 APORT2YCH6 BUSBY PC6\nAPORT2YCH8 PC8\nAPORT2YCH10 PC10\nAPORT2YCH16 PF0\nAPORT2YCH18 PF2\nAPORT2YCH20 PF4\nAPORT2YCH22 PF6\nADC0 APORT3XCH2 BUSCX PD10\nAPORT3XCH4 PD12\nAPORT3XCH6 PD14\nAPORT3XCH8 PA0\nAPORT3XCH10 PA2\nAPORT3XCH12 PA4\nAPORT3XCH28 PB12\nAPORT3XCH30 PB14EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  84\nAnalog Module Analog Module Channel Shared Bus Pin\nADC0 APORT3YCH3 BUSCY PD11\nAPORT3YCH5 PD13\nAPORT3YCH7 PD15\nAPORT3YCH9 PA1\nAPORT3YCH11 PA3\nAPORT3YCH13 PA5\nAPORT3YCH27 PB11\nAPORT3YCH29 PB13\nAPORT3YCH31 PB15\nADC0 APORT4XCH3 BUSDX PD11\nAPORT4XCH5 PD13\nAPORT4XCH7 PD15\nAPORT4XCH9 PA1\nAPORT4XCH11 PA3\nAPORT4XCH13 PA5\nAPORT4XCH27 PB11\nAPORT4XCH29 PB13\nAPORT4XCH31 PB15\nADC0 APORT4YCH2 BUSDY PD10\nAPORT4YCH4 PD12\nAPORT4YCH6 PD14\nAPORT4YCH8 PA0\nAPORT4YCH10 PA2\nAPORT4YCH12 PA4\nAPORT4YCH28 PB12\nAPORT4YCH30 PB14\nIDAC0 APORT1XCH2 BUSCX PD10\nAPORT1XCH4 PD12\nAPORT1XCH6 PD14\nAPORT1XCH8 PA0\nAPORT1XCH10 PA2\nAPORT1XCH12 PA4\nAPORT1XCH28 PB12\nAPORT1XCH30 PB14EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  85\nAnalog Module Analog Module Channel Shared Bus Pin\nIDAC0 APORT1YCH3 BUSCY PD11\nAPORT1YCH5 PD13\nAPORT1YCH7 PD15\nAPORT1YCH9 PA1\nAPORT1YCH11 PA3\nAPORT1YCH13 PA5\nAPORT1YCH27 PB11\nAPORT1YCH29 PB13\nAPORT1YCH31 PB15EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nPin Definitions\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  86\n7.  QFN48 Package Specifications\n7.1  QFN48 Package Dimensions\n \nFigure 7.1.   QFN48 Package DrawingEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN48 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  87\nTable 7.1.   QFN48 Package Dimensions\nDimension Min Typ Max\nA 0.80 0.85 0.90\nA1 0.00 0.02 0.05\nA3 0.20 REF\nb 0.18 0.25 0.30\nD 6.90 7.00 7.10\nE 6.90 7.00 7.10\nD2 4.60 4.70 4.80\nE2 4.60 4.70 4.80\ne 0.50 BSC\nL 0.30 0.40 0.50\nK 0.20 — —\nR 0.09 — 0.14\naaa 0.15\nbbb 0.10\nccc 0.10\nddd 0.05\neee 0.08\nfff 0.10\nNote:\n1. All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.\n4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN48 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  88\n7.2  QFN48 PCB Land Pattern\n \nFigure 7.2.   QFN48 PCB Land Pattern DrawingEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN48 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  89\nTable 7.2.   QFN48 PCB Land Pattern Dimensions\nDimension Typ\nS1 6.01\nS 6.01\nL1 4.70\nW1 4.70\ne 0.50\nW 0.26\nL 0.86\nNote:\n1. All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. This Land Pattern Design is based on the IPC-7351 guidelines.\n3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm\nminimum, all the way around the pad.\n4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.\n5. The stencil thickness should be 0.125 mm (5 mils).\n6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.\n7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.\n8. A No-Clean, Type-3 solder paste is recommended.\n9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN48 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  90\n7.3  QFN48 Package Marking\nEFR32\nPPPPPPPPP\nYYWWTTTTTT #\nFigure 7.3.  QFN48 Package Marking\nThe package marking consists of:\n• PPPPPPPPP – The part number designation.\n1. Family Code (B | M | F)\n2. G (Gecko)\n3. Generation (1)\n4. Feature Code (3 | 2 | 1)\n5. TRX Code (3 = TXRX | 2= RX | 1 = TX)\n6. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)\n7. Flash (G = 256K | F = 128K | E = 64K | D = 32K)\n8. Temperature Grade (G = -40 to 85 | I = -40 to 125)\n• YY – The last 2 digits of the assembly year.\n• WW – The 2-digit workweek when the device was assembled.\n• TTTTTT – A trace or manufacturing code. The first letter is the device revision.\n• # – Bootloader revision number.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN48 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  91\n8.  QFN32 Package Specifications\n8.1  QFN32 Package Dimensions\n \nFigure 8.1.   QFN32 Package DrawingEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN32 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  92\nTable 8.1.   QFN32 Package Dimensions\nDimension Min Typ Max\nA 0.80 0.85 0.90\nA1 0.00 0.02 0.05\nA3 0.20 REF\nb 0.18 0.25 0.30\nD/E 4.90 5.00 5.10\nD2/E2 3.40 3.50 3.60\nE 0.50 BSC\nL 0.30 0.40 0.50\nK 0.20 — —\nR 0.09 — 0.14\naaa 0.15\nbbb 0.10\nccc 0.10\nddd 0.05\neee 0.08\nfff 0.10\nNote:\n1. All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.\n4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN32 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  93\n8.2  QFN32 PCB Land Pattern\n \nFigure 8.2.   QFN32 PCB Land Pattern DrawingEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN32 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  94\nTable 8.2.   QFN32 PCB Land Pattern Dimensions\nDimension Typ\nS1 4.01\nS 4.01\nL1 3.50\nW1 3.50\ne 0.50\nW 0.26\nL 0.86\nNote:\n1. All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. This Land Pattern Design is based on the IPC-7351 guidelines.\n3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm\nminimum, all the way around the pad.\n4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.\n5. The stencil thickness should be 0.125 mm (5 mils).\n6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.\n7. A 3x3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.\n8. A No-Clean, Type-3 solder paste is recommended.\n9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.\n EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN32 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  95\n8.3  QFN32 Package Marking\nEFR32\nPPPPPPPPP\nYYWWTTTTTT\nFigure 8.3.  QFN32 Package Marking\nThe package marking consists of:\n• PPPPPPPPP – The part number designation.\n1. Family Code (B | M | F)\n2. G (Gecko)\n3. Generation (1)\n4. Feature Code (3 | 2 | 1)\n5. TRX Code (3 = TXRX | 2= RX | 1 = TX)\n6. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)\n7. Flash (G = 256K | F = 128K | E = 64K | D = 32K)\n8. Temperature Grade (G = -40 to 85 | I = -40 to 125)\n• YY – The last 2 digits of the assembly year.\n• WW – The 2-digit workweek when the device was assembled.\n• TTTTTT – A trace or manufacturing code. The first letter is the device revision.EFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nQFN32 Package Specifications\nsilabs.com  | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  96\n9. Revision History\n9.1  Revision 0.9\n2016-01-12\n•Updated electr ical specifications with latest characterization data.\n• Added thermal characteristics table.\n• Updated OPN decoder figure to include extended family options.\n9.2  Revision 0.8\n2015-12-01\n• Engineering samples note added to ordering information table.\n• Updated electrcal specifications with latest available data.\n9.3  Revision 0.75\n2015-11-3\n• Consolidated individual device datasheets into single-family document.\n• Re-formatted ordering information table and OPN decoder.\n• Updated block diagrams for front page and system overview.\n• Removed extraneous sections from DC-DC and wake-on-radio from system overview.\n• Updated table formatting for electrical specifications to tech pubs standards.\n• Updated electrcal specifications with latest available data.\n• Added I2C and USART SPI timing tables.\n• Moved DC-DC graph to typical performance curves.\n• Updated APORT tables and APORT references to correct nomenclature.\n9.4  Revision 0.7\n2015-08-31\nOutcome of comprehensive review cycle of EFR32BG Datasheets. Major changes span the following sections\n• Section 2: Ordering Information\n• Section 3.3.4: Receiver Architecture\n• Section 3.3.5: Transmitter Architecture\n• Section 4: Electrical Characteristics\n• Section 4.3.1: General Operating Conditions\n• Section 4.4: DC-DC Converter\n• Section 4.5: Current Consumption\n• Section 4.9.1: RF Transmitter Characteristics for 2.4 GHz Band\n• Section 4.9.2: RF Receiver General Characteristics for 2.4 GHz Band\n• Section 4.9.3: RF Transmitter Characteristics for Bluetooth Smart in 2.4 GHz Band\n• Section 4.9.4: RF Receiver Characteristics for Bluetooth Smart in 2.4 GHz Band\n• Section 4.11.1: LFXO\n• Section 4.11.2: HFXO\n• Section 4.12: GPIO\n• Section 4.13: VMON\n• Section 4.14: ADC\n• Section 4.15: IDAC\n• Section 4.16: Analog Comparator\n• Section 5: Application Circuits\n• Section 6.5: QFNxx Package\n• Section 6.7: QFNxx Package MarkingEFR32MG1 Mighty Gecko ZigBee® & Thread SoCFamily Data Sheet\nRevision History\nsilabs.com | Smart. Connected. Energy-friendly. Preliminary Rev. 0.9  |  97\nTable of Contents\n1.  Feature List ................................ 1\n2.  Ordering Information ............................ 2\n3.  System Overview .............................. 4\n3.1  Introduction ............................... 4\n3.2  Radio ................................. 4\n3.2.1  Antenna Interface ............................ 4\n3.2.2  Fractional-N Frequency Synthesizer ...................... 5\n3.2.3  Receiver Architecture ........................... 5\n3.2.4  Transmitter Architecture .......................... 5\n3.2.5  Wake on Radio ............................. 5\n3.2.6  RFSENSE .............................. 5\n3.2.7  Flexible Frame Handling .......................... 6\n3.2.8  Packet and State Trace .......................... 6\n3.2.9  Data Buffering ............................. 6\n3.2.10  Radio Controller (RAC) .......................... 6\n3.2.11  Random Number Generator ........................ 6\n3.3  Power ................................ 7\n3.3.1  Energy Management Unit (EMU) ....................... 7\n3.3.2  DC-DC Converter ............................ 7\n3.4  General Purpose Input/Output (GPIO) ...................... 7\n3.5  Clocking ................................ 7\n3.5.1  Clock Management Unit (CMU) ....................... 7\n3.5.2  Internal and External Oscillators ....................... 7\n3.6  Counters/Timers and PWM ......................... 8\n3.6.1  Timer/Counter (TIMER) .......................... 8\n3.6.2  Real Time Counter and Calendar (RTCC) .................... 8\n3.6.3  Low Energy Timer (LETIMER) ........................ 8\n3.6.4  Ultra Low Power Wake-up Timer (CRYOTIMER) ................. 8\n3.6.5  Pulse Counter (PCNT) .......................... 8\n3.6.6  Watchdog Timer (WDOG) ......................... 8\n3.7  Communications and Other Digital Peripherals ................... 8\n3.7.1  Universal Synchronous/Asynchronous Receiver/Transmitter (USART) .......... 8\n3.7.2  Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) .......... 9\n3.7.3  Inter-Integrated Circuit Interface (I2C)..................... 9\n3.7.4  Peripheral Reflex System (PRS) ....................... 9\n3.8  Security Features ............................. 9\n3.8.1  GPCRC (General Purpose Cyclic Redundancy Check) ............... 9\n3.8.2  Crypto Accelerator (CRYPTO) ........................ 9\n3.9  Analog ................................ 9\n3.9.1  Analog Port (APORT) .......................... 9\n3.9.2  Analog Comparator (ACMP) ........................ 9\n3.9.3  Analog to Digital Converter (ADC) ...................... 10\n3.9.4  Digital to Analog Current Converter (IDAC) ................... 10\nTable of Contents 98\n3.10  Reset Management Unit (RMU) ....................... 10\n3.11  Core and Memory ............................ 10\n3.11.1  Processor Core ............................ 10\n3.11.2  Memory System Controller (MSC) ...................... 10\n3.11.3  Linked Direct Memory Access Controller (LDMA) ................. 10\n3.12  Memory Map .............................. 11\n3.13  Configuration Summary .......................... 12\n4.  Electrical Specifications .......................... 13\n4.1  Electrical Characteristics .......................... 13\n4.1.1  Absolute Maximum Ratings ........................ 14\n4.1.2  Operating Conditions ........................... 15\n4.1.2.1  General Operating Conditions ....................... 15\n4.1.3  Thermal Characteristics .......................... 16\n4.1.4  DC-DC Converter ............................ 17\n4.1.5  Current Consumption ........................... 19\n4.1.5.1  Current Consumption 1.85 V without DC-DC Converter .............. 19\n4.1.5.2  Current Consumption 3.3 V without DC-DC Converter ............... 20\n4.1.5.3  Current Consumption 3.3 V using DC-DC Converter ............... 21\n4.1.5.4  Current Consumption Using Radio ..................... 22\n4.1.6  Wake up times ............................. 22\n4.1.7  Brown Out Detector ........................... 23\n4.1.8  Frequency Synthesizer Characteristics ..................... 23\n4.1.9  2.4 GHz RF Transceiver Characteristics .................... 24\n4.1.9.1  RF Transmitter General Characteristics for the 2.4 GHz Band ............ 24\n4.1.9.2  RF Receiver General Characteristics for the 2.4 GHz Band ............. 25\n4.1.9.3  RF Transmitter Characteristics for Bluetooth Smart in the 2.4 GHz Band ......... 26\n4.1.9.4  RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band .......... 27\n4.1.9.5  RF Transmitter Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band ...... 29\n4.1.9.6  RF Receiver Characteristics for 802.15.4 O-QPSK DSSS in the 2.4 GHz Band ....... 30\n4.1.10  Modem Features ............................ 31\n4.1.11  Oscillators .............................. 32\n4.1.11.1  LFXO ............................... 32\n4.1.11.2  HFXO ............................... 33\n4.1.11.3  LFRCO .............................. 33\n4.1.11.4  HFRCO and AUXHFRCO ........................ 34\n4.1.11.5  ULFRCO .............................. 35\n4.1.12  Flash Memory Characteristics ....................... 35\n4.1.13  GPIO ................................ 36\n4.1.14  VMON ............................... 37\n4.1.15  ADC ................................ 38\n4.1.16  IDAC ................................ 40\n4.1.17  Analog Comparator (ACMP) ........................ 42\n4.1.18  I2C ................................ 44\n4.1.19  USART SPI ............................. 46\n4.2  Typical Performance Curves ......................... 48\n5.  Typical Connection Diagrams ........................ 49\n5.1  Power ................................ 49\nTable of Contents 99\n5.2  RF Matching Networks ........................... 50\n5.3  Other Connections ............................ 50\n6.  Pin Definitions .............................. 51\n6.1  EFR32MG1 QFN48 2.4 GHz Definition ..................... 51\n6.1.1  EFR32MG1 QFN48 2.4 GHz GPIO Overview .................. 63\n6.2  EFR32MG1 QFN32 2.4 GHz Definition ..................... 64\n6.2.1  EFR32MG1 QFN32 2.4 GHz GPIO Overview .................. 71\n6.3  Alternate Functionality Pinout ........................ 72\n6.4  Analog Port (APORT) ........................... 79\n7.  QFN48 Package Specifications ........................ 87\n7.1  QFN48 Package Dimensions ......................... 87\n7.2  QFN48 PCB Land Pattern .......................... 89\n7.3  QFN48 Package Marking .......................... 91\n8.  QFN32 Package Specifications ........................ 92\n8.1  QFN32 Package Dimensions ......................... 92\n8.2  QFN32 PCB Land Pattern .......................... 94\n8.3  QFN32 Package Marking .......................... 96\n9.  Revision History ............................. 97\n9.1  Revision 0.9 .............................. 97\n9.2  Revision 0.8 .............................. 97\n9.3  Revision 0.75 .............................. 97\n9.4  Revision 0.7 .............................. 97\nTable of Contents .............................. 98\nTable of Contents 100\nDisclaimer\nSilicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers \nusing or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific \ndevice, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories \nreserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy \nor completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply \nor express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific \nwritten consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected \nto result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no \ncircumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.\nTrademark Information\nSilicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, Bluegiga, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combina-\ntions thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, \nSiPHY®, Telegesis, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or \nregistered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. \nhttp://www.silabs.comSilicon Laboratories Inc.\n400 West Cesar Chavez\nAustin, TX 78701\nUSASimplicity Studio\nOne-click access to MCU and wireless tools, documentation, \nsoftware, source code libraries & \nmore. Available for Windows, \nMac and Linux!\nIoT Portfolio\nwww.silabs.com/IoT SW/HW\nwww.silabs.com/simplicityQuality\nwww.silabs.com/qualitySupport and Community\ncommunity.silabs.com\n'}]
!==============================================================================!
### EFR32MG1B232F256GM32-C0 Summary

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating voltage: 1.85 V to 3.8 V
  - Integrated DC-DC converter output: down to 1.8 V
- **Current Ratings**: 
  - RX current: 8.7 mA (1 Mbps GFSK), 9.8 mA (250 kbps O-QPSK DSSS)
  - TX current: 8.8 mA (0 dBm output power)
  - Deep Sleep current: 1.4 μA (full RAM retention)
  - Stop current: 1.1 μA (state/RAM retention)
- **Power Consumption**: 
  - 63 μA/MHz in Active Mode (EM0)
- **Operating Temperature Range**: 
  - -40 °C to 85 °C
- **Package Type**: 
  - QFN32 (5x5 mm)
- **Special Features**: 
  - Integrated 2.4 GHz balun and power amplifier (up to 19.5 dBm transmit power)
  - Autonomous hardware crypto accelerator and random number generator
  - 12-channel Peripheral Reflex System for autonomous peripheral interaction
  - Integrated DC-DC converter with RF noise mitigation
- **Moisture Sensitive Level (MSL)**: 
  - MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The EFR32MG1B232F256GM32-C0 is a low-power, highly integrated System-on-Chip (SoC) designed for wireless applications, specifically targeting ZigBee and Thread protocols. It features a 32-bit ARM Cortex-M4 core operating at a maximum frequency of 40 MHz, providing efficient processing capabilities for Internet of Things (IoT) devices. The device integrates a radio transceiver, memory, and various peripherals, making it suitable for a wide range of applications.

#### Typical Applications:
- **Connected Home**: Smart home devices that require reliable wireless communication.
- **Lighting Control**: Wireless control systems for smart lighting solutions.
- **Health and Wellness**: Wearable devices and health monitoring systems that require low power consumption.
- **Metering**: Smart metering solutions for utilities that utilize wireless communication for data transmission.
- **Home and Building Automation**: Systems that automate various functions in residential and commercial buildings, enhancing energy efficiency and user convenience.

This SoC is particularly well-suited for battery-operated applications due to its energy-efficient design and low power consumption in various operational modes.