[2025-09-17 04:05:22] START suite=qualcomm_srv trace=srv90_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579080 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4996644 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4996644 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4996645 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13236026 heartbeat IPC: 1.214 cumulative IPC: 1.214 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21428710 heartbeat IPC: 1.221 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29609670 heartbeat IPC: 1.222 cumulative IPC: 1.219 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37764166 heartbeat IPC: 1.226 cumulative IPC: 1.221 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45919625 heartbeat IPC: 1.226 cumulative IPC: 1.222 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 54089092 heartbeat IPC: 1.224 cumulative IPC: 1.222 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62300295 heartbeat IPC: 1.218 cumulative IPC: 1.222 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 70553228 heartbeat IPC: 1.212 cumulative IPC: 1.22 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 78800829 heartbeat IPC: 1.212 cumulative IPC: 1.219 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 82070689 cumulative IPC: 1.218 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 82070689 cumulative IPC: 1.218 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.218 instructions: 100000004 cycles: 82070689
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 31.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0855
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.05
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4057


====Backend Stall Breakdown====
ROB_STALL: 16838
LQ_STALL: 0
SQ_STALL: 52128


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.3382237

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 16838

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5044

cpu0->cpu0_STLB TOTAL        ACCESS:    2122985 HIT:    2122313 MISS:        672 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122985 HIT:    2122313 MISS:        672 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 112.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9471321 HIT:    8770568 MISS:     700753 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7742692 HIT:    7097558 MISS:     645134 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     583149 HIT:     537917 MISS:      45232 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144259 HIT:    1134588 MISS:       9671 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1221 HIT:        505 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15861199 HIT:    7732789 MISS:    8128410 MSHR_MERGE:    2012731
cpu0->cpu0_L1I LOAD         ACCESS:   15861199 HIT:    7732789 MISS:    8128410 MSHR_MERGE:    2012731
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30556078 HIT:   26677443 MISS:    3878635 MSHR_MERGE:    1667249
cpu0->cpu0_L1D LOAD         ACCESS:   16686291 HIT:   14564143 MISS:    2122148 MSHR_MERGE:     495137
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13868431 HIT:   12113187 MISS:    1755244 MSHR_MERGE:    1172090
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1356 HIT:        113 MISS:       1243 MSHR_MERGE:         22
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12995724 HIT:   10705762 MISS:    2289962 MSHR_MERGE:    1157709
cpu0->cpu0_ITLB LOAD         ACCESS:   12995724 HIT:   10705762 MISS:    2289962 MSHR_MERGE:    1157709
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29061102 HIT:   27733753 MISS:    1327349 MSHR_MERGE:     336618
cpu0->cpu0_DTLB LOAD         ACCESS:   29061102 HIT:   27733753 MISS:    1327349 MSHR_MERGE:     336618
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     808634 HIT:     799400 MISS:       9234 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     645134 HIT:     636122 MISS:       9012 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45232 HIT:      45222 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117552 HIT:     117550 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        716 HIT:        506 MISS:        210 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       9217
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6839

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545916       514412        82685          644
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           49           54           12
  STLB miss resolved @ L2C                0           48          308          222           22
  STLB miss resolved @ LLC                0           22          231          307           35
  STLB miss resolved @ MEM                0            0           73          107          103

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199310        45089      1543741       124635            9
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            0
  STLB miss resolved @ L2C                0            1            3            3            0
  STLB miss resolved @ LLC                0            6           16           26            0
  STLB miss resolved @ MEM                0            0            8           20            6
[2025-09-17 04:17:43] END   suite=qualcomm_srv trace=srv90_ap (rc=0)
