0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sim_1/new/adder_tb.v,1521194657,verilog,,,,adder_tb,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sim_1/new/adder_tf.v,1521193677,verilog,,,,adder_tf,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/four_tb.v,1521193681,verilog,,,,four_tb,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/full_adder.v,1520591454,verilog,,C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/full_adder_4.v,,full_adder,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/full_adder_4.v,1521194484,verilog,,C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/half_adder.v,,full_adder_4,,,,,,,,
C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/half_adder.v,1520591454,verilog,,C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sim_1/new/adder_tb.v,,half_adder,,,,,,,,
