// Seed: 889122547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  assign module_1.id_1 = 0;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  parameter [-1 : 1] id_8 = 1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd86
) (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 _id_5,
    output wor id_6
);
  tri1 [id_5 : id_5] id_8 = id_5 ? id_1 : -1;
  bufif0 primCall (id_0, id_1, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
