<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1529599872">
  <File Type="ROUTE-PWR" Name="top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="PWROPT-DCP" Name="top_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="BG-DRC" Name="top.drc"/>
  <File Type="OPT-HWDEF" Name="top.hwdef"/>
  <File Type="OPT-DCP" Name="top_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="top_placed.dcp"/>
  <File Type="PLACE-IO" Name="top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="top_physopt.dcp"/>
  <File Type="BG-BIT" Name="top.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="top_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="top.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="top.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="top.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="top.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="top.nky"/>
  <File Type="BITSTR-BMM" Name="top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="top.mmi"/>
  <File Type="BITSTR-LTX" Name="top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="top.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/nexys_microblaze_minimal_no_mig/nexys_microblaze_minimal_no_mig.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1526918209"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Attr Name="ImportTime" Val="1529599296"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/nexys_microblaze_with_mig_with_tft/nexys_microblaze_with_mig_with_tft.srcs/sources_1/new/top.v"/>
        <Attr Name="ImportTime" Val="1528717462"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/nexys_microblaze_with_mig_with_tft/nexys_microblaze_with_mig_with_tft.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1527233396"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/nexys_microblaze_with_mig_with_tft/nexys_microblaze_with_mig_with_tft.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj"/>
        <Attr Name="ImportTime" Val="1528724754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/MATLAB/coe file.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Documents/MATLAB/coe file.coe"/>
        <Attr Name="ImportTime" Val="1528805446"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/FPGA_based_DSP/microblaze_3_4/microblaze_3_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_b.prj"/>
        <Attr Name="ImportTime" Val="1528724754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="design_1_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/MATLAB/coe file2.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Documents/MATLAB/coe file2.coe"/>
        <Attr Name="ImportTime" Val="1529502825"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/MATLAB/coe file3.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Documents/MATLAB/coe file3.coe"/>
        <Attr Name="ImportTime" Val="1529595275"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/HUST_study/硬件课设/digilent-xdc-master/Nexys-4-DDR-Master.xdc"/>
        <Attr Name="ImportTime" Val="1521733490"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fir_compiler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_sqrt_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_intc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_2_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_hamming_window_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_true_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_datamover_mod_mm2s_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dtmv_fft_cmd_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_stream_average_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_mod_read_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_datamover_mod_s2mm_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_mod_write_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dtmv_mod_s2mm_cmd_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlslice_real_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fft_config_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xfft_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_fft_write_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconcat_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_always_true_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_fix2float_real_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dtmv_mod_mm2s_cmd_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fft_all_0_imag_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_datamover_fft_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_stream_avg_start_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fir_compiler_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_sum_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlslice_imag_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_square_imag_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_float2fix_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_floating_point_fix2float_imag_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_fft_read_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_hamming_ap_start_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_1_0"/>
</GenRun>
