EINVAL,VAR_0
ENOMEM,VAR_1
IORESOURCE_MEM,VAR_2
IS_ERR,FUNC_0
PTR_ERR,FUNC_1
SPI_RX_DUAL,VAR_3
SPI_RX_QUAD,VAR_4
SPI_TX_DUAL,VAR_5
SPI_TX_QUAD,VAR_6
STM32_QSPI_MAX_MMAP_SZ,VAR_7
STM32_QSPI_MAX_NORCHIP,VAR_8
clk_get_rate,FUNC_2
clk_prepare_enable,FUNC_3
dev_err,FUNC_4
dev_name,FUNC_5
devm_clk_get,FUNC_6
devm_ioremap_resource,FUNC_7
devm_request_irq,FUNC_8
devm_reset_control_get_exclusive,FUNC_9
devm_spi_register_master,FUNC_10
init_completion,FUNC_11
mutex_init,FUNC_12
platform_get_irq,FUNC_13
platform_get_resource_byname,FUNC_14
platform_set_drvdata,FUNC_15
reset_control_assert,FUNC_16
reset_control_deassert,FUNC_17
resource_size,FUNC_18
spi_alloc_master,FUNC_19
spi_controller_get_devdata,FUNC_20
stm32_qspi_dma_setup,FUNC_21
stm32_qspi_irq,VAR_9
stm32_qspi_mem_ops,VAR_10
stm32_qspi_release,FUNC_22
stm32_qspi_setup,VAR_11
udelay,FUNC_23
stm32_qspi_probe,FUNC_24
pdev,VAR_12
dev,VAR_13
ctrl,VAR_14
rstc,VAR_15
qspi,VAR_16
res,VAR_17
ret,VAR_18
irq,VAR_19
