#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 29 21:33:18 2022
# Process ID: 5084
# Current directory: C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.runs/synth_1
# Command line: vivado.exe -log SerialControl_Basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SerialControl_Basys3.tcl
# Log file: C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.runs/synth_1/SerialControl_Basys3.vds
# Journal file: C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SerialControl_Basys3.tcl -notrace
Command: synth_design -top SerialControl_Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1108.312 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SerialControl_Basys3' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl_Basys3.vhd:20]
INFO: [Synth 8-3491] module 'SerialControl' declared at 'C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:15' bound to instance 'SYSTEM_WORKINGS' of component 'SerialControl' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl_Basys3.vhd:30]
INFO: [Synth 8-638] synthesizing module 'SerialControl' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:24]
INFO: [Synth 8-3491] module 'UartRx' declared at 'C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/UartUx.vhd:31' bound to instance 'INPUT_RECEIVER' of component 'UartRx' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:77]
INFO: [Synth 8-638] synthesizing module 'UartRx' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/UartUx.vhd:46]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UartRx' (1#1) [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/UartUx.vhd:46]
WARNING: [Synth 8-614] signal 'currentState' is read in the process but is not in the sensitivity list [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:98]
WARNING: [Synth 8-614] signal 'ledMode' is read in the process but is not in the sensitivity list [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:98]
INFO: [Synth 8-3491] module 'SevenSegmentDriver' declared at 'C:/Users/c3myb/OneDrive/Documents/SEVENSEGMENT/SevenSegmentDriver.vhd:22' bound to instance 'DISPLAY_DRIVER' of component 'SevenSegmentDriver' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:273]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDriver' [C:/Users/c3myb/OneDrive/Documents/SEVENSEGMENT/SevenSegmentDriver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDriver' (2#1) [C:/Users/c3myb/OneDrive/Documents/SEVENSEGMENT/SevenSegmentDriver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SerialControl' (3#1) [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'SerialControl_Basys3' (4#1) [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl_Basys3.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.547 ; gain = 43.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.547 ; gain = 43.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.547 ; gain = 43.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1151.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/c3myb/OneDrive/Documents/Basys 3 Master File/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/c3myb/OneDrive/Documents/Basys 3 Master File/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/c3myb/OneDrive/Documents/Basys 3 Master File/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SerialControl_Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SerialControl_Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1264.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1264.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartRx'
WARNING: [Synth 8-327] inferring latch for variable 'ledOffEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'digitTwoEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'digitOneEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'ledOnEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'digitThreeEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'digitFourEn_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'ledMode_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.srcs/sources_1/new/SerialControl.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1264.762 ; gain = 156.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.848 ; gain = 159.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1269.930 ; gain = 161.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |    10|
|5     |LUT3   |     6|
|6     |LUT4   |    35|
|7     |LUT5   |    26|
|8     |LUT6   |    33|
|9     |FDCE   |    74|
|10    |FDPE   |     5|
|11    |FDRE   |     2|
|12    |LD     |    10|
|13    |IBUF   |     3|
|14    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1274.742 ; gain = 53.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1274.742 ; gain = 166.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1286.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1289.746 ; gain = 181.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/c3myb/OneDrive/Documents/VHDL/Final Project/Final Project.runs/synth_1/SerialControl_Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SerialControl_Basys3_utilization_synth.rpt -pb SerialControl_Basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 21:33:46 2022...
