============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/FPGA_ANLU/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     star
   Run Date =   Fri Nov 22 19:45:28 2019

   Run on =     DESKTOP-0V3OOB3
============================================================
RUN-1002 : start command "open_project eglm35.al"
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db eglm35_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
ARC-1002 : Mark IO location M10 as dedicated.
RUN-1003 : finish command "import_db eglm35_pr.db" in  6.478585s wall, 5.531250s user + 1.281250s system = 6.812500s CPU (105.2%)

RUN-1004 : used memory is 387 MB, reserved memory is 368 MB, peak memory is 387 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: port 'clk' is already defined in Top.v(14)
HDL-8007 ERROR: port 'rst_n' is already defined in Top.v(15)
HDL-8007 ERROR: port 'led' is already defined in Top.v(17)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(60)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: port 'led' is not defined in Top.v(12)
HDL-8007 ERROR: port 'key_v' is not defined in Top.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(217)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: port 'clk' is already defined in Top.v(14)
HDL-8007 ERROR: port 'rst_n' is already defined in Top.v(15)
HDL-8007 ERROR: port 'led' is already defined in Top.v(17)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(60)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: port 'led' is not defined in Top.v(12)
HDL-8007 ERROR: port 'key_v' is not defined in Top.v(16)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(217)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: port 'led' is already defined in Top.v(15)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(58)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(215)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(95)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(57)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(95)
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(95)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(57)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(95)
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(95)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(57)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(95)
HDL-8007 ERROR: non-net port 'key_v' cannot be of mode input in Top.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(214)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(95)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(57)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(95)
HDL-8007 ERROR: non-net port 'key_v' cannot be of mode input in Top.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(214)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file key.v
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(9)
HDL-8007 ERROR: cannot index into non-array type wire for 'key' in key.v(12)
HDL-8007 ERROR: 'key_vlaue' is not declared in key.v(31)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(41)
HDL-8007 ERROR: procedural assignment to a non-register 'led' is not permitted in key.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in key.v(43)
HDL-1007 : Verilog file 'key.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(161)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.869041s wall, 1.406250s user + 0.203125s system = 1.609375s CPU (86.1%)

RUN-1004 : used memory is 238 MB, reserved memory is 255 MB, peak memory is 403 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9477/822 useful/useless nets, 5425/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 1495 better
SYN-1014 : Optimize round 2
SYN-1032 : 8717/334 useful/useless nets, 4841/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1898 better
SYN-1014 : Optimize round 3
SYN-1032 : 5369/1698 useful/useless nets, 3085/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5359/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5349/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5339/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5329/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5319/9 useful/useless nets, 3060/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5309/9 useful/useless nets, 3055/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5299/9 useful/useless nets, 3050/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.419932s wall, 6.375000s user + 0.859375s system = 7.234375s CPU (112.7%)

RUN-1004 : used memory is 314 MB, reserved memory is 333 MB, peak memory is 403 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Gate Statistics
#Basic gates         2508
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                107
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                280
  #LATCH                0
#MACRO_ADD            208
#MACRO_EQ              11
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2228   |280    |223    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.968369s wall, 1.640625s user + 0.625000s system = 2.265625s CPU (115.1%)

RUN-1004 : used memory is 359 MB, reserved memory is 374 MB, peak memory is 403 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5349/14 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5349/0 useful/useless nets, 3068/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5448/12 useful/useless nets, 3185/12 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-1032 : 5431/0 useful/useless nets, 3168/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 209 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10307/94 useful/useless nets, 8044/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2945 (2.98), #lev = 18 (6.82)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.69 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2669 instances into 2999 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10631/0 useful/useless nets, 8368/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2662 adder to BLE ...
SYN-4008 : Packed 2662 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3027 LUT to BLE ...
SYN-4008 : Packed 3027 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2763 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3027/5054 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7021  |7021  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.799456s wall, 9.265625s user + 1.078125s system = 10.343750s CPU (95.8%)

RUN-1004 : used memory is 395 MB, reserved memory is 397 MB, peak memory is 403 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.751651s wall, 4.062500s user + 0.609375s system = 4.671875s CPU (98.3%)

RUN-1004 : used memory is 489 MB, reserved memory is 490 MB, peak memory is 489 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i19/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i19/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24027, tedge num: 41072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.297717s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (94.5%)

RUN-1004 : used memory is 525 MB, reserved memory is 526 MB, peak memory is 525 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 680 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.344009s wall, 3.046875s user + 0.296875s system = 3.343750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.18977e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51586e+06, overlap = 9.75
PHY-3002 : Step(2): len = 1.12182e+06, overlap = 45
PHY-3002 : Step(3): len = 925821, overlap = 80.5
PHY-3002 : Step(4): len = 787523, overlap = 108.5
PHY-3002 : Step(5): len = 658367, overlap = 143
PHY-3002 : Step(6): len = 550137, overlap = 165.25
PHY-3002 : Step(7): len = 485164, overlap = 184.5
PHY-3002 : Step(8): len = 439819, overlap = 193.5
PHY-3002 : Step(9): len = 379834, overlap = 208.5
PHY-3002 : Step(10): len = 343548, overlap = 213
PHY-3002 : Step(11): len = 312005, overlap = 217.25
PHY-3002 : Step(12): len = 279068, overlap = 222
PHY-3002 : Step(13): len = 254057, overlap = 230.5
PHY-3002 : Step(14): len = 231937, overlap = 235.25
PHY-3002 : Step(15): len = 215690, overlap = 239
PHY-3002 : Step(16): len = 197677, overlap = 239
PHY-3002 : Step(17): len = 186582, overlap = 246
PHY-3002 : Step(18): len = 177616, overlap = 252.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29636e-06
PHY-3002 : Step(19): len = 170880, overlap = 249
PHY-3002 : Step(20): len = 169637, overlap = 244.75
PHY-3002 : Step(21): len = 168930, overlap = 225.25
PHY-3002 : Step(22): len = 167923, overlap = 193
PHY-3002 : Step(23): len = 168015, overlap = 187
PHY-3002 : Step(24): len = 166373, overlap = 175
PHY-3002 : Step(25): len = 169507, overlap = 170.5
PHY-3002 : Step(26): len = 163982, overlap = 163.25
PHY-3002 : Step(27): len = 162768, overlap = 153.5
PHY-3002 : Step(28): len = 160726, overlap = 141.25
PHY-3002 : Step(29): len = 162066, overlap = 136.75
PHY-3002 : Step(30): len = 155909, overlap = 135.5
PHY-3002 : Step(31): len = 155440, overlap = 135.25
PHY-3002 : Step(32): len = 154200, overlap = 134
PHY-3002 : Step(33): len = 153916, overlap = 134.25
PHY-3002 : Step(34): len = 152510, overlap = 134.75
PHY-3002 : Step(35): len = 151743, overlap = 133.25
PHY-3002 : Step(36): len = 151559, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.59271e-06
PHY-3002 : Step(37): len = 151514, overlap = 133.25
PHY-3002 : Step(38): len = 151688, overlap = 133
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033932s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (184.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 250736, over cnt = 1056(3%), over = 2824, worst = 14
PHY-1002 : len = 267128, over cnt = 928(2%), over = 2085, worst = 9
PHY-1002 : len = 367024, over cnt = 528(1%), over = 976, worst = 7
PHY-1002 : len = 438008, over cnt = 67(0%), over = 84, worst = 4
PHY-1002 : len = 435784, over cnt = 31(0%), over = 38, worst = 2
PHY-1002 : len = 435752, over cnt = 30(0%), over = 34, worst = 2
PHY-1002 : len = 435904, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  3.412497s wall, 3.578125s user + 0.546875s system = 4.125000s CPU (120.9%)

PHY-3001 : End congestion estimation;  3.928361s wall, 3.984375s user + 0.687500s system = 4.671875s CPU (118.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.898647s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (116.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.72618e-07
PHY-3002 : Step(39): len = 153680, overlap = 177
PHY-3002 : Step(40): len = 152984, overlap = 178.5
PHY-3002 : Step(41): len = 151219, overlap = 182
PHY-3002 : Step(42): len = 150248, overlap = 182.25
PHY-3002 : Step(43): len = 146953, overlap = 184
PHY-3002 : Step(44): len = 143167, overlap = 181
PHY-3002 : Step(45): len = 138873, overlap = 174.25
PHY-3002 : Step(46): len = 134021, overlap = 174.75
PHY-3002 : Step(47): len = 131191, overlap = 176.25
PHY-3002 : Step(48): len = 128188, overlap = 176.5
PHY-3002 : Step(49): len = 125591, overlap = 178.5
PHY-3002 : Step(50): len = 122587, overlap = 182.25
PHY-3002 : Step(51): len = 120733, overlap = 185
PHY-3002 : Step(52): len = 118819, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14524e-06
PHY-3002 : Step(53): len = 118049, overlap = 186.75
PHY-3002 : Step(54): len = 117980, overlap = 186.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29047e-06
PHY-3002 : Step(55): len = 117909, overlap = 187.25
PHY-3002 : Step(56): len = 118119, overlap = 186.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 200424, over cnt = 1038(2%), over = 2910, worst = 16
PHY-1002 : len = 216096, over cnt = 882(2%), over = 2234, worst = 14
PHY-1002 : len = 342152, over cnt = 410(1%), over = 728, worst = 8
PHY-1002 : len = 406408, over cnt = 68(0%), over = 83, worst = 3
PHY-1002 : len = 406552, over cnt = 47(0%), over = 56, worst = 2
PHY-1002 : len = 405616, over cnt = 46(0%), over = 54, worst = 3
PHY-1002 : len = 405384, over cnt = 45(0%), over = 53, worst = 3
PHY-1001 : End global iterations;  2.124187s wall, 2.281250s user + 0.328125s system = 2.609375s CPU (122.8%)

PHY-3001 : End congestion estimation;  2.485804s wall, 2.625000s user + 0.406250s system = 3.031250s CPU (121.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.868228s wall, 0.906250s user + 0.109375s system = 1.015625s CPU (117.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35959e-06
PHY-3002 : Step(57): len = 117963, overlap = 224.25
PHY-3002 : Step(58): len = 119151, overlap = 222
PHY-3002 : Step(59): len = 121641, overlap = 217.25
PHY-3002 : Step(60): len = 122045, overlap = 213.5
PHY-3002 : Step(61): len = 122976, overlap = 214.75
PHY-3002 : Step(62): len = 124325, overlap = 215.25
PHY-3002 : Step(63): len = 125154, overlap = 217
PHY-3002 : Step(64): len = 125665, overlap = 219
PHY-3002 : Step(65): len = 126311, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07192e-05
PHY-3002 : Step(66): len = 127349, overlap = 210.5
PHY-3002 : Step(67): len = 127948, overlap = 209.75
PHY-3002 : Step(68): len = 132318, overlap = 200.25
PHY-3002 : Step(69): len = 134980, overlap = 190.5
PHY-3002 : Step(70): len = 136178, overlap = 189
PHY-3002 : Step(71): len = 137881, overlap = 188.75
PHY-3002 : Step(72): len = 140025, overlap = 187.75
PHY-3002 : Step(73): len = 140125, overlap = 190
PHY-3002 : Step(74): len = 140991, overlap = 183
PHY-3002 : Step(75): len = 141852, overlap = 179
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14384e-05
PHY-3002 : Step(76): len = 143730, overlap = 174
PHY-3002 : Step(77): len = 146228, overlap = 169.75
PHY-3002 : Step(78): len = 153964, overlap = 156.5
PHY-3002 : Step(79): len = 158117, overlap = 152
PHY-3002 : Step(80): len = 162280, overlap = 150.5
PHY-3002 : Step(81): len = 163615, overlap = 144.75
PHY-3002 : Step(82): len = 165446, overlap = 140.25
PHY-3002 : Step(83): len = 165619, overlap = 141.75
PHY-3002 : Step(84): len = 165756, overlap = 145.5
PHY-3002 : Step(85): len = 166222, overlap = 144.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.28767e-05
PHY-3002 : Step(86): len = 171390, overlap = 136.5
PHY-3002 : Step(87): len = 175781, overlap = 126.5
PHY-3002 : Step(88): len = 183307, overlap = 109.25
PHY-3002 : Step(89): len = 188757, overlap = 103.5
PHY-3002 : Step(90): len = 189891, overlap = 107.25
PHY-3002 : Step(91): len = 191083, overlap = 111.75
PHY-3002 : Step(92): len = 191228, overlap = 109
PHY-3002 : Step(93): len = 192307, overlap = 103.75
PHY-3002 : Step(94): len = 193266, overlap = 100.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.57534e-05
PHY-3002 : Step(95): len = 200584, overlap = 90.25
PHY-3002 : Step(96): len = 208246, overlap = 82.25
PHY-3002 : Step(97): len = 215833, overlap = 76.25
PHY-3002 : Step(98): len = 216177, overlap = 78.5
PHY-3002 : Step(99): len = 217677, overlap = 83
PHY-3002 : Step(100): len = 219144, overlap = 80.25
PHY-3002 : Step(101): len = 221503, overlap = 74.5
PHY-3002 : Step(102): len = 223745, overlap = 74.5
PHY-3002 : Step(103): len = 224195, overlap = 72.75
PHY-3002 : Step(104): len = 224867, overlap = 76.75
PHY-3002 : Step(105): len = 227252, overlap = 74.5
PHY-3002 : Step(106): len = 230973, overlap = 72.75
PHY-3002 : Step(107): len = 234487, overlap = 73.25
PHY-3002 : Step(108): len = 236895, overlap = 74
PHY-3002 : Step(109): len = 238749, overlap = 72.75
PHY-3002 : Step(110): len = 239896, overlap = 69.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000171507
PHY-3002 : Step(111): len = 249953, overlap = 58
PHY-3002 : Step(112): len = 256392, overlap = 58.5
PHY-3002 : Step(113): len = 261025, overlap = 60.75
PHY-3002 : Step(114): len = 265487, overlap = 58
PHY-3002 : Step(115): len = 267640, overlap = 56.5
PHY-3002 : Step(116): len = 268963, overlap = 57.5
PHY-3002 : Step(117): len = 269476, overlap = 62
PHY-3002 : Step(118): len = 270692, overlap = 61
PHY-3002 : Step(119): len = 272978, overlap = 57.5
PHY-3002 : Step(120): len = 273274, overlap = 54
PHY-3002 : Step(121): len = 273198, overlap = 51.75
PHY-3002 : Step(122): len = 272336, overlap = 52.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000342918
PHY-3002 : Step(123): len = 282107, overlap = 49.25
PHY-3002 : Step(124): len = 287685, overlap = 45
PHY-3002 : Step(125): len = 295801, overlap = 40
PHY-3002 : Step(126): len = 299993, overlap = 38.75
PHY-3002 : Step(127): len = 301972, overlap = 36
PHY-3002 : Step(128): len = 301861, overlap = 36
PHY-3002 : Step(129): len = 302189, overlap = 36.25
PHY-3002 : Step(130): len = 301482, overlap = 38
PHY-3002 : Step(131): len = 300732, overlap = 38
PHY-3002 : Step(132): len = 301282, overlap = 38.25
PHY-3002 : Step(133): len = 304127, overlap = 34.75
PHY-3002 : Step(134): len = 305731, overlap = 33.25
PHY-3002 : Step(135): len = 306394, overlap = 33
PHY-3002 : Step(136): len = 306255, overlap = 32.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000665445
PHY-3002 : Step(137): len = 314999, overlap = 29
PHY-3002 : Step(138): len = 319357, overlap = 27
PHY-3002 : Step(139): len = 325428, overlap = 22.5
PHY-3002 : Step(140): len = 326953, overlap = 23.25
PHY-3002 : Step(141): len = 327070, overlap = 23.75
PHY-3002 : Step(142): len = 329117, overlap = 23.25
PHY-3002 : Step(143): len = 331264, overlap = 22.25
PHY-3002 : Step(144): len = 331057, overlap = 20.75
PHY-3002 : Step(145): len = 330130, overlap = 21.25
PHY-3002 : Step(146): len = 330025, overlap = 20.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00125393
PHY-3002 : Step(147): len = 337163, overlap = 18
PHY-3002 : Step(148): len = 338985, overlap = 17.5
PHY-3002 : Step(149): len = 342688, overlap = 17.75
PHY-3002 : Step(150): len = 345799, overlap = 19.5
PHY-3002 : Step(151): len = 345094, overlap = 19.5
PHY-3002 : Step(152): len = 344443, overlap = 19.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00240681
PHY-3002 : Step(153): len = 351263, overlap = 19.25
PHY-3002 : Step(154): len = 352275, overlap = 20.25
PHY-3002 : Step(155): len = 354878, overlap = 20.25
PHY-3002 : Step(156): len = 358213, overlap = 20.25
PHY-3002 : Step(157): len = 360145, overlap = 20.25
PHY-3002 : Step(158): len = 360711, overlap = 20.75
PHY-3002 : Step(159): len = 361357, overlap = 19.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00456958
PHY-3002 : Step(160): len = 364345, overlap = 20.5
PHY-3002 : Step(161): len = 365915, overlap = 20.75
PHY-3002 : Step(162): len = 367997, overlap = 20.75
PHY-3002 : Step(163): len = 369924, overlap = 21
PHY-3002 : Step(164): len = 370611, overlap = 20
PHY-3002 : Step(165): len = 371184, overlap = 19.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00797607
PHY-3002 : Step(166): len = 372800, overlap = 18.75
PHY-3002 : Step(167): len = 373940, overlap = 18.75
PHY-3002 : Step(168): len = 375110, overlap = 19
PHY-3002 : Step(169): len = 375947, overlap = 18.75
PHY-3002 : Step(170): len = 377039, overlap = 19.75
PHY-3002 : Step(171): len = 377824, overlap = 20
PHY-3002 : Step(172): len = 378751, overlap = 18
PHY-3002 : Step(173): len = 379305, overlap = 18.5
PHY-3002 : Step(174): len = 380369, overlap = 18
PHY-3002 : Step(175): len = 380888, overlap = 17.5
PHY-3002 : Step(176): len = 381594, overlap = 17.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0134535
PHY-3002 : Step(177): len = 382550, overlap = 16.5
PHY-3002 : Step(178): len = 383323, overlap = 16.5
PHY-3002 : Step(179): len = 383959, overlap = 17
PHY-3002 : Step(180): len = 384646, overlap = 17
PHY-3002 : Step(181): len = 385185, overlap = 17
PHY-3002 : Step(182): len = 385820, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.704296s wall, 3.703125s user + 2.906250s system = 6.609375s CPU (178.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 589064, over cnt = 119(0%), over = 150, worst = 3
PHY-1002 : len = 589752, over cnt = 68(0%), over = 82, worst = 3
PHY-1002 : len = 589448, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 589592, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 589576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.377841s wall, 0.562500s user + 0.125000s system = 0.687500s CPU (182.0%)

PHY-3001 : End congestion estimation;  0.811201s wall, 0.984375s user + 0.187500s system = 1.171875s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.982292s wall, 1.015625s user + 0.140625s system = 1.156250s CPU (117.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000721626
PHY-3002 : Step(183): len = 364684, overlap = 3.75
PHY-3002 : Step(184): len = 363331, overlap = 5
PHY-3002 : Step(185): len = 357269, overlap = 7
PHY-3002 : Step(186): len = 355323, overlap = 8
PHY-3002 : Step(187): len = 353853, overlap = 9
PHY-3002 : Step(188): len = 353212, overlap = 9
PHY-3002 : Step(189): len = 352806, overlap = 9.5
PHY-3002 : Step(190): len = 352723, overlap = 8.75
PHY-3002 : Step(191): len = 352851, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089116s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.2%)

PHY-3001 : Legalized: Len = 354728, Over = 0
PHY-3001 : Final: Len = 354728, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.412821s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (185.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3515 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3537 instances, 3511 slices, 209 macros(1997 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 23347, tnet num: 7345, tinst num: 3537, tnode num: 24027, tedge num: 41072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.007462s wall, 2.015625s user + 0.281250s system = 2.296875s CPU (114.4%)

RUN-1004 : used memory is 581 MB, reserved memory is 586 MB, peak memory is 609 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 680 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.648179s wall, 2.656250s user + 0.375000s system = 3.031250s CPU (114.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 354728
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.785041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(192): len = 354728, overlap = 0
PHY-3002 : Step(193): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012674s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (246.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.381452s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (159.8%)

PHY-3001 : End congestion estimation;  0.796657s wall, 0.953125s user + 0.156250s system = 1.109375s CPU (139.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.980001s wall, 0.984375s user + 0.171875s system = 1.156250s CPU (118.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(194): len = 354728, overlap = 0
PHY-3002 : Step(195): len = 354728, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.349901s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (169.7%)

PHY-3001 : End congestion estimation;  0.784240s wall, 0.937500s user + 0.187500s system = 1.125000s CPU (143.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.964820s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (111.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(196): len = 354728, overlap = 0
PHY-3002 : Step(197): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023409s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.785041
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.336863s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (153.1%)

PHY-3001 : End congestion estimation;  0.711196s wall, 0.796875s user + 0.140625s system = 0.937500s CPU (131.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.960342s wall, 0.968750s user + 0.093750s system = 1.062500s CPU (110.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(198): len = 354728, overlap = 0
PHY-3002 : Step(199): len = 354728, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020628s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (227.2%)

PHY-3001 : Legalized: Len = 354728, Over = 0
PHY-3001 : Final: Len = 354728, Over = 0
RUN-1003 : finish command "place -eco" in  8.832018s wall, 9.531250s user + 1.562500s system = 11.093750s CPU (125.6%)

RUN-1004 : used memory is 632 MB, reserved memory is 639 MB, peak memory is 632 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  57.594413s wall, 92.125000s user + 18.859375s system = 110.984375s CPU (192.7%)

RUN-1004 : used memory is 593 MB, reserved memory is 608 MB, peak memory is 632 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4028 to 3089
PHY-1001 : Pin misalignment score is improved from 3089 to 3053
PHY-1001 : Pin misalignment score is improved from 3053 to 3052
PHY-1001 : Pin misalignment score is improved from 3052 to 3052
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3539 instances
RUN-1001 : 1756 mslices, 1755 lslices, 18 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7347 nets
RUN-1001 : 4124 nets have 2 pins
RUN-1001 : 3078 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 531968, over cnt = 125(0%), over = 158, worst = 3
PHY-1002 : len = 532696, over cnt = 75(0%), over = 87, worst = 3
PHY-1002 : len = 532960, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 533072, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 533224, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 533240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.365814s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (136.7%)

PHY-1001 : End global routing;  1.003123s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (134.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.054432s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (229.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 772336, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 32.124774s wall, 57.828125s user + 5.984375s system = 63.812500s CPU (198.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 771800, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.134798s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (208.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 771792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 771792
PHY-1001 : End DR Iter 2; 0.103097s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (197.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  48.647095s wall, 78.062500s user + 9.609375s system = 87.671875s CPU (180.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.942910s wall, 117.812500s user + 16.281250s system = 134.093750s CPU (152.5%)

RUN-1004 : used memory is 698 MB, reserved memory is 706 MB, peak memory is 974 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 7021   out of  19600   35.82%
#reg                  266   out of  19600    1.36%
#le                  7021
  #lut only          6755   out of   7021   96.21%
  #reg only             0   out of   7021    0.00%
  #lut&reg            266   out of   7021    3.79%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.194332s wall, 3.593750s user + 1.093750s system = 4.687500s CPU (111.8%)

RUN-1004 : used memory is 694 MB, reserved memory is 703 MB, peak memory is 974 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3539
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7347, pip num: 54599
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2948 valid insts, and 191365 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.911164s wall, 68.031250s user + 3.125000s system = 71.156250s CPU (357.4%)

RUN-1004 : used memory is 722 MB, reserved memory is 727 MB, peak memory is 974 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.762618s wall, 3.593750s user + 0.593750s system = 4.187500s CPU (111.3%)

RUN-1004 : used memory is 832 MB, reserved memory is 836 MB, peak memory is 974 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.618790s wall, 0.500000s user + 1.109375s system = 1.609375s CPU (21.1%)

RUN-1004 : used memory is 861 MB, reserved memory is 866 MB, peak memory is 974 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.316286s wall, 4.421875s user + 1.968750s system = 6.390625s CPU (51.9%)

RUN-1004 : used memory is 751 MB, reserved memory is 756 MB, peak memory is 974 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.782570s wall, 3.656250s user + 0.546875s system = 4.203125s CPU (111.1%)

RUN-1004 : used memory is 831 MB, reserved memory is 834 MB, peak memory is 974 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.653794s wall, 0.625000s user + 1.250000s system = 1.875000s CPU (24.5%)

RUN-1004 : used memory is 861 MB, reserved memory is 865 MB, peak memory is 974 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.268345s wall, 4.578125s user + 2.046875s system = 6.625000s CPU (54.0%)

RUN-1004 : used memory is 747 MB, reserved memory is 746 MB, peak memory is 974 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S20BG256_Lm35Prjv0.0.1/prj/eglm35/eglm35.bit" in  3.814653s wall, 3.718750s user + 0.546875s system = 4.265625s CPU (111.8%)

RUN-1004 : used memory is 834 MB, reserved memory is 836 MB, peak memory is 974 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.704148s wall, 0.671875s user + 1.468750s system = 2.140625s CPU (27.8%)

RUN-1004 : used memory is 862 MB, reserved memory is 865 MB, peak memory is 974 MB
RUN-1003 : finish command "download -bit ..\..\..\..\design\EG4S20BG256_Lm35Prjv0.0.1\prj\eglm35\eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.340498s wall, 4.718750s user + 2.187500s system = 6.906250s CPU (56.0%)

RUN-1004 : used memory is 767 MB, reserved memory is 765 MB, peak memory is 974 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\..\..\design\EG4S30BG256_HCSR04Prjv0.0.1\prj\EG_HCSR04\simulation\EG_HCSR04.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S30BG256_HCSR04Prjv0.0.1/prj/EG_HCSR04/simulation/EG_HCSR04.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../../../design/EG4S30BG256_HCSR04Prjv0.0.1/prj/EG_HCSR04/simulation/EG_HCSR04.bit" in  3.659347s wall, 3.625000s user + 0.625000s system = 4.250000s CPU (116.1%)

RUN-1004 : used memory is 853 MB, reserved memory is 834 MB, peak memory is 974 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.588517s wall, 0.500000s user + 1.203125s system = 1.703125s CPU (22.4%)

RUN-1004 : used memory is 881 MB, reserved memory is 864 MB, peak memory is 974 MB
RUN-1003 : finish command "download -bit ..\..\..\..\design\EG4S30BG256_HCSR04Prjv0.0.1\prj\EG_HCSR04\simulation\EG_HCSR04.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.089331s wall, 4.468750s user + 1.968750s system = 6.437500s CPU (53.2%)

RUN-1004 : used memory is 785 MB, reserved memory is 763 MB, peak memory is 974 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(184)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.208983s wall, 1.203125s user + 0.218750s system = 1.421875s CPU (117.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 604 MB, peak memory is 974 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "de_code_seg_dp"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model de_code_seg_dp
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8234/575 useful/useless nets, 4716/1 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1046 better
SYN-1014 : Optimize round 2
SYN-1032 : 7528/263 useful/useless nets, 4182/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4601/1509 useful/useless nets, 2643/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4459/83 useful/useless nets, 2564/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4316/82 useful/useless nets, 2484/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4183/73 useful/useless nets, 2412/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4117/19 useful/useless nets, 2375/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4111/5 useful/useless nets, 2372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4105/5 useful/useless nets, 2369/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4099/5 useful/useless nets, 2366/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  5.852727s wall, 6.000000s user + 0.921875s system = 6.921875s CPU (118.3%)

RUN-1004 : used memory is 630 MB, reserved memory is 616 MB, peak memory is 974 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Gate Statistics
#Basic gates         1943
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 77
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD            152
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            252

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1723   |220    |165    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.835940s wall, 1.625000s user + 0.531250s system = 2.156250s CPU (117.4%)

RUN-1004 : used memory is 636 MB, reserved memory is 626 MB, peak memory is 974 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4153/13 useful/useless nets, 2386/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4153/0 useful/useless nets, 2386/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4264/0 useful/useless nets, 2515/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4247/0 useful/useless nets, 2498/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 153 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8042/68 useful/useless nets, 6293/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.34 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2106 instances into 2462 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8392/0 useful/useless nets, 6643/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2490 LUT to BLE ...
SYN-4008 : Packed 2490 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2274 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2490/4060 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 5578   out of  19600   28.46%
#reg                  218   out of  19600    1.11%
#le                  5578
  #lut only          5360   out of   5578   96.09%
  #reg only             0   out of   5578    0.00%
  #lut&reg            218   out of   5578    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5578  |5578  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.208537s wall, 8.296875s user + 1.500000s system = 9.796875s CPU (119.3%)

RUN-1004 : used memory is 651 MB, reserved memory is 641 MB, peak memory is 974 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.594323s wall, 3.109375s user + 1.093750s system = 4.203125s CPU (116.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 673 MB, peak memory is 974 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i19/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i19/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2815 instances
RUN-1001 : 1395 mslices, 1395 lslices, 18 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5840 nets
RUN-1001 : 3153 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2813 instances, 2790 slices, 153 macros(1544 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 18721, tnet num: 5838, tinst num: 2813, tnode num: 19281, tedge num: 32871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.428845s wall, 1.453125s user + 0.218750s system = 1.671875s CPU (117.0%)

RUN-1004 : used memory is 708 MB, reserved memory is 689 MB, peak memory is 974 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.929531s wall, 1.984375s user + 0.296875s system = 2.281250s CPU (118.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.73739e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(200): len = 1.19805e+06, overlap = 4.5
PHY-3002 : Step(201): len = 881794, overlap = 17.5
PHY-3002 : Step(202): len = 707375, overlap = 35.75
PHY-3002 : Step(203): len = 578869, overlap = 65
PHY-3002 : Step(204): len = 493872, overlap = 93.5
PHY-3002 : Step(205): len = 393914, overlap = 120.5
PHY-3002 : Step(206): len = 317749, overlap = 147
PHY-3002 : Step(207): len = 274772, overlap = 160
PHY-3002 : Step(208): len = 242492, overlap = 169
PHY-3002 : Step(209): len = 216590, overlap = 169.5
PHY-3002 : Step(210): len = 201111, overlap = 174.5
PHY-3002 : Step(211): len = 176256, overlap = 182.25
PHY-3002 : Step(212): len = 161109, overlap = 191
PHY-3002 : Step(213): len = 153609, overlap = 193.5
PHY-3002 : Step(214): len = 143069, overlap = 199
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.57174e-06
PHY-3002 : Step(215): len = 138487, overlap = 198.5
PHY-3002 : Step(216): len = 137810, overlap = 190.25
PHY-3002 : Step(217): len = 136696, overlap = 176.5
PHY-3002 : Step(218): len = 129982, overlap = 167.75
PHY-3002 : Step(219): len = 128178, overlap = 164.25
PHY-3002 : Step(220): len = 127466, overlap = 152
PHY-3002 : Step(221): len = 126916, overlap = 149
PHY-3002 : Step(222): len = 123529, overlap = 136.25
PHY-3002 : Step(223): len = 121694, overlap = 131.75
PHY-3002 : Step(224): len = 120441, overlap = 121.25
PHY-3002 : Step(225): len = 118841, overlap = 105.5
PHY-3002 : Step(226): len = 117030, overlap = 106.5
PHY-3002 : Step(227): len = 116111, overlap = 93.5
PHY-3002 : Step(228): len = 114665, overlap = 95.5
PHY-3002 : Step(229): len = 114670, overlap = 101.75
PHY-3002 : Step(230): len = 113211, overlap = 97
PHY-3002 : Step(231): len = 111969, overlap = 97
PHY-3002 : Step(232): len = 110778, overlap = 96.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.14348e-06
PHY-3002 : Step(233): len = 110470, overlap = 96
PHY-3002 : Step(234): len = 110509, overlap = 96
PHY-3002 : Step(235): len = 110202, overlap = 97.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015571s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (200.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.01388e-07
PHY-3002 : Step(236): len = 110513, overlap = 138.5
PHY-3002 : Step(237): len = 110234, overlap = 138.75
PHY-3002 : Step(238): len = 108261, overlap = 141
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.02776e-07
PHY-3002 : Step(239): len = 107601, overlap = 140.5
PHY-3002 : Step(240): len = 107334, overlap = 141
PHY-3002 : Step(241): len = 107049, overlap = 141.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60555e-06
PHY-3002 : Step(242): len = 106626, overlap = 142
PHY-3002 : Step(243): len = 106522, overlap = 141.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.2111e-06
PHY-3002 : Step(244): len = 106556, overlap = 143.25
PHY-3002 : Step(245): len = 106630, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.43201e-06
PHY-3002 : Step(246): len = 106802, overlap = 141.25
PHY-3002 : Step(247): len = 107506, overlap = 139.75
PHY-3002 : Step(248): len = 122942, overlap = 89.75
PHY-3002 : Step(249): len = 125163, overlap = 88.75
PHY-3002 : Step(250): len = 122626, overlap = 94.25
PHY-3002 : Step(251): len = 122317, overlap = 93.25
PHY-3002 : Step(252): len = 121653, overlap = 95.5
PHY-3002 : Step(253): len = 121236, overlap = 96.5
PHY-3002 : Step(254): len = 120992, overlap = 93
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.0864e-05
PHY-3002 : Step(255): len = 120493, overlap = 95.25
PHY-3002 : Step(256): len = 120869, overlap = 93.75
PHY-3002 : Step(257): len = 122508, overlap = 87.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.1728e-05
PHY-3002 : Step(258): len = 123726, overlap = 85.25
PHY-3002 : Step(259): len = 133092, overlap = 65
PHY-3002 : Step(260): len = 150638, overlap = 29.25
PHY-3002 : Step(261): len = 147251, overlap = 34.25
PHY-3002 : Step(262): len = 147205, overlap = 36.75
PHY-3002 : Step(263): len = 146552, overlap = 38
PHY-3002 : Step(264): len = 146474, overlap = 40.5
PHY-3002 : Step(265): len = 146169, overlap = 41.5
PHY-3002 : Step(266): len = 146961, overlap = 40
PHY-3002 : Step(267): len = 148071, overlap = 40.25
PHY-3002 : Step(268): len = 147517, overlap = 39.25
PHY-3002 : Step(269): len = 147619, overlap = 41.25
PHY-3002 : Step(270): len = 147965, overlap = 39.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.34561e-05
PHY-3002 : Step(271): len = 151800, overlap = 33.25
PHY-3002 : Step(272): len = 154917, overlap = 33.25
PHY-3002 : Step(273): len = 156980, overlap = 28.5
PHY-3002 : Step(274): len = 160685, overlap = 28.5
PHY-3002 : Step(275): len = 164265, overlap = 28.5
PHY-3002 : Step(276): len = 165051, overlap = 24.5
PHY-3002 : Step(277): len = 166359, overlap = 25.25
PHY-3002 : Step(278): len = 168006, overlap = 23.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.69121e-05
PHY-3002 : Step(279): len = 170801, overlap = 19.5
PHY-3002 : Step(280): len = 176996, overlap = 16.25
PHY-3002 : Step(281): len = 183695, overlap = 11.75
PHY-3002 : Step(282): len = 188644, overlap = 9.75
PHY-3002 : Step(283): len = 190793, overlap = 6
PHY-3002 : Step(284): len = 192428, overlap = 8.75
PHY-3002 : Step(285): len = 191190, overlap = 11.75
PHY-3002 : Step(286): len = 190679, overlap = 12.25
PHY-3002 : Step(287): len = 190402, overlap = 10.75
PHY-3002 : Step(288): len = 189932, overlap = 9.75
PHY-3002 : Step(289): len = 190005, overlap = 9
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000173824
PHY-3002 : Step(290): len = 198978, overlap = 5.5
PHY-3002 : Step(291): len = 206535, overlap = 6
PHY-3002 : Step(292): len = 207976, overlap = 7
PHY-3002 : Step(293): len = 209386, overlap = 7
PHY-3002 : Step(294): len = 210455, overlap = 6.75
PHY-3002 : Step(295): len = 212068, overlap = 7
PHY-3002 : Step(296): len = 214112, overlap = 7.5
PHY-3002 : Step(297): len = 215682, overlap = 7.5
PHY-3002 : Step(298): len = 216572, overlap = 5
PHY-3002 : Step(299): len = 216900, overlap = 4
PHY-3002 : Step(300): len = 216674, overlap = 2.5
PHY-3002 : Step(301): len = 216219, overlap = 1.25
PHY-3002 : Step(302): len = 216218, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108561
PHY-3002 : Step(303): len = 216671, overlap = 51.75
PHY-3002 : Step(304): len = 214282, overlap = 45
PHY-3002 : Step(305): len = 207773, overlap = 43.75
PHY-3002 : Step(306): len = 204249, overlap = 46
PHY-3002 : Step(307): len = 203268, overlap = 47
PHY-3002 : Step(308): len = 203038, overlap = 45.75
PHY-3002 : Step(309): len = 200946, overlap = 45.75
PHY-3002 : Step(310): len = 199005, overlap = 46.5
PHY-3002 : Step(311): len = 197507, overlap = 47.25
PHY-3002 : Step(312): len = 197355, overlap = 45.75
PHY-3002 : Step(313): len = 197380, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000217122
PHY-3002 : Step(314): len = 209157, overlap = 34
PHY-3002 : Step(315): len = 216789, overlap = 36.75
PHY-3002 : Step(316): len = 219694, overlap = 34.25
PHY-3002 : Step(317): len = 218024, overlap = 36.25
PHY-3002 : Step(318): len = 216374, overlap = 36.5
PHY-3002 : Step(319): len = 215914, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000397217
PHY-3002 : Step(320): len = 228014, overlap = 36.5
PHY-3002 : Step(321): len = 231966, overlap = 33.5
PHY-3002 : Step(322): len = 235016, overlap = 30.25
PHY-3002 : Step(323): len = 237201, overlap = 30.5
PHY-3002 : Step(324): len = 237792, overlap = 31
PHY-3002 : Step(325): len = 237280, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000772626
PHY-3002 : Step(326): len = 245050, overlap = 29.25
PHY-3002 : Step(327): len = 248922, overlap = 25
PHY-3002 : Step(328): len = 253175, overlap = 24.25
PHY-3002 : Step(329): len = 257027, overlap = 22.75
PHY-3002 : Step(330): len = 257729, overlap = 17
PHY-3002 : Step(331): len = 257422, overlap = 17.75
PHY-3002 : Step(332): len = 257377, overlap = 18.25
PHY-3002 : Step(333): len = 257575, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00148554
PHY-3002 : Step(334): len = 263881, overlap = 18.75
PHY-3002 : Step(335): len = 266118, overlap = 19.5
PHY-3002 : Step(336): len = 267956, overlap = 21.75
PHY-3002 : Step(337): len = 271224, overlap = 20
PHY-3002 : Step(338): len = 273258, overlap = 21
PHY-3002 : Step(339): len = 275027, overlap = 20.25
PHY-3002 : Step(340): len = 275447, overlap = 18.5
PHY-3002 : Step(341): len = 276321, overlap = 19.5
PHY-3002 : Step(342): len = 277750, overlap = 18.25
PHY-3002 : Step(343): len = 278020, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00291454
PHY-3002 : Step(344): len = 281251, overlap = 19.25
PHY-3002 : Step(345): len = 282930, overlap = 18.5
PHY-3002 : Step(346): len = 285174, overlap = 18.75
PHY-3002 : Step(347): len = 286590, overlap = 17.5
PHY-3002 : Step(348): len = 287779, overlap = 18.5
PHY-3002 : Step(349): len = 288352, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00550888
PHY-3002 : Step(350): len = 290209, overlap = 19
PHY-3002 : Step(351): len = 291465, overlap = 18.75
PHY-3002 : Step(352): len = 292843, overlap = 18.75
PHY-3002 : Step(353): len = 295298, overlap = 19
PHY-3002 : Step(354): len = 296300, overlap = 19.25
PHY-3002 : Step(355): len = 296487, overlap = 19.25
PHY-3002 : Step(356): len = 296820, overlap = 19.75
PHY-3002 : Step(357): len = 297287, overlap = 17.75
PHY-3002 : Step(358): len = 297935, overlap = 19
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00929547
PHY-3002 : Step(359): len = 298920, overlap = 19
PHY-3002 : Step(360): len = 300222, overlap = 19.25
PHY-3002 : Step(361): len = 301454, overlap = 18.75
PHY-3002 : Step(362): len = 302122, overlap = 19.75
PHY-3002 : Step(363): len = 302407, overlap = 19
PHY-3002 : Step(364): len = 302732, overlap = 19
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.015249
PHY-3002 : Step(365): len = 303324, overlap = 19.25
PHY-3002 : Step(366): len = 303916, overlap = 19.25
PHY-3002 : Step(367): len = 304349, overlap = 19.25
PHY-3002 : Step(368): len = 304766, overlap = 19.5
PHY-3002 : Step(369): len = 305104, overlap = 18.75
PHY-3002 : Step(370): len = 305432, overlap = 18.25
PHY-3002 : Step(371): len = 305679, overlap = 18
PHY-3002 : Step(372): len = 306029, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.533096s wall, 3.265625s user + 2.859375s system = 6.125000s CPU (173.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000593149
PHY-3002 : Step(373): len = 288900, overlap = 3.25
PHY-3002 : Step(374): len = 281268, overlap = 5.5
PHY-3002 : Step(375): len = 276791, overlap = 5
PHY-3002 : Step(376): len = 273854, overlap = 6
PHY-3002 : Step(377): len = 272794, overlap = 5.25
PHY-3002 : Step(378): len = 272390, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052465s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (148.9%)

PHY-3001 : Legalized: Len = 275057, Over = 0
PHY-3001 : Final: Len = 275057, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404336, over cnt = 100(0%), over = 124, worst = 2
PHY-1002 : len = 404792, over cnt = 47(0%), over = 53, worst = 2
PHY-1002 : len = 404976, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 405056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 405072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233119s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (194.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2813 instances, 2790 slices, 153 macros(1544 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 18721, tnet num: 5838, tinst num: 2813, tnode num: 19281, tedge num: 32871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.467130s wall, 1.453125s user + 0.234375s system = 1.687500s CPU (115.0%)

RUN-1004 : used memory is 748 MB, reserved memory is 732 MB, peak memory is 974 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.928230s wall, 1.921875s user + 0.296875s system = 2.218750s CPU (115.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 275057
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(379): len = 275057, overlap = 0
PHY-3002 : Step(380): len = 275057, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(381): len = 275057, overlap = 0
PHY-3002 : Step(382): len = 275057, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(383): len = 275057, overlap = 0
PHY-3002 : Step(384): len = 275057, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028389s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(385): len = 275057, overlap = 0
PHY-3002 : Step(386): len = 275057, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023098s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.6%)

PHY-3001 : Legalized: Len = 275057, Over = 0
PHY-3001 : Final: Len = 275057, Over = 0
RUN-1003 : finish command "place -eco" in  2.817932s wall, 3.140625s user + 0.734375s system = 3.875000s CPU (137.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 736 MB, peak memory is 974 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  36.066946s wall, 63.843750s user + 17.328125s system = 81.171875s CPU (225.1%)

RUN-1004 : used memory is 752 MB, reserved memory is 736 MB, peak memory is 974 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3171 to 2404
PHY-1001 : Pin misalignment score is improved from 2404 to 2378
PHY-1001 : Pin misalignment score is improved from 2378 to 2378
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2815 instances
RUN-1001 : 1395 mslices, 1395 lslices, 18 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5840 nets
RUN-1001 : 3153 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404336, over cnt = 100(0%), over = 124, worst = 2
PHY-1002 : len = 404792, over cnt = 47(0%), over = 53, worst = 2
PHY-1002 : len = 404976, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 405056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 405072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.239482s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (163.1%)

PHY-1001 : End global routing;  0.780640s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (134.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022283s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 594000, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 15.369433s wall, 28.625000s user + 2.687500s system = 31.312500s CPU (203.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 593720, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.116609s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (107.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 593640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 593640
PHY-1001 : End DR Iter 2; 0.113239s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (151.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.257883s wall, 34.125000s user + 4.062500s system = 38.187500s CPU (179.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  39.148493s wall, 52.328125s user + 7.046875s system = 59.375000s CPU (151.7%)

RUN-1004 : used memory is 770 MB, reserved memory is 751 MB, peak memory is 1022 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 5578   out of  19600   28.46%
#reg                  218   out of  19600    1.11%
#le                  5578
  #lut only          5360   out of   5578   96.09%
  #reg only             0   out of   5578    0.00%
  #lut&reg            218   out of   5578    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.555459s wall, 3.109375s user + 1.000000s system = 4.109375s CPU (115.6%)

RUN-1004 : used memory is 770 MB, reserved memory is 751 MB, peak memory is 1022 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2815
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5840, pip num: 42971
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2816 valid insts, and 150116 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  16.797855s wall, 58.906250s user + 2.234375s system = 61.140625s CPU (364.0%)

RUN-1004 : used memory is 778 MB, reserved memory is 759 MB, peak memory is 1022 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.751012s wall, 3.718750s user + 0.500000s system = 4.218750s CPU (112.5%)

RUN-1004 : used memory is 859 MB, reserved memory is 840 MB, peak memory is 1022 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.727838s wall, 0.734375s user + 1.265625s system = 2.000000s CPU (25.9%)

RUN-1004 : used memory is 888 MB, reserved memory is 871 MB, peak memory is 1022 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.369689s wall, 4.750000s user + 2.000000s system = 6.750000s CPU (54.6%)

RUN-1004 : used memory is 828 MB, reserved memory is 811 MB, peak memory is 1022 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(86)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(86)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(68)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.208744s wall, 1.234375s user + 0.203125s system = 1.437500s CPU (118.9%)

RUN-1004 : used memory is 721 MB, reserved memory is 718 MB, peak memory is 1022 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8234/575 useful/useless nets, 4716/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1047 better
SYN-1014 : Optimize round 2
SYN-1032 : 7526/265 useful/useless nets, 4180/132 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1722 better
SYN-1014 : Optimize round 3
SYN-1032 : 4599/1509 useful/useless nets, 2641/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4457/83 useful/useless nets, 2562/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4314/82 useful/useless nets, 2482/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4181/73 useful/useless nets, 2410/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4115/19 useful/useless nets, 2373/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4109/5 useful/useless nets, 2370/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4103/5 useful/useless nets, 2367/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4097/5 useful/useless nets, 2364/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.052639s wall, 6.250000s user + 0.890625s system = 7.140625s CPU (118.0%)

RUN-1004 : used memory is 723 MB, reserved memory is 719 MB, peak memory is 1022 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Gate Statistics
#Basic gates         1942
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 77
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                220
  #LATCH                0
#MACRO_ADD            152
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1722   |220    |165    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.808993s wall, 1.687500s user + 0.437500s system = 2.125000s CPU (117.5%)

RUN-1004 : used memory is 723 MB, reserved memory is 720 MB, peak memory is 1022 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 18 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4151/14 useful/useless nets, 2384/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4151/0 useful/useless nets, 2384/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4262/0 useful/useless nets, 2513/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4245/0 useful/useless nets, 2496/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 153 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8026/68 useful/useless nets, 6277/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2407 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.35 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2090 instances into 2461 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8391/0 useful/useless nets, 6642/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2055 adder to BLE ...
SYN-4008 : Packed 2055 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2489 LUT to BLE ...
SYN-4008 : Packed 2489 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2273 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2489/4059 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 5577   out of  19600   28.45%
#reg                  218   out of  19600    1.11%
#le                  5577
  #lut only          5359   out of   5577   96.09%
  #reg only             0   out of   5577    0.00%
  #lut&reg            218   out of   5577    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5577  |5577  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.674540s wall, 8.687500s user + 1.578125s system = 10.265625s CPU (118.3%)

RUN-1004 : used memory is 740 MB, reserved memory is 737 MB, peak memory is 1022 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.410542s wall, 3.000000s user + 0.968750s system = 3.968750s CPU (116.4%)

RUN-1004 : used memory is 743 MB, reserved memory is 738 MB, peak memory is 1022 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i19/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i19/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2814 instances
RUN-1001 : 1394 mslices, 1395 lslices, 18 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5839 nets
RUN-1001 : 3153 nets have 2 pins
RUN-1001 : 2558 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2812 instances, 2789 slices, 153 macros(1544 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 18715, tnet num: 5837, tinst num: 2812, tnode num: 19275, tedge num: 32861.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.468014s wall, 1.437500s user + 0.250000s system = 1.687500s CPU (115.0%)

RUN-1004 : used memory is 755 MB, reserved memory is 752 MB, peak memory is 1022 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.952588s wall, 1.921875s user + 0.375000s system = 2.296875s CPU (117.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7051e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(387): len = 1.11247e+06, overlap = 5.25
PHY-3002 : Step(388): len = 789551, overlap = 19.25
PHY-3002 : Step(389): len = 634218, overlap = 47.5
PHY-3002 : Step(390): len = 520764, overlap = 75
PHY-3002 : Step(391): len = 432402, overlap = 110
PHY-3002 : Step(392): len = 349587, overlap = 134.75
PHY-3002 : Step(393): len = 296250, overlap = 149.75
PHY-3002 : Step(394): len = 254865, overlap = 160.5
PHY-3002 : Step(395): len = 231820, overlap = 176.25
PHY-3002 : Step(396): len = 205203, overlap = 186
PHY-3002 : Step(397): len = 188486, overlap = 190
PHY-3002 : Step(398): len = 169840, overlap = 193
PHY-3002 : Step(399): len = 159137, overlap = 193.5
PHY-3002 : Step(400): len = 145513, overlap = 197
PHY-3002 : Step(401): len = 132568, overlap = 205.25
PHY-3002 : Step(402): len = 127259, overlap = 207
PHY-3002 : Step(403): len = 120653, overlap = 208.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53173e-06
PHY-3002 : Step(404): len = 117302, overlap = 208
PHY-3002 : Step(405): len = 116382, overlap = 203
PHY-3002 : Step(406): len = 114205, overlap = 192
PHY-3002 : Step(407): len = 110219, overlap = 178
PHY-3002 : Step(408): len = 109037, overlap = 164.25
PHY-3002 : Step(409): len = 108034, overlap = 151.25
PHY-3002 : Step(410): len = 106144, overlap = 146.75
PHY-3002 : Step(411): len = 104757, overlap = 146
PHY-3002 : Step(412): len = 103616, overlap = 156.25
PHY-3002 : Step(413): len = 102260, overlap = 156.75
PHY-3002 : Step(414): len = 101466, overlap = 154.25
PHY-3002 : Step(415): len = 100627, overlap = 150.5
PHY-3002 : Step(416): len = 99554, overlap = 127
PHY-3002 : Step(417): len = 98034.2, overlap = 124
PHY-3002 : Step(418): len = 96563.7, overlap = 111.75
PHY-3002 : Step(419): len = 96075.3, overlap = 106.75
PHY-3002 : Step(420): len = 94827.8, overlap = 95.75
PHY-3002 : Step(421): len = 95219.3, overlap = 95.25
PHY-3002 : Step(422): len = 94659.4, overlap = 93
PHY-3002 : Step(423): len = 94454.7, overlap = 90.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.06346e-06
PHY-3002 : Step(424): len = 93923, overlap = 88.75
PHY-3002 : Step(425): len = 93857.1, overlap = 88.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43422e-07
PHY-3002 : Step(426): len = 97163.2, overlap = 131
PHY-3002 : Step(427): len = 96420.4, overlap = 131
PHY-3002 : Step(428): len = 95821.9, overlap = 131
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.86843e-07
PHY-3002 : Step(429): len = 95553.8, overlap = 130.75
PHY-3002 : Step(430): len = 95292.5, overlap = 131
PHY-3002 : Step(431): len = 95110.2, overlap = 130.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37369e-06
PHY-3002 : Step(432): len = 94540.9, overlap = 130.75
PHY-3002 : Step(433): len = 94430.6, overlap = 130.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.74737e-06
PHY-3002 : Step(434): len = 94829.2, overlap = 128.25
PHY-3002 : Step(435): len = 94994.6, overlap = 128
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.91209e-06
PHY-3002 : Step(436): len = 94428.6, overlap = 195.75
PHY-3002 : Step(437): len = 94353.5, overlap = 196.25
PHY-3002 : Step(438): len = 94137.9, overlap = 189.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.82418e-06
PHY-3002 : Step(439): len = 94573, overlap = 187.25
PHY-3002 : Step(440): len = 95024, overlap = 186.25
PHY-3002 : Step(441): len = 95541, overlap = 182.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00824e-05
PHY-3002 : Step(442): len = 95825.1, overlap = 177.25
PHY-3002 : Step(443): len = 96910.3, overlap = 173.25
PHY-3002 : Step(444): len = 105683, overlap = 148.25
PHY-3002 : Step(445): len = 107479, overlap = 148.25
PHY-3002 : Step(446): len = 106972, overlap = 152
PHY-3002 : Step(447): len = 107295, overlap = 149.5
PHY-3002 : Step(448): len = 106535, overlap = 151
PHY-3002 : Step(449): len = 107040, overlap = 150.25
PHY-3002 : Step(450): len = 108098, overlap = 147
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.01648e-05
PHY-3002 : Step(451): len = 110121, overlap = 139.25
PHY-3002 : Step(452): len = 112386, overlap = 133.25
PHY-3002 : Step(453): len = 117057, overlap = 120.75
PHY-3002 : Step(454): len = 119625, overlap = 116.75
PHY-3002 : Step(455): len = 121882, overlap = 116.75
PHY-3002 : Step(456): len = 124287, overlap = 112.5
PHY-3002 : Step(457): len = 122881, overlap = 114.75
PHY-3002 : Step(458): len = 122632, overlap = 115.25
PHY-3002 : Step(459): len = 121783, overlap = 115
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.03297e-05
PHY-3002 : Step(460): len = 125998, overlap = 110.75
PHY-3002 : Step(461): len = 129665, overlap = 105.5
PHY-3002 : Step(462): len = 135281, overlap = 95
PHY-3002 : Step(463): len = 141005, overlap = 94.75
PHY-3002 : Step(464): len = 144095, overlap = 91.75
PHY-3002 : Step(465): len = 142781, overlap = 81.5
PHY-3002 : Step(466): len = 142022, overlap = 87.75
PHY-3002 : Step(467): len = 141414, overlap = 92
PHY-3002 : Step(468): len = 141835, overlap = 89.75
PHY-3002 : Step(469): len = 142252, overlap = 88.25
PHY-3002 : Step(470): len = 142780, overlap = 84.75
PHY-3002 : Step(471): len = 143098, overlap = 83.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.06594e-05
PHY-3002 : Step(472): len = 151412, overlap = 74.25
PHY-3002 : Step(473): len = 155663, overlap = 68.5
PHY-3002 : Step(474): len = 157688, overlap = 67
PHY-3002 : Step(475): len = 158834, overlap = 66
PHY-3002 : Step(476): len = 159764, overlap = 64.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000159271
PHY-3002 : Step(477): len = 168600, overlap = 57.5
PHY-3002 : Step(478): len = 176864, overlap = 57.5
PHY-3002 : Step(479): len = 183039, overlap = 49.75
PHY-3002 : Step(480): len = 182287, overlap = 52
PHY-3002 : Step(481): len = 182665, overlap = 52.75
PHY-3002 : Step(482): len = 184581, overlap = 53.25
PHY-3002 : Step(483): len = 186112, overlap = 52.75
PHY-3002 : Step(484): len = 187585, overlap = 52.5
PHY-3002 : Step(485): len = 188190, overlap = 54.5
PHY-3002 : Step(486): len = 188569, overlap = 52
PHY-3002 : Step(487): len = 189133, overlap = 53
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000318542
PHY-3002 : Step(488): len = 199740, overlap = 45.5
PHY-3002 : Step(489): len = 205187, overlap = 43
PHY-3002 : Step(490): len = 208331, overlap = 43
PHY-3002 : Step(491): len = 211557, overlap = 41.5
PHY-3002 : Step(492): len = 212322, overlap = 37.75
PHY-3002 : Step(493): len = 212383, overlap = 37
PHY-3002 : Step(494): len = 210986, overlap = 39.75
PHY-3002 : Step(495): len = 210781, overlap = 36.75
PHY-3002 : Step(496): len = 212836, overlap = 36.75
PHY-3002 : Step(497): len = 215252, overlap = 36.5
PHY-3002 : Step(498): len = 217020, overlap = 36.25
PHY-3002 : Step(499): len = 218029, overlap = 36.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000637085
PHY-3002 : Step(500): len = 225727, overlap = 34
PHY-3002 : Step(501): len = 230409, overlap = 33
PHY-3002 : Step(502): len = 234720, overlap = 34
PHY-3002 : Step(503): len = 238352, overlap = 32.5
PHY-3002 : Step(504): len = 238962, overlap = 31.25
PHY-3002 : Step(505): len = 240174, overlap = 30.25
PHY-3002 : Step(506): len = 241431, overlap = 33.25
PHY-3002 : Step(507): len = 242345, overlap = 30.75
PHY-3002 : Step(508): len = 244234, overlap = 29.5
PHY-3002 : Step(509): len = 244586, overlap = 28.25
PHY-3002 : Step(510): len = 244764, overlap = 25
PHY-3002 : Step(511): len = 244403, overlap = 23.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00124509
PHY-3002 : Step(512): len = 250301, overlap = 24.5
PHY-3002 : Step(513): len = 252504, overlap = 23
PHY-3002 : Step(514): len = 256790, overlap = 21.75
PHY-3002 : Step(515): len = 259528, overlap = 22.25
PHY-3002 : Step(516): len = 262441, overlap = 22.75
PHY-3002 : Step(517): len = 262944, overlap = 21.5
PHY-3002 : Step(518): len = 263294, overlap = 19.75
PHY-3002 : Step(519): len = 263733, overlap = 19.5
PHY-3002 : Step(520): len = 263297, overlap = 20.75
PHY-3002 : Step(521): len = 263584, overlap = 21.25
PHY-3002 : Step(522): len = 264231, overlap = 21.5
PHY-3002 : Step(523): len = 264958, overlap = 22
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00249018
PHY-3002 : Step(524): len = 269223, overlap = 20
PHY-3002 : Step(525): len = 270270, overlap = 19.5
PHY-3002 : Step(526): len = 273183, overlap = 18.5
PHY-3002 : Step(527): len = 275089, overlap = 19.75
PHY-3002 : Step(528): len = 276207, overlap = 19.5
PHY-3002 : Step(529): len = 276468, overlap = 20.5
PHY-3002 : Step(530): len = 277601, overlap = 20.75
PHY-3002 : Step(531): len = 278627, overlap = 18.75
PHY-3002 : Step(532): len = 279339, overlap = 19.25
PHY-3002 : Step(533): len = 279482, overlap = 18.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0046971
PHY-3002 : Step(534): len = 281444, overlap = 18.5
PHY-3002 : Step(535): len = 282505, overlap = 18.25
PHY-3002 : Step(536): len = 284229, overlap = 18
PHY-3002 : Step(537): len = 285501, overlap = 18
PHY-3002 : Step(538): len = 286188, overlap = 17.5
PHY-3002 : Step(539): len = 286654, overlap = 18
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00818517
PHY-3002 : Step(540): len = 287634, overlap = 18.5
PHY-3002 : Step(541): len = 288390, overlap = 17.75
PHY-3002 : Step(542): len = 289206, overlap = 17.75
PHY-3002 : Step(543): len = 289910, overlap = 18.75
PHY-3002 : Step(544): len = 290544, overlap = 20
PHY-3002 : Step(545): len = 291246, overlap = 19.75
PHY-3002 : Step(546): len = 291957, overlap = 20.25
PHY-3002 : Step(547): len = 292550, overlap = 20.25
PHY-3002 : Step(548): len = 293224, overlap = 20.5
PHY-3002 : Step(549): len = 293766, overlap = 20.75
PHY-3002 : Step(550): len = 294176, overlap = 21.5
PHY-3002 : Step(551): len = 294690, overlap = 21.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.013251
PHY-3002 : Step(552): len = 295302, overlap = 21.75
PHY-3002 : Step(553): len = 296040, overlap = 22.5
PHY-3002 : Step(554): len = 296666, overlap = 22.5
PHY-3002 : Step(555): len = 297174, overlap = 22.5
PHY-3002 : Step(556): len = 297659, overlap = 22.25
PHY-3002 : Step(557): len = 298132, overlap = 21.5
PHY-3002 : Step(558): len = 298752, overlap = 21
PHY-3002 : Step(559): len = 299078, overlap = 20.5
PHY-3002 : Step(560): len = 299577, overlap = 20.5
PHY-3002 : Step(561): len = 300024, overlap = 20.25
PHY-3002 : Step(562): len = 300538, overlap = 19.75
PHY-3002 : Step(563): len = 300869, overlap = 19.75
PHY-3002 : Step(564): len = 301216, overlap = 20.5
PHY-3002 : Step(565): len = 301630, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.564094s wall, 3.296875s user + 2.687500s system = 5.984375s CPU (167.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000643325
PHY-3002 : Step(566): len = 286233, overlap = 7
PHY-3002 : Step(567): len = 280264, overlap = 6.25
PHY-3002 : Step(568): len = 276068, overlap = 5.75
PHY-3002 : Step(569): len = 272847, overlap = 9
PHY-3002 : Step(570): len = 270904, overlap = 10.75
PHY-3002 : Step(571): len = 269940, overlap = 12
PHY-3002 : Step(572): len = 269879, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082959s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (131.8%)

PHY-3001 : Legalized: Len = 272304, Over = 0
PHY-3001 : Final: Len = 272304, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397872, over cnt = 97(0%), over = 117, worst = 3
PHY-1002 : len = 398416, over cnt = 48(0%), over = 54, worst = 2
PHY-1002 : len = 398264, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 398248, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 397800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217641s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (186.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 18 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2791 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2812 instances, 2789 slices, 153 macros(1544 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 18715, tnet num: 5837, tinst num: 2812, tnode num: 19275, tedge num: 32861.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1477 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.425791s wall, 1.437500s user + 0.218750s system = 1.656250s CPU (116.2%)

RUN-1004 : used memory is 785 MB, reserved memory is 780 MB, peak memory is 1022 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.876261s wall, 1.906250s user + 0.281250s system = 2.187500s CPU (116.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 272304
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(573): len = 272304, overlap = 0
PHY-3002 : Step(574): len = 272304, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012357s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (252.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(575): len = 272304, overlap = 0
PHY-3002 : Step(576): len = 272304, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(577): len = 272304, overlap = 0
PHY-3002 : Step(578): len = 272304, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.829245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(579): len = 272304, overlap = 0
PHY-3002 : Step(580): len = 272304, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023606s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.4%)

PHY-3001 : Legalized: Len = 272304, Over = 0
PHY-3001 : Final: Len = 272304, Over = 0
RUN-1003 : finish command "place -eco" in  2.727658s wall, 2.921875s user + 0.687500s system = 3.609375s CPU (132.3%)

RUN-1004 : used memory is 788 MB, reserved memory is 784 MB, peak memory is 1022 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  35.516951s wall, 63.015625s user + 16.140625s system = 79.156250s CPU (222.9%)

RUN-1004 : used memory is 788 MB, reserved memory is 784 MB, peak memory is 1022 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3126 to 2392
PHY-1001 : Pin misalignment score is improved from 2392 to 2369
PHY-1001 : Pin misalignment score is improved from 2369 to 2369
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2814 instances
RUN-1001 : 1394 mslices, 1395 lslices, 18 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5839 nets
RUN-1001 : 3153 nets have 2 pins
RUN-1001 : 2558 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397872, over cnt = 97(0%), over = 117, worst = 3
PHY-1002 : len = 398416, over cnt = 48(0%), over = 54, worst = 2
PHY-1002 : len = 398264, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 398248, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 397800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228637s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (177.7%)

PHY-1001 : End global routing;  0.813602s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (136.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.020060s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (155.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 586440, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 19.613201s wall, 30.968750s user + 3.484375s system = 34.453125s CPU (175.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 586344, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.097166s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (112.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 586248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 586248
PHY-1001 : End DR Iter 2; 0.085305s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (128.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i19/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.349925s wall, 36.484375s user + 4.671875s system = 41.156250s CPU (162.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  43.876134s wall, 55.296875s user + 7.750000s system = 63.046875s CPU (143.7%)

RUN-1004 : used memory is 829 MB, reserved memory is 811 MB, peak memory is 1045 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    18
  #input                3
  #output              15
  #inout                0

Utilization Statistics
#lut                 5577   out of  19600   28.45%
#reg                  218   out of  19600    1.11%
#le                  5577
  #lut only          5359   out of   5577   96.09%
  #reg only             0   out of   5577    0.00%
  #lut&reg            218   out of   5577    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.493634s wall, 3.156250s user + 0.890625s system = 4.046875s CPU (115.8%)

RUN-1004 : used memory is 829 MB, reserved memory is 811 MB, peak memory is 1045 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2814
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5839, pip num: 43021
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2800 valid insts, and 150211 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.071582s wall, 61.546875s user + 3.671875s system = 65.218750s CPU (360.9%)

RUN-1004 : used memory is 831 MB, reserved memory is 813 MB, peak memory is 1045 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.998682s wall, 3.906250s user + 0.609375s system = 4.515625s CPU (112.9%)

RUN-1004 : used memory is 888 MB, reserved memory is 871 MB, peak memory is 1045 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.639497s wall, 0.625000s user + 1.171875s system = 1.796875s CPU (23.5%)

RUN-1004 : used memory is 917 MB, reserved memory is 902 MB, peak memory is 1045 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.495562s wall, 4.843750s user + 2.000000s system = 6.843750s CPU (54.8%)

RUN-1004 : used memory is 858 MB, reserved memory is 844 MB, peak memory is 1045 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(89)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(89)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(89)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(48)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(89)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(18)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(44)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(71)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.284981s wall, 1.359375s user + 0.250000s system = 1.609375s CPU (125.2%)

RUN-1004 : used memory is 768 MB, reserved memory is 761 MB, peak memory is 1045 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
USR-6010 WARNING: ADC constraints: pin relay_out has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8238/575 useful/useless nets, 4720/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 129 distributor mux.
SYN-1016 : Merged 489 instances.
SYN-1015 : Optimize round 1, 1049 better
SYN-1014 : Optimize round 2
SYN-1032 : 7531/266 useful/useless nets, 4185/133 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
GUI-5004 WARNING: relay_out has not been assigned location ...
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1724 better
SYN-1014 : Optimize round 3
SYN-1032 : 4604/1509 useful/useless nets, 2646/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4462/83 useful/useless nets, 2567/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4319/82 useful/useless nets, 2487/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4186/73 useful/useless nets, 2415/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4120/19 useful/useless nets, 2378/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4114/5 useful/useless nets, 2375/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4108/5 useful/useless nets, 2372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4102/5 useful/useless nets, 2369/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.350318s wall, 7.734375s user + 2.000000s system = 9.734375s CPU (132.4%)

RUN-1004 : used memory is 776 MB, reserved memory is 770 MB, peak memory is 1045 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    19
  #input                3
  #output              16
  #inout                0

Gate Statistics
#Basic gates         1946
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                221
  #LATCH                0
#MACRO_ADD            153
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1725   |221    |166    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.957280s wall, 1.750000s user + 0.796875s system = 2.546875s CPU (130.1%)

RUN-1004 : used memory is 777 MB, reserved memory is 770 MB, peak memory is 1045 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 19 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4156/14 useful/useless nets, 2389/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4156/0 useful/useless nets, 2389/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4267/0 useful/useless nets, 2518/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4250/0 useful/useless nets, 2501/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 154 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8045/68 useful/useless nets, 6296/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.42 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2093 instances into 2462 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8408/0 useful/useless nets, 6659/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2070 adder to BLE ...
SYN-4008 : Packed 2070 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2490 LUT to BLE ...
SYN-4008 : Packed 2490 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2274 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2490/4069 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    19
  #input                3
  #output              16
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   19   out of    187   10.16%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5594  |5594  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.068505s wall, 10.406250s user + 2.281250s system = 12.687500s CPU (126.0%)

RUN-1004 : used memory is 789 MB, reserved memory is 785 MB, peak memory is 1045 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.812240s wall, 3.296875s user + 0.531250s system = 3.828125s CPU (100.4%)

RUN-1004 : used memory is 792 MB, reserved memory is 787 MB, peak memory is 1045 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i23/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i23/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2824 instances
RUN-1001 : 1399 mslices, 1399 lslices, 19 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2822 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 18764, tnet num: 5860, tinst num: 2822, tnode num: 19324, tedge num: 32922.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1494 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.679054s wall, 1.609375s user + 0.062500s system = 1.671875s CPU (99.6%)

RUN-1004 : used memory is 797 MB, reserved memory is 792 MB, peak memory is 1045 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.239202s wall, 2.140625s user + 0.093750s system = 2.234375s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.75524e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(581): len = 1.17021e+06, overlap = 4.5
PHY-3002 : Step(582): len = 840569, overlap = 16
PHY-3002 : Step(583): len = 665063, overlap = 44.75
PHY-3002 : Step(584): len = 538847, overlap = 80.5
PHY-3002 : Step(585): len = 452658, overlap = 107.75
PHY-3002 : Step(586): len = 363754, overlap = 135
PHY-3002 : Step(587): len = 320861, overlap = 145
PHY-3002 : Step(588): len = 279324, overlap = 155
PHY-3002 : Step(589): len = 240646, overlap = 162
PHY-3002 : Step(590): len = 217044, overlap = 166
PHY-3002 : Step(591): len = 188144, overlap = 176.75
PHY-3002 : Step(592): len = 173189, overlap = 176.75
PHY-3002 : Step(593): len = 158156, overlap = 177.5
PHY-3002 : Step(594): len = 143092, overlap = 181
PHY-3002 : Step(595): len = 132588, overlap = 191
PHY-3002 : Step(596): len = 125078, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11421e-06
PHY-3002 : Step(597): len = 122246, overlap = 193
PHY-3002 : Step(598): len = 119632, overlap = 188
PHY-3002 : Step(599): len = 114353, overlap = 182.25
PHY-3002 : Step(600): len = 110324, overlap = 173.25
PHY-3002 : Step(601): len = 112008, overlap = 148.75
PHY-3002 : Step(602): len = 110135, overlap = 145.5
PHY-3002 : Step(603): len = 106558, overlap = 141.75
PHY-3002 : Step(604): len = 105482, overlap = 136.25
PHY-3002 : Step(605): len = 102971, overlap = 135.75
PHY-3002 : Step(606): len = 98356.8, overlap = 137.25
PHY-3002 : Step(607): len = 96761, overlap = 139
PHY-3002 : Step(608): len = 94924.6, overlap = 133.25
PHY-3002 : Step(609): len = 94236.2, overlap = 131
PHY-3002 : Step(610): len = 93492.4, overlap = 116.75
PHY-3002 : Step(611): len = 93117.2, overlap = 111
PHY-3002 : Step(612): len = 91257.1, overlap = 101.25
PHY-3002 : Step(613): len = 90450.3, overlap = 101.5
PHY-3002 : Step(614): len = 89017.1, overlap = 101
PHY-3002 : Step(615): len = 87276.4, overlap = 102.25
PHY-3002 : Step(616): len = 86148.8, overlap = 104
PHY-3002 : Step(617): len = 85761, overlap = 108.75
PHY-3002 : Step(618): len = 86251.9, overlap = 110.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22843e-06
PHY-3002 : Step(619): len = 84781.7, overlap = 111
PHY-3002 : Step(620): len = 84736.5, overlap = 111.5
PHY-3002 : Step(621): len = 84311.1, overlap = 112.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27033e-07
PHY-3002 : Step(622): len = 87453.7, overlap = 147.25
PHY-3002 : Step(623): len = 87323.9, overlap = 148
PHY-3002 : Step(624): len = 86413.4, overlap = 147.25
PHY-3002 : Step(625): len = 86269.3, overlap = 148.5
PHY-3002 : Step(626): len = 85955.3, overlap = 149.5
PHY-3002 : Step(627): len = 86264.7, overlap = 147.5
PHY-3002 : Step(628): len = 86309.9, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54065e-07
PHY-3002 : Step(629): len = 85094, overlap = 144.25
PHY-3002 : Step(630): len = 84949.1, overlap = 144.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30813e-06
PHY-3002 : Step(631): len = 84523.8, overlap = 147.25
PHY-3002 : Step(632): len = 84485.4, overlap = 148
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.61626e-06
PHY-3002 : Step(633): len = 84205.9, overlap = 147.25
PHY-3002 : Step(634): len = 84205.9, overlap = 147.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8977e-06
PHY-3002 : Step(635): len = 83996.1, overlap = 203.75
PHY-3002 : Step(636): len = 83996.1, overlap = 203.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.69673e-06
PHY-3002 : Step(637): len = 84114, overlap = 201.75
PHY-3002 : Step(638): len = 84334.7, overlap = 200.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.53551e-06
PHY-3002 : Step(639): len = 84696.9, overlap = 200.5
PHY-3002 : Step(640): len = 85133.7, overlap = 200
PHY-3002 : Step(641): len = 86762.8, overlap = 196
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.17799e-06
PHY-3002 : Step(642): len = 87792.4, overlap = 192.25
PHY-3002 : Step(643): len = 88720.9, overlap = 191.75
PHY-3002 : Step(644): len = 97636.3, overlap = 161.75
PHY-3002 : Step(645): len = 103406, overlap = 149.25
PHY-3002 : Step(646): len = 103666, overlap = 151.5
PHY-3002 : Step(647): len = 104297, overlap = 147.5
PHY-3002 : Step(648): len = 103735, overlap = 151.75
PHY-3002 : Step(649): len = 103511, overlap = 152.25
PHY-3002 : Step(650): len = 103471, overlap = 153.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.8356e-05
PHY-3002 : Step(651): len = 104451, overlap = 150.75
PHY-3002 : Step(652): len = 105879, overlap = 147.75
PHY-3002 : Step(653): len = 109735, overlap = 139.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.6712e-05
PHY-3002 : Step(654): len = 114187, overlap = 125.5
PHY-3002 : Step(655): len = 123950, overlap = 117.5
PHY-3002 : Step(656): len = 140378, overlap = 111.5
PHY-3002 : Step(657): len = 139843, overlap = 111.75
PHY-3002 : Step(658): len = 136632, overlap = 106
PHY-3002 : Step(659): len = 134751, overlap = 100.5
PHY-3002 : Step(660): len = 134173, overlap = 105.25
PHY-3002 : Step(661): len = 135228, overlap = 104.75
PHY-3002 : Step(662): len = 135213, overlap = 108.5
PHY-3002 : Step(663): len = 135766, overlap = 107.25
PHY-3002 : Step(664): len = 136726, overlap = 102.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.34239e-05
PHY-3002 : Step(665): len = 144872, overlap = 88.25
PHY-3002 : Step(666): len = 153228, overlap = 77
PHY-3002 : Step(667): len = 159777, overlap = 77
PHY-3002 : Step(668): len = 159315, overlap = 81.25
PHY-3002 : Step(669): len = 158323, overlap = 82.5
PHY-3002 : Step(670): len = 157861, overlap = 83.5
PHY-3002 : Step(671): len = 158714, overlap = 80.5
PHY-3002 : Step(672): len = 159714, overlap = 82
PHY-3002 : Step(673): len = 160961, overlap = 81.75
PHY-3002 : Step(674): len = 161127, overlap = 81.75
PHY-3002 : Step(675): len = 160970, overlap = 83.75
PHY-3002 : Step(676): len = 160969, overlap = 86.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000146848
PHY-3002 : Step(677): len = 169448, overlap = 78.75
PHY-3002 : Step(678): len = 176755, overlap = 73.75
PHY-3002 : Step(679): len = 182322, overlap = 69
PHY-3002 : Step(680): len = 184803, overlap = 69
PHY-3002 : Step(681): len = 184111, overlap = 69.75
PHY-3002 : Step(682): len = 183425, overlap = 70.25
PHY-3002 : Step(683): len = 183881, overlap = 65
PHY-3002 : Step(684): len = 185129, overlap = 64
PHY-3002 : Step(685): len = 185198, overlap = 58.5
PHY-3002 : Step(686): len = 185512, overlap = 62.5
PHY-3002 : Step(687): len = 185841, overlap = 61.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000293696
PHY-3002 : Step(688): len = 196937, overlap = 58
PHY-3002 : Step(689): len = 202286, overlap = 54.75
PHY-3002 : Step(690): len = 205624, overlap = 52.5
PHY-3002 : Step(691): len = 208576, overlap = 49.5
PHY-3002 : Step(692): len = 210256, overlap = 51
PHY-3002 : Step(693): len = 210767, overlap = 47.5
PHY-3002 : Step(694): len = 211006, overlap = 51.5
PHY-3002 : Step(695): len = 212254, overlap = 48.5
PHY-3002 : Step(696): len = 214229, overlap = 49.25
PHY-3002 : Step(697): len = 215221, overlap = 46.75
PHY-3002 : Step(698): len = 215583, overlap = 47
PHY-3002 : Step(699): len = 214636, overlap = 46
PHY-3002 : Step(700): len = 214210, overlap = 43.75
PHY-3002 : Step(701): len = 214212, overlap = 42.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000580269
PHY-3002 : Step(702): len = 224205, overlap = 46.25
PHY-3002 : Step(703): len = 227921, overlap = 46
PHY-3002 : Step(704): len = 230224, overlap = 45.5
PHY-3002 : Step(705): len = 232546, overlap = 42.25
PHY-3002 : Step(706): len = 234905, overlap = 39.5
PHY-3002 : Step(707): len = 236290, overlap = 37
PHY-3002 : Step(708): len = 235628, overlap = 36.5
PHY-3002 : Step(709): len = 235192, overlap = 37.5
PHY-3002 : Step(710): len = 235358, overlap = 38.5
PHY-3002 : Step(711): len = 235611, overlap = 37
PHY-3002 : Step(712): len = 235607, overlap = 38.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00116054
PHY-3002 : Step(713): len = 242693, overlap = 36
PHY-3002 : Step(714): len = 245085, overlap = 34
PHY-3002 : Step(715): len = 247904, overlap = 33
PHY-3002 : Step(716): len = 250351, overlap = 33.25
PHY-3002 : Step(717): len = 251183, overlap = 30.25
PHY-3002 : Step(718): len = 252149, overlap = 29.5
PHY-3002 : Step(719): len = 252737, overlap = 27
PHY-3002 : Step(720): len = 253280, overlap = 26.25
PHY-3002 : Step(721): len = 253891, overlap = 27.75
PHY-3002 : Step(722): len = 254386, overlap = 29.5
PHY-3002 : Step(723): len = 254317, overlap = 28.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00223984
PHY-3002 : Step(724): len = 258534, overlap = 28.5
PHY-3002 : Step(725): len = 260060, overlap = 29
PHY-3002 : Step(726): len = 261686, overlap = 29.5
PHY-3002 : Step(727): len = 263919, overlap = 27.75
PHY-3002 : Step(728): len = 265516, overlap = 26.25
PHY-3002 : Step(729): len = 266693, overlap = 25.25
PHY-3002 : Step(730): len = 267482, overlap = 26.75
PHY-3002 : Step(731): len = 267562, overlap = 25.75
PHY-3002 : Step(732): len = 267840, overlap = 24.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00399031
PHY-3002 : Step(733): len = 269888, overlap = 25.75
PHY-3002 : Step(734): len = 270712, overlap = 24.5
PHY-3002 : Step(735): len = 272204, overlap = 25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00662129
PHY-3002 : Step(736): len = 273189, overlap = 24.75
PHY-3002 : Step(737): len = 274856, overlap = 23
PHY-3002 : Step(738): len = 275505, overlap = 23.25
PHY-3002 : Step(739): len = 276563, overlap = 23.25
PHY-3002 : Step(740): len = 277220, overlap = 22
PHY-3002 : Step(741): len = 278034, overlap = 22.75
PHY-3002 : Step(742): len = 278583, overlap = 22.25
PHY-3002 : Step(743): len = 279333, overlap = 22.5
PHY-3002 : Step(744): len = 279670, overlap = 23
PHY-3002 : Step(745): len = 280617, overlap = 22.5
PHY-3002 : Step(746): len = 281062, overlap = 23.25
PHY-3002 : Step(747): len = 281659, overlap = 23.5
PHY-3002 : Step(748): len = 282057, overlap = 23.25
PHY-3002 : Step(749): len = 282561, overlap = 22
PHY-3002 : Step(750): len = 282804, overlap = 21.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0112938
PHY-3002 : Step(751): len = 283732, overlap = 21
PHY-3002 : Step(752): len = 284224, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.716224s wall, 3.265625s user + 2.031250s system = 5.296875s CPU (142.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000575015
PHY-3002 : Step(753): len = 270912, overlap = 5.25
PHY-3002 : Step(754): len = 264356, overlap = 7.5
PHY-3002 : Step(755): len = 260491, overlap = 10.75
PHY-3002 : Step(756): len = 258504, overlap = 10
PHY-3002 : Step(757): len = 258030, overlap = 9.5
PHY-3002 : Step(758): len = 258109, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.139471s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.8%)

PHY-3001 : Legalized: Len = 261177, Over = 0
PHY-3001 : Final: Len = 261177, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 396448, over cnt = 90(0%), over = 116, worst = 3
PHY-1002 : len = 396712, over cnt = 45(0%), over = 58, worst = 3
PHY-1002 : len = 396816, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 396760, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 396648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.229547s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (156.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 19 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2822 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 18764, tnet num: 5860, tinst num: 2822, tnode num: 19324, tedge num: 32922.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1494 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.578045s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.0%)

RUN-1004 : used memory is 821 MB, reserved memory is 816 MB, peak memory is 1045 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 278 clock pins, and constraint 560 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.137657s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261177
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(759): len = 261177, overlap = 0
PHY-3002 : Step(760): len = 261177, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030507s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(761): len = 261177, overlap = 0
PHY-3002 : Step(762): len = 261177, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(763): len = 261177, overlap = 0
PHY-3002 : Step(764): len = 261177, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032271s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(765): len = 261177, overlap = 0
PHY-3002 : Step(766): len = 261177, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.3%)

PHY-3001 : Legalized: Len = 261177, Over = 0
PHY-3001 : Final: Len = 261177, Over = 0
RUN-1003 : finish command "place -eco" in  3.477736s wall, 3.593750s user + 0.296875s system = 3.890625s CPU (111.9%)

RUN-1004 : used memory is 822 MB, reserved memory is 816 MB, peak memory is 1045 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  42.943650s wall, 68.968750s user + 11.296875s system = 80.265625s CPU (186.9%)

RUN-1004 : used memory is 822 MB, reserved memory is 816 MB, peak memory is 1045 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3139 to 2382
PHY-1001 : Pin misalignment score is improved from 2382 to 2364
PHY-1001 : Pin misalignment score is improved from 2364 to 2364
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2824 instances
RUN-1001 : 1399 mslices, 1399 lslices, 19 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 396448, over cnt = 90(0%), over = 116, worst = 3
PHY-1002 : len = 396712, over cnt = 45(0%), over = 58, worst = 3
PHY-1002 : len = 396816, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 396760, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 396648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.327420s wall, 0.484375s user + 0.109375s system = 0.593750s CPU (181.3%)

PHY-1001 : End global routing;  1.105149s wall, 1.421875s user + 0.390625s system = 1.812500s CPU (164.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i23/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022449s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 559880, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 33.049683s wall, 33.312500s user + 0.750000s system = 34.062500s CPU (103.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 559784, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.093657s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 559768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 559768
PHY-1001 : End DR Iter 2; 0.089078s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i23/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.267370s wall, 40.437500s user + 1.625000s system = 42.062500s CPU (101.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  61.975906s wall, 61.984375s user + 5.218750s system = 67.203125s CPU (108.4%)

RUN-1004 : used memory is 839 MB, reserved memory is 830 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    19
  #input                3
  #output              16
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   18   out of    187    9.63%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.474676s wall, 3.859375s user + 0.656250s system = 4.515625s CPU (100.9%)

RUN-1004 : used memory is 839 MB, reserved memory is 830 MB, peak memory is 1070 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2824
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 42278
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2787 valid insts, and 148925 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  28.187048s wall, 64.296875s user + 0.640625s system = 64.937500s CPU (230.4%)

RUN-1004 : used memory is 824 MB, reserved memory is 834 MB, peak memory is 1070 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(68)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(68)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(92)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(207)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(68)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(68)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(92)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(207)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(68)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(68)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(92)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(207)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(68)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(68)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(92)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(207)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'else' in Top.v(68)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in Top.v(68)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(92)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(207)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(78)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.258693s wall, 1.265625s user + 0.203125s system = 1.468750s CPU (116.7%)

RUN-1004 : used memory is 752 MB, reserved memory is 783 MB, peak memory is 1070 MB
GUI-5004 WARNING: beep has not been assigned location ...
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(78)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.294558s wall, 1.328125s user + 0.250000s system = 1.578125s CPU (121.9%)

RUN-1004 : used memory is 752 MB, reserved memory is 784 MB, peak memory is 1070 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8241/575 useful/useless nets, 4723/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 492 instances.
SYN-1015 : Optimize round 1, 1054 better
SYN-1014 : Optimize round 2
SYN-1032 : 7532/267 useful/useless nets, 4186/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4604/1509 useful/useless nets, 2646/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4462/83 useful/useless nets, 2567/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4319/82 useful/useless nets, 2487/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4186/73 useful/useless nets, 2415/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4120/19 useful/useless nets, 2378/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4114/5 useful/useless nets, 2375/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4108/5 useful/useless nets, 2372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4102/5 useful/useless nets, 2369/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.396164s wall, 6.515625s user + 0.984375s system = 7.500000s CPU (117.3%)

RUN-1004 : used memory is 753 MB, reserved memory is 785 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1946
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                221
  #LATCH                0
#MACRO_ADD            153
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1725   |221    |166    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.836969s wall, 1.687500s user + 0.468750s system = 2.156250s CPU (117.4%)

RUN-1004 : used memory is 753 MB, reserved memory is 785 MB, peak memory is 1070 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4157/14 useful/useless nets, 2390/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4157/0 useful/useless nets, 2390/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4268/0 useful/useless nets, 2519/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4251/0 useful/useless nets, 2502/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 154 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8046/68 useful/useless nets, 6297/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.40 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2093 instances into 2462 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8409/0 useful/useless nets, 6660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2070 adder to BLE ...
SYN-4008 : Packed 2070 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2490 LUT to BLE ...
SYN-4008 : Packed 2490 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2274 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2490/4070 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5594  |5594  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.891110s wall, 8.937500s user + 1.593750s system = 10.531250s CPU (118.4%)

RUN-1004 : used memory is 762 MB, reserved memory is 793 MB, peak memory is 1070 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.477890s wall, 3.078125s user + 0.953125s system = 4.031250s CPU (115.9%)

RUN-1004 : used memory is 764 MB, reserved memory is 795 MB, peak memory is 1070 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i26/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i26/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18766, tnet num: 5861, tinst num: 2823, tnode num: 19329, tedge num: 32926.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1495 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.426667s wall, 1.421875s user + 0.218750s system = 1.640625s CPU (115.0%)

RUN-1004 : used memory is 767 MB, reserved memory is 797 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.928042s wall, 1.937500s user + 0.328125s system = 2.265625s CPU (117.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.70775e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(767): len = 1.10382e+06, overlap = 4.5
PHY-3002 : Step(768): len = 803012, overlap = 13.25
PHY-3002 : Step(769): len = 649222, overlap = 47
PHY-3002 : Step(770): len = 541284, overlap = 69.5
PHY-3002 : Step(771): len = 446381, overlap = 99
PHY-3002 : Step(772): len = 368329, overlap = 117.5
PHY-3002 : Step(773): len = 310523, overlap = 137
PHY-3002 : Step(774): len = 269017, overlap = 151.5
PHY-3002 : Step(775): len = 241205, overlap = 159.25
PHY-3002 : Step(776): len = 212757, overlap = 169.25
PHY-3002 : Step(777): len = 193052, overlap = 174
PHY-3002 : Step(778): len = 177801, overlap = 174.5
PHY-3002 : Step(779): len = 156782, overlap = 182
PHY-3002 : Step(780): len = 148009, overlap = 182
PHY-3002 : Step(781): len = 134589, overlap = 185.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.53164e-06
PHY-3002 : Step(782): len = 130683, overlap = 181
PHY-3002 : Step(783): len = 129639, overlap = 166.75
PHY-3002 : Step(784): len = 125227, overlap = 149.75
PHY-3002 : Step(785): len = 122039, overlap = 145.5
PHY-3002 : Step(786): len = 119494, overlap = 141.5
PHY-3002 : Step(787): len = 117196, overlap = 133
PHY-3002 : Step(788): len = 115397, overlap = 119.75
PHY-3002 : Step(789): len = 112968, overlap = 105.25
PHY-3002 : Step(790): len = 110380, overlap = 103.5
PHY-3002 : Step(791): len = 109648, overlap = 97.25
PHY-3002 : Step(792): len = 112084, overlap = 84
PHY-3002 : Step(793): len = 110063, overlap = 86.25
PHY-3002 : Step(794): len = 107911, overlap = 87
PHY-3002 : Step(795): len = 106851, overlap = 86.5
PHY-3002 : Step(796): len = 105353, overlap = 86.5
PHY-3002 : Step(797): len = 104789, overlap = 85.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.06327e-06
PHY-3002 : Step(798): len = 104205, overlap = 85.5
PHY-3002 : Step(799): len = 104145, overlap = 85.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016777s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (279.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60406e-07
PHY-3002 : Step(800): len = 107526, overlap = 117.25
PHY-3002 : Step(801): len = 106884, overlap = 118.25
PHY-3002 : Step(802): len = 104928, overlap = 117.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.20812e-07
PHY-3002 : Step(803): len = 104570, overlap = 118.5
PHY-3002 : Step(804): len = 104570, overlap = 118.5
PHY-3002 : Step(805): len = 103717, overlap = 119.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84162e-06
PHY-3002 : Step(806): len = 103590, overlap = 120
PHY-3002 : Step(807): len = 103590, overlap = 120
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.68325e-06
PHY-3002 : Step(808): len = 103526, overlap = 120.75
PHY-3002 : Step(809): len = 103526, overlap = 120.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.0868e-06
PHY-3002 : Step(810): len = 103432, overlap = 187.5
PHY-3002 : Step(811): len = 103432, overlap = 187.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.01068e-06
PHY-3002 : Step(812): len = 104068, overlap = 182.75
PHY-3002 : Step(813): len = 104336, overlap = 181.25
PHY-3002 : Step(814): len = 104917, overlap = 175.5
PHY-3002 : Step(815): len = 105460, overlap = 173.25
PHY-3002 : Step(816): len = 107636, overlap = 166
PHY-3002 : Step(817): len = 108039, overlap = 159.75
PHY-3002 : Step(818): len = 107970, overlap = 159.75
PHY-3002 : Step(819): len = 107966, overlap = 157
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20214e-05
PHY-3002 : Step(820): len = 108623, overlap = 154
PHY-3002 : Step(821): len = 108899, overlap = 153.5
PHY-3002 : Step(822): len = 113130, overlap = 140.25
PHY-3002 : Step(823): len = 118731, overlap = 129.75
PHY-3002 : Step(824): len = 116321, overlap = 133.5
PHY-3002 : Step(825): len = 115254, overlap = 135.25
PHY-3002 : Step(826): len = 113487, overlap = 140.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09058e-05
PHY-3002 : Step(827): len = 117820, overlap = 128.75
PHY-3002 : Step(828): len = 121443, overlap = 121.25
PHY-3002 : Step(829): len = 124998, overlap = 114
PHY-3002 : Step(830): len = 128681, overlap = 115
PHY-3002 : Step(831): len = 131863, overlap = 113
PHY-3002 : Step(832): len = 130302, overlap = 111.75
PHY-3002 : Step(833): len = 129567, overlap = 114.5
PHY-3002 : Step(834): len = 128848, overlap = 120.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.18117e-05
PHY-3002 : Step(835): len = 134581, overlap = 110
PHY-3002 : Step(836): len = 138323, overlap = 102.25
PHY-3002 : Step(837): len = 139270, overlap = 100.5
PHY-3002 : Step(838): len = 140506, overlap = 100.5
PHY-3002 : Step(839): len = 142724, overlap = 97.25
PHY-3002 : Step(840): len = 142897, overlap = 100.5
PHY-3002 : Step(841): len = 143623, overlap = 95.75
PHY-3002 : Step(842): len = 144709, overlap = 93.75
PHY-3002 : Step(843): len = 145783, overlap = 93.25
PHY-3002 : Step(844): len = 146593, overlap = 93.75
PHY-3002 : Step(845): len = 147010, overlap = 97.25
PHY-3002 : Step(846): len = 147707, overlap = 89.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.36234e-05
PHY-3002 : Step(847): len = 155833, overlap = 78.75
PHY-3002 : Step(848): len = 163472, overlap = 73
PHY-3002 : Step(849): len = 167886, overlap = 69.25
PHY-3002 : Step(850): len = 169842, overlap = 67.75
PHY-3002 : Step(851): len = 171025, overlap = 65
PHY-3002 : Step(852): len = 172728, overlap = 63.5
PHY-3002 : Step(853): len = 174329, overlap = 72.25
PHY-3002 : Step(854): len = 173477, overlap = 71.25
PHY-3002 : Step(855): len = 173265, overlap = 71.25
PHY-3002 : Step(856): len = 172864, overlap = 74.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000164698
PHY-3002 : Step(857): len = 181730, overlap = 69.75
PHY-3002 : Step(858): len = 189596, overlap = 63
PHY-3002 : Step(859): len = 194245, overlap = 65
PHY-3002 : Step(860): len = 196450, overlap = 64.5
PHY-3002 : Step(861): len = 197715, overlap = 65
PHY-3002 : Step(862): len = 198812, overlap = 70.75
PHY-3002 : Step(863): len = 200021, overlap = 65.75
PHY-3002 : Step(864): len = 200863, overlap = 64
PHY-3002 : Step(865): len = 201533, overlap = 63
PHY-3002 : Step(866): len = 201735, overlap = 62.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000329395
PHY-3002 : Step(867): len = 211377, overlap = 57.5
PHY-3002 : Step(868): len = 217546, overlap = 54.5
PHY-3002 : Step(869): len = 222812, overlap = 54.5
PHY-3002 : Step(870): len = 224971, overlap = 51.25
PHY-3002 : Step(871): len = 224683, overlap = 47.75
PHY-3002 : Step(872): len = 225002, overlap = 43.25
PHY-3002 : Step(873): len = 226517, overlap = 38.5
PHY-3002 : Step(874): len = 228174, overlap = 40.75
PHY-3002 : Step(875): len = 228839, overlap = 39.75
PHY-3002 : Step(876): len = 228530, overlap = 41.5
PHY-3002 : Step(877): len = 228485, overlap = 42.75
PHY-3002 : Step(878): len = 228779, overlap = 41.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000658379
PHY-3002 : Step(879): len = 237249, overlap = 37.75
PHY-3002 : Step(880): len = 240768, overlap = 35
PHY-3002 : Step(881): len = 244681, overlap = 38.75
PHY-3002 : Step(882): len = 247377, overlap = 38
PHY-3002 : Step(883): len = 247385, overlap = 37.25
PHY-3002 : Step(884): len = 248184, overlap = 34
PHY-3002 : Step(885): len = 249429, overlap = 34.5
PHY-3002 : Step(886): len = 250281, overlap = 34
PHY-3002 : Step(887): len = 251582, overlap = 33.5
PHY-3002 : Step(888): len = 251389, overlap = 33.5
PHY-3002 : Step(889): len = 250505, overlap = 31.75
PHY-3002 : Step(890): len = 250127, overlap = 32
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00125332
PHY-3002 : Step(891): len = 256739, overlap = 31
PHY-3002 : Step(892): len = 258895, overlap = 29.25
PHY-3002 : Step(893): len = 262293, overlap = 28
PHY-3002 : Step(894): len = 263965, overlap = 26.25
PHY-3002 : Step(895): len = 264205, overlap = 26.5
PHY-3002 : Step(896): len = 264628, overlap = 26.5
PHY-3002 : Step(897): len = 266038, overlap = 27
PHY-3002 : Step(898): len = 267182, overlap = 28.75
PHY-3002 : Step(899): len = 267031, overlap = 29
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00247467
PHY-3002 : Step(900): len = 271060, overlap = 27
PHY-3002 : Step(901): len = 272724, overlap = 25
PHY-3002 : Step(902): len = 275152, overlap = 24.5
PHY-3002 : Step(903): len = 277204, overlap = 24.25
PHY-3002 : Step(904): len = 277845, overlap = 23.25
PHY-3002 : Step(905): len = 277936, overlap = 23.5
PHY-3002 : Step(906): len = 278111, overlap = 24.5
PHY-3002 : Step(907): len = 278354, overlap = 23.75
PHY-3002 : Step(908): len = 279245, overlap = 23.5
PHY-3002 : Step(909): len = 280221, overlap = 23.5
PHY-3002 : Step(910): len = 281130, overlap = 22.5
PHY-3002 : Step(911): len = 281474, overlap = 22.25
PHY-3002 : Step(912): len = 281852, overlap = 21.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00471979
PHY-3002 : Step(913): len = 283864, overlap = 21.5
PHY-3002 : Step(914): len = 284801, overlap = 21
PHY-3002 : Step(915): len = 285865, overlap = 20.5
PHY-3002 : Step(916): len = 286822, overlap = 20.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00813592
PHY-3002 : Step(917): len = 288233, overlap = 19.75
PHY-3002 : Step(918): len = 289160, overlap = 20
PHY-3002 : Step(919): len = 290014, overlap = 20
PHY-3002 : Step(920): len = 290950, overlap = 18.75
PHY-3002 : Step(921): len = 291689, overlap = 18.25
PHY-3002 : Step(922): len = 292580, overlap = 19
PHY-3002 : Step(923): len = 293285, overlap = 19.25
PHY-3002 : Step(924): len = 293914, overlap = 19.75
PHY-3002 : Step(925): len = 294424, overlap = 19.5
PHY-3002 : Step(926): len = 295285, overlap = 18.75
PHY-3002 : Step(927): len = 295797, overlap = 18.25
PHY-3002 : Step(928): len = 296421, overlap = 17.5
PHY-3002 : Step(929): len = 296808, overlap = 17.75
PHY-3002 : Step(930): len = 297294, overlap = 17.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0134676
PHY-3002 : Step(931): len = 297914, overlap = 17.5
PHY-3002 : Step(932): len = 298800, overlap = 18
PHY-3002 : Step(933): len = 299269, overlap = 17.75
PHY-3002 : Step(934): len = 299831, overlap = 17.5
PHY-3002 : Step(935): len = 300332, overlap = 17.25
PHY-3002 : Step(936): len = 300790, overlap = 17.25
PHY-3002 : Step(937): len = 301244, overlap = 16
PHY-3002 : Step(938): len = 301873, overlap = 17.25
PHY-3002 : Step(939): len = 302148, overlap = 16.75
PHY-3002 : Step(940): len = 302439, overlap = 16.25
PHY-3002 : Step(941): len = 302632, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.391603s wall, 3.062500s user + 2.609375s system = 5.671875s CPU (167.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559412
PHY-3002 : Step(942): len = 285401, overlap = 8.25
PHY-3002 : Step(943): len = 278254, overlap = 7.5
PHY-3002 : Step(944): len = 273303, overlap = 10.25
PHY-3002 : Step(945): len = 270689, overlap = 10.5
PHY-3002 : Step(946): len = 269434, overlap = 12.5
PHY-3002 : Step(947): len = 268997, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.094834s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.9%)

PHY-3001 : Legalized: Len = 271283, Over = 0
PHY-3001 : Final: Len = 271283, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 403904, over cnt = 111(0%), over = 139, worst = 3
PHY-1002 : len = 404264, over cnt = 67(0%), over = 75, worst = 2
PHY-1002 : len = 404488, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 404608, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 404384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.239960s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (182.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18766, tnet num: 5861, tinst num: 2823, tnode num: 19329, tedge num: 32926.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1495 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.491140s wall, 1.500000s user + 0.218750s system = 1.718750s CPU (115.3%)

RUN-1004 : used memory is 740 MB, reserved memory is 823 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.973299s wall, 2.015625s user + 0.328125s system = 2.343750s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(948): len = 271283, overlap = 0
PHY-3002 : Step(949): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(950): len = 271283, overlap = 0
PHY-3002 : Step(951): len = 271283, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(952): len = 271283, overlap = 0
PHY-3002 : Step(953): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021762s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (287.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(954): len = 271283, overlap = 0
PHY-3002 : Step(955): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-3001 : Legalized: Len = 271283, Over = 0
PHY-3001 : Final: Len = 271283, Over = 0
RUN-1003 : finish command "place -eco" in  2.804011s wall, 3.031250s user + 0.562500s system = 3.593750s CPU (128.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 826 MB, peak memory is 1070 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  35.456907s wall, 62.140625s user + 16.953125s system = 79.093750s CPU (223.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 826 MB, peak memory is 1070 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3213 to 2392
PHY-1001 : Pin misalignment score is improved from 2392 to 2367
PHY-1001 : Pin misalignment score is improved from 2367 to 2367
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 403904, over cnt = 111(0%), over = 139, worst = 3
PHY-1002 : len = 404264, over cnt = 67(0%), over = 75, worst = 2
PHY-1002 : len = 404488, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 404608, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 404384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.345600s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (180.8%)

PHY-1001 : End global routing;  1.030137s wall, 1.218750s user + 0.265625s system = 1.484375s CPU (144.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021851s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (286.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 591088, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 22.679707s wall, 34.953125s user + 3.875000s system = 38.828125s CPU (171.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 590832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 590832
PHY-1001 : End DR Iter 1; 0.088504s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  28.599658s wall, 40.421875s user + 5.375000s system = 45.796875s CPU (160.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.358795s wall, 61.578125s user + 9.359375s system = 70.937500s CPU (143.7%)

RUN-1004 : used memory is 779 MB, reserved memory is 858 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.679988s wall, 3.281250s user + 1.000000s system = 4.281250s CPU (116.3%)

RUN-1004 : used memory is 779 MB, reserved memory is 858 MB, peak memory is 1070 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2825
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5863, pip num: 42949
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2839 valid insts, and 150293 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.410052s wall, 62.500000s user + 3.328125s system = 65.828125s CPU (357.6%)

RUN-1004 : used memory is 781 MB, reserved memory is 860 MB, peak memory is 1070 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.033510s wall, 3.921875s user + 0.765625s system = 4.687500s CPU (116.2%)

RUN-1004 : used memory is 803 MB, reserved memory is 929 MB, peak memory is 1070 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.594580s wall, 0.562500s user + 1.328125s system = 1.890625s CPU (24.9%)

RUN-1004 : used memory is 833 MB, reserved memory is 959 MB, peak memory is 1070 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.457724s wall, 4.828125s user + 2.281250s system = 7.109375s CPU (57.1%)

RUN-1004 : used memory is 775 MB, reserved memory is 903 MB, peak memory is 1070 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(78)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.264680s wall, 1.296875s user + 0.234375s system = 1.531250s CPU (121.1%)

RUN-1004 : used memory is 777 MB, reserved memory is 906 MB, peak memory is 1070 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8241/575 useful/useless nets, 4723/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 492 instances.
SYN-1015 : Optimize round 1, 1054 better
SYN-1014 : Optimize round 2
SYN-1032 : 7532/267 useful/useless nets, 4186/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4604/1509 useful/useless nets, 2646/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4462/83 useful/useless nets, 2567/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4319/82 useful/useless nets, 2487/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4186/73 useful/useless nets, 2415/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4120/19 useful/useless nets, 2378/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4114/5 useful/useless nets, 2375/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4108/5 useful/useless nets, 2372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4102/5 useful/useless nets, 2369/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.154694s wall, 7.078125s user + 1.328125s system = 8.406250s CPU (117.5%)

RUN-1004 : used memory is 777 MB, reserved memory is 906 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1946
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                221
  #LATCH                0
#MACRO_ADD            153
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1725   |221    |166    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.900868s wall, 1.796875s user + 0.484375s system = 2.281250s CPU (120.0%)

RUN-1004 : used memory is 777 MB, reserved memory is 906 MB, peak memory is 1070 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4157/14 useful/useless nets, 2390/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4157/0 useful/useless nets, 2390/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4268/0 useful/useless nets, 2519/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4251/0 useful/useless nets, 2502/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 154 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8046/68 useful/useless nets, 6297/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.42 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2093 instances into 2462 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8409/0 useful/useless nets, 6660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2070 adder to BLE ...
SYN-4008 : Packed 2070 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2490 LUT to BLE ...
SYN-4008 : Packed 2490 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2274 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2490/4070 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5594  |5594  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  9.702027s wall, 9.796875s user + 1.859375s system = 11.656250s CPU (120.1%)

RUN-1004 : used memory is 783 MB, reserved memory is 910 MB, peak memory is 1070 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.579178s wall, 3.218750s user + 0.968750s system = 4.187500s CPU (117.0%)

RUN-1004 : used memory is 783 MB, reserved memory is 910 MB, peak memory is 1070 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i26/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i26/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18766, tnet num: 5861, tinst num: 2823, tnode num: 19329, tedge num: 32926.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1495 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.409681s wall, 1.468750s user + 0.218750s system = 1.687500s CPU (119.7%)

RUN-1004 : used memory is 783 MB, reserved memory is 910 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.891642s wall, 1.937500s user + 0.328125s system = 2.265625s CPU (119.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.70775e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(956): len = 1.10382e+06, overlap = 4.5
PHY-3002 : Step(957): len = 803012, overlap = 13.25
PHY-3002 : Step(958): len = 649222, overlap = 47
PHY-3002 : Step(959): len = 541284, overlap = 69.5
PHY-3002 : Step(960): len = 446381, overlap = 99
PHY-3002 : Step(961): len = 368329, overlap = 117.5
PHY-3002 : Step(962): len = 310523, overlap = 137
PHY-3002 : Step(963): len = 269017, overlap = 151.5
PHY-3002 : Step(964): len = 241205, overlap = 159.25
PHY-3002 : Step(965): len = 212757, overlap = 169.25
PHY-3002 : Step(966): len = 193052, overlap = 174
PHY-3002 : Step(967): len = 177801, overlap = 174.5
PHY-3002 : Step(968): len = 156782, overlap = 182
PHY-3002 : Step(969): len = 148009, overlap = 182
PHY-3002 : Step(970): len = 134589, overlap = 185.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.53164e-06
PHY-3002 : Step(971): len = 130683, overlap = 181
PHY-3002 : Step(972): len = 129639, overlap = 166.75
PHY-3002 : Step(973): len = 125227, overlap = 149.75
PHY-3002 : Step(974): len = 122039, overlap = 145.5
PHY-3002 : Step(975): len = 119494, overlap = 141.5
PHY-3002 : Step(976): len = 117196, overlap = 133
PHY-3002 : Step(977): len = 115397, overlap = 119.75
PHY-3002 : Step(978): len = 112968, overlap = 105.25
PHY-3002 : Step(979): len = 110380, overlap = 103.5
PHY-3002 : Step(980): len = 109648, overlap = 97.25
PHY-3002 : Step(981): len = 112084, overlap = 84
PHY-3002 : Step(982): len = 110063, overlap = 86.25
PHY-3002 : Step(983): len = 107911, overlap = 87
PHY-3002 : Step(984): len = 106851, overlap = 86.5
PHY-3002 : Step(985): len = 105353, overlap = 86.5
PHY-3002 : Step(986): len = 104789, overlap = 85.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.06327e-06
PHY-3002 : Step(987): len = 104205, overlap = 85.5
PHY-3002 : Step(988): len = 104145, overlap = 85.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018038s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (259.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60406e-07
PHY-3002 : Step(989): len = 107526, overlap = 117.25
PHY-3002 : Step(990): len = 106884, overlap = 118.25
PHY-3002 : Step(991): len = 104928, overlap = 117.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.20812e-07
PHY-3002 : Step(992): len = 104570, overlap = 118.5
PHY-3002 : Step(993): len = 104570, overlap = 118.5
PHY-3002 : Step(994): len = 103717, overlap = 119.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84162e-06
PHY-3002 : Step(995): len = 103590, overlap = 120
PHY-3002 : Step(996): len = 103590, overlap = 120
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.68325e-06
PHY-3002 : Step(997): len = 103526, overlap = 120.75
PHY-3002 : Step(998): len = 103526, overlap = 120.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.0868e-06
PHY-3002 : Step(999): len = 103432, overlap = 187.5
PHY-3002 : Step(1000): len = 103432, overlap = 187.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.01068e-06
PHY-3002 : Step(1001): len = 104068, overlap = 182.75
PHY-3002 : Step(1002): len = 104336, overlap = 181.25
PHY-3002 : Step(1003): len = 104917, overlap = 175.5
PHY-3002 : Step(1004): len = 105460, overlap = 173.25
PHY-3002 : Step(1005): len = 107636, overlap = 166
PHY-3002 : Step(1006): len = 108039, overlap = 159.75
PHY-3002 : Step(1007): len = 107970, overlap = 159.75
PHY-3002 : Step(1008): len = 107966, overlap = 157
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20214e-05
PHY-3002 : Step(1009): len = 108623, overlap = 154
PHY-3002 : Step(1010): len = 108899, overlap = 153.5
PHY-3002 : Step(1011): len = 113130, overlap = 140.25
PHY-3002 : Step(1012): len = 118731, overlap = 129.75
PHY-3002 : Step(1013): len = 116321, overlap = 133.5
PHY-3002 : Step(1014): len = 115254, overlap = 135.25
PHY-3002 : Step(1015): len = 113487, overlap = 140.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09058e-05
PHY-3002 : Step(1016): len = 117820, overlap = 128.75
PHY-3002 : Step(1017): len = 121443, overlap = 121.25
PHY-3002 : Step(1018): len = 124998, overlap = 114
PHY-3002 : Step(1019): len = 128681, overlap = 115
PHY-3002 : Step(1020): len = 131863, overlap = 113
PHY-3002 : Step(1021): len = 130302, overlap = 111.75
PHY-3002 : Step(1022): len = 129567, overlap = 114.5
PHY-3002 : Step(1023): len = 128848, overlap = 120.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.18117e-05
PHY-3002 : Step(1024): len = 134581, overlap = 110
PHY-3002 : Step(1025): len = 138323, overlap = 102.25
PHY-3002 : Step(1026): len = 139270, overlap = 100.5
PHY-3002 : Step(1027): len = 140506, overlap = 100.5
PHY-3002 : Step(1028): len = 142724, overlap = 97.25
PHY-3002 : Step(1029): len = 142897, overlap = 100.5
PHY-3002 : Step(1030): len = 143623, overlap = 95.75
PHY-3002 : Step(1031): len = 144709, overlap = 93.75
PHY-3002 : Step(1032): len = 145783, overlap = 93.25
PHY-3002 : Step(1033): len = 146593, overlap = 93.75
PHY-3002 : Step(1034): len = 147010, overlap = 97.25
PHY-3002 : Step(1035): len = 147707, overlap = 89.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.36234e-05
PHY-3002 : Step(1036): len = 155833, overlap = 78.75
PHY-3002 : Step(1037): len = 163472, overlap = 73
PHY-3002 : Step(1038): len = 167886, overlap = 69.25
PHY-3002 : Step(1039): len = 169842, overlap = 67.75
PHY-3002 : Step(1040): len = 171025, overlap = 65
PHY-3002 : Step(1041): len = 172728, overlap = 63.5
PHY-3002 : Step(1042): len = 174329, overlap = 72.25
PHY-3002 : Step(1043): len = 173477, overlap = 71.25
PHY-3002 : Step(1044): len = 173265, overlap = 71.25
PHY-3002 : Step(1045): len = 172864, overlap = 74.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000164698
PHY-3002 : Step(1046): len = 181730, overlap = 69.75
PHY-3002 : Step(1047): len = 189596, overlap = 63
PHY-3002 : Step(1048): len = 194245, overlap = 65
PHY-3002 : Step(1049): len = 196450, overlap = 64.5
PHY-3002 : Step(1050): len = 197715, overlap = 65
PHY-3002 : Step(1051): len = 198812, overlap = 70.75
PHY-3002 : Step(1052): len = 200021, overlap = 65.75
PHY-3002 : Step(1053): len = 200863, overlap = 64
PHY-3002 : Step(1054): len = 201533, overlap = 63
PHY-3002 : Step(1055): len = 201735, overlap = 62.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000329395
PHY-3002 : Step(1056): len = 211377, overlap = 57.5
PHY-3002 : Step(1057): len = 217546, overlap = 54.5
PHY-3002 : Step(1058): len = 222812, overlap = 54.5
PHY-3002 : Step(1059): len = 224971, overlap = 51.25
PHY-3002 : Step(1060): len = 224683, overlap = 47.75
PHY-3002 : Step(1061): len = 225002, overlap = 43.25
PHY-3002 : Step(1062): len = 226517, overlap = 38.5
PHY-3002 : Step(1063): len = 228174, overlap = 40.75
PHY-3002 : Step(1064): len = 228839, overlap = 39.75
PHY-3002 : Step(1065): len = 228530, overlap = 41.5
PHY-3002 : Step(1066): len = 228485, overlap = 42.75
PHY-3002 : Step(1067): len = 228779, overlap = 41.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000658379
PHY-3002 : Step(1068): len = 237249, overlap = 37.75
PHY-3002 : Step(1069): len = 240768, overlap = 35
PHY-3002 : Step(1070): len = 244681, overlap = 38.75
PHY-3002 : Step(1071): len = 247377, overlap = 38
PHY-3002 : Step(1072): len = 247385, overlap = 37.25
PHY-3002 : Step(1073): len = 248184, overlap = 34
PHY-3002 : Step(1074): len = 249429, overlap = 34.5
PHY-3002 : Step(1075): len = 250281, overlap = 34
PHY-3002 : Step(1076): len = 251582, overlap = 33.5
PHY-3002 : Step(1077): len = 251389, overlap = 33.5
PHY-3002 : Step(1078): len = 250505, overlap = 31.75
PHY-3002 : Step(1079): len = 250127, overlap = 32
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00125332
PHY-3002 : Step(1080): len = 256739, overlap = 31
PHY-3002 : Step(1081): len = 258895, overlap = 29.25
PHY-3002 : Step(1082): len = 262293, overlap = 28
PHY-3002 : Step(1083): len = 263965, overlap = 26.25
PHY-3002 : Step(1084): len = 264205, overlap = 26.5
PHY-3002 : Step(1085): len = 264628, overlap = 26.5
PHY-3002 : Step(1086): len = 266038, overlap = 27
PHY-3002 : Step(1087): len = 267182, overlap = 28.75
PHY-3002 : Step(1088): len = 267031, overlap = 29
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00247467
PHY-3002 : Step(1089): len = 271060, overlap = 27
PHY-3002 : Step(1090): len = 272724, overlap = 25
PHY-3002 : Step(1091): len = 275152, overlap = 24.5
PHY-3002 : Step(1092): len = 277204, overlap = 24.25
PHY-3002 : Step(1093): len = 277845, overlap = 23.25
PHY-3002 : Step(1094): len = 277936, overlap = 23.5
PHY-3002 : Step(1095): len = 278111, overlap = 24.5
PHY-3002 : Step(1096): len = 278354, overlap = 23.75
PHY-3002 : Step(1097): len = 279245, overlap = 23.5
PHY-3002 : Step(1098): len = 280221, overlap = 23.5
PHY-3002 : Step(1099): len = 281130, overlap = 22.5
PHY-3002 : Step(1100): len = 281474, overlap = 22.25
PHY-3002 : Step(1101): len = 281852, overlap = 21.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00471979
PHY-3002 : Step(1102): len = 283864, overlap = 21.5
PHY-3002 : Step(1103): len = 284801, overlap = 21
PHY-3002 : Step(1104): len = 285865, overlap = 20.5
PHY-3002 : Step(1105): len = 286822, overlap = 20.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00813592
PHY-3002 : Step(1106): len = 288233, overlap = 19.75
PHY-3002 : Step(1107): len = 289160, overlap = 20
PHY-3002 : Step(1108): len = 290014, overlap = 20
PHY-3002 : Step(1109): len = 290950, overlap = 18.75
PHY-3002 : Step(1110): len = 291689, overlap = 18.25
PHY-3002 : Step(1111): len = 292580, overlap = 19
PHY-3002 : Step(1112): len = 293285, overlap = 19.25
PHY-3002 : Step(1113): len = 293914, overlap = 19.75
PHY-3002 : Step(1114): len = 294424, overlap = 19.5
PHY-3002 : Step(1115): len = 295285, overlap = 18.75
PHY-3002 : Step(1116): len = 295797, overlap = 18.25
PHY-3002 : Step(1117): len = 296421, overlap = 17.5
PHY-3002 : Step(1118): len = 296808, overlap = 17.75
PHY-3002 : Step(1119): len = 297294, overlap = 17.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0134676
PHY-3002 : Step(1120): len = 297914, overlap = 17.5
PHY-3002 : Step(1121): len = 298800, overlap = 18
PHY-3002 : Step(1122): len = 299269, overlap = 17.75
PHY-3002 : Step(1123): len = 299831, overlap = 17.5
PHY-3002 : Step(1124): len = 300332, overlap = 17.25
PHY-3002 : Step(1125): len = 300790, overlap = 17.25
PHY-3002 : Step(1126): len = 301244, overlap = 16
PHY-3002 : Step(1127): len = 301873, overlap = 17.25
PHY-3002 : Step(1128): len = 302148, overlap = 16.75
PHY-3002 : Step(1129): len = 302439, overlap = 16.25
PHY-3002 : Step(1130): len = 302632, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.583479s wall, 3.156250s user + 2.906250s system = 6.062500s CPU (169.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559412
PHY-3002 : Step(1131): len = 285401, overlap = 8.25
PHY-3002 : Step(1132): len = 278254, overlap = 7.5
PHY-3002 : Step(1133): len = 273303, overlap = 10.25
PHY-3002 : Step(1134): len = 270689, overlap = 10.5
PHY-3002 : Step(1135): len = 269434, overlap = 12.5
PHY-3002 : Step(1136): len = 268997, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.109449s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (128.5%)

PHY-3001 : Legalized: Len = 271283, Over = 0
PHY-3001 : Final: Len = 271283, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 403904, over cnt = 111(0%), over = 139, worst = 3
PHY-1002 : len = 404264, over cnt = 67(0%), over = 75, worst = 2
PHY-1002 : len = 404488, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 404608, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 404384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.259457s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (150.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18766, tnet num: 5861, tinst num: 2823, tnode num: 19329, tedge num: 32926.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1495 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.603260s wall, 1.593750s user + 0.281250s system = 1.875000s CPU (116.9%)

RUN-1004 : used memory is 784 MB, reserved memory is 910 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.068726s wall, 2.046875s user + 0.359375s system = 2.406250s CPU (116.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271283
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1137): len = 271283, overlap = 0
PHY-3002 : Step(1138): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016307s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1139): len = 271283, overlap = 0
PHY-3002 : Step(1140): len = 271283, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1141): len = 271283, overlap = 0
PHY-3002 : Step(1142): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017185s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (181.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1143): len = 271283, overlap = 0
PHY-3002 : Step(1144): len = 271283, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023512s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (199.4%)

PHY-3001 : Legalized: Len = 271283, Over = 0
PHY-3001 : Final: Len = 271283, Over = 0
RUN-1003 : finish command "place -eco" in  3.006706s wall, 3.250000s user + 0.812500s system = 4.062500s CPU (135.1%)

RUN-1004 : used memory is 784 MB, reserved memory is 910 MB, peak memory is 1070 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  37.799075s wall, 66.750000s user + 18.234375s system = 84.984375s CPU (224.8%)

RUN-1004 : used memory is 784 MB, reserved memory is 910 MB, peak memory is 1070 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3213 to 2392
PHY-1001 : Pin misalignment score is improved from 2392 to 2367
PHY-1001 : Pin misalignment score is improved from 2367 to 2367
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 2559 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 403904, over cnt = 111(0%), over = 139, worst = 3
PHY-1002 : len = 404264, over cnt = 67(0%), over = 75, worst = 2
PHY-1002 : len = 404488, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 404608, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 404384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245460s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (191.0%)

PHY-1001 : End global routing;  0.759359s wall, 0.937500s user + 0.156250s system = 1.093750s CPU (144.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (190.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 591088, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 24.569078s wall, 36.968750s user + 5.093750s system = 42.062500s CPU (171.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 590832, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 590832
PHY-1001 : End DR Iter 1; 0.251850s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (86.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  31.720285s wall, 43.484375s user + 7.000000s system = 50.484375s CPU (159.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  51.027458s wall, 63.187500s user + 10.281250s system = 73.468750s CPU (144.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 956 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  218   out of  19600    1.11%
#le                  5594
  #lut only          5376   out of   5594   96.10%
  #reg only             0   out of   5594    0.00%
  #lut&reg            218   out of   5594    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.702906s wall, 3.375000s user + 0.921875s system = 4.296875s CPU (116.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 956 MB, peak memory is 1070 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2825
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5863, pip num: 42948
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2839 valid insts, and 150291 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  17.911024s wall, 60.843750s user + 1.781250s system = 62.625000s CPU (349.6%)

RUN-1004 : used memory is 829 MB, reserved memory is 956 MB, peak memory is 1070 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.127091s wall, 4.062500s user + 0.625000s system = 4.687500s CPU (113.6%)

RUN-1004 : used memory is 864 MB, reserved memory is 990 MB, peak memory is 1070 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.642696s wall, 0.671875s user + 1.359375s system = 2.031250s CPU (26.6%)

RUN-1004 : used memory is 880 MB, reserved memory is 1008 MB, peak memory is 1070 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.632626s wall, 5.093750s user + 2.203125s system = 7.296875s CPU (57.8%)

RUN-1004 : used memory is 832 MB, reserved memory is 959 MB, peak memory is 1070 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(78)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.325167s wall, 1.375000s user + 0.250000s system = 1.625000s CPU (122.6%)

RUN-1004 : used memory is 816 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8242/575 useful/useless nets, 4724/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 492 instances.
SYN-1015 : Optimize round 1, 1054 better
SYN-1014 : Optimize round 2
SYN-1032 : 7533/267 useful/useless nets, 4187/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 4606/1509 useful/useless nets, 2648/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4464/83 useful/useless nets, 2569/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4321/82 useful/useless nets, 2489/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4188/73 useful/useless nets, 2417/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4122/19 useful/useless nets, 2380/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4116/5 useful/useless nets, 2377/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4110/5 useful/useless nets, 2374/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4104/5 useful/useless nets, 2371/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.376220s wall, 6.531250s user + 1.125000s system = 7.656250s CPU (120.1%)

RUN-1004 : used memory is 816 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1948
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 80
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                222
  #LATCH                0
#MACRO_ADD            153
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1726   |222    |166    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.897347s wall, 1.781250s user + 0.468750s system = 2.250000s CPU (118.6%)

RUN-1004 : used memory is 816 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4158/14 useful/useless nets, 2391/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4158/0 useful/useless nets, 2391/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4269/0 useful/useless nets, 2520/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4252/0 useful/useless nets, 2503/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 154 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8047/68 useful/useless nets, 6298/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2094 instances into 2463 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8410/0 useful/useless nets, 6661/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2070 adder to BLE ...
SYN-4008 : Packed 2070 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2491 LUT to BLE ...
SYN-4008 : Packed 2491 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2275 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2491/4071 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5595   out of  19600   28.55%
#reg                  218   out of  19600    1.11%
#le                  5595
  #lut only          5377   out of   5595   96.10%
  #reg only             0   out of   5595    0.00%
  #lut&reg            218   out of   5595    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5595  |5595  |218   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.021410s wall, 10.125000s user + 1.750000s system = 11.875000s CPU (118.5%)

RUN-1004 : used memory is 817 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.527086s wall, 3.031250s user + 1.062500s system = 4.093750s CPU (116.1%)

RUN-1004 : used memory is 817 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i27/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i27/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5864 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2561 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18771, tnet num: 5862, tinst num: 2823, tnode num: 19337, tedge num: 32934.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.482635s wall, 1.437500s user + 0.234375s system = 1.671875s CPU (112.8%)

RUN-1004 : used memory is 817 MB, reserved memory is 942 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5862 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.049460s wall, 2.015625s user + 0.359375s system = 2.375000s CPU (115.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71251e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1145): len = 1.10594e+06, overlap = 4.5
PHY-3002 : Step(1146): len = 806752, overlap = 16.75
PHY-3002 : Step(1147): len = 645982, overlap = 51
PHY-3002 : Step(1148): len = 534813, overlap = 73.5
PHY-3002 : Step(1149): len = 438751, overlap = 102.25
PHY-3002 : Step(1150): len = 341575, overlap = 124
PHY-3002 : Step(1151): len = 302550, overlap = 141.75
PHY-3002 : Step(1152): len = 258462, overlap = 152
PHY-3002 : Step(1153): len = 229154, overlap = 165
PHY-3002 : Step(1154): len = 207517, overlap = 168.25
PHY-3002 : Step(1155): len = 186375, overlap = 171.25
PHY-3002 : Step(1156): len = 170338, overlap = 178
PHY-3002 : Step(1157): len = 154920, overlap = 185.25
PHY-3002 : Step(1158): len = 139562, overlap = 184.5
PHY-3002 : Step(1159): len = 131028, overlap = 187.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43592e-06
PHY-3002 : Step(1160): len = 127892, overlap = 186.5
PHY-3002 : Step(1161): len = 124826, overlap = 175.25
PHY-3002 : Step(1162): len = 119666, overlap = 176.75
PHY-3002 : Step(1163): len = 116079, overlap = 163
PHY-3002 : Step(1164): len = 117888, overlap = 151.25
PHY-3002 : Step(1165): len = 115802, overlap = 132
PHY-3002 : Step(1166): len = 115368, overlap = 125
PHY-3002 : Step(1167): len = 112656, overlap = 120
PHY-3002 : Step(1168): len = 110781, overlap = 124.75
PHY-3002 : Step(1169): len = 107900, overlap = 123.25
PHY-3002 : Step(1170): len = 106444, overlap = 107.5
PHY-3002 : Step(1171): len = 103966, overlap = 97
PHY-3002 : Step(1172): len = 102777, overlap = 90.5
PHY-3002 : Step(1173): len = 100652, overlap = 81.75
PHY-3002 : Step(1174): len = 100265, overlap = 81
PHY-3002 : Step(1175): len = 98892, overlap = 78
PHY-3002 : Step(1176): len = 98996.6, overlap = 76.25
PHY-3002 : Step(1177): len = 97868.1, overlap = 71.5
PHY-3002 : Step(1178): len = 96998.5, overlap = 67.75
PHY-3002 : Step(1179): len = 96118, overlap = 70
PHY-3002 : Step(1180): len = 95621, overlap = 70.25
PHY-3002 : Step(1181): len = 95420.2, overlap = 70.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.87184e-06
PHY-3002 : Step(1182): len = 95062.2, overlap = 70.25
PHY-3002 : Step(1183): len = 94961, overlap = 70
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021436s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (145.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.72035e-07
PHY-3002 : Step(1184): len = 98993.2, overlap = 112.75
PHY-3002 : Step(1185): len = 98713.3, overlap = 113.5
PHY-3002 : Step(1186): len = 98104.8, overlap = 116.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.4407e-07
PHY-3002 : Step(1187): len = 97678.5, overlap = 117
PHY-3002 : Step(1188): len = 97678.5, overlap = 117
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48814e-06
PHY-3002 : Step(1189): len = 97434.7, overlap = 117
PHY-3002 : Step(1190): len = 97434.7, overlap = 117
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.97628e-06
PHY-3002 : Step(1191): len = 97228.5, overlap = 116.25
PHY-3002 : Step(1192): len = 97228.5, overlap = 116.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.98574e-06
PHY-3002 : Step(1193): len = 97082.8, overlap = 185
PHY-3002 : Step(1194): len = 97122.8, overlap = 184.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.97147e-06
PHY-3002 : Step(1195): len = 97194.1, overlap = 182
PHY-3002 : Step(1196): len = 97480.9, overlap = 179
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.76641e-06
PHY-3002 : Step(1197): len = 98105.2, overlap = 177.75
PHY-3002 : Step(1198): len = 99148.2, overlap = 174.25
PHY-3002 : Step(1199): len = 105230, overlap = 159.5
PHY-3002 : Step(1200): len = 106073, overlap = 155.5
PHY-3002 : Step(1201): len = 105803, overlap = 156
PHY-3002 : Step(1202): len = 106528, overlap = 155.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.75328e-05
PHY-3002 : Step(1203): len = 107907, overlap = 153.25
PHY-3002 : Step(1204): len = 111011, overlap = 146.5
PHY-3002 : Step(1205): len = 113970, overlap = 136
PHY-3002 : Step(1206): len = 115811, overlap = 132
PHY-3002 : Step(1207): len = 119033, overlap = 127.75
PHY-3002 : Step(1208): len = 120024, overlap = 126.25
PHY-3002 : Step(1209): len = 118553, overlap = 128.25
PHY-3002 : Step(1210): len = 118388, overlap = 127
PHY-3002 : Step(1211): len = 117615, overlap = 123.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.50657e-05
PHY-3002 : Step(1212): len = 122733, overlap = 112
PHY-3002 : Step(1213): len = 130330, overlap = 106.25
PHY-3002 : Step(1214): len = 134803, overlap = 96.25
PHY-3002 : Step(1215): len = 134475, overlap = 103.75
PHY-3002 : Step(1216): len = 134804, overlap = 106.75
PHY-3002 : Step(1217): len = 134913, overlap = 105.5
PHY-3002 : Step(1218): len = 135858, overlap = 104.75
PHY-3002 : Step(1219): len = 137154, overlap = 109.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.01313e-05
PHY-3002 : Step(1220): len = 144950, overlap = 96.5
PHY-3002 : Step(1221): len = 153469, overlap = 90.75
PHY-3002 : Step(1222): len = 161301, overlap = 89.25
PHY-3002 : Step(1223): len = 160915, overlap = 92
PHY-3002 : Step(1224): len = 158513, overlap = 84.75
PHY-3002 : Step(1225): len = 158093, overlap = 80.25
PHY-3002 : Step(1226): len = 160259, overlap = 81.25
PHY-3002 : Step(1227): len = 163864, overlap = 82
PHY-3002 : Step(1228): len = 166018, overlap = 73.5
PHY-3002 : Step(1229): len = 165399, overlap = 74.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000140263
PHY-3002 : Step(1230): len = 173873, overlap = 68.5
PHY-3002 : Step(1231): len = 181425, overlap = 65.5
PHY-3002 : Step(1232): len = 185162, overlap = 65.5
PHY-3002 : Step(1233): len = 187152, overlap = 60
PHY-3002 : Step(1234): len = 187813, overlap = 57.5
PHY-3002 : Step(1235): len = 188063, overlap = 53.25
PHY-3002 : Step(1236): len = 187133, overlap = 52.5
PHY-3002 : Step(1237): len = 187665, overlap = 53.75
PHY-3002 : Step(1238): len = 189159, overlap = 53.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000280525
PHY-3002 : Step(1239): len = 199101, overlap = 47.5
PHY-3002 : Step(1240): len = 205770, overlap = 47
PHY-3002 : Step(1241): len = 210483, overlap = 41.75
PHY-3002 : Step(1242): len = 210606, overlap = 42
PHY-3002 : Step(1243): len = 209457, overlap = 41
PHY-3002 : Step(1244): len = 210771, overlap = 39.75
PHY-3002 : Step(1245): len = 214962, overlap = 40.25
PHY-3002 : Step(1246): len = 217047, overlap = 40.75
PHY-3002 : Step(1247): len = 218235, overlap = 41
PHY-3002 : Step(1248): len = 217424, overlap = 43
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000540385
PHY-3002 : Step(1249): len = 225677, overlap = 44
PHY-3002 : Step(1250): len = 229757, overlap = 38.25
PHY-3002 : Step(1251): len = 236762, overlap = 38.5
PHY-3002 : Step(1252): len = 239400, overlap = 38
PHY-3002 : Step(1253): len = 240322, overlap = 37.25
PHY-3002 : Step(1254): len = 241199, overlap = 36.25
PHY-3002 : Step(1255): len = 243274, overlap = 35.75
PHY-3002 : Step(1256): len = 244619, overlap = 33.75
PHY-3002 : Step(1257): len = 243931, overlap = 33.5
PHY-3002 : Step(1258): len = 244766, overlap = 32.25
PHY-3002 : Step(1259): len = 245488, overlap = 31.25
PHY-3002 : Step(1260): len = 245105, overlap = 30.5
PHY-3002 : Step(1261): len = 245550, overlap = 31.5
PHY-3002 : Step(1262): len = 245866, overlap = 30.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00105762
PHY-3002 : Step(1263): len = 253717, overlap = 28.5
PHY-3002 : Step(1264): len = 256306, overlap = 28.25
PHY-3002 : Step(1265): len = 259978, overlap = 24
PHY-3002 : Step(1266): len = 261524, overlap = 24.75
PHY-3002 : Step(1267): len = 262802, overlap = 27.25
PHY-3002 : Step(1268): len = 263462, overlap = 26.75
PHY-3002 : Step(1269): len = 265195, overlap = 26.25
PHY-3002 : Step(1270): len = 266625, overlap = 25.5
PHY-3002 : Step(1271): len = 267188, overlap = 24.75
PHY-3002 : Step(1272): len = 268011, overlap = 25.5
PHY-3002 : Step(1273): len = 268008, overlap = 25
PHY-3002 : Step(1274): len = 267876, overlap = 26.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00199484
PHY-3002 : Step(1275): len = 272187, overlap = 26.25
PHY-3002 : Step(1276): len = 274226, overlap = 27
PHY-3002 : Step(1277): len = 277542, overlap = 26.5
PHY-3002 : Step(1278): len = 279213, overlap = 25
PHY-3002 : Step(1279): len = 280324, overlap = 24.25
PHY-3002 : Step(1280): len = 280911, overlap = 24.5
PHY-3002 : Step(1281): len = 281922, overlap = 24.75
PHY-3002 : Step(1282): len = 282516, overlap = 24.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00375326
PHY-3002 : Step(1283): len = 285013, overlap = 22.25
PHY-3002 : Step(1284): len = 286527, overlap = 22.5
PHY-3002 : Step(1285): len = 288665, overlap = 22.75
PHY-3002 : Step(1286): len = 289475, overlap = 22.5
PHY-3002 : Step(1287): len = 291421, overlap = 20.5
PHY-3002 : Step(1288): len = 293138, overlap = 19.5
PHY-3002 : Step(1289): len = 294067, overlap = 19.75
PHY-3002 : Step(1290): len = 294566, overlap = 19
PHY-3002 : Step(1291): len = 294973, overlap = 18.75
PHY-3002 : Step(1292): len = 295052, overlap = 16.75
PHY-3002 : Step(1293): len = 295550, overlap = 18.5
PHY-3002 : Step(1294): len = 295868, overlap = 17.75
PHY-3002 : Step(1295): len = 296251, overlap = 17.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00698935
PHY-3002 : Step(1296): len = 297984, overlap = 17.25
PHY-3002 : Step(1297): len = 299014, overlap = 16.75
PHY-3002 : Step(1298): len = 299807, overlap = 16.5
PHY-3002 : Step(1299): len = 301279, overlap = 16.25
PHY-3002 : Step(1300): len = 301993, overlap = 16
PHY-3002 : Step(1301): len = 302589, overlap = 16
PHY-3002 : Step(1302): len = 303120, overlap = 16.75
PHY-3002 : Step(1303): len = 303573, overlap = 18
PHY-3002 : Step(1304): len = 304045, overlap = 18
PHY-3002 : Step(1305): len = 304838, overlap = 17.75
PHY-3002 : Step(1306): len = 305506, overlap = 17.25
PHY-3002 : Step(1307): len = 305852, overlap = 16.75
PHY-3002 : Step(1308): len = 306155, overlap = 17
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0121206
PHY-3002 : Step(1309): len = 306832, overlap = 16.5
PHY-3002 : Step(1310): len = 307474, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.829698s wall, 3.609375s user + 3.171875s system = 6.781250s CPU (177.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000616225
PHY-3002 : Step(1311): len = 291856, overlap = 1.75
PHY-3002 : Step(1312): len = 284400, overlap = 5
PHY-3002 : Step(1313): len = 279827, overlap = 5.25
PHY-3002 : Step(1314): len = 277065, overlap = 6.25
PHY-3002 : Step(1315): len = 275350, overlap = 7
PHY-3002 : Step(1316): len = 274407, overlap = 7.75
PHY-3002 : Step(1317): len = 273827, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.097519s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (128.2%)

PHY-3001 : Legalized: Len = 276567, Over = 0
PHY-3001 : Final: Len = 276567, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 409208, over cnt = 76(0%), over = 91, worst = 2
PHY-1002 : len = 409648, over cnt = 40(0%), over = 44, worst = 2
PHY-1002 : len = 409656, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 409696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 409576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.240140s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (162.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18771, tnet num: 5862, tinst num: 2823, tnode num: 19337, tedge num: 32934.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.507990s wall, 1.546875s user + 0.265625s system = 1.812500s CPU (120.2%)

RUN-1004 : used memory is 813 MB, reserved memory is 942 MB, peak memory is 1070 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5862 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.969315s wall, 2.000000s user + 0.359375s system = 2.359375s CPU (119.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 276567
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1318): len = 276567, overlap = 0
PHY-3002 : Step(1319): len = 276567, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011820s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (264.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1320): len = 276567, overlap = 0
PHY-3002 : Step(1321): len = 276567, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1322): len = 276567, overlap = 0
PHY-3002 : Step(1323): len = 276567, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1324): len = 276567, overlap = 0
PHY-3002 : Step(1325): len = 276567, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018301s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.4%)

PHY-3001 : Legalized: Len = 276567, Over = 0
PHY-3001 : Final: Len = 276567, Over = 0
RUN-1003 : finish command "place -eco" in  2.837435s wall, 3.218750s user + 0.656250s system = 3.875000s CPU (136.6%)

RUN-1004 : used memory is 813 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  36.035876s wall, 62.843750s user + 17.015625s system = 79.859375s CPU (221.6%)

RUN-1004 : used memory is 813 MB, reserved memory is 942 MB, peak memory is 1070 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3172 to 2404
PHY-1001 : Pin misalignment score is improved from 2404 to 2379
PHY-1001 : Pin misalignment score is improved from 2379 to 2379
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5864 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2561 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 409208, over cnt = 76(0%), over = 91, worst = 2
PHY-1002 : len = 409648, over cnt = 40(0%), over = 44, worst = 2
PHY-1002 : len = 409656, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 409696, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 409576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252377s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (154.8%)

PHY-1001 : End global routing;  0.802119s wall, 0.906250s user + 0.156250s system = 1.062500s CPU (132.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i27/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021593s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (144.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 612936, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 20.779479s wall, 33.437500s user + 4.171875s system = 37.609375s CPU (181.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 612816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.097953s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (111.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 612760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 612760
PHY-1001 : End DR Iter 2; 0.087144s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i27/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.757452s wall, 39.140625s user + 5.562500s system = 44.703125s CPU (167.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  46.150730s wall, 58.828125s user + 9.031250s system = 67.859375s CPU (147.0%)

RUN-1004 : used memory is 853 MB, reserved memory is 982 MB, peak memory is 1074 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5595   out of  19600   28.55%
#reg                  218   out of  19600    1.11%
#le                  5595
  #lut only          5377   out of   5595   96.10%
  #reg only             0   out of   5595    0.00%
  #lut&reg            218   out of   5595    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.690254s wall, 3.390625s user + 0.843750s system = 4.234375s CPU (114.7%)

RUN-1004 : used memory is 853 MB, reserved memory is 982 MB, peak memory is 1074 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2825
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5864, pip num: 43516
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2864 valid insts, and 151408 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.446837s wall, 62.546875s user + 3.156250s system = 65.703125s CPU (356.2%)

RUN-1004 : used memory is 854 MB, reserved memory is 982 MB, peak memory is 1074 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.036222s wall, 4.031250s user + 0.671875s system = 4.703125s CPU (116.5%)

RUN-1004 : used memory is 887 MB, reserved memory is 1017 MB, peak memory is 1074 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.647713s wall, 0.984375s user + 1.265625s system = 2.250000s CPU (29.4%)

RUN-1004 : used memory is 915 MB, reserved memory is 1047 MB, peak memory is 1074 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.521076s wall, 5.312500s user + 2.171875s system = 7.484375s CPU (59.8%)

RUN-1004 : used memory is 858 MB, reserved memory is 989 MB, peak memory is 1074 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(96)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(96)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(78)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.382722s wall, 1.406250s user + 0.234375s system = 1.640625s CPU (118.7%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8241/575 useful/useless nets, 4723/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 494 instances.
SYN-1015 : Optimize round 1, 1056 better
SYN-1014 : Optimize round 2
SYN-1032 : 7531/267 useful/useless nets, 4185/133 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1724 better
SYN-1014 : Optimize round 3
SYN-1032 : 4604/1509 useful/useless nets, 2646/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4462/83 useful/useless nets, 2567/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4319/82 useful/useless nets, 2487/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4186/73 useful/useless nets, 2415/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4120/19 useful/useless nets, 2378/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4114/5 useful/useless nets, 2375/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4108/5 useful/useless nets, 2372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4102/5 useful/useless nets, 2369/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.335255s wall, 6.500000s user + 1.078125s system = 7.578125s CPU (119.6%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1946
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1640
  #FADD                 0
  #DFF                221
  #LATCH                0
#MACRO_ADD            153
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1725   |221    |166    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.886245s wall, 1.750000s user + 0.484375s system = 2.234375s CPU (118.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4158/14 useful/useless nets, 2391/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4158/0 useful/useless nets, 2391/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4269/0 useful/useless nets, 2520/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4252/0 useful/useless nets, 2503/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 154 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8047/68 useful/useless nets, 6298/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2408 (2.99), #lev = 18 (6.91)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2093 instances into 2462 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8410/0 useful/useless nets, 6661/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 219 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2070 adder to BLE ...
SYN-4008 : Packed 2070 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2490 LUT to BLE ...
SYN-4008 : Packed 2490 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2274 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2490/4070 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  219   out of  19600    1.12%
#le                  5594
  #lut only          5375   out of   5594   96.09%
  #reg only             0   out of   5594    0.00%
  #lut&reg            219   out of   5594    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5594  |5594  |219   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.108021s wall, 10.265625s user + 1.796875s system = 12.062500s CPU (119.3%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.581033s wall, 3.265625s user + 0.875000s system = 4.140625s CPU (115.6%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i26/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i26/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18767, tnet num: 5861, tinst num: 2823, tnode num: 19330, tedge num: 32928.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1493 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.577784s wall, 1.593750s user + 0.281250s system = 1.875000s CPU (118.8%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.068503s wall, 2.140625s user + 0.359375s system = 2.500000s CPU (120.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71492e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1326): len = 1.12269e+06, overlap = 4.5
PHY-3002 : Step(1327): len = 816377, overlap = 14
PHY-3002 : Step(1328): len = 661608, overlap = 45.75
PHY-3002 : Step(1329): len = 547799, overlap = 69
PHY-3002 : Step(1330): len = 456840, overlap = 102.75
PHY-3002 : Step(1331): len = 366194, overlap = 119
PHY-3002 : Step(1332): len = 315514, overlap = 136.25
PHY-3002 : Step(1333): len = 268360, overlap = 146
PHY-3002 : Step(1334): len = 243961, overlap = 152.25
PHY-3002 : Step(1335): len = 215417, overlap = 155.5
PHY-3002 : Step(1336): len = 196155, overlap = 163
PHY-3002 : Step(1337): len = 177957, overlap = 164.5
PHY-3002 : Step(1338): len = 162827, overlap = 170
PHY-3002 : Step(1339): len = 151175, overlap = 169.75
PHY-3002 : Step(1340): len = 137765, overlap = 176.25
PHY-3002 : Step(1341): len = 128345, overlap = 176.25
PHY-3002 : Step(1342): len = 122268, overlap = 182.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31961e-06
PHY-3002 : Step(1343): len = 119265, overlap = 180
PHY-3002 : Step(1344): len = 115010, overlap = 173.75
PHY-3002 : Step(1345): len = 115874, overlap = 163.25
PHY-3002 : Step(1346): len = 108914, overlap = 162.5
PHY-3002 : Step(1347): len = 104893, overlap = 162
PHY-3002 : Step(1348): len = 102759, overlap = 159
PHY-3002 : Step(1349): len = 101492, overlap = 155.75
PHY-3002 : Step(1350): len = 99777.5, overlap = 154.5
PHY-3002 : Step(1351): len = 98360.8, overlap = 151
PHY-3002 : Step(1352): len = 96523.7, overlap = 140
PHY-3002 : Step(1353): len = 96282, overlap = 134
PHY-3002 : Step(1354): len = 93904.2, overlap = 126.75
PHY-3002 : Step(1355): len = 93655.7, overlap = 125.25
PHY-3002 : Step(1356): len = 92898.7, overlap = 118.5
PHY-3002 : Step(1357): len = 92296.9, overlap = 116.75
PHY-3002 : Step(1358): len = 91324.7, overlap = 115
PHY-3002 : Step(1359): len = 91226.6, overlap = 114.5
PHY-3002 : Step(1360): len = 90814.7, overlap = 111.5
PHY-3002 : Step(1361): len = 91462, overlap = 107.25
PHY-3002 : Step(1362): len = 90628.1, overlap = 103.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63923e-06
PHY-3002 : Step(1363): len = 90347, overlap = 103.5
PHY-3002 : Step(1364): len = 90317.4, overlap = 103.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019116s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (327.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38468e-07
PHY-3002 : Step(1365): len = 92852.5, overlap = 139
PHY-3002 : Step(1366): len = 92586.6, overlap = 139.5
PHY-3002 : Step(1367): len = 92272.5, overlap = 141.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76936e-07
PHY-3002 : Step(1368): len = 92195.5, overlap = 142.25
PHY-3002 : Step(1369): len = 92084.8, overlap = 143.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35387e-06
PHY-3002 : Step(1370): len = 91758, overlap = 144
PHY-3002 : Step(1371): len = 91667.1, overlap = 144.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.70774e-06
PHY-3002 : Step(1372): len = 92015.9, overlap = 140.25
PHY-3002 : Step(1373): len = 92063.1, overlap = 140.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88354e-06
PHY-3002 : Step(1374): len = 91689.6, overlap = 200.75
PHY-3002 : Step(1375): len = 91689.6, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.76707e-06
PHY-3002 : Step(1376): len = 92564.1, overlap = 195.25
PHY-3002 : Step(1377): len = 93218.5, overlap = 189.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66563e-06
PHY-3002 : Step(1378): len = 93237.3, overlap = 184.25
PHY-3002 : Step(1379): len = 94131, overlap = 179.75
PHY-3002 : Step(1380): len = 100063, overlap = 164.75
PHY-3002 : Step(1381): len = 101939, overlap = 155.75
PHY-3002 : Step(1382): len = 101603, overlap = 155.25
PHY-3002 : Step(1383): len = 101957, overlap = 157.75
PHY-3002 : Step(1384): len = 101222, overlap = 157.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.33313e-05
PHY-3002 : Step(1385): len = 103551, overlap = 152
PHY-3002 : Step(1386): len = 106910, overlap = 146.25
PHY-3002 : Step(1387): len = 109722, overlap = 143.25
PHY-3002 : Step(1388): len = 112326, overlap = 140.25
PHY-3002 : Step(1389): len = 116737, overlap = 131
PHY-3002 : Step(1390): len = 115471, overlap = 129
PHY-3002 : Step(1391): len = 114007, overlap = 129.75
PHY-3002 : Step(1392): len = 113885, overlap = 128.5
PHY-3002 : Step(1393): len = 112959, overlap = 129.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.66625e-05
PHY-3002 : Step(1394): len = 117336, overlap = 121
PHY-3002 : Step(1395): len = 120979, overlap = 112.5
PHY-3002 : Step(1396): len = 126917, overlap = 101.75
PHY-3002 : Step(1397): len = 126654, overlap = 102
PHY-3002 : Step(1398): len = 126809, overlap = 103.5
PHY-3002 : Step(1399): len = 126518, overlap = 111.5
PHY-3002 : Step(1400): len = 126994, overlap = 110.5
PHY-3002 : Step(1401): len = 127748, overlap = 108
PHY-3002 : Step(1402): len = 129047, overlap = 110.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.3325e-05
PHY-3002 : Step(1403): len = 137358, overlap = 101.5
PHY-3002 : Step(1404): len = 145061, overlap = 91.25
PHY-3002 : Step(1405): len = 148666, overlap = 88.25
PHY-3002 : Step(1406): len = 150172, overlap = 85
PHY-3002 : Step(1407): len = 151187, overlap = 88.75
PHY-3002 : Step(1408): len = 151393, overlap = 90
PHY-3002 : Step(1409): len = 152218, overlap = 86
PHY-3002 : Step(1410): len = 152933, overlap = 86.75
PHY-3002 : Step(1411): len = 153149, overlap = 84.25
PHY-3002 : Step(1412): len = 153277, overlap = 83.25
PHY-3002 : Step(1413): len = 153027, overlap = 78
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00010665
PHY-3002 : Step(1414): len = 162305, overlap = 73.5
PHY-3002 : Step(1415): len = 171069, overlap = 67.5
PHY-3002 : Step(1416): len = 175889, overlap = 56.25
PHY-3002 : Step(1417): len = 175114, overlap = 58.75
PHY-3002 : Step(1418): len = 174248, overlap = 61.75
PHY-3002 : Step(1419): len = 174574, overlap = 64.25
PHY-3002 : Step(1420): len = 176919, overlap = 65
PHY-3002 : Step(1421): len = 178868, overlap = 62
PHY-3002 : Step(1422): len = 179483, overlap = 60.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0002133
PHY-3002 : Step(1423): len = 188316, overlap = 55.25
PHY-3002 : Step(1424): len = 196534, overlap = 55.75
PHY-3002 : Step(1425): len = 201497, overlap = 50.5
PHY-3002 : Step(1426): len = 200899, overlap = 51.5
PHY-3002 : Step(1427): len = 199245, overlap = 48
PHY-3002 : Step(1428): len = 200265, overlap = 47
PHY-3002 : Step(1429): len = 203822, overlap = 48
PHY-3002 : Step(1430): len = 205671, overlap = 49.75
PHY-3002 : Step(1431): len = 205975, overlap = 51.25
PHY-3002 : Step(1432): len = 206150, overlap = 55.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000398854
PHY-3002 : Step(1433): len = 214227, overlap = 49.25
PHY-3002 : Step(1434): len = 219295, overlap = 48
PHY-3002 : Step(1435): len = 225877, overlap = 46.25
PHY-3002 : Step(1436): len = 227378, overlap = 43.5
PHY-3002 : Step(1437): len = 226100, overlap = 42
PHY-3002 : Step(1438): len = 226761, overlap = 43.25
PHY-3002 : Step(1439): len = 228983, overlap = 40.75
PHY-3002 : Step(1440): len = 230773, overlap = 43.5
PHY-3002 : Step(1441): len = 231665, overlap = 45
PHY-3002 : Step(1442): len = 232054, overlap = 44.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000797708
PHY-3002 : Step(1443): len = 239512, overlap = 37.75
PHY-3002 : Step(1444): len = 243196, overlap = 37.75
PHY-3002 : Step(1445): len = 250035, overlap = 36.25
PHY-3002 : Step(1446): len = 250794, overlap = 35
PHY-3002 : Step(1447): len = 249672, overlap = 31.25
PHY-3002 : Step(1448): len = 250080, overlap = 33.5
PHY-3002 : Step(1449): len = 252951, overlap = 30.5
PHY-3002 : Step(1450): len = 254434, overlap = 31.75
PHY-3002 : Step(1451): len = 254625, overlap = 29.5
PHY-3002 : Step(1452): len = 254683, overlap = 30.25
PHY-3002 : Step(1453): len = 254171, overlap = 30.75
PHY-3002 : Step(1454): len = 254073, overlap = 31.5
PHY-3002 : Step(1455): len = 254301, overlap = 29.25
PHY-3002 : Step(1456): len = 254605, overlap = 29.5
PHY-3002 : Step(1457): len = 255289, overlap = 27.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00156131
PHY-3002 : Step(1458): len = 261062, overlap = 25.75
PHY-3002 : Step(1459): len = 262631, overlap = 24.5
PHY-3002 : Step(1460): len = 265767, overlap = 23
PHY-3002 : Step(1461): len = 268051, overlap = 21.75
PHY-3002 : Step(1462): len = 269359, overlap = 21.5
PHY-3002 : Step(1463): len = 269929, overlap = 21.75
PHY-3002 : Step(1464): len = 270462, overlap = 21.5
PHY-3002 : Step(1465): len = 271113, overlap = 22.5
PHY-3002 : Step(1466): len = 271427, overlap = 21.5
PHY-3002 : Step(1467): len = 271905, overlap = 20.25
PHY-3002 : Step(1468): len = 272626, overlap = 19.25
PHY-3002 : Step(1469): len = 273179, overlap = 20
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00298947
PHY-3002 : Step(1470): len = 276076, overlap = 20.25
PHY-3002 : Step(1471): len = 277227, overlap = 21.25
PHY-3002 : Step(1472): len = 279098, overlap = 22.75
PHY-3002 : Step(1473): len = 281028, overlap = 21.5
PHY-3002 : Step(1474): len = 282093, overlap = 20.5
PHY-3002 : Step(1475): len = 282807, overlap = 19.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00548267
PHY-3002 : Step(1476): len = 284254, overlap = 19.5
PHY-3002 : Step(1477): len = 285049, overlap = 19.5
PHY-3002 : Step(1478): len = 285989, overlap = 19
PHY-3002 : Step(1479): len = 286655, overlap = 18
PHY-3002 : Step(1480): len = 287324, overlap = 18.5
PHY-3002 : Step(1481): len = 287981, overlap = 18.25
PHY-3002 : Step(1482): len = 288490, overlap = 18.25
PHY-3002 : Step(1483): len = 289073, overlap = 18.75
PHY-3002 : Step(1484): len = 289502, overlap = 18.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0087864
PHY-3002 : Step(1485): len = 290655, overlap = 19.25
PHY-3002 : Step(1486): len = 291165, overlap = 18.5
PHY-3002 : Step(1487): len = 291986, overlap = 18.75
PHY-3002 : Step(1488): len = 292422, overlap = 17.75
PHY-3002 : Step(1489): len = 293122, overlap = 17
PHY-3002 : Step(1490): len = 293503, overlap = 17
PHY-3002 : Step(1491): len = 294060, overlap = 16.5
PHY-3002 : Step(1492): len = 294393, overlap = 16.5
PHY-3002 : Step(1493): len = 294853, overlap = 16.5
PHY-3002 : Step(1494): len = 295195, overlap = 17
PHY-3002 : Step(1495): len = 295616, overlap = 17.25
PHY-3002 : Step(1496): len = 295887, overlap = 17
PHY-3002 : Step(1497): len = 296413, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.001940s wall, 3.750000s user + 3.281250s system = 7.031250s CPU (175.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000561114
PHY-3002 : Step(1498): len = 282541, overlap = 9
PHY-3002 : Step(1499): len = 275584, overlap = 9.75
PHY-3002 : Step(1500): len = 270392, overlap = 11.25
PHY-3002 : Step(1501): len = 267821, overlap = 12.5
PHY-3002 : Step(1502): len = 266372, overlap = 12.5
PHY-3002 : Step(1503): len = 265521, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.108005s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.3%)

PHY-3001 : Legalized: Len = 268096, Over = 0
PHY-3001 : Final: Len = 268096, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 394248, over cnt = 99(0%), over = 122, worst = 3
PHY-1002 : len = 394888, over cnt = 53(0%), over = 58, worst = 2
PHY-1002 : len = 394824, over cnt = 30(0%), over = 30, worst = 1
PHY-1002 : len = 394832, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 394888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 394888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286416s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (185.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2800 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2823 instances, 2798 slices, 154 macros(1552 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18767, tnet num: 5861, tinst num: 2823, tnode num: 19330, tedge num: 32928.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1493 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.522166s wall, 1.546875s user + 0.234375s system = 1.781250s CPU (117.0%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 280 clock pins, and constraint 563 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.997791s wall, 2.031250s user + 0.359375s system = 2.390625s CPU (119.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 268096
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1504): len = 268096, overlap = 0
PHY-3002 : Step(1505): len = 268096, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1506): len = 268096, overlap = 0
PHY-3002 : Step(1507): len = 268096, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1508): len = 268096, overlap = 0
PHY-3002 : Step(1509): len = 268096, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018276s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1510): len = 268096, overlap = 0
PHY-3002 : Step(1511): len = 268096, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017989s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (260.6%)

PHY-3001 : Legalized: Len = 268096, Over = 0
PHY-3001 : Final: Len = 268096, Over = 0
RUN-1003 : finish command "place -eco" in  2.850764s wall, 3.125000s user + 0.625000s system = 3.750000s CPU (131.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  40.378761s wall, 71.484375s user + 19.562500s system = 91.046875s CPU (225.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 968 MB, peak memory is 1074 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3176 to 2341
PHY-1001 : Pin misalignment score is improved from 2341 to 2328
PHY-1001 : Pin misalignment score is improved from 2328 to 2328
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2825 instances
RUN-1001 : 1399 mslices, 1399 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5863 nets
RUN-1001 : 3175 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 394248, over cnt = 99(0%), over = 122, worst = 3
PHY-1002 : len = 394888, over cnt = 53(0%), over = 58, worst = 2
PHY-1002 : len = 394824, over cnt = 30(0%), over = 30, worst = 1
PHY-1002 : len = 394832, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 394888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 394888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286428s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (158.2%)

PHY-1001 : End global routing;  0.830313s wall, 0.953125s user + 0.156250s system = 1.109375s CPU (133.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023501s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (133.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 577440, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 17.921480s wall, 30.734375s user + 3.796875s system = 34.531250s CPU (192.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 577400, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.088845s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (123.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 577432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577432
PHY-1001 : End DR Iter 2; 0.083365s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (149.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i26/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.854235s wall, 36.453125s user + 5.093750s system = 41.546875s CPU (174.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  43.674128s wall, 56.546875s user + 8.906250s system = 65.453125s CPU (149.9%)

RUN-1004 : used memory is 882 MB, reserved memory is 1019 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5594   out of  19600   28.54%
#reg                  219   out of  19600    1.12%
#le                  5594
  #lut only          5375   out of   5594   96.09%
  #reg only             0   out of   5594    0.00%
  #lut&reg            219   out of   5594    3.91%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.865367s wall, 3.437500s user + 1.031250s system = 4.468750s CPU (115.6%)

RUN-1004 : used memory is 882 MB, reserved memory is 1019 MB, peak memory is 1112 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2825
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5863, pip num: 42689
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2825 valid insts, and 149756 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.344373s wall, 61.000000s user + 3.296875s system = 64.296875s CPU (350.5%)

RUN-1004 : used memory is 882 MB, reserved memory is 1019 MB, peak memory is 1112 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.320676s wall, 1.343750s user + 0.218750s system = 1.562500s CPU (118.3%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8245/575 useful/useless nets, 4727/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 492 instances.
SYN-1015 : Optimize round 1, 1054 better
SYN-1014 : Optimize round 2
SYN-1032 : 7536/267 useful/useless nets, 4190/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4609/1509 useful/useless nets, 2651/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4467/83 useful/useless nets, 2572/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4324/82 useful/useless nets, 2492/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4191/73 useful/useless nets, 2420/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4125/19 useful/useless nets, 2383/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4119/5 useful/useless nets, 2380/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4113/5 useful/useless nets, 2377/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4107/5 useful/useless nets, 2374/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.476542s wall, 6.687500s user + 1.109375s system = 7.796875s CPU (120.4%)

RUN-1004 : used memory is 852 MB, reserved memory is 988 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1950
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1643
  #FADD                 0
  #DFF                222
  #LATCH                0
#MACRO_ADD            154
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1728   |222    |167    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.891664s wall, 1.656250s user + 0.546875s system = 2.203125s CPU (116.5%)

RUN-1004 : used memory is 852 MB, reserved memory is 988 MB, peak memory is 1112 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4162/14 useful/useless nets, 2395/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4162/0 useful/useless nets, 2395/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4273/0 useful/useless nets, 2524/0 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 4256/0 useful/useless nets, 2507/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 155 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8065/68 useful/useless nets, 6316/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2410 (2.99), #lev = 18 (6.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2096 instances into 2464 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8427/0 useful/useless nets, 6678/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 219 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2085 adder to BLE ...
SYN-4008 : Packed 2085 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2492 LUT to BLE ...
SYN-4008 : Packed 2492 LUT and 187 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2275 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2492/4080 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5612   out of  19600   28.63%
#reg                  219   out of  19600    1.12%
#le                  5612
  #lut only          5393   out of   5612   96.10%
  #reg only             0   out of   5612    0.00%
  #lut&reg            219   out of   5612    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5612  |5612  |219   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.296779s wall, 10.312500s user + 1.921875s system = 12.234375s CPU (118.8%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.525936s wall, 3.156250s user + 0.984375s system = 4.140625s CPU (117.4%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i30/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i30/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2834 instances
RUN-1001 : 1404 mslices, 1403 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5873 nets
RUN-1001 : 3169 nets have 2 pins
RUN-1001 : 2576 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2832 instances, 2807 slices, 155 macros(1560 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18804, tnet num: 5871, tinst num: 2832, tnode num: 19370, tedge num: 32982.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.457773s wall, 1.500000s user + 0.203125s system = 1.703125s CPU (116.8%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.930697s wall, 2.000000s user + 0.265625s system = 2.265625s CPU (117.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72669e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1512): len = 1.14701e+06, overlap = 4.5
PHY-3002 : Step(1513): len = 826871, overlap = 22.75
PHY-3002 : Step(1514): len = 670826, overlap = 49
PHY-3002 : Step(1515): len = 550254, overlap = 72.75
PHY-3002 : Step(1516): len = 460445, overlap = 97.25
PHY-3002 : Step(1517): len = 379951, overlap = 122.25
PHY-3002 : Step(1518): len = 318951, overlap = 137.75
PHY-3002 : Step(1519): len = 273736, overlap = 154.75
PHY-3002 : Step(1520): len = 244723, overlap = 164.5
PHY-3002 : Step(1521): len = 218827, overlap = 173.75
PHY-3002 : Step(1522): len = 192744, overlap = 185.5
PHY-3002 : Step(1523): len = 176121, overlap = 186.25
PHY-3002 : Step(1524): len = 160793, overlap = 194.25
PHY-3002 : Step(1525): len = 142155, overlap = 193
PHY-3002 : Step(1526): len = 134388, overlap = 199
PHY-3002 : Step(1527): len = 125049, overlap = 205.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6495e-06
PHY-3002 : Step(1528): len = 119894, overlap = 203
PHY-3002 : Step(1529): len = 119719, overlap = 197.5
PHY-3002 : Step(1530): len = 126346, overlap = 172
PHY-3002 : Step(1531): len = 120945, overlap = 161.75
PHY-3002 : Step(1532): len = 118531, overlap = 151.75
PHY-3002 : Step(1533): len = 114381, overlap = 137.75
PHY-3002 : Step(1534): len = 114841, overlap = 131.5
PHY-3002 : Step(1535): len = 112160, overlap = 127
PHY-3002 : Step(1536): len = 110060, overlap = 125.5
PHY-3002 : Step(1537): len = 109960, overlap = 123.5
PHY-3002 : Step(1538): len = 111676, overlap = 117.75
PHY-3002 : Step(1539): len = 109939, overlap = 117
PHY-3002 : Step(1540): len = 108221, overlap = 117.5
PHY-3002 : Step(1541): len = 107543, overlap = 117.25
PHY-3002 : Step(1542): len = 106628, overlap = 117.75
PHY-3002 : Step(1543): len = 105153, overlap = 120.75
PHY-3002 : Step(1544): len = 103267, overlap = 111
PHY-3002 : Step(1545): len = 103789, overlap = 109.5
PHY-3002 : Step(1546): len = 101404, overlap = 103.5
PHY-3002 : Step(1547): len = 100833, overlap = 103
PHY-3002 : Step(1548): len = 100089, overlap = 104
PHY-3002 : Step(1549): len = 99297.6, overlap = 100.25
PHY-3002 : Step(1550): len = 97729.9, overlap = 87.5
PHY-3002 : Step(1551): len = 97153.4, overlap = 86.75
PHY-3002 : Step(1552): len = 96812.8, overlap = 89.75
PHY-3002 : Step(1553): len = 95948.6, overlap = 90.75
PHY-3002 : Step(1554): len = 95733.5, overlap = 90
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.29899e-06
PHY-3002 : Step(1555): len = 95714.2, overlap = 89
PHY-3002 : Step(1556): len = 95822.7, overlap = 89
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019970s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (234.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.93201e-07
PHY-3002 : Step(1557): len = 98206.6, overlap = 121.75
PHY-3002 : Step(1558): len = 97977, overlap = 123
PHY-3002 : Step(1559): len = 97189.7, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.86403e-07
PHY-3002 : Step(1560): len = 96901.7, overlap = 125.25
PHY-3002 : Step(1561): len = 96838.4, overlap = 125.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57281e-06
PHY-3002 : Step(1562): len = 96738.7, overlap = 125.5
PHY-3002 : Step(1563): len = 96697.3, overlap = 125.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.14561e-06
PHY-3002 : Step(1564): len = 96758.8, overlap = 125.75
PHY-3002 : Step(1565): len = 96758.8, overlap = 125.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99254e-06
PHY-3002 : Step(1566): len = 96802.5, overlap = 187.25
PHY-3002 : Step(1567): len = 96821.2, overlap = 187.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.98509e-06
PHY-3002 : Step(1568): len = 97027.4, overlap = 186.75
PHY-3002 : Step(1569): len = 97501, overlap = 185.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.92832e-06
PHY-3002 : Step(1570): len = 98323.3, overlap = 182.5
PHY-3002 : Step(1571): len = 98726, overlap = 180.25
PHY-3002 : Step(1572): len = 105942, overlap = 146.25
PHY-3002 : Step(1573): len = 107492, overlap = 145.25
PHY-3002 : Step(1574): len = 106207, overlap = 148
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78566e-05
PHY-3002 : Step(1575): len = 107401, overlap = 143.25
PHY-3002 : Step(1576): len = 108588, overlap = 142
PHY-3002 : Step(1577): len = 114768, overlap = 130.75
PHY-3002 : Step(1578): len = 117639, overlap = 127.75
PHY-3002 : Step(1579): len = 117448, overlap = 131.5
PHY-3002 : Step(1580): len = 117153, overlap = 139.25
PHY-3002 : Step(1581): len = 117848, overlap = 139
PHY-3002 : Step(1582): len = 118093, overlap = 132.25
PHY-3002 : Step(1583): len = 119579, overlap = 130.75
PHY-3002 : Step(1584): len = 119980, overlap = 123.25
PHY-3002 : Step(1585): len = 120325, overlap = 122.25
PHY-3002 : Step(1586): len = 120673, overlap = 123
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.57133e-05
PHY-3002 : Step(1587): len = 123796, overlap = 115
PHY-3002 : Step(1588): len = 126484, overlap = 113.25
PHY-3002 : Step(1589): len = 130561, overlap = 110.75
PHY-3002 : Step(1590): len = 134034, overlap = 108
PHY-3002 : Step(1591): len = 135178, overlap = 110.25
PHY-3002 : Step(1592): len = 135005, overlap = 107
PHY-3002 : Step(1593): len = 135322, overlap = 99.75
PHY-3002 : Step(1594): len = 135417, overlap = 96.25
PHY-3002 : Step(1595): len = 136156, overlap = 90.75
PHY-3002 : Step(1596): len = 136724, overlap = 89
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.14266e-05
PHY-3002 : Step(1597): len = 142913, overlap = 79.75
PHY-3002 : Step(1598): len = 148742, overlap = 72.75
PHY-3002 : Step(1599): len = 152079, overlap = 70.5
PHY-3002 : Step(1600): len = 154211, overlap = 72.75
PHY-3002 : Step(1601): len = 156458, overlap = 74.25
PHY-3002 : Step(1602): len = 156394, overlap = 77.25
PHY-3002 : Step(1603): len = 156627, overlap = 77.25
PHY-3002 : Step(1604): len = 156282, overlap = 76.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000142853
PHY-3002 : Step(1605): len = 166431, overlap = 67.75
PHY-3002 : Step(1606): len = 172883, overlap = 60.25
PHY-3002 : Step(1607): len = 174943, overlap = 63.25
PHY-3002 : Step(1608): len = 177690, overlap = 69.5
PHY-3002 : Step(1609): len = 179459, overlap = 64.5
PHY-3002 : Step(1610): len = 180435, overlap = 64.5
PHY-3002 : Step(1611): len = 180201, overlap = 62.75
PHY-3002 : Step(1612): len = 178405, overlap = 62
PHY-3002 : Step(1613): len = 178189, overlap = 60.75
PHY-3002 : Step(1614): len = 179757, overlap = 62
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000268503
PHY-3002 : Step(1615): len = 190864, overlap = 54.75
PHY-3002 : Step(1616): len = 196138, overlap = 56.25
PHY-3002 : Step(1617): len = 201845, overlap = 57.75
PHY-3002 : Step(1618): len = 204857, overlap = 59.75
PHY-3002 : Step(1619): len = 205195, overlap = 50
PHY-3002 : Step(1620): len = 205186, overlap = 49
PHY-3002 : Step(1621): len = 206615, overlap = 48.5
PHY-3002 : Step(1622): len = 207910, overlap = 49.75
PHY-3002 : Step(1623): len = 209027, overlap = 49.75
PHY-3002 : Step(1624): len = 209175, overlap = 45.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00053301
PHY-3002 : Step(1625): len = 219426, overlap = 46.75
PHY-3002 : Step(1626): len = 223104, overlap = 47.5
PHY-3002 : Step(1627): len = 227131, overlap = 40
PHY-3002 : Step(1628): len = 230450, overlap = 34.75
PHY-3002 : Step(1629): len = 231929, overlap = 35.25
PHY-3002 : Step(1630): len = 233372, overlap = 32.25
PHY-3002 : Step(1631): len = 233463, overlap = 31.5
PHY-3002 : Step(1632): len = 234313, overlap = 34.5
PHY-3002 : Step(1633): len = 234560, overlap = 32.25
PHY-3002 : Step(1634): len = 234002, overlap = 32.25
PHY-3002 : Step(1635): len = 233616, overlap = 35.25
PHY-3002 : Step(1636): len = 234187, overlap = 34.5
PHY-3002 : Step(1637): len = 235158, overlap = 31.75
PHY-3002 : Step(1638): len = 236011, overlap = 28.75
PHY-3002 : Step(1639): len = 236097, overlap = 30.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00106602
PHY-3002 : Step(1640): len = 243523, overlap = 28.75
PHY-3002 : Step(1641): len = 246477, overlap = 30
PHY-3002 : Step(1642): len = 250024, overlap = 31.5
PHY-3002 : Step(1643): len = 252587, overlap = 29.5
PHY-3002 : Step(1644): len = 253536, overlap = 26.75
PHY-3002 : Step(1645): len = 254699, overlap = 24
PHY-3002 : Step(1646): len = 256159, overlap = 22.5
PHY-3002 : Step(1647): len = 256709, overlap = 21
PHY-3002 : Step(1648): len = 257152, overlap = 22.25
PHY-3002 : Step(1649): len = 257328, overlap = 23.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00206675
PHY-3002 : Step(1650): len = 261642, overlap = 23
PHY-3002 : Step(1651): len = 262652, overlap = 24
PHY-3002 : Step(1652): len = 264715, overlap = 23.75
PHY-3002 : Step(1653): len = 266218, overlap = 22.5
PHY-3002 : Step(1654): len = 267557, overlap = 21.25
PHY-3002 : Step(1655): len = 268506, overlap = 21.75
PHY-3002 : Step(1656): len = 269940, overlap = 21
PHY-3002 : Step(1657): len = 270721, overlap = 21
PHY-3002 : Step(1658): len = 271375, overlap = 22.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00396847
PHY-3002 : Step(1659): len = 273496, overlap = 22
PHY-3002 : Step(1660): len = 274513, overlap = 21.5
PHY-3002 : Step(1661): len = 275602, overlap = 21.5
PHY-3002 : Step(1662): len = 276521, overlap = 22
PHY-3002 : Step(1663): len = 277275, overlap = 21.75
PHY-3002 : Step(1664): len = 278138, overlap = 21.75
PHY-3002 : Step(1665): len = 278841, overlap = 22
PHY-3002 : Step(1666): len = 279738, overlap = 22.5
PHY-3002 : Step(1667): len = 280424, overlap = 22.25
PHY-3002 : Step(1668): len = 281206, overlap = 21.5
PHY-3002 : Step(1669): len = 281899, overlap = 23
PHY-3002 : Step(1670): len = 282690, overlap = 21
PHY-3002 : Step(1671): len = 283041, overlap = 20.5
PHY-3002 : Step(1672): len = 283459, overlap = 21.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00719785
PHY-3002 : Step(1673): len = 284577, overlap = 21.5
PHY-3002 : Step(1674): len = 285425, overlap = 21.75
PHY-3002 : Step(1675): len = 286059, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.607259s wall, 3.500000s user + 2.656250s system = 6.156250s CPU (170.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000578385
PHY-3002 : Step(1676): len = 271434, overlap = 7
PHY-3002 : Step(1677): len = 266042, overlap = 10.5
PHY-3002 : Step(1678): len = 262450, overlap = 11.5
PHY-3002 : Step(1679): len = 259680, overlap = 10.75
PHY-3002 : Step(1680): len = 258506, overlap = 11
PHY-3002 : Step(1681): len = 258516, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.103965s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (135.3%)

PHY-3001 : Legalized: Len = 260970, Over = 0
PHY-3001 : Final: Len = 260970, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 380632, over cnt = 74(0%), over = 94, worst = 2
PHY-1002 : len = 381032, over cnt = 32(0%), over = 40, worst = 2
PHY-1002 : len = 381112, over cnt = 17(0%), over = 22, worst = 2
PHY-1002 : len = 381160, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 381104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217028s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (158.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2809 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2832 instances, 2807 slices, 155 macros(1560 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18804, tnet num: 5871, tinst num: 2832, tnode num: 19370, tedge num: 32982.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.541919s wall, 1.546875s user + 0.265625s system = 1.812500s CPU (117.5%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.017731s wall, 2.015625s user + 0.359375s system = 2.375000s CPU (117.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 260970
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1682): len = 260970, overlap = 0
PHY-3002 : Step(1683): len = 260970, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1684): len = 260970, overlap = 0
PHY-3002 : Step(1685): len = 260970, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1686): len = 260970, overlap = 0
PHY-3002 : Step(1687): len = 260970, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1688): len = 260970, overlap = 0
PHY-3002 : Step(1689): len = 260970, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.3%)

PHY-3001 : Legalized: Len = 260970, Over = 0
PHY-3001 : Final: Len = 260970, Over = 0
RUN-1003 : finish command "place -eco" in  2.893510s wall, 3.109375s user + 0.718750s system = 3.828125s CPU (132.3%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  36.668555s wall, 64.531250s user + 17.281250s system = 81.812500s CPU (223.1%)

RUN-1004 : used memory is 853 MB, reserved memory is 989 MB, peak memory is 1112 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3159 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2382
PHY-1001 : Pin misalignment score is improved from 2382 to 2382
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2834 instances
RUN-1001 : 1404 mslices, 1403 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5873 nets
RUN-1001 : 3169 nets have 2 pins
RUN-1001 : 2576 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 380632, over cnt = 74(0%), over = 94, worst = 2
PHY-1002 : len = 381032, over cnt = 32(0%), over = 40, worst = 2
PHY-1002 : len = 381112, over cnt = 17(0%), over = 22, worst = 2
PHY-1002 : len = 381160, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 381104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.229963s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (217.4%)

PHY-1001 : End global routing;  0.850066s wall, 1.062500s user + 0.156250s system = 1.218750s CPU (143.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i30/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021953s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (142.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 555720, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 19.643494s wall, 31.171875s user + 3.640625s system = 34.812500s CPU (177.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 555544, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.087618s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (160.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 555544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.083599s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (130.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 555576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 555576
PHY-1001 : End DR Iter 3; 0.080736s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (135.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i30/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.689327s wall, 36.937500s user + 5.031250s system = 41.968750s CPU (163.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  46.065612s wall, 57.765625s user + 8.578125s system = 66.343750s CPU (144.0%)

RUN-1004 : used memory is 879 MB, reserved memory is 1025 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5612   out of  19600   28.63%
#reg                  219   out of  19600    1.12%
#le                  5612
  #lut only          5393   out of   5612   96.10%
  #reg only             0   out of   5612    0.00%
  #lut&reg            219   out of   5612    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.927324s wall, 3.500000s user + 1.078125s system = 4.578125s CPU (116.6%)

RUN-1004 : used memory is 879 MB, reserved memory is 1025 MB, peak memory is 1112 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2834
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5873, pip num: 42289
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2771 valid insts, and 149148 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  17.822348s wall, 59.000000s user + 2.906250s system = 61.906250s CPU (347.4%)

RUN-1004 : used memory is 879 MB, reserved memory is 1025 MB, peak memory is 1112 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.276031s wall, 4.046875s user + 0.750000s system = 4.796875s CPU (112.2%)

RUN-1004 : used memory is 927 MB, reserved memory is 1075 MB, peak memory is 1112 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.582774s wall, 0.453125s user + 1.312500s system = 1.765625s CPU (23.3%)

RUN-1004 : used memory is 956 MB, reserved memory is 1106 MB, peak memory is 1112 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.680974s wall, 4.796875s user + 2.265625s system = 7.062500s CPU (55.7%)

RUN-1004 : used memory is 914 MB, reserved memory is 1064 MB, peak memory is 1112 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.307035s wall, 1.375000s user + 0.187500s system = 1.562500s CPU (119.5%)

RUN-1004 : used memory is 898 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8245/575 useful/useless nets, 4727/1 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 492 instances.
SYN-1015 : Optimize round 1, 1054 better
SYN-1014 : Optimize round 2
SYN-1032 : 7536/267 useful/useless nets, 4190/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4609/1509 useful/useless nets, 2651/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4467/83 useful/useless nets, 2572/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4324/82 useful/useless nets, 2492/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4191/73 useful/useless nets, 2420/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4125/19 useful/useless nets, 2383/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4119/5 useful/useless nets, 2380/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4113/5 useful/useless nets, 2377/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4107/5 useful/useless nets, 2374/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  6.325522s wall, 6.437500s user + 1.109375s system = 7.546875s CPU (119.3%)

RUN-1004 : used memory is 898 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1950
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21              1643
  #FADD                 0
  #DFF                222
  #LATCH                0
#MACRO_ADD            154
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            251

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1728   |222    |167    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.908925s wall, 1.687500s user + 0.531250s system = 2.218750s CPU (116.2%)

RUN-1004 : used memory is 898 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4162/14 useful/useless nets, 2395/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4162/0 useful/useless nets, 2395/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4261/0 useful/useless nets, 2512/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 108 better
SYN-2501 : Optimize round 2
SYN-1032 : 4250/0 useful/useless nets, 2501/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 155 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8059/68 useful/useless nets, 6310/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2410 (2.99), #lev = 18 (6.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2090 instances into 2464 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8427/0 useful/useless nets, 6678/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 219 DFF/LATCH to SEQ ...
SYN-4009 : Pack 74 carry chain into lslice
SYN-4007 : Packing 2085 adder to BLE ...
SYN-4008 : Packed 2085 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2492 LUT to BLE ...
SYN-4008 : Packed 2492 LUT and 187 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2275 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2492/4080 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5612   out of  19600   28.63%
#reg                  219   out of  19600    1.12%
#le                  5612
  #lut only          5393   out of   5612   96.10%
  #reg only             0   out of   5612    0.00%
  #lut&reg            219   out of   5612    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5612  |5612  |219   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.765928s wall, 10.859375s user + 2.109375s system = 12.968750s CPU (120.5%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.567369s wall, 3.218750s user + 0.937500s system = 4.156250s CPU (116.5%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i30/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i30/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2834 instances
RUN-1001 : 1404 mslices, 1403 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5873 nets
RUN-1001 : 3169 nets have 2 pins
RUN-1001 : 2576 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2832 instances, 2807 slices, 155 macros(1560 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18798, tnet num: 5871, tinst num: 2832, tnode num: 19364, tedge num: 32970.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.478777s wall, 1.484375s user + 0.218750s system = 1.703125s CPU (115.2%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.963666s wall, 2.015625s user + 0.296875s system = 2.312500s CPU (117.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72303e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1690): len = 1.12345e+06, overlap = 4.5
PHY-3002 : Step(1691): len = 814595, overlap = 13.5
PHY-3002 : Step(1692): len = 659547, overlap = 45.5
PHY-3002 : Step(1693): len = 546967, overlap = 62.25
PHY-3002 : Step(1694): len = 454243, overlap = 90.75
PHY-3002 : Step(1695): len = 378540, overlap = 110.25
PHY-3002 : Step(1696): len = 319625, overlap = 130
PHY-3002 : Step(1697): len = 278781, overlap = 144.75
PHY-3002 : Step(1698): len = 244639, overlap = 158.5
PHY-3002 : Step(1699): len = 221520, overlap = 169.25
PHY-3002 : Step(1700): len = 192691, overlap = 176
PHY-3002 : Step(1701): len = 179806, overlap = 180.75
PHY-3002 : Step(1702): len = 167263, overlap = 186
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21245e-06
PHY-3002 : Step(1703): len = 163024, overlap = 183.25
PHY-3002 : Step(1704): len = 159208, overlap = 168.25
PHY-3002 : Step(1705): len = 158173, overlap = 139.75
PHY-3002 : Step(1706): len = 148644, overlap = 137.5
PHY-3002 : Step(1707): len = 144408, overlap = 136.5
PHY-3002 : Step(1708): len = 139156, overlap = 133.5
PHY-3002 : Step(1709): len = 137293, overlap = 127.5
PHY-3002 : Step(1710): len = 132152, overlap = 126.75
PHY-3002 : Step(1711): len = 130113, overlap = 122
PHY-3002 : Step(1712): len = 128607, overlap = 122
PHY-3002 : Step(1713): len = 127260, overlap = 120.5
PHY-3002 : Step(1714): len = 125250, overlap = 119.75
PHY-3002 : Step(1715): len = 123279, overlap = 118.25
PHY-3002 : Step(1716): len = 121337, overlap = 115.25
PHY-3002 : Step(1717): len = 119524, overlap = 108.75
PHY-3002 : Step(1718): len = 116834, overlap = 108.25
PHY-3002 : Step(1719): len = 114954, overlap = 109
PHY-3002 : Step(1720): len = 112500, overlap = 109.25
PHY-3002 : Step(1721): len = 111411, overlap = 107.5
PHY-3002 : Step(1722): len = 109848, overlap = 108.25
PHY-3002 : Step(1723): len = 108358, overlap = 110.25
PHY-3002 : Step(1724): len = 106248, overlap = 108.75
PHY-3002 : Step(1725): len = 105131, overlap = 105.5
PHY-3002 : Step(1726): len = 104264, overlap = 105.25
PHY-3002 : Step(1727): len = 103191, overlap = 104.5
PHY-3002 : Step(1728): len = 102407, overlap = 103.25
PHY-3002 : Step(1729): len = 101550, overlap = 103.75
PHY-3002 : Step(1730): len = 100611, overlap = 104
PHY-3002 : Step(1731): len = 99766.2, overlap = 104.25
PHY-3002 : Step(1732): len = 98511.5, overlap = 102.25
PHY-3002 : Step(1733): len = 97967.4, overlap = 101.5
PHY-3002 : Step(1734): len = 96524.7, overlap = 101.5
PHY-3002 : Step(1735): len = 95910.2, overlap = 102.25
PHY-3002 : Step(1736): len = 95427.7, overlap = 101
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.42489e-06
PHY-3002 : Step(1737): len = 95148.9, overlap = 101
PHY-3002 : Step(1738): len = 95169.1, overlap = 101.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019119s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.08614e-07
PHY-3002 : Step(1739): len = 98317.9, overlap = 144
PHY-3002 : Step(1740): len = 97686.7, overlap = 144.25
PHY-3002 : Step(1741): len = 96354.4, overlap = 145.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.17228e-07
PHY-3002 : Step(1742): len = 96422.4, overlap = 144.5
PHY-3002 : Step(1743): len = 96394.5, overlap = 143.5
PHY-3002 : Step(1744): len = 96302.2, overlap = 143.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63446e-06
PHY-3002 : Step(1745): len = 95715.5, overlap = 143
PHY-3002 : Step(1746): len = 95557.1, overlap = 143.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.26891e-06
PHY-3002 : Step(1747): len = 95735.7, overlap = 142
PHY-3002 : Step(1748): len = 95836.9, overlap = 141.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.23831e-06
PHY-3002 : Step(1749): len = 95961.4, overlap = 142
PHY-3002 : Step(1750): len = 96106.7, overlap = 141
PHY-3002 : Step(1751): len = 107260, overlap = 106.75
PHY-3002 : Step(1752): len = 112498, overlap = 95
PHY-3002 : Step(1753): len = 110325, overlap = 95.5
PHY-3002 : Step(1754): len = 108372, overlap = 97.75
PHY-3002 : Step(1755): len = 107902, overlap = 100.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.04766e-05
PHY-3002 : Step(1756): len = 107782, overlap = 100.25
PHY-3002 : Step(1757): len = 108721, overlap = 99.25
PHY-3002 : Step(1758): len = 110148, overlap = 90.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.94095e-05
PHY-3002 : Step(1759): len = 110355, overlap = 82.75
PHY-3002 : Step(1760): len = 119802, overlap = 76.75
PHY-3002 : Step(1761): len = 143697, overlap = 43.25
PHY-3002 : Step(1762): len = 139519, overlap = 43.25
PHY-3002 : Step(1763): len = 137501, overlap = 44
PHY-3002 : Step(1764): len = 137449, overlap = 45.5
PHY-3002 : Step(1765): len = 136095, overlap = 49
PHY-3002 : Step(1766): len = 135734, overlap = 49.75
PHY-3002 : Step(1767): len = 135131, overlap = 52
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.88191e-05
PHY-3002 : Step(1768): len = 139565, overlap = 49.75
PHY-3002 : Step(1769): len = 142847, overlap = 45.75
PHY-3002 : Step(1770): len = 146234, overlap = 46.25
PHY-3002 : Step(1771): len = 149858, overlap = 41.75
PHY-3002 : Step(1772): len = 150443, overlap = 39.5
PHY-3002 : Step(1773): len = 151717, overlap = 40.75
PHY-3002 : Step(1774): len = 152589, overlap = 36
PHY-3002 : Step(1775): len = 152828, overlap = 36
PHY-3002 : Step(1776): len = 153164, overlap = 34.5
PHY-3002 : Step(1777): len = 152578, overlap = 29.25
PHY-3002 : Step(1778): len = 152729, overlap = 26.75
PHY-3002 : Step(1779): len = 152912, overlap = 25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.76381e-05
PHY-3002 : Step(1780): len = 158110, overlap = 17
PHY-3002 : Step(1781): len = 162295, overlap = 11.75
PHY-3002 : Step(1782): len = 166470, overlap = 7
PHY-3002 : Step(1783): len = 170797, overlap = 7.25
PHY-3002 : Step(1784): len = 174840, overlap = 6
PHY-3002 : Step(1785): len = 176437, overlap = 5.75
PHY-3002 : Step(1786): len = 176844, overlap = 6
PHY-3002 : Step(1787): len = 176747, overlap = 8.5
PHY-3002 : Step(1788): len = 176188, overlap = 10
PHY-3002 : Step(1789): len = 176220, overlap = 10.5
PHY-3002 : Step(1790): len = 175407, overlap = 10.5
PHY-3002 : Step(1791): len = 175335, overlap = 10
PHY-3002 : Step(1792): len = 175310, overlap = 9.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000155276
PHY-3002 : Step(1793): len = 182736, overlap = 9.5
PHY-3002 : Step(1794): len = 188620, overlap = 7.5
PHY-3002 : Step(1795): len = 191738, overlap = 3
PHY-3002 : Step(1796): len = 193306, overlap = 4.25
PHY-3002 : Step(1797): len = 194812, overlap = 4.5
PHY-3002 : Step(1798): len = 195352, overlap = 5
PHY-3002 : Step(1799): len = 195945, overlap = 5
PHY-3002 : Step(1800): len = 195599, overlap = 5
PHY-3002 : Step(1801): len = 195017, overlap = 6.75
PHY-3002 : Step(1802): len = 194217, overlap = 5.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000310553
PHY-3002 : Step(1803): len = 202701, overlap = 3.75
PHY-3002 : Step(1804): len = 209493, overlap = 3
PHY-3002 : Step(1805): len = 211330, overlap = 4.25
PHY-3002 : Step(1806): len = 213565, overlap = 4.75
PHY-3002 : Step(1807): len = 216028, overlap = 4.25
PHY-3002 : Step(1808): len = 216752, overlap = 4.5
PHY-3002 : Step(1809): len = 217157, overlap = 5.25
PHY-3002 : Step(1810): len = 216675, overlap = 5.75
PHY-3002 : Step(1811): len = 215301, overlap = 6
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000621105
PHY-3002 : Step(1812): len = 222842, overlap = 6.25
PHY-3002 : Step(1813): len = 228602, overlap = 5
PHY-3002 : Step(1814): len = 231725, overlap = 5.75
PHY-3002 : Step(1815): len = 233046, overlap = 5.75
PHY-3002 : Step(1816): len = 233481, overlap = 5.5
PHY-3002 : Step(1817): len = 232968, overlap = 6
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00118238
PHY-3002 : Step(1818): len = 236897, overlap = 4.75
PHY-3002 : Step(1819): len = 242166, overlap = 4
PHY-3002 : Step(1820): len = 245617, overlap = 4.5
PHY-3002 : Step(1821): len = 248280, overlap = 4
PHY-3002 : Step(1822): len = 250298, overlap = 4
PHY-3002 : Step(1823): len = 251277, overlap = 4
PHY-3002 : Step(1824): len = 251543, overlap = 4
PHY-3002 : Step(1825): len = 251057, overlap = 4
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00233346
PHY-3002 : Step(1826): len = 254595, overlap = 4
PHY-3002 : Step(1827): len = 257706, overlap = 4
PHY-3002 : Step(1828): len = 260376, overlap = 4
PHY-3002 : Step(1829): len = 260829, overlap = 4
PHY-3002 : Step(1830): len = 261155, overlap = 4
PHY-3002 : Step(1831): len = 261443, overlap = 4
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00391583
PHY-3002 : Step(1832): len = 263130, overlap = 4
PHY-3002 : Step(1833): len = 265697, overlap = 4.25
PHY-3002 : Step(1834): len = 268535, overlap = 4.25
PHY-3002 : Step(1835): len = 270511, overlap = 4.25
PHY-3002 : Step(1836): len = 271169, overlap = 4.25
PHY-3002 : Step(1837): len = 271265, overlap = 4.25
PHY-3002 : Step(1838): len = 271325, overlap = 4.5
PHY-3002 : Step(1839): len = 271584, overlap = 4.5
PHY-3002 : Step(1840): len = 272013, overlap = 4.75
PHY-3002 : Step(1841): len = 272525, overlap = 4.75
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00663876
PHY-3002 : Step(1842): len = 273398, overlap = 4.5
PHY-3002 : Step(1843): len = 275510, overlap = 4.5
PHY-3002 : Step(1844): len = 276548, overlap = 3.75
PHY-3002 : Step(1845): len = 277382, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000402705
PHY-3002 : Step(1846): len = 267780, overlap = 33.25
PHY-3002 : Step(1847): len = 261039, overlap = 31.5
PHY-3002 : Step(1848): len = 254486, overlap = 29.25
PHY-3002 : Step(1849): len = 251132, overlap = 29
PHY-3002 : Step(1850): len = 248559, overlap = 25.25
PHY-3002 : Step(1851): len = 246143, overlap = 27.25
PHY-3002 : Step(1852): len = 243752, overlap = 22
PHY-3002 : Step(1853): len = 242713, overlap = 23
PHY-3002 : Step(1854): len = 241399, overlap = 23.75
PHY-3002 : Step(1855): len = 240215, overlap = 25.75
PHY-3002 : Step(1856): len = 238983, overlap = 26.75
PHY-3002 : Step(1857): len = 238236, overlap = 28.5
PHY-3002 : Step(1858): len = 238066, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000786401
PHY-3002 : Step(1859): len = 245462, overlap = 24.75
PHY-3002 : Step(1860): len = 248220, overlap = 25.75
PHY-3002 : Step(1861): len = 251929, overlap = 25.75
PHY-3002 : Step(1862): len = 252628, overlap = 24.75
PHY-3002 : Step(1863): len = 252145, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154579
PHY-3002 : Step(1864): len = 257926, overlap = 23.5
PHY-3002 : Step(1865): len = 259587, overlap = 24.5
PHY-3002 : Step(1866): len = 263498, overlap = 24.75
PHY-3002 : Step(1867): len = 264879, overlap = 24.5
PHY-3002 : Step(1868): len = 264991, overlap = 23.75
PHY-3002 : Step(1869): len = 265398, overlap = 22.75
PHY-3002 : Step(1870): len = 266426, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0029253
PHY-3002 : Step(1871): len = 269606, overlap = 22
PHY-3002 : Step(1872): len = 271071, overlap = 23
PHY-3002 : Step(1873): len = 274086, overlap = 21.75
PHY-3002 : Step(1874): len = 275080, overlap = 21.25
PHY-3002 : Step(1875): len = 275471, overlap = 20.5
PHY-3002 : Step(1876): len = 275834, overlap = 21
PHY-3002 : Step(1877): len = 276630, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00530093
PHY-3002 : Step(1878): len = 278404, overlap = 21
PHY-3002 : Step(1879): len = 279223, overlap = 20.75
PHY-3002 : Step(1880): len = 280198, overlap = 21
PHY-3002 : Step(1881): len = 281377, overlap = 21.25
PHY-3002 : Step(1882): len = 282256, overlap = 20.5
PHY-3002 : Step(1883): len = 283573, overlap = 19.25
PHY-3002 : Step(1884): len = 284211, overlap = 18.75
PHY-3002 : Step(1885): len = 285206, overlap = 19.75
PHY-3002 : Step(1886): len = 286036, overlap = 19.25
PHY-3002 : Step(1887): len = 286353, overlap = 19
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00972773
PHY-3002 : Step(1888): len = 287368, overlap = 19.75
PHY-3002 : Step(1889): len = 287976, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.988104s wall, 3.937500s user + 3.078125s system = 7.015625s CPU (175.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559084
PHY-3002 : Step(1890): len = 276691, overlap = 5.25
PHY-3002 : Step(1891): len = 271363, overlap = 6.25
PHY-3002 : Step(1892): len = 267851, overlap = 7.25
PHY-3002 : Step(1893): len = 265852, overlap = 11.25
PHY-3002 : Step(1894): len = 264864, overlap = 13.75
PHY-3002 : Step(1895): len = 264560, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077120s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.3%)

PHY-3001 : Legalized: Len = 266349, Over = 0
PHY-3001 : Final: Len = 266349, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 394624, over cnt = 89(0%), over = 109, worst = 3
PHY-1002 : len = 395352, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 395296, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 395344, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 395360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228230s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (184.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2809 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2832 instances, 2807 slices, 155 macros(1560 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 18798, tnet num: 5871, tinst num: 2832, tnode num: 19364, tedge num: 32970.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.550779s wall, 1.546875s user + 0.265625s system = 1.812500s CPU (116.9%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 282 clock pins, and constraint 566 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.021132s wall, 2.062500s user + 0.328125s system = 2.390625s CPU (118.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266349
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1896): len = 266349, overlap = 0
PHY-3002 : Step(1897): len = 266349, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018084s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1898): len = 266349, overlap = 0
PHY-3002 : Step(1899): len = 266349, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1900): len = 266349, overlap = 0
PHY-3002 : Step(1901): len = 266349, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035027s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (178.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.828143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1902): len = 266349, overlap = 0
PHY-3002 : Step(1903): len = 266349, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022881s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (136.6%)

PHY-3001 : Legalized: Len = 266349, Over = 0
PHY-3001 : Final: Len = 266349, Over = 0
RUN-1003 : finish command "place -eco" in  3.048361s wall, 3.468750s user + 0.765625s system = 4.234375s CPU (138.9%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  42.309726s wall, 76.390625s user + 20.156250s system = 96.546875s CPU (228.2%)

RUN-1004 : used memory is 899 MB, reserved memory is 1051 MB, peak memory is 1112 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3117 to 2386
PHY-1001 : Pin misalignment score is improved from 2386 to 2353
PHY-1001 : Pin misalignment score is improved from 2353 to 2353
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2834 instances
RUN-1001 : 1404 mslices, 1403 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5873 nets
RUN-1001 : 3169 nets have 2 pins
RUN-1001 : 2576 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 394624, over cnt = 89(0%), over = 109, worst = 3
PHY-1002 : len = 395352, over cnt = 26(0%), over = 33, worst = 2
PHY-1002 : len = 395296, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 395344, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 395360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.260399s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (168.0%)

PHY-1001 : End global routing;  0.778470s wall, 0.875000s user + 0.187500s system = 1.062500s CPU (136.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i30/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022997s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 598504, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 22.309516s wall, 33.671875s user + 4.062500s system = 37.734375s CPU (169.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 598360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.106972s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (146.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 598360
PHY-1001 : End DR Iter 2; 0.084154s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i30/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  28.409839s wall, 39.265625s user + 5.609375s system = 44.875000s CPU (158.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  48.650470s wall, 59.765625s user + 9.296875s system = 69.062500s CPU (142.0%)

RUN-1004 : used memory is 911 MB, reserved memory is 1063 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5612   out of  19600   28.63%
#reg                  219   out of  19600    1.12%
#le                  5612
  #lut only          5393   out of   5612   96.10%
  #reg only             0   out of   5612    0.00%
  #lut&reg            219   out of   5612    3.90%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.740683s wall, 3.359375s user + 1.015625s system = 4.375000s CPU (117.0%)

RUN-1004 : used memory is 911 MB, reserved memory is 1063 MB, peak memory is 1164 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2834
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5873, pip num: 43071
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2805 valid insts, and 150756 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.034958s wall, 59.859375s user + 3.234375s system = 63.093750s CPU (349.8%)

RUN-1004 : used memory is 914 MB, reserved memory is 1065 MB, peak memory is 1164 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  3.942451s wall, 3.890625s user + 0.796875s system = 4.687500s CPU (118.9%)

RUN-1004 : used memory is 952 MB, reserved memory is 1104 MB, peak memory is 1164 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.712198s wall, 0.921875s user + 1.328125s system = 2.250000s CPU (29.2%)

RUN-1004 : used memory is 960 MB, reserved memory is 1113 MB, peak memory is 1164 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.484671s wall, 5.125000s user + 2.312500s system = 7.437500s CPU (59.6%)

RUN-1004 : used memory is 918 MB, reserved memory is 1070 MB, peak memory is 1164 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: 'adc_vla_tmp2' is not a constant in Top.v(119)
HDL-8007 ERROR: 'view_cnt' is not declared in Top.v(128)
HDL-8007 ERROR: 'view_cnt' is not declared in Top.v(132)
HDL-8007 ERROR: 'view_cnt' is not declared in Top.v(134)
HDL-8007 ERROR: 'view_cnt' is not declared in Top.v(141)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(214)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near '<=' in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(122)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(217)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near '<=' in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(122)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(217)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near '<=' in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(122)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(218)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near '<=' in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(120)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(122)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(218)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(174)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.611727s wall, 1.703125s user + 0.421875s system = 2.125000s CPU (131.8%)

RUN-1004 : used memory is 812 MB, reserved memory is 1037 MB, peak memory is 1164 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "Top" / net "relay_out" in Top.v(11)
SYN-5014 WARNING: the net's pin: pin "relay_out" in Top.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9483/822 useful/useless nets, 5431/192 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 129 distributor mux.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 1498 better
SYN-1014 : Optimize round 2
SYN-1032 : 8722/337 useful/useless nets, 4846/133 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1901 better
SYN-1014 : Optimize round 3
SYN-1032 : 5374/1698 useful/useless nets, 3090/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5364/9 useful/useless nets, 3085/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5354/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5344/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5334/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5324/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5314/9 useful/useless nets, 3060/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5304/9 useful/useless nets, 3055/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.807779s wall, 6.984375s user + 1.171875s system = 8.156250s CPU (119.8%)

RUN-1004 : used memory is 812 MB, reserved memory is 1037 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2512
  #and                  7
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                109
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                281
  #LATCH                0
#MACRO_ADD            210
#MACRO_EQ              11
#MACRO_MULT             3
#MACRO_MUX            309

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2231   |281    |225    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.267926s wall, 2.062500s user + 0.578125s system = 2.640625s CPU (116.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 1037 MB, peak memory is 1164 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5355/15 useful/useless nets, 3074/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5355/0 useful/useless nets, 3074/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5442/12 useful/useless nets, 3179/12 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 132 better
SYN-2501 : Optimize round 2
SYN-1032 : 5431/0 useful/useless nets, 3168/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 211 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10321/94 useful/useless nets, 8058/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2944 (2.98), #lev = 18 (6.82)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.66 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2651 instances into 2994 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10658/0 useful/useless nets, 8395/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2692 adder to BLE ...
SYN-4008 : Packed 2692 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3022 LUT to BLE ...
SYN-4008 : Packed 3022 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2758 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3022/5067 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7048   out of  19600   35.96%
#reg                  266   out of  19600    1.36%
#le                  7048
  #lut only          6782   out of   7048   96.23%
  #reg only             0   out of   7048    0.00%
  #lut&reg            266   out of   7048    3.77%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7048  |7048  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  13.428252s wall, 13.406250s user + 2.765625s system = 16.171875s CPU (120.4%)

RUN-1004 : used memory is 819 MB, reserved memory is 1043 MB, peak memory is 1164 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.416903s wall, 3.968750s user + 1.203125s system = 5.171875s CPU (117.1%)

RUN-1004 : used memory is 821 MB, reserved memory is 1043 MB, peak memory is 1164 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3555 instances
RUN-1001 : 1762 mslices, 1763 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7373 nets
RUN-1001 : 4142 nets have 2 pins
RUN-1001 : 3087 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3553 instances, 3525 slices, 211 macros(2013 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23407, tnet num: 7371, tinst num: 3553, tnode num: 24090, tedge num: 41151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.853605s wall, 1.890625s user + 0.312500s system = 2.203125s CPU (118.9%)

RUN-1004 : used memory is 821 MB, reserved memory is 1043 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 353 clock pins, and constraint 683 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.499046s wall, 2.593750s user + 0.453125s system = 3.046875s CPU (121.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19434e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.784184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1904): len = 1.49167e+06, overlap = 9
PHY-3002 : Step(1905): len = 1.09566e+06, overlap = 40.25
PHY-3002 : Step(1906): len = 898041, overlap = 90.25
PHY-3002 : Step(1907): len = 772095, overlap = 121.5
PHY-3002 : Step(1908): len = 666871, overlap = 138.5
PHY-3002 : Step(1909): len = 582120, overlap = 158
PHY-3002 : Step(1910): len = 496352, overlap = 171.75
PHY-3002 : Step(1911): len = 453045, overlap = 179
PHY-3002 : Step(1912): len = 405384, overlap = 192
PHY-3002 : Step(1913): len = 353775, overlap = 206
PHY-3002 : Step(1914): len = 324835, overlap = 215
PHY-3002 : Step(1915): len = 291570, overlap = 222.25
PHY-3002 : Step(1916): len = 258259, overlap = 228.5
PHY-3002 : Step(1917): len = 244683, overlap = 229
PHY-3002 : Step(1918): len = 218675, overlap = 236.75
PHY-3002 : Step(1919): len = 205394, overlap = 241
PHY-3002 : Step(1920): len = 188581, overlap = 245.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6839e-06
PHY-3002 : Step(1921): len = 185326, overlap = 245.25
PHY-3002 : Step(1922): len = 182352, overlap = 243
PHY-3002 : Step(1923): len = 181111, overlap = 210.25
PHY-3002 : Step(1924): len = 174838, overlap = 213.5
PHY-3002 : Step(1925): len = 167481, overlap = 210.5
PHY-3002 : Step(1926): len = 162505, overlap = 202.75
PHY-3002 : Step(1927): len = 164559, overlap = 190.5
PHY-3002 : Step(1928): len = 159781, overlap = 192.75
PHY-3002 : Step(1929): len = 156300, overlap = 191.5
PHY-3002 : Step(1930): len = 154537, overlap = 189.5
PHY-3002 : Step(1931): len = 152858, overlap = 187.25
PHY-3002 : Step(1932): len = 153389, overlap = 187
PHY-3002 : Step(1933): len = 151851, overlap = 185.5
PHY-3002 : Step(1934): len = 150579, overlap = 187.5
PHY-3002 : Step(1935): len = 149159, overlap = 189.25
PHY-3002 : Step(1936): len = 146334, overlap = 183.5
PHY-3002 : Step(1937): len = 147029, overlap = 177
PHY-3002 : Step(1938): len = 142455, overlap = 178
PHY-3002 : Step(1939): len = 141150, overlap = 172.25
PHY-3002 : Step(1940): len = 139765, overlap = 171.25
PHY-3002 : Step(1941): len = 139111, overlap = 171.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.36779e-06
PHY-3002 : Step(1942): len = 138547, overlap = 171
PHY-3002 : Step(1943): len = 139172, overlap = 169.25
PHY-3002 : Step(1944): len = 139172, overlap = 169.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032536s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 261912, over cnt = 1214(3%), over = 3834, worst = 18
PHY-1002 : len = 282680, over cnt = 1165(3%), over = 2928, worst = 15
PHY-1002 : len = 485696, over cnt = 649(1%), over = 1265, worst = 8
PHY-1002 : len = 524080, over cnt = 258(0%), over = 514, worst = 8
PHY-1002 : len = 515768, over cnt = 230(0%), over = 432, worst = 7
PHY-1002 : len = 513608, over cnt = 227(0%), over = 411, worst = 7
PHY-1001 : End global iterations;  15.395773s wall, 17.390625s user + 4.218750s system = 21.609375s CPU (140.4%)

PHY-3001 : End congestion estimation;  15.964233s wall, 17.968750s user + 4.406250s system = 22.375000s CPU (140.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.979918s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (119.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.47325e-07
PHY-3002 : Step(1945): len = 140856, overlap = 200.75
PHY-3002 : Step(1946): len = 139475, overlap = 200.5
PHY-3002 : Step(1947): len = 137822, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.94649e-07
PHY-3002 : Step(1948): len = 136258, overlap = 201
PHY-3002 : Step(1949): len = 135439, overlap = 201.25
PHY-3002 : Step(1950): len = 134986, overlap = 200.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7893e-06
PHY-3002 : Step(1951): len = 134283, overlap = 197.5
PHY-3002 : Step(1952): len = 134236, overlap = 197
PHY-3002 : Step(1953): len = 133688, overlap = 190
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.5786e-06
PHY-3002 : Step(1954): len = 134516, overlap = 186
PHY-3002 : Step(1955): len = 135259, overlap = 186.25
PHY-3002 : Step(1956): len = 144194, overlap = 166.75
PHY-3002 : Step(1957): len = 154047, overlap = 138.25
PHY-3002 : Step(1958): len = 149211, overlap = 130.5
PHY-3002 : Step(1959): len = 147885, overlap = 127.75
PHY-3002 : Step(1960): len = 147831, overlap = 127
PHY-3002 : Step(1961): len = 146476, overlap = 127.75
PHY-3002 : Step(1962): len = 146054, overlap = 122
PHY-3002 : Step(1963): len = 146997, overlap = 122.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.15719e-06
PHY-3002 : Step(1964): len = 146443, overlap = 123.75
PHY-3002 : Step(1965): len = 149553, overlap = 119.75
PHY-3002 : Step(1966): len = 153027, overlap = 117.5
PHY-3002 : Step(1967): len = 153408, overlap = 112.5
PHY-3002 : Step(1968): len = 157243, overlap = 109
PHY-3002 : Step(1969): len = 160273, overlap = 105.5
PHY-3002 : Step(1970): len = 159804, overlap = 105.25
PHY-3002 : Step(1971): len = 161722, overlap = 101.5
PHY-3002 : Step(1972): len = 164062, overlap = 95.75
PHY-3002 : Step(1973): len = 163560, overlap = 95.75
PHY-3002 : Step(1974): len = 164181, overlap = 97.25
PHY-3002 : Step(1975): len = 164835, overlap = 99
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.43144e-05
PHY-3002 : Step(1976): len = 166134, overlap = 95.5
PHY-3002 : Step(1977): len = 167429, overlap = 92.25
PHY-3002 : Step(1978): len = 171600, overlap = 84.75
PHY-3002 : Step(1979): len = 175330, overlap = 77.75
PHY-3002 : Step(1980): len = 176037, overlap = 72
PHY-3002 : Step(1981): len = 178782, overlap = 73
PHY-3002 : Step(1982): len = 183415, overlap = 73.25
PHY-3002 : Step(1983): len = 184342, overlap = 78.25
PHY-3002 : Step(1984): len = 186848, overlap = 80.25
PHY-3002 : Step(1985): len = 187484, overlap = 79.75
PHY-3002 : Step(1986): len = 188303, overlap = 80
PHY-3002 : Step(1987): len = 190302, overlap = 76
PHY-3002 : Step(1988): len = 189592, overlap = 75.25
PHY-3002 : Step(1989): len = 189705, overlap = 75.5
PHY-3002 : Step(1990): len = 189890, overlap = 74.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.86288e-05
PHY-3002 : Step(1991): len = 191370, overlap = 73
PHY-3002 : Step(1992): len = 192121, overlap = 72
PHY-3002 : Step(1993): len = 195540, overlap = 70.25
PHY-3002 : Step(1994): len = 199142, overlap = 68
PHY-3002 : Step(1995): len = 207864, overlap = 59.5
PHY-3002 : Step(1996): len = 218792, overlap = 49.25
PHY-3002 : Step(1997): len = 223407, overlap = 40.25
PHY-3002 : Step(1998): len = 225721, overlap = 38.75
PHY-3002 : Step(1999): len = 226866, overlap = 41.5
PHY-3002 : Step(2000): len = 226448, overlap = 42.5
PHY-3002 : Step(2001): len = 225065, overlap = 43.25
PHY-3002 : Step(2002): len = 224436, overlap = 47.25
PHY-3002 : Step(2003): len = 222911, overlap = 50.5
PHY-3002 : Step(2004): len = 221614, overlap = 53.25
PHY-3002 : Step(2005): len = 221043, overlap = 51.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.72576e-05
PHY-3002 : Step(2006): len = 225301, overlap = 47
PHY-3002 : Step(2007): len = 229085, overlap = 44
PHY-3002 : Step(2008): len = 232837, overlap = 38.5
PHY-3002 : Step(2009): len = 235489, overlap = 33.5
PHY-3002 : Step(2010): len = 237391, overlap = 31.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000114515
PHY-3002 : Step(2011): len = 245891, overlap = 23.25
PHY-3002 : Step(2012): len = 252107, overlap = 18.75
PHY-3002 : Step(2013): len = 256482, overlap = 17.5
PHY-3002 : Step(2014): len = 260607, overlap = 18
PHY-3002 : Step(2015): len = 263920, overlap = 19
PHY-3002 : Step(2016): len = 264011, overlap = 20.25
PHY-3002 : Step(2017): len = 264152, overlap = 21.25
PHY-3002 : Step(2018): len = 263631, overlap = 19.75
PHY-3002 : Step(2019): len = 261986, overlap = 19.5
PHY-3002 : Step(2020): len = 261694, overlap = 19
PHY-3002 : Step(2021): len = 261317, overlap = 18.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000225587
PHY-3002 : Step(2022): len = 270839, overlap = 12
PHY-3002 : Step(2023): len = 278444, overlap = 9.25
PHY-3002 : Step(2024): len = 283440, overlap = 7.25
PHY-3002 : Step(2025): len = 286218, overlap = 6
PHY-3002 : Step(2026): len = 287192, overlap = 6.25
PHY-3002 : Step(2027): len = 286801, overlap = 6.5
PHY-3002 : Step(2028): len = 286687, overlap = 6.75
PHY-3002 : Step(2029): len = 286542, overlap = 7.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000451173
PHY-3002 : Step(2030): len = 297592, overlap = 5
PHY-3002 : Step(2031): len = 302381, overlap = 3.75
PHY-3002 : Step(2032): len = 306071, overlap = 3.25
PHY-3002 : Step(2033): len = 308727, overlap = 2.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000902347
PHY-3002 : Step(2034): len = 315599, overlap = 1.75
PHY-3002 : Step(2035): len = 319914, overlap = 1.5
PHY-3002 : Step(2036): len = 323270, overlap = 1
PHY-3002 : Step(2037): len = 323634, overlap = 0.75
PHY-3002 : Step(2038): len = 323065, overlap = 1.5
PHY-3002 : Step(2039): len = 322677, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 459888, over cnt = 320(0%), over = 442, worst = 4
PHY-1002 : len = 463216, over cnt = 138(0%), over = 191, worst = 4
PHY-1002 : len = 463704, over cnt = 72(0%), over = 101, worst = 3
PHY-1002 : len = 463168, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 462896, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 462800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.457143s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (157.2%)

PHY-3001 : End congestion estimation;  0.937910s wall, 1.140625s user + 0.093750s system = 1.234375s CPU (131.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.076066s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (116.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000283499
PHY-3002 : Step(2040): len = 311846, overlap = 36.25
PHY-3002 : Step(2041): len = 309577, overlap = 33.5
PHY-3002 : Step(2042): len = 308182, overlap = 32
PHY-3002 : Step(2043): len = 305763, overlap = 33.25
PHY-3002 : Step(2044): len = 304009, overlap = 29.75
PHY-3002 : Step(2045): len = 301842, overlap = 29
PHY-3002 : Step(2046): len = 300802, overlap = 30.25
PHY-3002 : Step(2047): len = 299952, overlap = 29.5
PHY-3002 : Step(2048): len = 299329, overlap = 28.75
PHY-3002 : Step(2049): len = 298832, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566997
PHY-3002 : Step(2050): len = 309155, overlap = 27.5
PHY-3002 : Step(2051): len = 312388, overlap = 25
PHY-3002 : Step(2052): len = 315272, overlap = 23.25
PHY-3002 : Step(2053): len = 316915, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00113399
PHY-3002 : Step(2054): len = 324039, overlap = 25.25
PHY-3002 : Step(2055): len = 325757, overlap = 23
PHY-3002 : Step(2056): len = 329454, overlap = 22.75
PHY-3002 : Step(2057): len = 331383, overlap = 24.25
PHY-3002 : Step(2058): len = 331228, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  6.346916s wall, 5.328125s user + 3.031250s system = 8.359375s CPU (131.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511136, over cnt = 141(0%), over = 175, worst = 3
PHY-1002 : len = 511936, over cnt = 78(0%), over = 89, worst = 2
PHY-1002 : len = 512320, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 512056, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 512144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 512160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.376894s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (153.4%)

PHY-3001 : End congestion estimation;  0.787487s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (127.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.030603s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000409564
PHY-3002 : Step(2059): len = 324038, overlap = 13.25
PHY-3002 : Step(2060): len = 322124, overlap = 14.25
PHY-3002 : Step(2061): len = 320243, overlap = 15.75
PHY-3002 : Step(2062): len = 318409, overlap = 15.25
PHY-3002 : Step(2063): len = 317728, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.331776s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (80.1%)

PHY-3001 : Legalized: Len = 322291, Over = 0
PHY-3001 : Final: Len = 322291, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487680, over cnt = 136(0%), over = 166, worst = 3
PHY-1002 : len = 488536, over cnt = 67(0%), over = 72, worst = 2
PHY-1002 : len = 488872, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 488800, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 488768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.059407s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (103.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3529 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3553 instances, 3525 slices, 211 macros(2013 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23407, tnet num: 7371, tinst num: 3553, tnode num: 24090, tedge num: 41151.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.015859s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (103.1%)

RUN-1004 : used memory is 844 MB, reserved memory is 1068 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 353 clock pins, and constraint 683 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.658971s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (104.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 322291
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.784184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2064): len = 322291, overlap = 0
PHY-3002 : Step(2065): len = 322291, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014997s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (208.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487680, over cnt = 136(0%), over = 166, worst = 3
PHY-1002 : len = 488536, over cnt = 67(0%), over = 72, worst = 2
PHY-1002 : len = 488872, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 488800, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 488768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.412861s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (147.6%)

PHY-3001 : End congestion estimation;  0.857841s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (123.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.035412s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2066): len = 322291, overlap = 0
PHY-3002 : Step(2067): len = 322291, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487680, over cnt = 136(0%), over = 166, worst = 3
PHY-1002 : len = 488536, over cnt = 67(0%), over = 72, worst = 2
PHY-1002 : len = 488872, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 488800, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 488768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.631390s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (131.2%)

PHY-3001 : End congestion estimation;  1.195539s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (118.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.044666s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2068): len = 322291, overlap = 0
PHY-3002 : Step(2069): len = 322291, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038567s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (121.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.784184
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487680, over cnt = 136(0%), over = 166, worst = 3
PHY-1002 : len = 488536, over cnt = 67(0%), over = 72, worst = 2
PHY-1002 : len = 488872, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 488800, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 488768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.357922s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (152.8%)

PHY-3001 : End congestion estimation;  0.788276s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (124.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.008719s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2070): len = 322291, overlap = 0
PHY-3002 : Step(2071): len = 322291, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022217s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (211.0%)

PHY-3001 : Legalized: Len = 322291, Over = 0
PHY-3001 : Final: Len = 322291, Over = 0
RUN-1003 : finish command "place -eco" in  9.832010s wall, 10.703125s user + 0.718750s system = 11.421875s CPU (116.2%)

RUN-1004 : used memory is 865 MB, reserved memory is 1090 MB, peak memory is 1164 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  85.539239s wall, 112.375000s user + 22.593750s system = 134.968750s CPU (157.8%)

RUN-1004 : used memory is 864 MB, reserved memory is 1089 MB, peak memory is 1164 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3945 to 3062
PHY-1001 : Pin misalignment score is improved from 3062 to 3034
PHY-1001 : Pin misalignment score is improved from 3034 to 3034
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3555 instances
RUN-1001 : 1762 mslices, 1763 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7373 nets
RUN-1001 : 4142 nets have 2 pins
RUN-1001 : 3087 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487680, over cnt = 136(0%), over = 166, worst = 3
PHY-1002 : len = 488536, over cnt = 67(0%), over = 72, worst = 2
PHY-1002 : len = 488872, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 488800, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 488768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.657269s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (130.7%)

PHY-1001 : End global routing;  1.339669s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (116.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.063573s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000125s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 716384, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 34.500656s wall, 53.515625s user + 1.328125s system = 54.843750s CPU (159.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 716104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.137353s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (113.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 716072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 716072
PHY-1001 : End DR Iter 2; 0.180838s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.006583s wall, 61.843750s user + 2.125000s system = 63.968750s CPU (145.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  82.747207s wall, 99.718750s user + 4.109375s system = 103.828125s CPU (125.5%)

RUN-1004 : used memory is 855 MB, reserved memory is 1144 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7048   out of  19600   35.96%
#reg                  266   out of  19600    1.36%
#le                  7048
  #lut only          6782   out of   7048   96.23%
  #reg only             0   out of   7048    0.00%
  #lut&reg            266   out of   7048    3.77%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  6.568560s wall, 5.265625s user + 1.046875s system = 6.312500s CPU (96.1%)

RUN-1004 : used memory is 828 MB, reserved memory is 1144 MB, peak memory is 1164 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3555
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7373, pip num: 52772
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2882 valid insts, and 188053 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  23.710592s wall, 71.609375s user + 0.984375s system = 72.593750s CPU (306.2%)

RUN-1004 : used memory is 843 MB, reserved memory is 1146 MB, peak memory is 1164 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.326117s wall, 4.125000s user + 0.828125s system = 4.953125s CPU (114.5%)

RUN-1004 : used memory is 931 MB, reserved memory is 1214 MB, peak memory is 1164 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.608930s wall, 0.593750s user + 1.437500s system = 2.031250s CPU (26.7%)

RUN-1004 : used memory is 960 MB, reserved memory is 1243 MB, peak memory is 1164 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.808855s wall, 5.109375s user + 2.515625s system = 7.625000s CPU (59.5%)

RUN-1004 : used memory is 918 MB, reserved memory is 1201 MB, peak memory is 1164 MB
GUI-1001 : Download success!
PRG-9503 ERROR: USB Error: mode_switch Read failed.
PRG-9503 ERROR: USB Error: mode_switch Read failed.
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.549126s wall, 1.531250s user + 0.296875s system = 1.828125s CPU (118.0%)

RUN-1004 : used memory is 905 MB, reserved memory is 1179 MB, peak memory is 1164 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9489/822 useful/useless nets, 5437/192 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 502 instances.
SYN-1015 : Optimize round 1, 1501 better
SYN-1014 : Optimize round 2
SYN-1032 : 8728/338 useful/useless nets, 4852/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1902 better
SYN-1014 : Optimize round 3
SYN-1032 : 5380/1698 useful/useless nets, 3096/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5370/9 useful/useless nets, 3091/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5360/9 useful/useless nets, 3086/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5350/9 useful/useless nets, 3081/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5340/9 useful/useless nets, 3076/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5330/9 useful/useless nets, 3071/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5320/9 useful/useless nets, 3066/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5310/9 useful/useless nets, 3061/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.748126s wall, 6.968750s user + 1.078125s system = 8.046875s CPU (119.2%)

RUN-1004 : used memory is 906 MB, reserved memory is 1179 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2516
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                110
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                282
  #LATCH                0
#MACRO_ADD            212
#MACRO_EQ              11
#MACRO_MULT             3
#MACRO_MUX            309

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2234   |282    |227    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.576505s wall, 2.265625s user + 0.843750s system = 3.109375s CPU (120.7%)

RUN-1004 : used memory is 906 MB, reserved memory is 1179 MB, peak memory is 1164 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5360/15 useful/useless nets, 3079/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5360/0 useful/useless nets, 3079/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5447/12 useful/useless nets, 3184/12 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 132 better
SYN-2501 : Optimize round 2
SYN-1032 : 5436/0 useful/useless nets, 3173/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 213 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10352/94 useful/useless nets, 8089/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2944 (2.98), #lev = 18 (6.83)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.68 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2654 instances into 2996 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10688/0 useful/useless nets, 8425/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2720 adder to BLE ...
SYN-4008 : Packed 2720 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3024 LUT to BLE ...
SYN-4008 : Packed 3024 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2760 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3024/5083 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7078   out of  19600   36.11%
#reg                  266   out of  19600    1.36%
#le                  7078
  #lut only          6812   out of   7078   96.24%
  #reg only             0   out of   7078    0.00%
  #lut&reg            266   out of   7078    3.76%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7078  |7078  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  14.866960s wall, 19.109375s user + 4.421875s system = 23.531250s CPU (158.3%)

RUN-1004 : used memory is 908 MB, reserved memory is 1180 MB, peak memory is 1164 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.483081s wall, 3.953125s user + 1.343750s system = 5.296875s CPU (118.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 1180 MB, peak memory is 1164 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3570 instances
RUN-1001 : 1770 mslices, 1770 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7389 nets
RUN-1001 : 4146 nets have 2 pins
RUN-1001 : 3099 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3568 instances, 3540 slices, 213 macros(2027 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23464, tnet num: 7387, tinst num: 3568, tnode num: 24148, tedge num: 41234.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.727791s wall, 1.703125s user + 0.250000s system = 1.953125s CPU (113.0%)

RUN-1004 : used memory is 909 MB, reserved memory is 1180 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 353 clock pins, and constraint 684 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.335104s wall, 2.328125s user + 0.375000s system = 2.703125s CPU (115.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.15747e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.783265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2072): len = 1.47429e+06, overlap = 12
PHY-3002 : Step(2073): len = 1.12484e+06, overlap = 53
PHY-3002 : Step(2074): len = 936034, overlap = 83
PHY-3002 : Step(2075): len = 786187, overlap = 119.5
PHY-3002 : Step(2076): len = 664669, overlap = 145.25
PHY-3002 : Step(2077): len = 558231, overlap = 171.75
PHY-3002 : Step(2078): len = 495125, overlap = 184.25
PHY-3002 : Step(2079): len = 438952, overlap = 195.5
PHY-3002 : Step(2080): len = 398232, overlap = 208.5
PHY-3002 : Step(2081): len = 354943, overlap = 221.75
PHY-3002 : Step(2082): len = 315120, overlap = 230.5
PHY-3002 : Step(2083): len = 289545, overlap = 236.75
PHY-3002 : Step(2084): len = 248201, overlap = 244.25
PHY-3002 : Step(2085): len = 233116, overlap = 241.75
PHY-3002 : Step(2086): len = 217500, overlap = 248.75
PHY-3002 : Step(2087): len = 199966, overlap = 251.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.95678e-06
PHY-3002 : Step(2088): len = 190382, overlap = 247
PHY-3002 : Step(2089): len = 193768, overlap = 230
PHY-3002 : Step(2090): len = 187595, overlap = 202
PHY-3002 : Step(2091): len = 187260, overlap = 186
PHY-3002 : Step(2092): len = 180594, overlap = 182.5
PHY-3002 : Step(2093): len = 177556, overlap = 176
PHY-3002 : Step(2094): len = 175343, overlap = 171
PHY-3002 : Step(2095): len = 176046, overlap = 152.75
PHY-3002 : Step(2096): len = 171954, overlap = 153
PHY-3002 : Step(2097): len = 167068, overlap = 144.75
PHY-3002 : Step(2098): len = 166454, overlap = 138.5
PHY-3002 : Step(2099): len = 164863, overlap = 137
PHY-3002 : Step(2100): len = 163855, overlap = 134.25
PHY-3002 : Step(2101): len = 161286, overlap = 133.5
PHY-3002 : Step(2102): len = 159888, overlap = 127.5
PHY-3002 : Step(2103): len = 160123, overlap = 125.25
PHY-3002 : Step(2104): len = 158038, overlap = 126
PHY-3002 : Step(2105): len = 155794, overlap = 130
PHY-3002 : Step(2106): len = 155228, overlap = 126.5
PHY-3002 : Step(2107): len = 153147, overlap = 130.75
PHY-3002 : Step(2108): len = 150336, overlap = 129.25
PHY-3002 : Step(2109): len = 149924, overlap = 127.75
PHY-3002 : Step(2110): len = 148142, overlap = 122
PHY-3002 : Step(2111): len = 147247, overlap = 116.25
PHY-3002 : Step(2112): len = 144670, overlap = 117
PHY-3002 : Step(2113): len = 143476, overlap = 118.25
PHY-3002 : Step(2114): len = 143053, overlap = 117.75
PHY-3002 : Step(2115): len = 143059, overlap = 120.5
PHY-3002 : Step(2116): len = 143059, overlap = 120.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.91357e-06
PHY-3002 : Step(2117): len = 142587, overlap = 118.5
PHY-3002 : Step(2118): len = 142699, overlap = 118
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039088s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 243752, over cnt = 1058(3%), over = 2394, worst = 12
PHY-1002 : len = 270256, over cnt = 828(2%), over = 1376, worst = 8
PHY-1002 : len = 339272, over cnt = 235(0%), over = 337, worst = 5
PHY-1002 : len = 355808, over cnt = 66(0%), over = 76, worst = 2
PHY-1002 : len = 357728, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 357544, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 356888, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  0.666709s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (138.3%)

PHY-3001 : End congestion estimation;  1.131578s wall, 1.281250s user + 0.234375s system = 1.515625s CPU (133.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.927011s wall, 0.937500s user + 0.171875s system = 1.109375s CPU (119.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.78833e-07
PHY-3002 : Step(2119): len = 145045, overlap = 151.75
PHY-3002 : Step(2120): len = 144642, overlap = 150.5
PHY-3002 : Step(2121): len = 144587, overlap = 150.75
PHY-3002 : Step(2122): len = 144099, overlap = 150
PHY-3002 : Step(2123): len = 140879, overlap = 149.5
PHY-3002 : Step(2124): len = 139881, overlap = 150.75
PHY-3002 : Step(2125): len = 136185, overlap = 147
PHY-3002 : Step(2126): len = 134225, overlap = 146.25
PHY-3002 : Step(2127): len = 131346, overlap = 148.75
PHY-3002 : Step(2128): len = 128853, overlap = 152.75
PHY-3002 : Step(2129): len = 128068, overlap = 155
PHY-3002 : Step(2130): len = 126442, overlap = 157.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75767e-06
PHY-3002 : Step(2131): len = 125729, overlap = 155
PHY-3002 : Step(2132): len = 125562, overlap = 154
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.51533e-06
PHY-3002 : Step(2133): len = 125677, overlap = 154
PHY-3002 : Step(2134): len = 125977, overlap = 153.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 209200, over cnt = 1009(2%), over = 2499, worst = 9
PHY-1002 : len = 236320, over cnt = 837(2%), over = 1566, worst = 7
PHY-1002 : len = 289784, over cnt = 344(0%), over = 568, worst = 7
PHY-1002 : len = 316160, over cnt = 94(0%), over = 116, worst = 3
PHY-1002 : len = 318160, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 317976, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 317928, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End global iterations;  2.271290s wall, 2.468750s user + 0.437500s system = 2.906250s CPU (128.0%)

PHY-3001 : End congestion estimation;  2.635746s wall, 2.828125s user + 0.531250s system = 3.359375s CPU (127.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.879103s wall, 0.890625s user + 0.140625s system = 1.031250s CPU (117.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.75952e-06
PHY-3002 : Step(2135): len = 125256, overlap = 223.25
PHY-3002 : Step(2136): len = 127228, overlap = 212.25
PHY-3002 : Step(2137): len = 129887, overlap = 203.75
PHY-3002 : Step(2138): len = 129614, overlap = 201.75
PHY-3002 : Step(2139): len = 130235, overlap = 203.75
PHY-3002 : Step(2140): len = 130783, overlap = 200
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.3519e-05
PHY-3002 : Step(2141): len = 133276, overlap = 188.5
PHY-3002 : Step(2142): len = 135843, overlap = 182.5
PHY-3002 : Step(2143): len = 142161, overlap = 167.5
PHY-3002 : Step(2144): len = 146929, overlap = 158.25
PHY-3002 : Step(2145): len = 147940, overlap = 155.25
PHY-3002 : Step(2146): len = 148469, overlap = 156
PHY-3002 : Step(2147): len = 149086, overlap = 158.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70381e-05
PHY-3002 : Step(2148): len = 153299, overlap = 144.25
PHY-3002 : Step(2149): len = 156869, overlap = 137.25
PHY-3002 : Step(2150): len = 159349, overlap = 138.5
PHY-3002 : Step(2151): len = 163175, overlap = 134
PHY-3002 : Step(2152): len = 166998, overlap = 131.75
PHY-3002 : Step(2153): len = 168670, overlap = 128.25
PHY-3002 : Step(2154): len = 170133, overlap = 121.75
PHY-3002 : Step(2155): len = 170515, overlap = 122.75
PHY-3002 : Step(2156): len = 171338, overlap = 127
PHY-3002 : Step(2157): len = 172082, overlap = 128.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40762e-05
PHY-3002 : Step(2158): len = 179246, overlap = 114
PHY-3002 : Step(2159): len = 185794, overlap = 102
PHY-3002 : Step(2160): len = 190014, overlap = 98.5
PHY-3002 : Step(2161): len = 191941, overlap = 102.5
PHY-3002 : Step(2162): len = 193682, overlap = 103.25
PHY-3002 : Step(2163): len = 196426, overlap = 102.75
PHY-3002 : Step(2164): len = 199086, overlap = 101
PHY-3002 : Step(2165): len = 198810, overlap = 97.75
PHY-3002 : Step(2166): len = 198882, overlap = 98.25
PHY-3002 : Step(2167): len = 199512, overlap = 96.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106583
PHY-3002 : Step(2168): len = 208556, overlap = 82.5
PHY-3002 : Step(2169): len = 218234, overlap = 72
PHY-3002 : Step(2170): len = 224793, overlap = 64
PHY-3002 : Step(2171): len = 224727, overlap = 69.25
PHY-3002 : Step(2172): len = 223586, overlap = 75
PHY-3002 : Step(2173): len = 226044, overlap = 70.5
PHY-3002 : Step(2174): len = 231455, overlap = 70
PHY-3002 : Step(2175): len = 237352, overlap = 59.75
PHY-3002 : Step(2176): len = 242978, overlap = 58.75
PHY-3002 : Step(2177): len = 243267, overlap = 52.75
PHY-3002 : Step(2178): len = 242545, overlap = 61.25
PHY-3002 : Step(2179): len = 242523, overlap = 58.75
PHY-3002 : Step(2180): len = 243796, overlap = 54.75
PHY-3002 : Step(2181): len = 244000, overlap = 56
PHY-3002 : Step(2182): len = 244504, overlap = 55
PHY-3002 : Step(2183): len = 245006, overlap = 56.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000213166
PHY-3002 : Step(2184): len = 256969, overlap = 44.5
PHY-3002 : Step(2185): len = 264468, overlap = 37.75
PHY-3002 : Step(2186): len = 267843, overlap = 38.5
PHY-3002 : Step(2187): len = 271301, overlap = 39
PHY-3002 : Step(2188): len = 275125, overlap = 37.5
PHY-3002 : Step(2189): len = 277110, overlap = 35.25
PHY-3002 : Step(2190): len = 277516, overlap = 31.75
PHY-3002 : Step(2191): len = 276766, overlap = 32.75
PHY-3002 : Step(2192): len = 276969, overlap = 33.25
PHY-3002 : Step(2193): len = 278125, overlap = 36
PHY-3002 : Step(2194): len = 278336, overlap = 39.25
PHY-3002 : Step(2195): len = 278491, overlap = 41
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000426332
PHY-3002 : Step(2196): len = 290067, overlap = 33.25
PHY-3002 : Step(2197): len = 294083, overlap = 32.5
PHY-3002 : Step(2198): len = 297505, overlap = 33.75
PHY-3002 : Step(2199): len = 298386, overlap = 32.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000852664
PHY-3002 : Step(2200): len = 306304, overlap = 28.5
PHY-3002 : Step(2201): len = 311197, overlap = 28.5
PHY-3002 : Step(2202): len = 318010, overlap = 27
PHY-3002 : Step(2203): len = 319154, overlap = 25.5
PHY-3002 : Step(2204): len = 316970, overlap = 26.25
PHY-3002 : Step(2205): len = 316695, overlap = 25
PHY-3002 : Step(2206): len = 319772, overlap = 24.5
PHY-3002 : Step(2207): len = 321534, overlap = 23.5
PHY-3002 : Step(2208): len = 321824, overlap = 23
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0016558
PHY-3002 : Step(2209): len = 327793, overlap = 20.25
PHY-3002 : Step(2210): len = 329785, overlap = 21
PHY-3002 : Step(2211): len = 333893, overlap = 20
PHY-3002 : Step(2212): len = 335146, overlap = 19.5
PHY-3002 : Step(2213): len = 335836, overlap = 20.75
PHY-3002 : Step(2214): len = 337104, overlap = 20
PHY-3002 : Step(2215): len = 339382, overlap = 20.5
PHY-3002 : Step(2216): len = 339771, overlap = 20.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00331159
PHY-3002 : Step(2217): len = 343631, overlap = 20
PHY-3002 : Step(2218): len = 345032, overlap = 21
PHY-3002 : Step(2219): len = 348617, overlap = 21.75
PHY-3002 : Step(2220): len = 349798, overlap = 20.5
PHY-3002 : Step(2221): len = 350973, overlap = 19.75
PHY-3002 : Step(2222): len = 351588, overlap = 20.25
PHY-3002 : Step(2223): len = 352246, overlap = 20.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00629328
PHY-3002 : Step(2224): len = 354211, overlap = 20
PHY-3002 : Step(2225): len = 355304, overlap = 21.5
PHY-3002 : Step(2226): len = 356294, overlap = 21.25
PHY-3002 : Step(2227): len = 357775, overlap = 22.25
PHY-3002 : Step(2228): len = 359453, overlap = 21.25
PHY-3002 : Step(2229): len = 360707, overlap = 21.5
PHY-3002 : Step(2230): len = 362116, overlap = 22.25
PHY-3002 : Step(2231): len = 362851, overlap = 22.75
PHY-3002 : Step(2232): len = 363352, overlap = 23
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0112319
PHY-3002 : Step(2233): len = 364651, overlap = 22.75
PHY-3002 : Step(2234): len = 365298, overlap = 23
PHY-3002 : Step(2235): len = 366238, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.983573s wall, 4.687500s user + 4.078125s system = 8.765625s CPU (175.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 545264, over cnt = 134(0%), over = 162, worst = 3
PHY-1002 : len = 546120, over cnt = 63(0%), over = 70, worst = 2
PHY-1002 : len = 546112, over cnt = 33(0%), over = 34, worst = 2
PHY-1002 : len = 546248, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 546272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.406757s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (161.3%)

PHY-3001 : End congestion estimation;  0.825701s wall, 1.000000s user + 0.187500s system = 1.187500s CPU (143.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.986645s wall, 1.078125s user + 0.125000s system = 1.203125s CPU (121.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000597272
PHY-3002 : Step(2236): len = 346617, overlap = 9.25
PHY-3002 : Step(2237): len = 345345, overlap = 8
PHY-3002 : Step(2238): len = 342080, overlap = 9.5
PHY-3002 : Step(2239): len = 340244, overlap = 11
PHY-3002 : Step(2240): len = 339801, overlap = 9.5
PHY-3002 : Step(2241): len = 339337, overlap = 9.75
PHY-3002 : Step(2242): len = 339475, overlap = 9.5
PHY-3002 : Step(2243): len = 339645, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.172694s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (135.7%)

PHY-3001 : Legalized: Len = 341524, Over = 0
PHY-3001 : Final: Len = 341524, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 503184, over cnt = 125(0%), over = 165, worst = 3
PHY-1002 : len = 503984, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 504224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 504208, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 504288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.343149s wall, 0.453125s user + 0.093750s system = 0.546875s CPU (159.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3544 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3568 instances, 3540 slices, 213 macros(2027 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23464, tnet num: 7387, tinst num: 3568, tnode num: 24148, tedge num: 41234.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.943511s wall, 1.953125s user + 0.328125s system = 2.281250s CPU (117.4%)

RUN-1004 : used memory is 909 MB, reserved memory is 1180 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 353 clock pins, and constraint 684 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.613015s wall, 2.640625s user + 0.468750s system = 3.109375s CPU (119.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 341524
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.783265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2244): len = 341524, overlap = 0
PHY-3002 : Step(2245): len = 341524, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 503184, over cnt = 125(0%), over = 165, worst = 3
PHY-1002 : len = 503984, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 504224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 504208, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 504288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.325489s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (153.6%)

PHY-3001 : End congestion estimation;  0.778474s wall, 0.921875s user + 0.171875s system = 1.093750s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.985912s wall, 1.031250s user + 0.140625s system = 1.171875s CPU (118.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2246): len = 341524, overlap = 0
PHY-3002 : Step(2247): len = 341524, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 503184, over cnt = 125(0%), over = 165, worst = 3
PHY-1002 : len = 503984, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 504224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 504208, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 504288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.306030s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (173.6%)

PHY-3001 : End congestion estimation;  0.701878s wall, 0.875000s user + 0.140625s system = 1.015625s CPU (144.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.968710s wall, 0.984375s user + 0.140625s system = 1.125000s CPU (116.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2248): len = 341524, overlap = 0
PHY-3002 : Step(2249): len = 341524, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022670s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (206.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%, beta_incr = 0.783265
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 503184, over cnt = 125(0%), over = 165, worst = 3
PHY-1002 : len = 503984, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 504224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 504208, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 504288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.451456s wall, 0.625000s user + 0.156250s system = 0.781250s CPU (173.1%)

PHY-3001 : End congestion estimation;  0.936512s wall, 1.125000s user + 0.234375s system = 1.359375s CPU (145.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.984745s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (115.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2250): len = 341524, overlap = 0
PHY-3002 : Step(2251): len = 341524, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022990s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.9%)

PHY-3001 : Legalized: Len = 341524, Over = 0
PHY-3001 : Final: Len = 341524, Over = 0
RUN-1003 : finish command "place -eco" in  9.072435s wall, 9.984375s user + 1.921875s system = 11.906250s CPU (131.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 1181 MB, peak memory is 1164 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  61.557661s wall, 102.171875s user + 24.968750s system = 127.140625s CPU (206.5%)

RUN-1004 : used memory is 909 MB, reserved memory is 1180 MB, peak memory is 1164 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4084 to 3113
PHY-1001 : Pin misalignment score is improved from 3113 to 3083
PHY-1001 : Pin misalignment score is improved from 3083 to 3083
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3570 instances
RUN-1001 : 1770 mslices, 1770 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7389 nets
RUN-1001 : 4146 nets have 2 pins
RUN-1001 : 3099 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 503184, over cnt = 125(0%), over = 165, worst = 3
PHY-1002 : len = 503984, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 504224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 504208, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 504288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.339499s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (179.5%)

PHY-1001 : End global routing;  1.042491s wall, 1.250000s user + 0.187500s system = 1.437500s CPU (137.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050330s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 729680, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End Routed; 31.602864s wall, 55.765625s user + 9.312500s system = 65.078125s CPU (205.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 729528, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.108270s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (158.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 729424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 729424
PHY-1001 : End DR Iter 2; 0.116641s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (134.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.131081s wall, 64.484375s user + 11.406250s system = 75.890625s CPU (184.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  76.840040s wall, 100.781250s user + 18.531250s system = 119.312500s CPU (155.3%)

RUN-1004 : used memory is 940 MB, reserved memory is 1239 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7078   out of  19600   36.11%
#reg                  266   out of  19600    1.36%
#le                  7078
  #lut only          6812   out of   7078   96.24%
  #reg only             0   out of   7078    0.00%
  #lut&reg            266   out of   7078    3.76%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  7.562166s wall, 6.015625s user + 0.984375s system = 7.000000s CPU (92.6%)

RUN-1004 : used memory is 940 MB, reserved memory is 1239 MB, peak memory is 1164 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3570
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7389, pip num: 53517
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2925 valid insts, and 189885 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  30.981971s wall, 74.843750s user + 1.218750s system = 76.062500s CPU (245.5%)

RUN-1004 : used memory is 941 MB, reserved memory is 1239 MB, peak memory is 1164 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.392799s wall, 4.390625s user + 0.718750s system = 5.109375s CPU (116.3%)

RUN-1004 : used memory is 989 MB, reserved memory is 1289 MB, peak memory is 1164 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.627743s wall, 0.796875s user + 1.640625s system = 2.437500s CPU (32.0%)

RUN-1004 : used memory is 1018 MB, reserved memory is 1319 MB, peak memory is 1164 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.884041s wall, 5.500000s user + 2.546875s system = 8.046875s CPU (62.5%)

RUN-1004 : used memory is 976 MB, reserved memory is 1277 MB, peak memory is 1164 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.635774s wall, 1.640625s user + 0.390625s system = 2.031250s CPU (124.2%)

RUN-1004 : used memory is 953 MB, reserved memory is 1252 MB, peak memory is 1164 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8355/563 useful/useless nets, 4795/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7648/267 useful/useless nets, 4260/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4721/1509 useful/useless nets, 2721/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4579/83 useful/useless nets, 2642/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4436/82 useful/useless nets, 2562/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4303/73 useful/useless nets, 2490/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4237/19 useful/useless nets, 2453/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4231/5 useful/useless nets, 2450/0 useful/useless insts
PRG-9503 ERROR: USB Error: mode_switch Read failed.
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4225/5 useful/useless nets, 2447/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4219/5 useful/useless nets, 2444/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  9.939127s wall, 11.312500s user + 1.390625s system = 12.703125s CPU (127.8%)

RUN-1004 : used memory is 954 MB, reserved memory is 1253 MB, peak memory is 1164 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1983
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 80
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            158
#MACRO_EQ              11
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1729   |254    |171    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.286128s wall, 2.000000s user + 0.703125s system = 2.703125s CPU (118.2%)

RUN-1004 : used memory is 954 MB, reserved memory is 1253 MB, peak memory is 1164 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4273/14 useful/useless nets, 2464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4273/0 useful/useless nets, 2464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4372/0 useful/useless nets, 2581/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 108 better
SYN-2501 : Optimize round 2
SYN-1032 : 4361/0 useful/useless nets, 2570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 159 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8262/68 useful/useless nets, 6471/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2443 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2123 instances into 2497 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8629/0 useful/useless nets, 6838/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2147 adder to BLE ...
SYN-4008 : Packed 2147 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2525 LUT to BLE ...
SYN-4008 : Packed 2525 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2277 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2525/4154 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5725   out of  19600   29.21%
#reg                  250   out of  19600    1.28%
#le                  5725
  #lut only          5475   out of   5725   95.63%
  #reg only             0   out of   5725    0.00%
  #lut&reg            250   out of   5725    4.37%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5725  |5725  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.520500s wall, 12.484375s user + 2.593750s system = 15.078125s CPU (120.4%)

RUN-1004 : used memory is 956 MB, reserved memory is 1254 MB, peak memory is 1164 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.585772s wall, 4.000000s user + 1.328125s system = 5.328125s CPU (116.2%)

RUN-1004 : used memory is 956 MB, reserved memory is 1254 MB, peak memory is 1164 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2891 instances
RUN-1001 : 1431 mslices, 1432 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5989 nets
RUN-1001 : 3243 nets have 2 pins
RUN-1001 : 2617 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2889 instances, 2863 slices, 159 macros(1600 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19140, tnet num: 5987, tinst num: 2889, tnode num: 19774, tedge num: 33554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.826774s wall, 1.781250s user + 0.359375s system = 2.140625s CPU (117.2%)

RUN-1004 : used memory is 956 MB, reserved memory is 1254 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 319 clock pins, and constraint 634 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.347302s wall, 2.343750s user + 0.437500s system = 2.781250s CPU (118.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.77959e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2252): len = 1.20526e+06, overlap = 5.75
PHY-3002 : Step(2253): len = 891765, overlap = 20
PHY-3002 : Step(2254): len = 717078, overlap = 49.5
PHY-3002 : Step(2255): len = 574726, overlap = 82.5
PHY-3002 : Step(2256): len = 481295, overlap = 108.75
PHY-3002 : Step(2257): len = 380724, overlap = 122
PHY-3002 : Step(2258): len = 329326, overlap = 141.75
PHY-3002 : Step(2259): len = 285430, overlap = 159.25
PHY-3002 : Step(2260): len = 246557, overlap = 172.75
PHY-3002 : Step(2261): len = 225955, overlap = 175.25
PHY-3002 : Step(2262): len = 201269, overlap = 180
PHY-3002 : Step(2263): len = 188529, overlap = 184.5
PHY-3002 : Step(2264): len = 169753, overlap = 185.5
PHY-3002 : Step(2265): len = 153019, overlap = 183.25
PHY-3002 : Step(2266): len = 143135, overlap = 186
PHY-3002 : Step(2267): len = 135385, overlap = 186
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31626e-06
PHY-3002 : Step(2268): len = 130585, overlap = 185.25
PHY-3002 : Step(2269): len = 129031, overlap = 183
PHY-3002 : Step(2270): len = 126000, overlap = 180.5
PHY-3002 : Step(2271): len = 121715, overlap = 172
PHY-3002 : Step(2272): len = 119339, overlap = 173.75
PHY-3002 : Step(2273): len = 116050, overlap = 171.75
PHY-3002 : Step(2274): len = 115364, overlap = 162.75
PHY-3002 : Step(2275): len = 112113, overlap = 127
PHY-3002 : Step(2276): len = 110262, overlap = 122.5
PHY-3002 : Step(2277): len = 108582, overlap = 119
PHY-3002 : Step(2278): len = 108400, overlap = 119.25
PHY-3002 : Step(2279): len = 108195, overlap = 119.75
PHY-3002 : Step(2280): len = 106445, overlap = 116
PHY-3002 : Step(2281): len = 105036, overlap = 115.25
PHY-3002 : Step(2282): len = 104039, overlap = 115.25
PHY-3002 : Step(2283): len = 103395, overlap = 115.5
PHY-3002 : Step(2284): len = 102812, overlap = 115
PHY-3002 : Step(2285): len = 102234, overlap = 114.5
PHY-3002 : Step(2286): len = 100707, overlap = 114.25
PHY-3002 : Step(2287): len = 100177, overlap = 115
PHY-3002 : Step(2288): len = 99873.5, overlap = 114.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63251e-06
PHY-3002 : Step(2289): len = 99985.9, overlap = 113.25
PHY-3002 : Step(2290): len = 100220, overlap = 112.75
PHY-3002 : Step(2291): len = 100995, overlap = 112.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020921s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97294e-07
PHY-3002 : Step(2292): len = 103635, overlap = 153.75
PHY-3002 : Step(2293): len = 103436, overlap = 153.75
PHY-3002 : Step(2294): len = 103436, overlap = 153.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.94587e-07
PHY-3002 : Step(2295): len = 102809, overlap = 155.5
PHY-3002 : Step(2296): len = 102577, overlap = 156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18917e-06
PHY-3002 : Step(2297): len = 102074, overlap = 156
PHY-3002 : Step(2298): len = 102074, overlap = 156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.37835e-06
PHY-3002 : Step(2299): len = 102007, overlap = 155.25
PHY-3002 : Step(2300): len = 102007, overlap = 155.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.10964e-06
PHY-3002 : Step(2301): len = 102116, overlap = 154.5
PHY-3002 : Step(2302): len = 102369, overlap = 154.25
PHY-3002 : Step(2303): len = 110741, overlap = 119
PHY-3002 : Step(2304): len = 119760, overlap = 101.75
PHY-3002 : Step(2305): len = 117654, overlap = 104
PHY-3002 : Step(2306): len = 116260, overlap = 107.25
PHY-3002 : Step(2307): len = 114906, overlap = 107.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.21928e-06
PHY-3002 : Step(2308): len = 114538, overlap = 105.75
PHY-3002 : Step(2309): len = 115017, overlap = 103.5
PHY-3002 : Step(2310): len = 115405, overlap = 100
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.40191e-05
PHY-3002 : Step(2311): len = 115753, overlap = 96.25
PHY-3002 : Step(2312): len = 117502, overlap = 92.75
PHY-3002 : Step(2313): len = 128883, overlap = 67.75
PHY-3002 : Step(2314): len = 135072, overlap = 60.5
PHY-3002 : Step(2315): len = 135376, overlap = 53
PHY-3002 : Step(2316): len = 134804, overlap = 48.75
PHY-3002 : Step(2317): len = 134402, overlap = 48
PHY-3002 : Step(2318): len = 132888, overlap = 49.25
PHY-3002 : Step(2319): len = 132626, overlap = 49.25
PHY-3002 : Step(2320): len = 131710, overlap = 48.75
PHY-3002 : Step(2321): len = 131552, overlap = 49.5
PHY-3002 : Step(2322): len = 130646, overlap = 51
PHY-3002 : Step(2323): len = 129917, overlap = 50.5
PHY-3002 : Step(2324): len = 129917, overlap = 50.5
PHY-3002 : Step(2325): len = 129627, overlap = 49.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.6533e-05
PHY-3002 : Step(2326): len = 133167, overlap = 44.25
PHY-3002 : Step(2327): len = 135378, overlap = 40.5
PHY-3002 : Step(2328): len = 135931, overlap = 37.5
PHY-3002 : Step(2329): len = 136505, overlap = 38.5
PHY-3002 : Step(2330): len = 137779, overlap = 37.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.63918e-05
PHY-3002 : Step(2331): len = 140092, overlap = 35.25
PHY-3002 : Step(2332): len = 144365, overlap = 33.25
PHY-3002 : Step(2333): len = 156141, overlap = 23.75
PHY-3002 : Step(2334): len = 161937, overlap = 19.75
PHY-3002 : Step(2335): len = 163279, overlap = 17
PHY-3002 : Step(2336): len = 163705, overlap = 17.25
PHY-3002 : Step(2337): len = 162661, overlap = 19.5
PHY-3002 : Step(2338): len = 161686, overlap = 21.25
PHY-3002 : Step(2339): len = 161193, overlap = 23.75
PHY-3002 : Step(2340): len = 160235, overlap = 23.5
PHY-3002 : Step(2341): len = 159188, overlap = 23.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.24648e-05
PHY-3002 : Step(2342): len = 168794, overlap = 11.75
PHY-3002 : Step(2343): len = 176829, overlap = 7.75
PHY-3002 : Step(2344): len = 176061, overlap = 10
PHY-3002 : Step(2345): len = 175703, overlap = 13.5
PHY-3002 : Step(2346): len = 176545, overlap = 12.75
PHY-3002 : Step(2347): len = 178146, overlap = 12.75
PHY-3002 : Step(2348): len = 180789, overlap = 12.25
PHY-3002 : Step(2349): len = 183161, overlap = 13.25
PHY-3002 : Step(2350): len = 183234, overlap = 12.75
PHY-3002 : Step(2351): len = 183689, overlap = 11.5
PHY-3002 : Step(2352): len = 183407, overlap = 10.25
PHY-3002 : Step(2353): len = 183571, overlap = 11.25
PHY-3002 : Step(2354): len = 183545, overlap = 9.75
PHY-3002 : Step(2355): len = 183448, overlap = 8.5
PHY-3002 : Step(2356): len = 182670, overlap = 9.75
PHY-3002 : Step(2357): len = 182184, overlap = 8.5
PHY-3002 : Step(2358): len = 182007, overlap = 7.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00018493
PHY-3002 : Step(2359): len = 192352, overlap = 8.5
PHY-3002 : Step(2360): len = 201186, overlap = 4.25
PHY-3002 : Step(2361): len = 205873, overlap = 3.25
PHY-3002 : Step(2362): len = 203440, overlap = 4.5
PHY-3002 : Step(2363): len = 201894, overlap = 5.5
PHY-3002 : Step(2364): len = 202360, overlap = 5.25
PHY-3002 : Step(2365): len = 203840, overlap = 4.75
PHY-3002 : Step(2366): len = 204335, overlap = 5.25
PHY-3002 : Step(2367): len = 204462, overlap = 6.5
PHY-3002 : Step(2368): len = 203741, overlap = 7.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000369859
PHY-3002 : Step(2369): len = 212136, overlap = 5.75
PHY-3002 : Step(2370): len = 217709, overlap = 6
PHY-3002 : Step(2371): len = 219633, overlap = 5.25
PHY-3002 : Step(2372): len = 220460, overlap = 4.5
PHY-3002 : Step(2373): len = 221098, overlap = 4.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000728541
PHY-3002 : Step(2374): len = 227697, overlap = 3
PHY-3002 : Step(2375): len = 230780, overlap = 1.5
PHY-3002 : Step(2376): len = 233608, overlap = 0.75
PHY-3002 : Step(2377): len = 235557, overlap = 0.75
PHY-3002 : Step(2378): len = 235534, overlap = 0.75
PHY-3002 : Step(2379): len = 235515, overlap = 1.5
PHY-3002 : Step(2380): len = 236232, overlap = 1.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00140267
PHY-3002 : Step(2381): len = 241813, overlap = 0.25
PHY-3002 : Step(2382): len = 245424, overlap = 0.25
PHY-3002 : Step(2383): len = 247277, overlap = 0.25
PHY-3002 : Step(2384): len = 249509, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247852
PHY-3002 : Step(2385): len = 243427, overlap = 40.5
PHY-3002 : Step(2386): len = 236324, overlap = 37.5
PHY-3002 : Step(2387): len = 232465, overlap = 40.75
PHY-3002 : Step(2388): len = 230815, overlap = 36.25
PHY-3002 : Step(2389): len = 228548, overlap = 35.25
PHY-3002 : Step(2390): len = 225877, overlap = 30.75
PHY-3002 : Step(2391): len = 224083, overlap = 35
PHY-3002 : Step(2392): len = 223325, overlap = 35.5
PHY-3002 : Step(2393): len = 222530, overlap = 35.5
PHY-3002 : Step(2394): len = 222244, overlap = 34
PHY-3002 : Step(2395): len = 222146, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000495704
PHY-3002 : Step(2396): len = 232449, overlap = 32
PHY-3002 : Step(2397): len = 236646, overlap = 29
PHY-3002 : Step(2398): len = 239424, overlap = 28
PHY-3002 : Step(2399): len = 240005, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000991408
PHY-3002 : Step(2400): len = 248186, overlap = 27.75
PHY-3002 : Step(2401): len = 252952, overlap = 26.75
PHY-3002 : Step(2402): len = 255840, overlap = 25.25
PHY-3002 : Step(2403): len = 256517, overlap = 24.75
PHY-3002 : Step(2404): len = 256164, overlap = 27.75
PHY-3002 : Step(2405): len = 256234, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00185397
PHY-3002 : Step(2406): len = 261342, overlap = 27.75
PHY-3002 : Step(2407): len = 263244, overlap = 26
PHY-3002 : Step(2408): len = 265802, overlap = 27
PHY-3002 : Step(2409): len = 268113, overlap = 26.25
PHY-3002 : Step(2410): len = 269193, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00369752
PHY-3002 : Step(2411): len = 272437, overlap = 24.5
PHY-3002 : Step(2412): len = 273303, overlap = 23.5
PHY-3002 : Step(2413): len = 275946, overlap = 23
PHY-3002 : Step(2414): len = 277509, overlap = 22
PHY-3002 : Step(2415): len = 277972, overlap = 21.75
PHY-3002 : Step(2416): len = 278112, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.682748s wall, 5.062500s user + 3.734375s system = 8.796875s CPU (187.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000525788
PHY-3002 : Step(2417): len = 268674, overlap = 5.5
PHY-3002 : Step(2418): len = 263188, overlap = 8.5
PHY-3002 : Step(2419): len = 260036, overlap = 10
PHY-3002 : Step(2420): len = 258281, overlap = 10.75
PHY-3002 : Step(2421): len = 257519, overlap = 10
PHY-3002 : Step(2422): len = 257209, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.116016s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.3%)

PHY-3001 : Legalized: Len = 259950, Over = 0
PHY-3001 : Final: Len = 259950, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 391000, over cnt = 106(0%), over = 132, worst = 3
PHY-1002 : len = 391416, over cnt = 60(0%), over = 73, worst = 3
PHY-1002 : len = 391696, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 391904, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 391880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.263592s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (160.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2865 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2889 instances, 2863 slices, 159 macros(1600 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19140, tnet num: 5987, tinst num: 2889, tnode num: 19774, tedge num: 33554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.025225s wall, 2.078125s user + 0.437500s system = 2.515625s CPU (124.2%)

RUN-1004 : used memory is 924 MB, reserved memory is 1254 MB, peak memory is 1164 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 319 clock pins, and constraint 634 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.930881s wall, 3.015625s user + 0.843750s system = 3.859375s CPU (131.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 259950
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2423): len = 259950, overlap = 0
PHY-3002 : Step(2424): len = 259950, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014077s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2425): len = 259950, overlap = 0
PHY-3002 : Step(2426): len = 259950, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2427): len = 259950, overlap = 0
PHY-3002 : Step(2428): len = 259950, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029192s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.824714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2429): len = 259950, overlap = 0
PHY-3002 : Step(2430): len = 259950, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027835s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-3001 : Legalized: Len = 259950, Over = 0
PHY-3001 : Final: Len = 259950, Over = 0
RUN-1003 : finish command "place -eco" in  4.212269s wall, 4.640625s user + 1.437500s system = 6.078125s CPU (144.3%)

RUN-1004 : used memory is 924 MB, reserved memory is 1254 MB, peak memory is 1164 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  43.565753s wall, 73.093750s user + 19.984375s system = 93.078125s CPU (213.6%)

RUN-1004 : used memory is 924 MB, reserved memory is 1254 MB, peak memory is 1164 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3267 to 2454
PHY-1001 : Pin misalignment score is improved from 2454 to 2425
PHY-1001 : Pin misalignment score is improved from 2425 to 2425
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2891 instances
RUN-1001 : 1431 mslices, 1432 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5989 nets
RUN-1001 : 3243 nets have 2 pins
RUN-1001 : 2617 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 391000, over cnt = 106(0%), over = 132, worst = 3
PHY-1002 : len = 391416, over cnt = 60(0%), over = 73, worst = 3
PHY-1002 : len = 391696, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 391904, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 391880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.264179s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (183.4%)

PHY-1001 : End global routing;  0.997121s wall, 1.187500s user + 0.265625s system = 1.453125s CPU (145.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045321s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 552608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 19.355336s wall, 30.640625s user + 4.046875s system = 34.687500s CPU (179.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 552416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.091102s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 552416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 552416
PHY-1001 : End DR Iter 2; 0.089386s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (122.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.960896s wall, 37.421875s user + 6.500000s system = 43.921875s CPU (162.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  56.936946s wall, 74.203125s user + 15.140625s system = 89.343750s CPU (156.9%)

RUN-1004 : used memory is 980 MB, reserved memory is 1307 MB, peak memory is 1202 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5725   out of  19600   29.21%
#reg                  250   out of  19600    1.28%
#le                  5725
  #lut only          5475   out of   5725   95.63%
  #reg only             0   out of   5725    0.00%
  #lut&reg            250   out of   5725    4.37%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.467297s wall, 4.015625s user + 1.250000s system = 5.265625s CPU (117.9%)

RUN-1004 : used memory is 980 MB, reserved memory is 1307 MB, peak memory is 1202 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2891
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5989, pip num: 42595
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2781 valid insts, and 150996 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.890198s wall, 61.375000s user + 1.656250s system = 63.031250s CPU (333.7%)

RUN-1004 : used memory is 981 MB, reserved memory is 1306 MB, peak memory is 1202 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.676890s wall, 4.640625s user + 0.812500s system = 5.453125s CPU (116.6%)

RUN-1004 : used memory is 1013 MB, reserved memory is 1339 MB, peak memory is 1202 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.644007s wall, 0.796875s user + 1.578125s system = 2.375000s CPU (31.1%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1348 MB, peak memory is 1202 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.188876s wall, 5.750000s user + 2.593750s system = 8.343750s CPU (63.3%)

RUN-1004 : used memory is 980 MB, reserved memory is 1306 MB, peak memory is 1202 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.472930s wall, 1.484375s user + 0.296875s system = 1.781250s CPU (120.9%)

RUN-1004 : used memory is 947 MB, reserved memory is 1282 MB, peak memory is 1202 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8358/563 useful/useless nets, 4798/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7651/267 useful/useless nets, 4263/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4724/1509 useful/useless nets, 2724/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4582/83 useful/useless nets, 2645/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4439/82 useful/useless nets, 2565/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4306/73 useful/useless nets, 2493/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4240/19 useful/useless nets, 2456/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4234/5 useful/useless nets, 2453/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4228/5 useful/useless nets, 2450/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4222/5 useful/useless nets, 2447/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.197700s wall, 7.359375s user + 1.281250s system = 8.640625s CPU (120.0%)

RUN-1004 : used memory is 948 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1984
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 80
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1730   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.181420s wall, 1.968750s user + 0.578125s system = 2.546875s CPU (116.8%)

RUN-1004 : used memory is 948 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4276/14 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4276/0 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4363/0 useful/useless nets, 2572/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4360/0 useful/useless nets, 2569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8294/68 useful/useless nets, 6503/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2119 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.478888s wall, 12.562500s user + 2.812500s system = 15.375000s CPU (123.2%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.163952s wall, 3.531250s user + 1.312500s system = 4.843750s CPU (116.3%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.931067s wall, 1.875000s user + 0.421875s system = 2.296875s CPU (118.9%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.486292s wall, 2.421875s user + 0.562500s system = 2.984375s CPU (120.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71613e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2431): len = 1.10817e+06, overlap = 6.75
PHY-3002 : Step(2432): len = 816242, overlap = 26.25
PHY-3002 : Step(2433): len = 662327, overlap = 50.5
PHY-3002 : Step(2434): len = 550621, overlap = 74.5
PHY-3002 : Step(2435): len = 460562, overlap = 104.75
PHY-3002 : Step(2436): len = 380149, overlap = 123.75
PHY-3002 : Step(2437): len = 330944, overlap = 134.75
PHY-3002 : Step(2438): len = 284345, overlap = 151
PHY-3002 : Step(2439): len = 252670, overlap = 157.5
PHY-3002 : Step(2440): len = 231329, overlap = 156.25
PHY-3002 : Step(2441): len = 199327, overlap = 164.75
PHY-3002 : Step(2442): len = 186139, overlap = 168
PHY-3002 : Step(2443): len = 175315, overlap = 175.5
PHY-3002 : Step(2444): len = 157778, overlap = 181.5
PHY-3002 : Step(2445): len = 148572, overlap = 189.5
PHY-3002 : Step(2446): len = 136852, overlap = 193.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31897e-06
PHY-3002 : Step(2447): len = 134413, overlap = 192.75
PHY-3002 : Step(2448): len = 132548, overlap = 181
PHY-3002 : Step(2449): len = 131668, overlap = 169
PHY-3002 : Step(2450): len = 125324, overlap = 169.75
PHY-3002 : Step(2451): len = 121811, overlap = 168.25
PHY-3002 : Step(2452): len = 118977, overlap = 163
PHY-3002 : Step(2453): len = 120354, overlap = 157.75
PHY-3002 : Step(2454): len = 114999, overlap = 151.25
PHY-3002 : Step(2455): len = 112762, overlap = 150.25
PHY-3002 : Step(2456): len = 111762, overlap = 151
PHY-3002 : Step(2457): len = 110995, overlap = 149.75
PHY-3002 : Step(2458): len = 109742, overlap = 147.75
PHY-3002 : Step(2459): len = 108484, overlap = 147
PHY-3002 : Step(2460): len = 108207, overlap = 132
PHY-3002 : Step(2461): len = 106733, overlap = 131.75
PHY-3002 : Step(2462): len = 105584, overlap = 131
PHY-3002 : Step(2463): len = 104748, overlap = 131.75
PHY-3002 : Step(2464): len = 103221, overlap = 127.5
PHY-3002 : Step(2465): len = 102796, overlap = 129.75
PHY-3002 : Step(2466): len = 101974, overlap = 130.75
PHY-3002 : Step(2467): len = 101387, overlap = 131.5
PHY-3002 : Step(2468): len = 100779, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.4279e-06
PHY-3002 : Step(2469): len = 100877, overlap = 132.75
PHY-3002 : Step(2470): len = 101352, overlap = 133
PHY-3002 : Step(2471): len = 101916, overlap = 132.25
PHY-3002 : Step(2472): len = 105814, overlap = 120.75
PHY-3002 : Step(2473): len = 105679, overlap = 107.5
PHY-3002 : Step(2474): len = 104846, overlap = 102.75
PHY-3002 : Step(2475): len = 104286, overlap = 99
PHY-3002 : Step(2476): len = 104063, overlap = 97.5
PHY-3002 : Step(2477): len = 103871, overlap = 96.5
PHY-3002 : Step(2478): len = 104432, overlap = 93.75
PHY-3002 : Step(2479): len = 103779, overlap = 88.25
PHY-3002 : Step(2480): len = 103548, overlap = 75.25
PHY-3002 : Step(2481): len = 105067, overlap = 76
PHY-3002 : Step(2482): len = 103998, overlap = 75.5
PHY-3002 : Step(2483): len = 103308, overlap = 76.75
PHY-3002 : Step(2484): len = 103033, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.8558e-06
PHY-3002 : Step(2485): len = 102873, overlap = 75.75
PHY-3002 : Step(2486): len = 103001, overlap = 75.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36648e-07
PHY-3002 : Step(2487): len = 105524, overlap = 111.25
PHY-3002 : Step(2488): len = 105399, overlap = 111.25
PHY-3002 : Step(2489): len = 104820, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0733e-06
PHY-3002 : Step(2490): len = 104163, overlap = 113
PHY-3002 : Step(2491): len = 104163, overlap = 113
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14659e-06
PHY-3002 : Step(2492): len = 103788, overlap = 113.25
PHY-3002 : Step(2493): len = 103788, overlap = 113.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.33128e-06
PHY-3002 : Step(2494): len = 103443, overlap = 190
PHY-3002 : Step(2495): len = 103423, overlap = 189.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.66257e-06
PHY-3002 : Step(2496): len = 103789, overlap = 187.5
PHY-3002 : Step(2497): len = 103975, overlap = 187
PHY-3002 : Step(2498): len = 107919, overlap = 155.5
PHY-3002 : Step(2499): len = 109238, overlap = 152.75
PHY-3002 : Step(2500): len = 108040, overlap = 155.75
PHY-3002 : Step(2501): len = 107842, overlap = 158
PHY-3002 : Step(2502): len = 106668, overlap = 161.5
PHY-3002 : Step(2503): len = 105733, overlap = 166.5
PHY-3002 : Step(2504): len = 105733, overlap = 166.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33251e-05
PHY-3002 : Step(2505): len = 106381, overlap = 161
PHY-3002 : Step(2506): len = 106841, overlap = 158.5
PHY-3002 : Step(2507): len = 109222, overlap = 151
PHY-3002 : Step(2508): len = 111359, overlap = 145.5
PHY-3002 : Step(2509): len = 113522, overlap = 135
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.66503e-05
PHY-3002 : Step(2510): len = 115502, overlap = 128.75
PHY-3002 : Step(2511): len = 116200, overlap = 128
PHY-3002 : Step(2512): len = 119515, overlap = 120.5
PHY-3002 : Step(2513): len = 122762, overlap = 114
PHY-3002 : Step(2514): len = 130302, overlap = 109.25
PHY-3002 : Step(2515): len = 130502, overlap = 110.25
PHY-3002 : Step(2516): len = 130901, overlap = 108.25
PHY-3002 : Step(2517): len = 131142, overlap = 101.75
PHY-3002 : Step(2518): len = 131712, overlap = 102.5
PHY-3002 : Step(2519): len = 132548, overlap = 108.25
PHY-3002 : Step(2520): len = 132507, overlap = 109.5
PHY-3002 : Step(2521): len = 132989, overlap = 108.5
PHY-3002 : Step(2522): len = 133473, overlap = 109.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.33005e-05
PHY-3002 : Step(2523): len = 138212, overlap = 100
PHY-3002 : Step(2524): len = 144684, overlap = 92.25
PHY-3002 : Step(2525): len = 147626, overlap = 91.25
PHY-3002 : Step(2526): len = 149118, overlap = 90.5
PHY-3002 : Step(2527): len = 149747, overlap = 89.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106601
PHY-3002 : Step(2528): len = 157004, overlap = 86.5
PHY-3002 : Step(2529): len = 167021, overlap = 79.5
PHY-3002 : Step(2530): len = 176327, overlap = 77.75
PHY-3002 : Step(2531): len = 173060, overlap = 80.25
PHY-3002 : Step(2532): len = 170706, overlap = 79.25
PHY-3002 : Step(2533): len = 171267, overlap = 77.75
PHY-3002 : Step(2534): len = 174560, overlap = 74.25
PHY-3002 : Step(2535): len = 176831, overlap = 76.75
PHY-3002 : Step(2536): len = 178631, overlap = 75.25
PHY-3002 : Step(2537): len = 179629, overlap = 69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000213202
PHY-3002 : Step(2538): len = 188950, overlap = 64.75
PHY-3002 : Step(2539): len = 196174, overlap = 60
PHY-3002 : Step(2540): len = 201445, overlap = 58.25
PHY-3002 : Step(2541): len = 202629, overlap = 59.25
PHY-3002 : Step(2542): len = 203034, overlap = 59
PHY-3002 : Step(2543): len = 204629, overlap = 56.25
PHY-3002 : Step(2544): len = 207575, overlap = 51.5
PHY-3002 : Step(2545): len = 209052, overlap = 53.25
PHY-3002 : Step(2546): len = 209549, overlap = 52
PHY-3002 : Step(2547): len = 208999, overlap = 55
PHY-3002 : Step(2548): len = 208889, overlap = 54.25
PHY-3002 : Step(2549): len = 209203, overlap = 54.25
PHY-3002 : Step(2550): len = 209964, overlap = 51.25
PHY-3002 : Step(2551): len = 210510, overlap = 47.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000426404
PHY-3002 : Step(2552): len = 220892, overlap = 47.5
PHY-3002 : Step(2553): len = 226421, overlap = 45
PHY-3002 : Step(2554): len = 229263, overlap = 41.5
PHY-3002 : Step(2555): len = 231281, overlap = 39.5
PHY-3002 : Step(2556): len = 232136, overlap = 40.5
PHY-3002 : Step(2557): len = 232782, overlap = 40.25
PHY-3002 : Step(2558): len = 233188, overlap = 40.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000829329
PHY-3002 : Step(2559): len = 240846, overlap = 37.25
PHY-3002 : Step(2560): len = 244770, overlap = 38
PHY-3002 : Step(2561): len = 249477, overlap = 34.75
PHY-3002 : Step(2562): len = 253830, overlap = 36.5
PHY-3002 : Step(2563): len = 254207, overlap = 34.5
PHY-3002 : Step(2564): len = 255167, overlap = 37
PHY-3002 : Step(2565): len = 255826, overlap = 33
PHY-3002 : Step(2566): len = 256520, overlap = 34.75
PHY-3002 : Step(2567): len = 258045, overlap = 35.75
PHY-3002 : Step(2568): len = 259075, overlap = 35.25
PHY-3002 : Step(2569): len = 258705, overlap = 36
PHY-3002 : Step(2570): len = 258866, overlap = 35.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0015512
PHY-3002 : Step(2571): len = 264368, overlap = 34.25
PHY-3002 : Step(2572): len = 266797, overlap = 33.5
PHY-3002 : Step(2573): len = 269926, overlap = 33
PHY-3002 : Step(2574): len = 272777, overlap = 28
PHY-3002 : Step(2575): len = 273278, overlap = 28.5
PHY-3002 : Step(2576): len = 273956, overlap = 28.25
PHY-3002 : Step(2577): len = 274160, overlap = 28.25
PHY-3002 : Step(2578): len = 274515, overlap = 28.75
PHY-3002 : Step(2579): len = 275548, overlap = 27.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00301207
PHY-3002 : Step(2580): len = 278585, overlap = 26.25
PHY-3002 : Step(2581): len = 280278, overlap = 24.25
PHY-3002 : Step(2582): len = 282984, overlap = 23.25
PHY-3002 : Step(2583): len = 283648, overlap = 22.5
PHY-3002 : Step(2584): len = 284567, overlap = 21.25
PHY-3002 : Step(2585): len = 285577, overlap = 20.25
PHY-3002 : Step(2586): len = 286290, overlap = 18.25
PHY-3002 : Step(2587): len = 286928, overlap = 18.5
PHY-3002 : Step(2588): len = 288128, overlap = 16.75
PHY-3002 : Step(2589): len = 289328, overlap = 18
PHY-3002 : Step(2590): len = 289711, overlap = 18.5
PHY-3002 : Step(2591): len = 289825, overlap = 18.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0057174
PHY-3002 : Step(2592): len = 291725, overlap = 18
PHY-3002 : Step(2593): len = 292422, overlap = 18.25
PHY-3002 : Step(2594): len = 293211, overlap = 18.5
PHY-3002 : Step(2595): len = 293900, overlap = 19
PHY-3002 : Step(2596): len = 294691, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.823942s wall, 5.484375s user + 3.281250s system = 8.765625s CPU (181.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000490427
PHY-3002 : Step(2597): len = 282493, overlap = 3.75
PHY-3002 : Step(2598): len = 276084, overlap = 4.75
PHY-3002 : Step(2599): len = 270927, overlap = 9.75
PHY-3002 : Step(2600): len = 267759, overlap = 13.75
PHY-3002 : Step(2601): len = 266497, overlap = 15.5
PHY-3002 : Step(2602): len = 266090, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.251107s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (124.4%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.344994s wall, 0.515625s user + 0.156250s system = 0.671875s CPU (194.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.360027s wall, 2.312500s user + 0.781250s system = 3.093750s CPU (131.1%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.006756s wall, 2.937500s user + 0.937500s system = 3.875000s CPU (128.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269237
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2603): len = 269237, overlap = 0
PHY-3002 : Step(2604): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2605): len = 269237, overlap = 0
PHY-3002 : Step(2606): len = 269237, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2607): len = 269237, overlap = 0
PHY-3002 : Step(2608): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029174s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (214.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2609): len = 269237, overlap = 0
PHY-3002 : Step(2610): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019024s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
RUN-1003 : finish command "place -eco" in  4.411472s wall, 4.578125s user + 1.640625s system = 6.218750s CPU (141.0%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  49.568313s wall, 81.140625s user + 23.765625s system = 104.906250s CPU (211.6%)

RUN-1004 : used memory is 950 MB, reserved memory is 1283 MB, peak memory is 1202 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3177 to 2439
PHY-1001 : Pin misalignment score is improved from 2439 to 2418
PHY-1001 : Pin misalignment score is improved from 2418 to 2418
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297266s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (199.7%)

PHY-1001 : End global routing;  1.015598s wall, 1.562500s user + 0.203125s system = 1.765625s CPU (173.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.052749s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (177.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572192, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 19.637312s wall, 35.015625s user + 4.187500s system = 39.203125s CPU (199.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572072, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.098322s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (158.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572008
PHY-1001 : End DR Iter 2; 0.090629s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.637043s wall, 41.781250s user + 5.984375s system = 47.765625s CPU (179.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  63.121065s wall, 79.625000s user + 14.593750s system = 94.218750s CPU (149.3%)

RUN-1004 : used memory is 976 MB, reserved memory is 1311 MB, peak memory is 1202 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.417789s wall, 4.015625s user + 1.218750s system = 5.234375s CPU (118.5%)

RUN-1004 : used memory is 976 MB, reserved memory is 1311 MB, peak memory is 1202 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43161
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2782 valid insts, and 152502 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.567104s wall, 61.531250s user + 3.250000s system = 64.781250s CPU (331.1%)

RUN-1004 : used memory is 977 MB, reserved memory is 1311 MB, peak memory is 1202 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.388133s wall, 4.171875s user + 0.796875s system = 4.968750s CPU (113.2%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1345 MB, peak memory is 1202 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.782044s wall, 0.984375s user + 1.750000s system = 2.734375s CPU (35.1%)

RUN-1004 : used memory is 1018 MB, reserved memory is 1353 MB, peak memory is 1202 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.039707s wall, 5.562500s user + 2.812500s system = 8.375000s CPU (64.2%)

RUN-1004 : used memory is 977 MB, reserved memory is 1311 MB, peak memory is 1202 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.609652s wall, 1.593750s user + 0.359375s system = 1.953125s CPU (121.3%)

RUN-1004 : used memory is 956 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8358/563 useful/useless nets, 4798/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7651/267 useful/useless nets, 4263/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4724/1509 useful/useless nets, 2724/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4582/83 useful/useless nets, 2645/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4439/82 useful/useless nets, 2565/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4306/73 useful/useless nets, 2493/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4240/19 useful/useless nets, 2456/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4234/5 useful/useless nets, 2453/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4228/5 useful/useless nets, 2450/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4222/5 useful/useless nets, 2447/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.510398s wall, 7.625000s user + 1.546875s system = 9.171875s CPU (122.1%)

RUN-1004 : used memory is 957 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1984
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 80
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1730   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.311148s wall, 2.078125s user + 0.671875s system = 2.750000s CPU (119.0%)

RUN-1004 : used memory is 957 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4276/14 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4276/0 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4363/0 useful/useless nets, 2572/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4360/0 useful/useless nets, 2569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8294/68 useful/useless nets, 6503/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2119 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.363121s wall, 12.593750s user + 2.640625s system = 15.234375s CPU (123.2%)

RUN-1004 : used memory is 957 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.199653s wall, 3.750000s user + 1.265625s system = 5.015625s CPU (119.4%)

RUN-1004 : used memory is 957 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.700396s wall, 1.656250s user + 0.375000s system = 2.031250s CPU (119.5%)

RUN-1004 : used memory is 957 MB, reserved memory is 1293 MB, peak memory is 1202 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.335439s wall, 2.281250s user + 0.515625s system = 2.796875s CPU (119.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71613e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2611): len = 1.10817e+06, overlap = 6.75
PHY-3002 : Step(2612): len = 816242, overlap = 26.25
PHY-3002 : Step(2613): len = 662327, overlap = 50.5
PHY-3002 : Step(2614): len = 550621, overlap = 74.5
PHY-3002 : Step(2615): len = 460562, overlap = 104.75
PHY-3002 : Step(2616): len = 380149, overlap = 123.75
PHY-3002 : Step(2617): len = 330944, overlap = 134.75
PHY-3002 : Step(2618): len = 284345, overlap = 151
PHY-3002 : Step(2619): len = 252670, overlap = 157.5
PHY-3002 : Step(2620): len = 231329, overlap = 156.25
PHY-3002 : Step(2621): len = 199327, overlap = 164.75
PHY-3002 : Step(2622): len = 186139, overlap = 168
PHY-3002 : Step(2623): len = 175315, overlap = 175.5
PHY-3002 : Step(2624): len = 157778, overlap = 181.5
PHY-3002 : Step(2625): len = 148572, overlap = 189.5
PHY-3002 : Step(2626): len = 136852, overlap = 193.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31897e-06
PHY-3002 : Step(2627): len = 134413, overlap = 192.75
PHY-3002 : Step(2628): len = 132548, overlap = 181
PHY-3002 : Step(2629): len = 131668, overlap = 169
PHY-3002 : Step(2630): len = 125324, overlap = 169.75
PHY-3002 : Step(2631): len = 121811, overlap = 168.25
PHY-3002 : Step(2632): len = 118977, overlap = 163
PHY-3002 : Step(2633): len = 120354, overlap = 157.75
PHY-3002 : Step(2634): len = 114999, overlap = 151.25
PHY-3002 : Step(2635): len = 112762, overlap = 150.25
PHY-3002 : Step(2636): len = 111762, overlap = 151
PHY-3002 : Step(2637): len = 110995, overlap = 149.75
PHY-3002 : Step(2638): len = 109742, overlap = 147.75
PHY-3002 : Step(2639): len = 108484, overlap = 147
PHY-3002 : Step(2640): len = 108207, overlap = 132
PHY-3002 : Step(2641): len = 106733, overlap = 131.75
PHY-3002 : Step(2642): len = 105584, overlap = 131
PHY-3002 : Step(2643): len = 104748, overlap = 131.75
PHY-3002 : Step(2644): len = 103221, overlap = 127.5
PHY-3002 : Step(2645): len = 102796, overlap = 129.75
PHY-3002 : Step(2646): len = 101974, overlap = 130.75
PHY-3002 : Step(2647): len = 101387, overlap = 131.5
PHY-3002 : Step(2648): len = 100779, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.4279e-06
PHY-3002 : Step(2649): len = 100877, overlap = 132.75
PHY-3002 : Step(2650): len = 101352, overlap = 133
PHY-3002 : Step(2651): len = 101916, overlap = 132.25
PHY-3002 : Step(2652): len = 105814, overlap = 120.75
PHY-3002 : Step(2653): len = 105679, overlap = 107.5
PHY-3002 : Step(2654): len = 104846, overlap = 102.75
PHY-3002 : Step(2655): len = 104286, overlap = 99
PHY-3002 : Step(2656): len = 104063, overlap = 97.5
PHY-3002 : Step(2657): len = 103871, overlap = 96.5
PHY-3002 : Step(2658): len = 104432, overlap = 93.75
PHY-3002 : Step(2659): len = 103779, overlap = 88.25
PHY-3002 : Step(2660): len = 103548, overlap = 75.25
PHY-3002 : Step(2661): len = 105067, overlap = 76
PHY-3002 : Step(2662): len = 103998, overlap = 75.5
PHY-3002 : Step(2663): len = 103308, overlap = 76.75
PHY-3002 : Step(2664): len = 103033, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.8558e-06
PHY-3002 : Step(2665): len = 102873, overlap = 75.75
PHY-3002 : Step(2666): len = 103001, overlap = 75.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022149s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (141.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36648e-07
PHY-3002 : Step(2667): len = 105524, overlap = 111.25
PHY-3002 : Step(2668): len = 105399, overlap = 111.25
PHY-3002 : Step(2669): len = 104820, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0733e-06
PHY-3002 : Step(2670): len = 104163, overlap = 113
PHY-3002 : Step(2671): len = 104163, overlap = 113
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14659e-06
PHY-3002 : Step(2672): len = 103788, overlap = 113.25
PHY-3002 : Step(2673): len = 103788, overlap = 113.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.33128e-06
PHY-3002 : Step(2674): len = 103443, overlap = 190
PHY-3002 : Step(2675): len = 103423, overlap = 189.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.66257e-06
PHY-3002 : Step(2676): len = 103789, overlap = 187.5
PHY-3002 : Step(2677): len = 103975, overlap = 187
PHY-3002 : Step(2678): len = 107919, overlap = 155.5
PHY-3002 : Step(2679): len = 109238, overlap = 152.75
PHY-3002 : Step(2680): len = 108040, overlap = 155.75
PHY-3002 : Step(2681): len = 107842, overlap = 158
PHY-3002 : Step(2682): len = 106668, overlap = 161.5
PHY-3002 : Step(2683): len = 105733, overlap = 166.5
PHY-3002 : Step(2684): len = 105733, overlap = 166.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33251e-05
PHY-3002 : Step(2685): len = 106381, overlap = 161
PHY-3002 : Step(2686): len = 106841, overlap = 158.5
PHY-3002 : Step(2687): len = 109222, overlap = 151
PHY-3002 : Step(2688): len = 111359, overlap = 145.5
PHY-3002 : Step(2689): len = 113522, overlap = 135
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.66503e-05
PHY-3002 : Step(2690): len = 115502, overlap = 128.75
PHY-3002 : Step(2691): len = 116200, overlap = 128
PHY-3002 : Step(2692): len = 119515, overlap = 120.5
PHY-3002 : Step(2693): len = 122762, overlap = 114
PHY-3002 : Step(2694): len = 130302, overlap = 109.25
PHY-3002 : Step(2695): len = 130502, overlap = 110.25
PHY-3002 : Step(2696): len = 130901, overlap = 108.25
PHY-3002 : Step(2697): len = 131142, overlap = 101.75
PHY-3002 : Step(2698): len = 131712, overlap = 102.5
PHY-3002 : Step(2699): len = 132548, overlap = 108.25
PHY-3002 : Step(2700): len = 132507, overlap = 109.5
PHY-3002 : Step(2701): len = 132989, overlap = 108.5
PHY-3002 : Step(2702): len = 133473, overlap = 109.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.33005e-05
PHY-3002 : Step(2703): len = 138212, overlap = 100
PHY-3002 : Step(2704): len = 144684, overlap = 92.25
PHY-3002 : Step(2705): len = 147626, overlap = 91.25
PHY-3002 : Step(2706): len = 149118, overlap = 90.5
PHY-3002 : Step(2707): len = 149747, overlap = 89.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106601
PHY-3002 : Step(2708): len = 157004, overlap = 86.5
PHY-3002 : Step(2709): len = 167021, overlap = 79.5
PHY-3002 : Step(2710): len = 176327, overlap = 77.75
PHY-3002 : Step(2711): len = 173060, overlap = 80.25
PHY-3002 : Step(2712): len = 170706, overlap = 79.25
PHY-3002 : Step(2713): len = 171267, overlap = 77.75
PHY-3002 : Step(2714): len = 174560, overlap = 74.25
PHY-3002 : Step(2715): len = 176831, overlap = 76.75
PHY-3002 : Step(2716): len = 178631, overlap = 75.25
PHY-3002 : Step(2717): len = 179629, overlap = 69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000213202
PHY-3002 : Step(2718): len = 188950, overlap = 64.75
PHY-3002 : Step(2719): len = 196174, overlap = 60
PHY-3002 : Step(2720): len = 201445, overlap = 58.25
PHY-3002 : Step(2721): len = 202629, overlap = 59.25
PHY-3002 : Step(2722): len = 203034, overlap = 59
PHY-3002 : Step(2723): len = 204629, overlap = 56.25
PHY-3002 : Step(2724): len = 207575, overlap = 51.5
PHY-3002 : Step(2725): len = 209052, overlap = 53.25
PHY-3002 : Step(2726): len = 209549, overlap = 52
PHY-3002 : Step(2727): len = 208999, overlap = 55
PHY-3002 : Step(2728): len = 208889, overlap = 54.25
PHY-3002 : Step(2729): len = 209203, overlap = 54.25
PHY-3002 : Step(2730): len = 209964, overlap = 51.25
PHY-3002 : Step(2731): len = 210510, overlap = 47.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000426404
PHY-3002 : Step(2732): len = 220892, overlap = 47.5
PHY-3002 : Step(2733): len = 226421, overlap = 45
PHY-3002 : Step(2734): len = 229263, overlap = 41.5
PHY-3002 : Step(2735): len = 231281, overlap = 39.5
PHY-3002 : Step(2736): len = 232136, overlap = 40.5
PHY-3002 : Step(2737): len = 232782, overlap = 40.25
PHY-3002 : Step(2738): len = 233188, overlap = 40.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000829329
PHY-3002 : Step(2739): len = 240846, overlap = 37.25
PHY-3002 : Step(2740): len = 244770, overlap = 38
PHY-3002 : Step(2741): len = 249477, overlap = 34.75
PHY-3002 : Step(2742): len = 253830, overlap = 36.5
PHY-3002 : Step(2743): len = 254207, overlap = 34.5
PHY-3002 : Step(2744): len = 255167, overlap = 37
PHY-3002 : Step(2745): len = 255826, overlap = 33
PHY-3002 : Step(2746): len = 256520, overlap = 34.75
PHY-3002 : Step(2747): len = 258045, overlap = 35.75
PHY-3002 : Step(2748): len = 259075, overlap = 35.25
PHY-3002 : Step(2749): len = 258705, overlap = 36
PHY-3002 : Step(2750): len = 258866, overlap = 35.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0015512
PHY-3002 : Step(2751): len = 264368, overlap = 34.25
PHY-3002 : Step(2752): len = 266797, overlap = 33.5
PHY-3002 : Step(2753): len = 269926, overlap = 33
PHY-3002 : Step(2754): len = 272777, overlap = 28
PHY-3002 : Step(2755): len = 273278, overlap = 28.5
PHY-3002 : Step(2756): len = 273956, overlap = 28.25
PHY-3002 : Step(2757): len = 274160, overlap = 28.25
PHY-3002 : Step(2758): len = 274515, overlap = 28.75
PHY-3002 : Step(2759): len = 275548, overlap = 27.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00301207
PHY-3002 : Step(2760): len = 278585, overlap = 26.25
PHY-3002 : Step(2761): len = 280278, overlap = 24.25
PHY-3002 : Step(2762): len = 282984, overlap = 23.25
PHY-3002 : Step(2763): len = 283648, overlap = 22.5
PHY-3002 : Step(2764): len = 284567, overlap = 21.25
PHY-3002 : Step(2765): len = 285577, overlap = 20.25
PHY-3002 : Step(2766): len = 286290, overlap = 18.25
PHY-3002 : Step(2767): len = 286928, overlap = 18.5
PHY-3002 : Step(2768): len = 288128, overlap = 16.75
PHY-3002 : Step(2769): len = 289328, overlap = 18
PHY-3002 : Step(2770): len = 289711, overlap = 18.5
PHY-3002 : Step(2771): len = 289825, overlap = 18.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0057174
PHY-3002 : Step(2772): len = 291725, overlap = 18
PHY-3002 : Step(2773): len = 292422, overlap = 18.25
PHY-3002 : Step(2774): len = 293211, overlap = 18.5
PHY-3002 : Step(2775): len = 293900, overlap = 19
PHY-3002 : Step(2776): len = 294691, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.955954s wall, 5.156250s user + 3.750000s system = 8.906250s CPU (179.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000490427
PHY-3002 : Step(2777): len = 282493, overlap = 3.75
PHY-3002 : Step(2778): len = 276084, overlap = 4.75
PHY-3002 : Step(2779): len = 270927, overlap = 9.75
PHY-3002 : Step(2780): len = 267759, overlap = 13.75
PHY-3002 : Step(2781): len = 266497, overlap = 15.5
PHY-3002 : Step(2782): len = 266090, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.118006s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (119.2%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.367044s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (153.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.945446s wall, 2.000000s user + 0.437500s system = 2.437500s CPU (125.3%)

RUN-1004 : used memory is 960 MB, reserved memory is 1293 MB, peak memory is 1202 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.480306s wall, 2.593750s user + 0.531250s system = 3.125000s CPU (126.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269237
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2783): len = 269237, overlap = 0
PHY-3002 : Step(2784): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017567s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2785): len = 269237, overlap = 0
PHY-3002 : Step(2786): len = 269237, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2787): len = 269237, overlap = 0
PHY-3002 : Step(2788): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021730s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (215.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2789): len = 269237, overlap = 0
PHY-3002 : Step(2790): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021191s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (147.5%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
RUN-1003 : finish command "place -eco" in  3.691602s wall, 4.250000s user + 1.078125s system = 5.328125s CPU (144.3%)

RUN-1004 : used memory is 960 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  47.128098s wall, 77.796875s user + 21.875000s system = 99.671875s CPU (211.5%)

RUN-1004 : used memory is 960 MB, reserved memory is 1293 MB, peak memory is 1202 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3177 to 2439
PHY-1001 : Pin misalignment score is improved from 2439 to 2418
PHY-1001 : Pin misalignment score is improved from 2418 to 2418
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.277634s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (180.1%)

PHY-1001 : End global routing;  0.983686s wall, 1.093750s user + 0.265625s system = 1.359375s CPU (138.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046630s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572192, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 19.206658s wall, 31.343750s user + 4.359375s system = 35.703125s CPU (185.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572072, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.121074s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572008
PHY-1001 : End DR Iter 2; 0.108837s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (114.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  29.604765s wall, 39.906250s user + 6.531250s system = 46.437500s CPU (156.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  57.875824s wall, 68.250000s user + 14.234375s system = 82.484375s CPU (142.5%)

RUN-1004 : used memory is 995 MB, reserved memory is 1329 MB, peak memory is 1216 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  11.703215s wall, 6.312500s user + 1.156250s system = 7.468750s CPU (63.8%)

RUN-1004 : used memory is 995 MB, reserved memory is 1329 MB, peak memory is 1216 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43164
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2782 valid insts, and 152508 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  29.788193s wall, 71.484375s user + 0.937500s system = 72.421875s CPU (243.1%)

RUN-1004 : used memory is 966 MB, reserved memory is 1329 MB, peak memory is 1216 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  5.032483s wall, 4.828125s user + 0.953125s system = 5.781250s CPU (114.9%)

RUN-1004 : used memory is 1000 MB, reserved memory is 1363 MB, peak memory is 1216 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.863586s wall, 1.093750s user + 1.843750s system = 2.937500s CPU (37.4%)

RUN-1004 : used memory is 1007 MB, reserved memory is 1371 MB, peak memory is 1216 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.786796s wall, 6.296875s user + 3.062500s system = 9.359375s CPU (67.9%)

RUN-1004 : used memory is 965 MB, reserved memory is 1329 MB, peak memory is 1216 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.571043s wall, 1.593750s user + 0.281250s system = 1.875000s CPU (119.3%)

RUN-1004 : used memory is 961 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8358/563 useful/useless nets, 4798/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7651/267 useful/useless nets, 4263/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4724/1509 useful/useless nets, 2724/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4582/83 useful/useless nets, 2645/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4439/82 useful/useless nets, 2565/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4306/73 useful/useless nets, 2493/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4240/19 useful/useless nets, 2456/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4234/5 useful/useless nets, 2453/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4228/5 useful/useless nets, 2450/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4222/5 useful/useless nets, 2447/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.232008s wall, 7.359375s user + 1.328125s system = 8.687500s CPU (120.1%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1984
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 80
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1730   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.372334s wall, 2.203125s user + 0.687500s system = 2.890625s CPU (121.8%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4276/14 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4276/0 useful/useless nets, 2467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4363/0 useful/useless nets, 2572/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4360/0 useful/useless nets, 2569/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8294/68 useful/useless nets, 6503/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2119 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  13.383755s wall, 13.328125s user + 2.984375s system = 16.312500s CPU (121.9%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.059886s wall, 3.796875s user + 0.968750s system = 4.765625s CPU (117.4%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.911087s wall, 1.906250s user + 0.421875s system = 2.328125s CPU (121.8%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.423315s wall, 2.437500s user + 0.484375s system = 2.921875s CPU (120.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71613e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2791): len = 1.10817e+06, overlap = 6.75
PHY-3002 : Step(2792): len = 816242, overlap = 26.25
PHY-3002 : Step(2793): len = 662327, overlap = 50.5
PHY-3002 : Step(2794): len = 550621, overlap = 74.5
PHY-3002 : Step(2795): len = 460562, overlap = 104.75
PHY-3002 : Step(2796): len = 380149, overlap = 123.75
PHY-3002 : Step(2797): len = 330944, overlap = 134.75
PHY-3002 : Step(2798): len = 284345, overlap = 151
PHY-3002 : Step(2799): len = 252670, overlap = 157.5
PHY-3002 : Step(2800): len = 231329, overlap = 156.25
PHY-3002 : Step(2801): len = 199327, overlap = 164.75
PHY-3002 : Step(2802): len = 186139, overlap = 168
PHY-3002 : Step(2803): len = 175315, overlap = 175.5
PHY-3002 : Step(2804): len = 157778, overlap = 181.5
PHY-3002 : Step(2805): len = 148572, overlap = 189.5
PHY-3002 : Step(2806): len = 136852, overlap = 193.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31897e-06
PHY-3002 : Step(2807): len = 134413, overlap = 192.75
PHY-3002 : Step(2808): len = 132548, overlap = 181
PHY-3002 : Step(2809): len = 131668, overlap = 169
PHY-3002 : Step(2810): len = 125324, overlap = 169.75
PHY-3002 : Step(2811): len = 121811, overlap = 168.25
PHY-3002 : Step(2812): len = 118977, overlap = 163
PHY-3002 : Step(2813): len = 120354, overlap = 157.75
PHY-3002 : Step(2814): len = 114999, overlap = 151.25
PHY-3002 : Step(2815): len = 112762, overlap = 150.25
PHY-3002 : Step(2816): len = 111762, overlap = 151
PHY-3002 : Step(2817): len = 110995, overlap = 149.75
PHY-3002 : Step(2818): len = 109742, overlap = 147.75
PHY-3002 : Step(2819): len = 108484, overlap = 147
PHY-3002 : Step(2820): len = 108207, overlap = 132
PHY-3002 : Step(2821): len = 106733, overlap = 131.75
PHY-3002 : Step(2822): len = 105584, overlap = 131
PHY-3002 : Step(2823): len = 104748, overlap = 131.75
PHY-3002 : Step(2824): len = 103221, overlap = 127.5
PHY-3002 : Step(2825): len = 102796, overlap = 129.75
PHY-3002 : Step(2826): len = 101974, overlap = 130.75
PHY-3002 : Step(2827): len = 101387, overlap = 131.5
PHY-3002 : Step(2828): len = 100779, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.4279e-06
PHY-3002 : Step(2829): len = 100877, overlap = 132.75
PHY-3002 : Step(2830): len = 101352, overlap = 133
PHY-3002 : Step(2831): len = 101916, overlap = 132.25
PHY-3002 : Step(2832): len = 105814, overlap = 120.75
PHY-3002 : Step(2833): len = 105679, overlap = 107.5
PHY-3002 : Step(2834): len = 104846, overlap = 102.75
PHY-3002 : Step(2835): len = 104286, overlap = 99
PHY-3002 : Step(2836): len = 104063, overlap = 97.5
PHY-3002 : Step(2837): len = 103871, overlap = 96.5
PHY-3002 : Step(2838): len = 104432, overlap = 93.75
PHY-3002 : Step(2839): len = 103779, overlap = 88.25
PHY-3002 : Step(2840): len = 103548, overlap = 75.25
PHY-3002 : Step(2841): len = 105067, overlap = 76
PHY-3002 : Step(2842): len = 103998, overlap = 75.5
PHY-3002 : Step(2843): len = 103308, overlap = 76.75
PHY-3002 : Step(2844): len = 103033, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.8558e-06
PHY-3002 : Step(2845): len = 102873, overlap = 75.75
PHY-3002 : Step(2846): len = 103001, overlap = 75.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.36648e-07
PHY-3002 : Step(2847): len = 105524, overlap = 111.25
PHY-3002 : Step(2848): len = 105399, overlap = 111.25
PHY-3002 : Step(2849): len = 104820, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0733e-06
PHY-3002 : Step(2850): len = 104163, overlap = 113
PHY-3002 : Step(2851): len = 104163, overlap = 113
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14659e-06
PHY-3002 : Step(2852): len = 103788, overlap = 113.25
PHY-3002 : Step(2853): len = 103788, overlap = 113.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.33128e-06
PHY-3002 : Step(2854): len = 103443, overlap = 190
PHY-3002 : Step(2855): len = 103423, overlap = 189.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.66257e-06
PHY-3002 : Step(2856): len = 103789, overlap = 187.5
PHY-3002 : Step(2857): len = 103975, overlap = 187
PHY-3002 : Step(2858): len = 107919, overlap = 155.5
PHY-3002 : Step(2859): len = 109238, overlap = 152.75
PHY-3002 : Step(2860): len = 108040, overlap = 155.75
PHY-3002 : Step(2861): len = 107842, overlap = 158
PHY-3002 : Step(2862): len = 106668, overlap = 161.5
PHY-3002 : Step(2863): len = 105733, overlap = 166.5
PHY-3002 : Step(2864): len = 105733, overlap = 166.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33251e-05
PHY-3002 : Step(2865): len = 106381, overlap = 161
PHY-3002 : Step(2866): len = 106841, overlap = 158.5
PHY-3002 : Step(2867): len = 109222, overlap = 151
PHY-3002 : Step(2868): len = 111359, overlap = 145.5
PHY-3002 : Step(2869): len = 113522, overlap = 135
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.66503e-05
PHY-3002 : Step(2870): len = 115502, overlap = 128.75
PHY-3002 : Step(2871): len = 116200, overlap = 128
PHY-3002 : Step(2872): len = 119515, overlap = 120.5
PHY-3002 : Step(2873): len = 122762, overlap = 114
PHY-3002 : Step(2874): len = 130302, overlap = 109.25
PHY-3002 : Step(2875): len = 130502, overlap = 110.25
PHY-3002 : Step(2876): len = 130901, overlap = 108.25
PHY-3002 : Step(2877): len = 131142, overlap = 101.75
PHY-3002 : Step(2878): len = 131712, overlap = 102.5
PHY-3002 : Step(2879): len = 132548, overlap = 108.25
PHY-3002 : Step(2880): len = 132507, overlap = 109.5
PHY-3002 : Step(2881): len = 132989, overlap = 108.5
PHY-3002 : Step(2882): len = 133473, overlap = 109.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.33005e-05
PHY-3002 : Step(2883): len = 138212, overlap = 100
PHY-3002 : Step(2884): len = 144684, overlap = 92.25
PHY-3002 : Step(2885): len = 147626, overlap = 91.25
PHY-3002 : Step(2886): len = 149118, overlap = 90.5
PHY-3002 : Step(2887): len = 149747, overlap = 89.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106601
PHY-3002 : Step(2888): len = 157004, overlap = 86.5
PHY-3002 : Step(2889): len = 167021, overlap = 79.5
PHY-3002 : Step(2890): len = 176327, overlap = 77.75
PHY-3002 : Step(2891): len = 173060, overlap = 80.25
PHY-3002 : Step(2892): len = 170706, overlap = 79.25
PHY-3002 : Step(2893): len = 171267, overlap = 77.75
PHY-3002 : Step(2894): len = 174560, overlap = 74.25
PHY-3002 : Step(2895): len = 176831, overlap = 76.75
PHY-3002 : Step(2896): len = 178631, overlap = 75.25
PHY-3002 : Step(2897): len = 179629, overlap = 69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000213202
PHY-3002 : Step(2898): len = 188950, overlap = 64.75
PHY-3002 : Step(2899): len = 196174, overlap = 60
PHY-3002 : Step(2900): len = 201445, overlap = 58.25
PHY-3002 : Step(2901): len = 202629, overlap = 59.25
PHY-3002 : Step(2902): len = 203034, overlap = 59
PHY-3002 : Step(2903): len = 204629, overlap = 56.25
PHY-3002 : Step(2904): len = 207575, overlap = 51.5
PHY-3002 : Step(2905): len = 209052, overlap = 53.25
PHY-3002 : Step(2906): len = 209549, overlap = 52
PHY-3002 : Step(2907): len = 208999, overlap = 55
PHY-3002 : Step(2908): len = 208889, overlap = 54.25
PHY-3002 : Step(2909): len = 209203, overlap = 54.25
PHY-3002 : Step(2910): len = 209964, overlap = 51.25
PHY-3002 : Step(2911): len = 210510, overlap = 47.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000426404
PHY-3002 : Step(2912): len = 220892, overlap = 47.5
PHY-3002 : Step(2913): len = 226421, overlap = 45
PHY-3002 : Step(2914): len = 229263, overlap = 41.5
PHY-3002 : Step(2915): len = 231281, overlap = 39.5
PHY-3002 : Step(2916): len = 232136, overlap = 40.5
PHY-3002 : Step(2917): len = 232782, overlap = 40.25
PHY-3002 : Step(2918): len = 233188, overlap = 40.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000829329
PHY-3002 : Step(2919): len = 240846, overlap = 37.25
PHY-3002 : Step(2920): len = 244770, overlap = 38
PHY-3002 : Step(2921): len = 249477, overlap = 34.75
PHY-3002 : Step(2922): len = 253830, overlap = 36.5
PHY-3002 : Step(2923): len = 254207, overlap = 34.5
PHY-3002 : Step(2924): len = 255167, overlap = 37
PHY-3002 : Step(2925): len = 255826, overlap = 33
PHY-3002 : Step(2926): len = 256520, overlap = 34.75
PHY-3002 : Step(2927): len = 258045, overlap = 35.75
PHY-3002 : Step(2928): len = 259075, overlap = 35.25
PHY-3002 : Step(2929): len = 258705, overlap = 36
PHY-3002 : Step(2930): len = 258866, overlap = 35.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0015512
PHY-3002 : Step(2931): len = 264368, overlap = 34.25
PHY-3002 : Step(2932): len = 266797, overlap = 33.5
PHY-3002 : Step(2933): len = 269926, overlap = 33
PHY-3002 : Step(2934): len = 272777, overlap = 28
PHY-3002 : Step(2935): len = 273278, overlap = 28.5
PHY-3002 : Step(2936): len = 273956, overlap = 28.25
PHY-3002 : Step(2937): len = 274160, overlap = 28.25
PHY-3002 : Step(2938): len = 274515, overlap = 28.75
PHY-3002 : Step(2939): len = 275548, overlap = 27.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00301207
PHY-3002 : Step(2940): len = 278585, overlap = 26.25
PHY-3002 : Step(2941): len = 280278, overlap = 24.25
PHY-3002 : Step(2942): len = 282984, overlap = 23.25
PHY-3002 : Step(2943): len = 283648, overlap = 22.5
PHY-3002 : Step(2944): len = 284567, overlap = 21.25
PHY-3002 : Step(2945): len = 285577, overlap = 20.25
PHY-3002 : Step(2946): len = 286290, overlap = 18.25
PHY-3002 : Step(2947): len = 286928, overlap = 18.5
PHY-3002 : Step(2948): len = 288128, overlap = 16.75
PHY-3002 : Step(2949): len = 289328, overlap = 18
PHY-3002 : Step(2950): len = 289711, overlap = 18.5
PHY-3002 : Step(2951): len = 289825, overlap = 18.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0057174
PHY-3002 : Step(2952): len = 291725, overlap = 18
PHY-3002 : Step(2953): len = 292422, overlap = 18.25
PHY-3002 : Step(2954): len = 293211, overlap = 18.5
PHY-3002 : Step(2955): len = 293900, overlap = 19
PHY-3002 : Step(2956): len = 294691, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.245821s wall, 4.390625s user + 3.109375s system = 7.500000s CPU (176.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000490427
PHY-3002 : Step(2957): len = 282493, overlap = 3.75
PHY-3002 : Step(2958): len = 276084, overlap = 4.75
PHY-3002 : Step(2959): len = 270927, overlap = 9.75
PHY-3002 : Step(2960): len = 267759, overlap = 13.75
PHY-3002 : Step(2961): len = 266497, overlap = 15.5
PHY-3002 : Step(2962): len = 266090, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.131965s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (142.1%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.256493s wall, 0.328125s user + 0.140625s system = 0.468750s CPU (182.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.796205s wall, 1.843750s user + 0.343750s system = 2.187500s CPU (121.8%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.333701s wall, 2.406250s user + 0.421875s system = 2.828125s CPU (121.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269237
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2963): len = 269237, overlap = 0
PHY-3002 : Step(2964): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011314s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2965): len = 269237, overlap = 0
PHY-3002 : Step(2966): len = 269237, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2967): len = 269237, overlap = 0
PHY-3002 : Step(2968): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (142.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2969): len = 269237, overlap = 0
PHY-3002 : Step(2970): len = 269237, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045604s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.8%)

PHY-3001 : Legalized: Len = 269237, Over = 0
PHY-3001 : Final: Len = 269237, Over = 0
RUN-1003 : finish command "place -eco" in  3.482311s wall, 3.937500s user + 0.875000s system = 4.812500s CPU (138.2%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  45.875299s wall, 76.781250s user + 21.593750s system = 98.375000s CPU (214.4%)

RUN-1004 : used memory is 962 MB, reserved memory is 1323 MB, peak memory is 1216 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3177 to 2439
PHY-1001 : Pin misalignment score is improved from 2439 to 2418
PHY-1001 : Pin misalignment score is improved from 2418 to 2418
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 404720, over cnt = 67(0%), over = 92, worst = 3
PHY-1002 : len = 405232, over cnt = 33(0%), over = 41, worst = 3
PHY-1002 : len = 405360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 405368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 405400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320671s wall, 0.453125s user + 0.171875s system = 0.625000s CPU (194.9%)

PHY-1001 : End global routing;  0.985320s wall, 1.109375s user + 0.312500s system = 1.421875s CPU (144.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.052300s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (179.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572192, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 19.959397s wall, 32.281250s user + 4.750000s system = 37.031250s CPU (185.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572072, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.094432s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (132.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572008
PHY-1001 : End DR Iter 2; 0.085294s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.870802s wall, 38.671875s user + 6.546875s system = 45.218750s CPU (168.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  53.764239s wall, 66.015625s user + 13.203125s system = 79.218750s CPU (147.3%)

RUN-1004 : used memory is 948 MB, reserved memory is 1360 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.354926s wall, 3.859375s user + 1.328125s system = 5.187500s CPU (119.1%)

RUN-1004 : used memory is 948 MB, reserved memory is 1360 MB, peak memory is 1217 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43158
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2782 valid insts, and 152496 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.196611s wall, 62.156250s user + 3.531250s system = 65.687500s CPU (342.2%)

RUN-1004 : used memory is 949 MB, reserved memory is 1361 MB, peak memory is 1217 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.408975s wall, 4.265625s user + 0.781250s system = 5.046875s CPU (114.5%)

RUN-1004 : used memory is 983 MB, reserved memory is 1395 MB, peak memory is 1217 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.786798s wall, 0.890625s user + 1.640625s system = 2.531250s CPU (32.5%)

RUN-1004 : used memory is 991 MB, reserved memory is 1405 MB, peak memory is 1217 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.058695s wall, 5.515625s user + 2.609375s system = 8.125000s CPU (62.2%)

RUN-1004 : used memory is 949 MB, reserved memory is 1363 MB, peak memory is 1217 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.506869s wall, 1.500000s user + 0.296875s system = 1.796875s CPU (119.2%)

RUN-1004 : used memory is 943 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8359/563 useful/useless nets, 4799/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7652/267 useful/useless nets, 4264/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4725/1509 useful/useless nets, 2725/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4583/83 useful/useless nets, 2646/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4440/82 useful/useless nets, 2566/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4307/73 useful/useless nets, 2494/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4241/19 useful/useless nets, 2457/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4235/5 useful/useless nets, 2454/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4229/5 useful/useless nets, 2451/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4223/5 useful/useless nets, 2448/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.778536s wall, 7.921875s user + 1.328125s system = 9.250000s CPU (118.9%)

RUN-1004 : used memory is 943 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1985
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 81
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1731   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.567875s wall, 2.234375s user + 0.875000s system = 3.109375s CPU (121.1%)

RUN-1004 : used memory is 943 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4277/14 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4277/0 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4364/0 useful/useless nets, 2573/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4361/0 useful/useless nets, 2570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8295/68 useful/useless nets, 6504/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.59 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2120 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  15.494207s wall, 14.406250s user + 3.359375s system = 17.765625s CPU (114.7%)

RUN-1004 : used memory is 943 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  6.152625s wall, 4.671875s user + 0.718750s system = 5.390625s CPU (87.6%)

RUN-1004 : used memory is 925 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.565430s wall, 2.593750s user + 0.171875s system = 2.765625s CPU (77.6%)

RUN-1004 : used memory is 925 MB, reserved memory is 1356 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  4.669603s wall, 3.437500s user + 0.187500s system = 3.625000s CPU (77.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72107e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2971): len = 1.10615e+06, overlap = 6.5
PHY-3002 : Step(2972): len = 817462, overlap = 22.25
PHY-3002 : Step(2973): len = 665270, overlap = 47.75
PHY-3002 : Step(2974): len = 554327, overlap = 73.75
PHY-3002 : Step(2975): len = 462086, overlap = 103
PHY-3002 : Step(2976): len = 381658, overlap = 123.75
PHY-3002 : Step(2977): len = 331807, overlap = 135.5
PHY-3002 : Step(2978): len = 290063, overlap = 145
PHY-3002 : Step(2979): len = 258661, overlap = 161
PHY-3002 : Step(2980): len = 230214, overlap = 163.5
PHY-3002 : Step(2981): len = 208976, overlap = 171.75
PHY-3002 : Step(2982): len = 193929, overlap = 174
PHY-3002 : Step(2983): len = 170735, overlap = 182
PHY-3002 : Step(2984): len = 160946, overlap = 190.5
PHY-3002 : Step(2985): len = 152667, overlap = 196.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28251e-06
PHY-3002 : Step(2986): len = 149777, overlap = 196.75
PHY-3002 : Step(2987): len = 145653, overlap = 184.75
PHY-3002 : Step(2988): len = 139259, overlap = 172
PHY-3002 : Step(2989): len = 134375, overlap = 166.5
PHY-3002 : Step(2990): len = 130525, overlap = 166.25
PHY-3002 : Step(2991): len = 124645, overlap = 157.25
PHY-3002 : Step(2992): len = 123549, overlap = 145.5
PHY-3002 : Step(2993): len = 120077, overlap = 141.75
PHY-3002 : Step(2994): len = 116721, overlap = 139
PHY-3002 : Step(2995): len = 114471, overlap = 132.5
PHY-3002 : Step(2996): len = 113084, overlap = 125.75
PHY-3002 : Step(2997): len = 110428, overlap = 120.75
PHY-3002 : Step(2998): len = 109936, overlap = 114.5
PHY-3002 : Step(2999): len = 108752, overlap = 112.25
PHY-3002 : Step(3000): len = 107927, overlap = 112.25
PHY-3002 : Step(3001): len = 107111, overlap = 113.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56501e-06
PHY-3002 : Step(3002): len = 106747, overlap = 113.5
PHY-3002 : Step(3003): len = 106970, overlap = 112
PHY-3002 : Step(3004): len = 107221, overlap = 109
PHY-3002 : Step(3005): len = 109526, overlap = 106.75
PHY-3002 : Step(3006): len = 109211, overlap = 102
PHY-3002 : Step(3007): len = 108842, overlap = 98
PHY-3002 : Step(3008): len = 110626, overlap = 94.75
PHY-3002 : Step(3009): len = 109783, overlap = 92.75
PHY-3002 : Step(3010): len = 109080, overlap = 91.75
PHY-3002 : Step(3011): len = 109131, overlap = 90.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13002e-06
PHY-3002 : Step(3012): len = 108555, overlap = 90.75
PHY-3002 : Step(3013): len = 108721, overlap = 89.25
PHY-3002 : Step(3014): len = 109404, overlap = 85.5
PHY-3002 : Step(3015): len = 110551, overlap = 80.5
PHY-3002 : Step(3016): len = 118818, overlap = 65.5
PHY-3002 : Step(3017): len = 117537, overlap = 64
PHY-3002 : Step(3018): len = 116869, overlap = 60.75
PHY-3002 : Step(3019): len = 116377, overlap = 62.25
PHY-3002 : Step(3020): len = 116297, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.826e-05
PHY-3002 : Step(3021): len = 116127, overlap = 61.5
PHY-3002 : Step(3022): len = 116551, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026199s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.18106e-07
PHY-3002 : Step(3023): len = 118085, overlap = 104
PHY-3002 : Step(3024): len = 116380, overlap = 108.25
PHY-3002 : Step(3025): len = 113784, overlap = 118.5
PHY-3002 : Step(3026): len = 111475, overlap = 136
PHY-3002 : Step(3027): len = 109012, overlap = 138.25
PHY-3002 : Step(3028): len = 105700, overlap = 137.5
PHY-3002 : Step(3029): len = 104143, overlap = 136.25
PHY-3002 : Step(3030): len = 102064, overlap = 134.5
PHY-3002 : Step(3031): len = 100390, overlap = 131.5
PHY-3002 : Step(3032): len = 97881.6, overlap = 129.75
PHY-3002 : Step(3033): len = 96430.6, overlap = 129.75
PHY-3002 : Step(3034): len = 94907.9, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83621e-06
PHY-3002 : Step(3035): len = 94215.4, overlap = 129.25
PHY-3002 : Step(3036): len = 93501.5, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67242e-06
PHY-3002 : Step(3037): len = 93708.7, overlap = 128
PHY-3002 : Step(3038): len = 93855.3, overlap = 127.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31407e-06
PHY-3002 : Step(3039): len = 93552.5, overlap = 196
PHY-3002 : Step(3040): len = 93500.6, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26795e-06
PHY-3002 : Step(3041): len = 94666, overlap = 189.5
PHY-3002 : Step(3042): len = 95034.3, overlap = 188.25
PHY-3002 : Step(3043): len = 95779.9, overlap = 185.75
PHY-3002 : Step(3044): len = 96350.8, overlap = 185.75
PHY-3002 : Step(3045): len = 97728, overlap = 177.25
PHY-3002 : Step(3046): len = 99388.4, overlap = 166.25
PHY-3002 : Step(3047): len = 99725.7, overlap = 165.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.5359e-06
PHY-3002 : Step(3048): len = 100032, overlap = 164.5
PHY-3002 : Step(3049): len = 100159, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52312e-05
PHY-3002 : Step(3050): len = 103740, overlap = 154.25
PHY-3002 : Step(3051): len = 107436, overlap = 145
PHY-3002 : Step(3052): len = 112231, overlap = 133.75
PHY-3002 : Step(3053): len = 114335, overlap = 132.25
PHY-3002 : Step(3054): len = 115925, overlap = 134
PHY-3002 : Step(3055): len = 116610, overlap = 136.25
PHY-3002 : Step(3056): len = 116281, overlap = 138
PHY-3002 : Step(3057): len = 115950, overlap = 136.5
PHY-3002 : Step(3058): len = 115440, overlap = 132.75
PHY-3002 : Step(3059): len = 115646, overlap = 132.25
PHY-3002 : Step(3060): len = 115836, overlap = 131
PHY-3002 : Step(3061): len = 115666, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04625e-05
PHY-3002 : Step(3062): len = 119130, overlap = 127
PHY-3002 : Step(3063): len = 124459, overlap = 117
PHY-3002 : Step(3064): len = 127482, overlap = 105.75
PHY-3002 : Step(3065): len = 128487, overlap = 105.25
PHY-3002 : Step(3066): len = 129276, overlap = 107.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.09249e-05
PHY-3002 : Step(3067): len = 133902, overlap = 94
PHY-3002 : Step(3068): len = 142575, overlap = 85.25
PHY-3002 : Step(3069): len = 151156, overlap = 76.25
PHY-3002 : Step(3070): len = 150449, overlap = 80.25
PHY-3002 : Step(3071): len = 148187, overlap = 80.25
PHY-3002 : Step(3072): len = 147717, overlap = 77.5
PHY-3002 : Step(3073): len = 149406, overlap = 73.5
PHY-3002 : Step(3074): len = 152029, overlap = 68.25
PHY-3002 : Step(3075): len = 153506, overlap = 70.25
PHY-3002 : Step(3076): len = 154282, overlap = 70.25
PHY-3002 : Step(3077): len = 153674, overlap = 70
PHY-3002 : Step(3078): len = 153519, overlap = 70.5
PHY-3002 : Step(3079): len = 152897, overlap = 71.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120798
PHY-3002 : Step(3080): len = 165232, overlap = 60.75
PHY-3002 : Step(3081): len = 172165, overlap = 63.75
PHY-3002 : Step(3082): len = 175180, overlap = 63.25
PHY-3002 : Step(3083): len = 177475, overlap = 64.25
PHY-3002 : Step(3084): len = 178283, overlap = 64
PHY-3002 : Step(3085): len = 178491, overlap = 63.25
PHY-3002 : Step(3086): len = 178882, overlap = 61
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000241596
PHY-3002 : Step(3087): len = 192019, overlap = 52.25
PHY-3002 : Step(3088): len = 198286, overlap = 51.5
PHY-3002 : Step(3089): len = 206620, overlap = 51.25
PHY-3002 : Step(3090): len = 212414, overlap = 48.5
PHY-3002 : Step(3091): len = 211778, overlap = 49
PHY-3002 : Step(3092): len = 210253, overlap = 50.5
PHY-3002 : Step(3093): len = 209944, overlap = 53
PHY-3002 : Step(3094): len = 210835, overlap = 51
PHY-3002 : Step(3095): len = 213698, overlap = 51.5
PHY-3002 : Step(3096): len = 215787, overlap = 45.75
PHY-3002 : Step(3097): len = 216345, overlap = 44
PHY-3002 : Step(3098): len = 216389, overlap = 41.5
PHY-3002 : Step(3099): len = 216550, overlap = 41
PHY-3002 : Step(3100): len = 217266, overlap = 41.5
PHY-3002 : Step(3101): len = 217919, overlap = 41.75
PHY-3002 : Step(3102): len = 217116, overlap = 41
PHY-3002 : Step(3103): len = 216683, overlap = 42
PHY-3002 : Step(3104): len = 216603, overlap = 42.5
PHY-3002 : Step(3105): len = 215948, overlap = 43
PHY-3002 : Step(3106): len = 215241, overlap = 45.75
PHY-3002 : Step(3107): len = 214910, overlap = 48.25
PHY-3002 : Step(3108): len = 214766, overlap = 44.75
PHY-3002 : Step(3109): len = 214868, overlap = 42
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000483193
PHY-3002 : Step(3110): len = 225636, overlap = 40.25
PHY-3002 : Step(3111): len = 229987, overlap = 40.5
PHY-3002 : Step(3112): len = 234035, overlap = 38.75
PHY-3002 : Step(3113): len = 235345, overlap = 37.5
PHY-3002 : Step(3114): len = 235452, overlap = 36.75
PHY-3002 : Step(3115): len = 235308, overlap = 37
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000885035
PHY-3002 : Step(3116): len = 243481, overlap = 35.25
PHY-3002 : Step(3117): len = 246132, overlap = 35
PHY-3002 : Step(3118): len = 251093, overlap = 35.75
PHY-3002 : Step(3119): len = 253974, overlap = 34.5
PHY-3002 : Step(3120): len = 254079, overlap = 33.25
PHY-3002 : Step(3121): len = 254342, overlap = 33.25
PHY-3002 : Step(3122): len = 255973, overlap = 30.75
PHY-3002 : Step(3123): len = 257328, overlap = 30.5
PHY-3002 : Step(3124): len = 258736, overlap = 31.25
PHY-3002 : Step(3125): len = 258337, overlap = 28.25
PHY-3002 : Step(3126): len = 257758, overlap = 25.5
PHY-3002 : Step(3127): len = 257840, overlap = 27.5
PHY-3002 : Step(3128): len = 257676, overlap = 27.5
PHY-3002 : Step(3129): len = 257766, overlap = 28
PHY-3002 : Step(3130): len = 258194, overlap = 30.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00172672
PHY-3002 : Step(3131): len = 263458, overlap = 27.75
PHY-3002 : Step(3132): len = 265565, overlap = 27.25
PHY-3002 : Step(3133): len = 268605, overlap = 26
PHY-3002 : Step(3134): len = 271631, overlap = 25.5
PHY-3002 : Step(3135): len = 272549, overlap = 24
PHY-3002 : Step(3136): len = 273074, overlap = 23.25
PHY-3002 : Step(3137): len = 273593, overlap = 23
PHY-3002 : Step(3138): len = 274582, overlap = 21
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00314918
PHY-3002 : Step(3139): len = 277735, overlap = 20.5
PHY-3002 : Step(3140): len = 279085, overlap = 21.5
PHY-3002 : Step(3141): len = 280825, overlap = 21.5
PHY-3002 : Step(3142): len = 282654, overlap = 22.5
PHY-3002 : Step(3143): len = 284646, overlap = 23
PHY-3002 : Step(3144): len = 285910, overlap = 23.25
PHY-3002 : Step(3145): len = 286730, overlap = 22.75
PHY-3002 : Step(3146): len = 287448, overlap = 23.25
PHY-3002 : Step(3147): len = 288230, overlap = 25.5
PHY-3002 : Step(3148): len = 288631, overlap = 25.75
PHY-3002 : Step(3149): len = 288909, overlap = 26.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00561964
PHY-3002 : Step(3150): len = 290583, overlap = 26.25
PHY-3002 : Step(3151): len = 291758, overlap = 26.5
PHY-3002 : Step(3152): len = 292883, overlap = 25.75
PHY-3002 : Step(3153): len = 293852, overlap = 25.5
PHY-3002 : Step(3154): len = 294803, overlap = 25
PHY-3002 : Step(3155): len = 295817, overlap = 24.5
PHY-3002 : Step(3156): len = 296805, overlap = 22.75
PHY-3002 : Step(3157): len = 297702, overlap = 22.5
PHY-3002 : Step(3158): len = 298247, overlap = 22.75
PHY-3002 : Step(3159): len = 298949, overlap = 23
PHY-3002 : Step(3160): len = 299529, overlap = 23.25
PHY-3002 : Step(3161): len = 299834, overlap = 23.5
PHY-3002 : Step(3162): len = 300339, overlap = 22.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0092617
PHY-3002 : Step(3163): len = 301014, overlap = 22.5
PHY-3002 : Step(3164): len = 302157, overlap = 23.25
PHY-3002 : Step(3165): len = 302747, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  6.571690s wall, 5.390625s user + 2.171875s system = 7.562500s CPU (115.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543637
PHY-3002 : Step(3166): len = 287471, overlap = 4
PHY-3002 : Step(3167): len = 280008, overlap = 7
PHY-3002 : Step(3168): len = 274205, overlap = 8.25
PHY-3002 : Step(3169): len = 270868, overlap = 9.5
PHY-3002 : Step(3170): len = 269417, overlap = 13.75
PHY-3002 : Step(3171): len = 269089, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.132741s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.2%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.251544s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (149.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.540612s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (89.8%)

RUN-1004 : used memory is 925 MB, reserved memory is 1356 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.191240s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (90.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271639
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3172): len = 271639, overlap = 0
PHY-3002 : Step(3173): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3174): len = 271639, overlap = 0
PHY-3002 : Step(3175): len = 271639, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3176): len = 271639, overlap = 0
PHY-3002 : Step(3177): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025446s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (184.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3178): len = 271639, overlap = 0
PHY-3002 : Step(3179): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.093458s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (66.9%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
RUN-1003 : finish command "place -eco" in  5.002678s wall, 4.296875s user + 0.250000s system = 4.546875s CPU (90.9%)

RUN-1004 : used memory is 925 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  70.226829s wall, 89.296875s user + 12.390625s system = 101.687500s CPU (144.8%)

RUN-1004 : used memory is 925 MB, reserved memory is 1356 MB, peak memory is 1217 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3160 to 2414
PHY-1001 : Pin misalignment score is improved from 2414 to 2386
PHY-1001 : Pin misalignment score is improved from 2386 to 2386
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320233s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (151.3%)

PHY-1001 : End global routing;  1.077778s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (118.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.051910s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572736, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 24.912063s wall, 34.078125s user + 0.906250s system = 34.984375s CPU (140.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.095802s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572520
PHY-1001 : End DR Iter 2; 0.112647s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  32.016822s wall, 40.500000s user + 1.625000s system = 42.125000s CPU (131.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  62.972829s wall, 71.296875s user + 6.046875s system = 77.343750s CPU (122.8%)

RUN-1004 : used memory is 961 MB, reserved memory is 1394 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.459196s wall, 3.843750s user + 0.671875s system = 4.515625s CPU (101.3%)

RUN-1004 : used memory is 961 MB, reserved memory is 1394 MB, peak memory is 1217 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43117
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 152421 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  29.246368s wall, 67.453125s user + 0.828125s system = 68.281250s CPU (233.5%)

RUN-1004 : used memory is 962 MB, reserved memory is 1394 MB, peak memory is 1217 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.512237s wall, 4.343750s user + 0.796875s system = 5.140625s CPU (113.9%)

RUN-1004 : used memory is 997 MB, reserved memory is 1428 MB, peak memory is 1217 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.665606s wall, 0.828125s user + 1.359375s system = 2.187500s CPU (28.5%)

RUN-1004 : used memory is 1004 MB, reserved memory is 1437 MB, peak memory is 1217 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.985135s wall, 5.453125s user + 2.359375s system = 7.812500s CPU (60.2%)

RUN-1004 : used memory is 962 MB, reserved memory is 1395 MB, peak memory is 1217 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.437226s wall, 1.453125s user + 0.265625s system = 1.718750s CPU (119.6%)

RUN-1004 : used memory is 891 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8359/563 useful/useless nets, 4799/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7652/267 useful/useless nets, 4264/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4725/1509 useful/useless nets, 2725/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4583/83 useful/useless nets, 2646/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4440/82 useful/useless nets, 2566/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4307/73 useful/useless nets, 2494/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4241/19 useful/useless nets, 2457/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4235/5 useful/useless nets, 2454/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4229/5 useful/useless nets, 2451/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4223/5 useful/useless nets, 2448/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.156206s wall, 7.343750s user + 1.265625s system = 8.609375s CPU (120.3%)

RUN-1004 : used memory is 891 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1985
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 81
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1731   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.044951s wall, 1.921875s user + 0.500000s system = 2.421875s CPU (118.4%)

RUN-1004 : used memory is 891 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4277/14 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4277/0 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4364/0 useful/useless nets, 2573/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4361/0 useful/useless nets, 2570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8295/68 useful/useless nets, 6504/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.63 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2120 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.896074s wall, 12.921875s user + 2.671875s system = 15.593750s CPU (120.9%)

RUN-1004 : used memory is 892 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.970097s wall, 3.578125s user + 1.046875s system = 4.625000s CPU (116.5%)

RUN-1004 : used memory is 892 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.718951s wall, 1.703125s user + 0.296875s system = 2.000000s CPU (116.4%)

RUN-1004 : used memory is 892 MB, reserved memory is 1381 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.297796s wall, 2.312500s user + 0.406250s system = 2.718750s CPU (118.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72107e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3180): len = 1.10615e+06, overlap = 6.5
PHY-3002 : Step(3181): len = 817462, overlap = 22.25
PHY-3002 : Step(3182): len = 665270, overlap = 47.75
PHY-3002 : Step(3183): len = 554327, overlap = 73.75
PHY-3002 : Step(3184): len = 462086, overlap = 103
PHY-3002 : Step(3185): len = 381658, overlap = 123.75
PHY-3002 : Step(3186): len = 331807, overlap = 135.5
PHY-3002 : Step(3187): len = 290063, overlap = 145
PHY-3002 : Step(3188): len = 258661, overlap = 161
PHY-3002 : Step(3189): len = 230214, overlap = 163.5
PHY-3002 : Step(3190): len = 208976, overlap = 171.75
PHY-3002 : Step(3191): len = 193929, overlap = 174
PHY-3002 : Step(3192): len = 170735, overlap = 182
PHY-3002 : Step(3193): len = 160946, overlap = 190.5
PHY-3002 : Step(3194): len = 152667, overlap = 196.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28251e-06
PHY-3002 : Step(3195): len = 149777, overlap = 196.75
PHY-3002 : Step(3196): len = 145653, overlap = 184.75
PHY-3002 : Step(3197): len = 139259, overlap = 172
PHY-3002 : Step(3198): len = 134375, overlap = 166.5
PHY-3002 : Step(3199): len = 130525, overlap = 166.25
PHY-3002 : Step(3200): len = 124645, overlap = 157.25
PHY-3002 : Step(3201): len = 123549, overlap = 145.5
PHY-3002 : Step(3202): len = 120077, overlap = 141.75
PHY-3002 : Step(3203): len = 116721, overlap = 139
PHY-3002 : Step(3204): len = 114471, overlap = 132.5
PHY-3002 : Step(3205): len = 113084, overlap = 125.75
PHY-3002 : Step(3206): len = 110428, overlap = 120.75
PHY-3002 : Step(3207): len = 109936, overlap = 114.5
PHY-3002 : Step(3208): len = 108752, overlap = 112.25
PHY-3002 : Step(3209): len = 107927, overlap = 112.25
PHY-3002 : Step(3210): len = 107111, overlap = 113.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56501e-06
PHY-3002 : Step(3211): len = 106747, overlap = 113.5
PHY-3002 : Step(3212): len = 106970, overlap = 112
PHY-3002 : Step(3213): len = 107221, overlap = 109
PHY-3002 : Step(3214): len = 109526, overlap = 106.75
PHY-3002 : Step(3215): len = 109211, overlap = 102
PHY-3002 : Step(3216): len = 108842, overlap = 98
PHY-3002 : Step(3217): len = 110626, overlap = 94.75
PHY-3002 : Step(3218): len = 109783, overlap = 92.75
PHY-3002 : Step(3219): len = 109080, overlap = 91.75
PHY-3002 : Step(3220): len = 109131, overlap = 90.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13002e-06
PHY-3002 : Step(3221): len = 108555, overlap = 90.75
PHY-3002 : Step(3222): len = 108721, overlap = 89.25
PHY-3002 : Step(3223): len = 109404, overlap = 85.5
PHY-3002 : Step(3224): len = 110551, overlap = 80.5
PHY-3002 : Step(3225): len = 118818, overlap = 65.5
PHY-3002 : Step(3226): len = 117537, overlap = 64
PHY-3002 : Step(3227): len = 116869, overlap = 60.75
PHY-3002 : Step(3228): len = 116377, overlap = 62.25
PHY-3002 : Step(3229): len = 116297, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.826e-05
PHY-3002 : Step(3230): len = 116127, overlap = 61.5
PHY-3002 : Step(3231): len = 116551, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019530s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.18106e-07
PHY-3002 : Step(3232): len = 118085, overlap = 104
PHY-3002 : Step(3233): len = 116380, overlap = 108.25
PHY-3002 : Step(3234): len = 113784, overlap = 118.5
PHY-3002 : Step(3235): len = 111475, overlap = 136
PHY-3002 : Step(3236): len = 109012, overlap = 138.25
PHY-3002 : Step(3237): len = 105700, overlap = 137.5
PHY-3002 : Step(3238): len = 104143, overlap = 136.25
PHY-3002 : Step(3239): len = 102064, overlap = 134.5
PHY-3002 : Step(3240): len = 100390, overlap = 131.5
PHY-3002 : Step(3241): len = 97881.6, overlap = 129.75
PHY-3002 : Step(3242): len = 96430.6, overlap = 129.75
PHY-3002 : Step(3243): len = 94907.9, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83621e-06
PHY-3002 : Step(3244): len = 94215.4, overlap = 129.25
PHY-3002 : Step(3245): len = 93501.5, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67242e-06
PHY-3002 : Step(3246): len = 93708.7, overlap = 128
PHY-3002 : Step(3247): len = 93855.3, overlap = 127.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31407e-06
PHY-3002 : Step(3248): len = 93552.5, overlap = 196
PHY-3002 : Step(3249): len = 93500.6, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26795e-06
PHY-3002 : Step(3250): len = 94666, overlap = 189.5
PHY-3002 : Step(3251): len = 95034.3, overlap = 188.25
PHY-3002 : Step(3252): len = 95779.9, overlap = 185.75
PHY-3002 : Step(3253): len = 96350.8, overlap = 185.75
PHY-3002 : Step(3254): len = 97728, overlap = 177.25
PHY-3002 : Step(3255): len = 99388.4, overlap = 166.25
PHY-3002 : Step(3256): len = 99725.7, overlap = 165.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.5359e-06
PHY-3002 : Step(3257): len = 100032, overlap = 164.5
PHY-3002 : Step(3258): len = 100159, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52312e-05
PHY-3002 : Step(3259): len = 103740, overlap = 154.25
PHY-3002 : Step(3260): len = 107436, overlap = 145
PHY-3002 : Step(3261): len = 112231, overlap = 133.75
PHY-3002 : Step(3262): len = 114335, overlap = 132.25
PHY-3002 : Step(3263): len = 115925, overlap = 134
PHY-3002 : Step(3264): len = 116610, overlap = 136.25
PHY-3002 : Step(3265): len = 116281, overlap = 138
PHY-3002 : Step(3266): len = 115950, overlap = 136.5
PHY-3002 : Step(3267): len = 115440, overlap = 132.75
PHY-3002 : Step(3268): len = 115646, overlap = 132.25
PHY-3002 : Step(3269): len = 115836, overlap = 131
PHY-3002 : Step(3270): len = 115666, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04625e-05
PHY-3002 : Step(3271): len = 119130, overlap = 127
PHY-3002 : Step(3272): len = 124459, overlap = 117
PHY-3002 : Step(3273): len = 127482, overlap = 105.75
PHY-3002 : Step(3274): len = 128487, overlap = 105.25
PHY-3002 : Step(3275): len = 129276, overlap = 107.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.09249e-05
PHY-3002 : Step(3276): len = 133902, overlap = 94
PHY-3002 : Step(3277): len = 142575, overlap = 85.25
PHY-3002 : Step(3278): len = 151156, overlap = 76.25
PHY-3002 : Step(3279): len = 150449, overlap = 80.25
PHY-3002 : Step(3280): len = 148187, overlap = 80.25
PHY-3002 : Step(3281): len = 147717, overlap = 77.5
PHY-3002 : Step(3282): len = 149406, overlap = 73.5
PHY-3002 : Step(3283): len = 152029, overlap = 68.25
PHY-3002 : Step(3284): len = 153506, overlap = 70.25
PHY-3002 : Step(3285): len = 154282, overlap = 70.25
PHY-3002 : Step(3286): len = 153674, overlap = 70
PHY-3002 : Step(3287): len = 153519, overlap = 70.5
PHY-3002 : Step(3288): len = 152897, overlap = 71.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120798
PHY-3002 : Step(3289): len = 165232, overlap = 60.75
PHY-3002 : Step(3290): len = 172165, overlap = 63.75
PHY-3002 : Step(3291): len = 175180, overlap = 63.25
PHY-3002 : Step(3292): len = 177475, overlap = 64.25
PHY-3002 : Step(3293): len = 178283, overlap = 64
PHY-3002 : Step(3294): len = 178491, overlap = 63.25
PHY-3002 : Step(3295): len = 178882, overlap = 61
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000241596
PHY-3002 : Step(3296): len = 192019, overlap = 52.25
PHY-3002 : Step(3297): len = 198286, overlap = 51.5
PHY-3002 : Step(3298): len = 206620, overlap = 51.25
PHY-3002 : Step(3299): len = 212414, overlap = 48.5
PHY-3002 : Step(3300): len = 211778, overlap = 49
PHY-3002 : Step(3301): len = 210253, overlap = 50.5
PHY-3002 : Step(3302): len = 209944, overlap = 53
PHY-3002 : Step(3303): len = 210835, overlap = 51
PHY-3002 : Step(3304): len = 213698, overlap = 51.5
PHY-3002 : Step(3305): len = 215787, overlap = 45.75
PHY-3002 : Step(3306): len = 216345, overlap = 44
PHY-3002 : Step(3307): len = 216389, overlap = 41.5
PHY-3002 : Step(3308): len = 216550, overlap = 41
PHY-3002 : Step(3309): len = 217266, overlap = 41.5
PHY-3002 : Step(3310): len = 217919, overlap = 41.75
PHY-3002 : Step(3311): len = 217116, overlap = 41
PHY-3002 : Step(3312): len = 216683, overlap = 42
PHY-3002 : Step(3313): len = 216603, overlap = 42.5
PHY-3002 : Step(3314): len = 215948, overlap = 43
PHY-3002 : Step(3315): len = 215241, overlap = 45.75
PHY-3002 : Step(3316): len = 214910, overlap = 48.25
PHY-3002 : Step(3317): len = 214766, overlap = 44.75
PHY-3002 : Step(3318): len = 214868, overlap = 42
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000483193
PHY-3002 : Step(3319): len = 225636, overlap = 40.25
PHY-3002 : Step(3320): len = 229987, overlap = 40.5
PHY-3002 : Step(3321): len = 234035, overlap = 38.75
PHY-3002 : Step(3322): len = 235345, overlap = 37.5
PHY-3002 : Step(3323): len = 235452, overlap = 36.75
PHY-3002 : Step(3324): len = 235308, overlap = 37
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000885035
PHY-3002 : Step(3325): len = 243481, overlap = 35.25
PHY-3002 : Step(3326): len = 246132, overlap = 35
PHY-3002 : Step(3327): len = 251093, overlap = 35.75
PHY-3002 : Step(3328): len = 253974, overlap = 34.5
PHY-3002 : Step(3329): len = 254079, overlap = 33.25
PHY-3002 : Step(3330): len = 254342, overlap = 33.25
PHY-3002 : Step(3331): len = 255973, overlap = 30.75
PHY-3002 : Step(3332): len = 257328, overlap = 30.5
PHY-3002 : Step(3333): len = 258736, overlap = 31.25
PHY-3002 : Step(3334): len = 258337, overlap = 28.25
PHY-3002 : Step(3335): len = 257758, overlap = 25.5
PHY-3002 : Step(3336): len = 257840, overlap = 27.5
PHY-3002 : Step(3337): len = 257676, overlap = 27.5
PHY-3002 : Step(3338): len = 257766, overlap = 28
PHY-3002 : Step(3339): len = 258194, overlap = 30.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00172672
PHY-3002 : Step(3340): len = 263458, overlap = 27.75
PHY-3002 : Step(3341): len = 265565, overlap = 27.25
PHY-3002 : Step(3342): len = 268605, overlap = 26
PHY-3002 : Step(3343): len = 271631, overlap = 25.5
PHY-3002 : Step(3344): len = 272549, overlap = 24
PHY-3002 : Step(3345): len = 273074, overlap = 23.25
PHY-3002 : Step(3346): len = 273593, overlap = 23
PHY-3002 : Step(3347): len = 274582, overlap = 21
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00314918
PHY-3002 : Step(3348): len = 277735, overlap = 20.5
PHY-3002 : Step(3349): len = 279085, overlap = 21.5
PHY-3002 : Step(3350): len = 280825, overlap = 21.5
PHY-3002 : Step(3351): len = 282654, overlap = 22.5
PHY-3002 : Step(3352): len = 284646, overlap = 23
PHY-3002 : Step(3353): len = 285910, overlap = 23.25
PHY-3002 : Step(3354): len = 286730, overlap = 22.75
PHY-3002 : Step(3355): len = 287448, overlap = 23.25
PHY-3002 : Step(3356): len = 288230, overlap = 25.5
PHY-3002 : Step(3357): len = 288631, overlap = 25.75
PHY-3002 : Step(3358): len = 288909, overlap = 26.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00561964
PHY-3002 : Step(3359): len = 290583, overlap = 26.25
PHY-3002 : Step(3360): len = 291758, overlap = 26.5
PHY-3002 : Step(3361): len = 292883, overlap = 25.75
PHY-3002 : Step(3362): len = 293852, overlap = 25.5
PHY-3002 : Step(3363): len = 294803, overlap = 25
PHY-3002 : Step(3364): len = 295817, overlap = 24.5
PHY-3002 : Step(3365): len = 296805, overlap = 22.75
PHY-3002 : Step(3366): len = 297702, overlap = 22.5
PHY-3002 : Step(3367): len = 298247, overlap = 22.75
PHY-3002 : Step(3368): len = 298949, overlap = 23
PHY-3002 : Step(3369): len = 299529, overlap = 23.25
PHY-3002 : Step(3370): len = 299834, overlap = 23.5
PHY-3002 : Step(3371): len = 300339, overlap = 22.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0092617
PHY-3002 : Step(3372): len = 301014, overlap = 22.5
PHY-3002 : Step(3373): len = 302157, overlap = 23.25
PHY-3002 : Step(3374): len = 302747, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.405639s wall, 4.625000s user + 3.515625s system = 8.140625s CPU (184.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543637
PHY-3002 : Step(3375): len = 287471, overlap = 4
PHY-3002 : Step(3376): len = 280008, overlap = 7
PHY-3002 : Step(3377): len = 274205, overlap = 8.25
PHY-3002 : Step(3378): len = 270868, overlap = 9.5
PHY-3002 : Step(3379): len = 269417, overlap = 13.75
PHY-3002 : Step(3380): len = 269089, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.108365s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (158.6%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275302s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (193.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.625055s wall, 1.609375s user + 0.281250s system = 1.890625s CPU (116.3%)

RUN-1004 : used memory is 893 MB, reserved memory is 1381 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.128340s wall, 2.156250s user + 0.359375s system = 2.515625s CPU (118.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271639
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3381): len = 271639, overlap = 0
PHY-3002 : Step(3382): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013692s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3383): len = 271639, overlap = 0
PHY-3002 : Step(3384): len = 271639, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3385): len = 271639, overlap = 0
PHY-3002 : Step(3386): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3387): len = 271639, overlap = 0
PHY-3002 : Step(3388): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028852s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (216.6%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
RUN-1003 : finish command "place -eco" in  3.293449s wall, 3.640625s user + 0.843750s system = 4.484375s CPU (136.2%)

RUN-1004 : used memory is 893 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  49.382557s wall, 86.187500s user + 22.812500s system = 109.000000s CPU (220.7%)

RUN-1004 : used memory is 893 MB, reserved memory is 1381 MB, peak memory is 1217 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3160 to 2414
PHY-1001 : Pin misalignment score is improved from 2414 to 2386
PHY-1001 : Pin misalignment score is improved from 2386 to 2386
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.254743s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (177.9%)

PHY-1001 : End global routing;  0.965787s wall, 1.093750s user + 0.281250s system = 1.375000s CPU (142.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050952s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (122.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572736, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 20.685794s wall, 36.140625s user + 6.250000s system = 42.390625s CPU (204.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.108170s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (173.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572520
PHY-1001 : End DR Iter 2; 0.082473s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (132.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  28.014410s wall, 43.656250s user + 8.671875s system = 52.328125s CPU (186.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  53.263448s wall, 69.343750s user + 14.515625s system = 83.859375s CPU (157.4%)

RUN-1004 : used memory is 930 MB, reserved memory is 1420 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.513617s wall, 4.234375s user + 1.296875s system = 5.531250s CPU (122.5%)

RUN-1004 : used memory is 930 MB, reserved memory is 1420 MB, peak memory is 1217 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43114
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 152415 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.448038s wall, 62.390625s user + 1.171875s system = 63.562500s CPU (326.8%)

RUN-1004 : used memory is 930 MB, reserved memory is 1420 MB, peak memory is 1217 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.335162s wall, 4.171875s user + 0.671875s system = 4.843750s CPU (111.7%)

RUN-1004 : used memory is 952 MB, reserved memory is 1455 MB, peak memory is 1217 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.708711s wall, 0.859375s user + 1.593750s system = 2.453125s CPU (31.8%)

RUN-1004 : used memory is 959 MB, reserved memory is 1464 MB, peak memory is 1217 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.976620s wall, 5.468750s user + 2.500000s system = 7.968750s CPU (61.4%)

RUN-1004 : used memory is 917 MB, reserved memory is 1422 MB, peak memory is 1217 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'wire' in Top.v(22)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in Top.v(22)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(132)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(83)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(132)
HDL-8007 ERROR: syntax error near 'de_code_seg_dp_init' in Top.v(216)
HDL-8007 ERROR: syntax error near 'DE_CODE_D' in Top.v(226)
HDL-8007 ERROR: no definition for port 'btn' in Top.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(284)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'wire' in Top.v(22)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in Top.v(22)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(132)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(83)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(132)
HDL-8007 ERROR: syntax error near 'de_code_seg_dp_init' in Top.v(216)
HDL-8007 ERROR: syntax error near 'DE_CODE_D' in Top.v(226)
HDL-8007 ERROR: no definition for port 'btn' in Top.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(284)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near 'wire' in Top.v(22)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in Top.v(22)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(132)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(83)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(132)
HDL-8007 ERROR: syntax error near 'de_code_seg_dp_init' in Top.v(216)
HDL-8007 ERROR: syntax error near 'DE_CODE_D' in Top.v(226)
HDL-8007 ERROR: no definition for port 'btn' in Top.v(6)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(284)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near '#' in Top.v(39)
HDL-8007 ERROR: syntax error near 'parameter' in Top.v(41)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in Top.v(41)
HDL-8007 ERROR: syntax error near ')' in Top.v(42)
HDL-8007 ERROR: syntax error near 'input' in Top.v(45)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in Top.v(45)
HDL-8007 ERROR: syntax error near 'output' in Top.v(46)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in Top.v(46)
HDL-8007 ERROR: port 'led' is already defined in Top.v(46)
HDL-8007 ERROR: syntax error near ')' in Top.v(47)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(47)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(147)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(98)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(147)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(266)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-8007 ERROR: syntax error near '#' in Top.v(39)
HDL-8007 ERROR: syntax error near 'parameter' in Top.v(41)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in Top.v(41)
HDL-8007 ERROR: syntax error near ')' in Top.v(42)
HDL-8007 ERROR: syntax error near 'input' in Top.v(45)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in Top.v(45)
HDL-8007 ERROR: syntax error near 'output' in Top.v(46)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in Top.v(46)
HDL-8007 ERROR: port 'led' is already defined in Top.v(46)
HDL-8007 ERROR: syntax error near ')' in Top.v(47)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in Top.v(47)
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(147)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(98)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(147)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(266)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.925524s wall, 1.906250s user + 0.546875s system = 2.453125s CPU (127.4%)

RUN-1004 : used memory is 862 MB, reserved memory is 1415 MB, peak memory is 1217 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8359/563 useful/useless nets, 4799/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7652/267 useful/useless nets, 4264/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4725/1509 useful/useless nets, 2725/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4583/83 useful/useless nets, 2646/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4440/82 useful/useless nets, 2566/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4307/73 useful/useless nets, 2494/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4241/19 useful/useless nets, 2457/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4235/5 useful/useless nets, 2454/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4229/5 useful/useless nets, 2451/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4223/5 useful/useless nets, 2448/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.194811s wall, 7.312500s user + 1.296875s system = 8.609375s CPU (119.7%)

RUN-1004 : used memory is 864 MB, reserved memory is 1414 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1985
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 81
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1731   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.117726s wall, 1.953125s user + 0.562500s system = 2.515625s CPU (118.8%)

RUN-1004 : used memory is 864 MB, reserved memory is 1414 MB, peak memory is 1217 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4277/14 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4277/0 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4364/0 useful/useless nets, 2573/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4361/0 useful/useless nets, 2570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8295/68 useful/useless nets, 6504/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2120 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  12.260996s wall, 12.359375s user + 2.609375s system = 14.968750s CPU (122.1%)

RUN-1004 : used memory is 868 MB, reserved memory is 1415 MB, peak memory is 1217 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.999290s wall, 3.609375s user + 1.187500s system = 4.796875s CPU (119.9%)

RUN-1004 : used memory is 868 MB, reserved memory is 1415 MB, peak memory is 1217 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.611369s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (118.3%)

RUN-1004 : used memory is 868 MB, reserved memory is 1415 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.195314s wall, 2.296875s user + 0.421875s system = 2.718750s CPU (123.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72107e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3389): len = 1.10615e+06, overlap = 6.5
PHY-3002 : Step(3390): len = 817462, overlap = 22.25
PHY-3002 : Step(3391): len = 665270, overlap = 47.75
PHY-3002 : Step(3392): len = 554327, overlap = 73.75
PHY-3002 : Step(3393): len = 462086, overlap = 103
PHY-3002 : Step(3394): len = 381658, overlap = 123.75
PHY-3002 : Step(3395): len = 331807, overlap = 135.5
PHY-3002 : Step(3396): len = 290063, overlap = 145
PHY-3002 : Step(3397): len = 258661, overlap = 161
PHY-3002 : Step(3398): len = 230214, overlap = 163.5
PHY-3002 : Step(3399): len = 208976, overlap = 171.75
PHY-3002 : Step(3400): len = 193929, overlap = 174
PHY-3002 : Step(3401): len = 170735, overlap = 182
PHY-3002 : Step(3402): len = 160946, overlap = 190.5
PHY-3002 : Step(3403): len = 152667, overlap = 196.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28251e-06
PHY-3002 : Step(3404): len = 149777, overlap = 196.75
PHY-3002 : Step(3405): len = 145653, overlap = 184.75
PHY-3002 : Step(3406): len = 139259, overlap = 172
PHY-3002 : Step(3407): len = 134375, overlap = 166.5
PHY-3002 : Step(3408): len = 130525, overlap = 166.25
PHY-3002 : Step(3409): len = 124645, overlap = 157.25
PHY-3002 : Step(3410): len = 123549, overlap = 145.5
PHY-3002 : Step(3411): len = 120077, overlap = 141.75
PHY-3002 : Step(3412): len = 116721, overlap = 139
PHY-3002 : Step(3413): len = 114471, overlap = 132.5
PHY-3002 : Step(3414): len = 113084, overlap = 125.75
PHY-3002 : Step(3415): len = 110428, overlap = 120.75
PHY-3002 : Step(3416): len = 109936, overlap = 114.5
PHY-3002 : Step(3417): len = 108752, overlap = 112.25
PHY-3002 : Step(3418): len = 107927, overlap = 112.25
PHY-3002 : Step(3419): len = 107111, overlap = 113.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56501e-06
PHY-3002 : Step(3420): len = 106747, overlap = 113.5
PHY-3002 : Step(3421): len = 106970, overlap = 112
PHY-3002 : Step(3422): len = 107221, overlap = 109
PHY-3002 : Step(3423): len = 109526, overlap = 106.75
PHY-3002 : Step(3424): len = 109211, overlap = 102
PHY-3002 : Step(3425): len = 108842, overlap = 98
PHY-3002 : Step(3426): len = 110626, overlap = 94.75
PHY-3002 : Step(3427): len = 109783, overlap = 92.75
PHY-3002 : Step(3428): len = 109080, overlap = 91.75
PHY-3002 : Step(3429): len = 109131, overlap = 90.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13002e-06
PHY-3002 : Step(3430): len = 108555, overlap = 90.75
PHY-3002 : Step(3431): len = 108721, overlap = 89.25
PHY-3002 : Step(3432): len = 109404, overlap = 85.5
PHY-3002 : Step(3433): len = 110551, overlap = 80.5
PHY-3002 : Step(3434): len = 118818, overlap = 65.5
PHY-3002 : Step(3435): len = 117537, overlap = 64
PHY-3002 : Step(3436): len = 116869, overlap = 60.75
PHY-3002 : Step(3437): len = 116377, overlap = 62.25
PHY-3002 : Step(3438): len = 116297, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.826e-05
PHY-3002 : Step(3439): len = 116127, overlap = 61.5
PHY-3002 : Step(3440): len = 116551, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026657s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (234.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.18106e-07
PHY-3002 : Step(3441): len = 118085, overlap = 104
PHY-3002 : Step(3442): len = 116380, overlap = 108.25
PHY-3002 : Step(3443): len = 113784, overlap = 118.5
PHY-3002 : Step(3444): len = 111475, overlap = 136
PHY-3002 : Step(3445): len = 109012, overlap = 138.25
PHY-3002 : Step(3446): len = 105700, overlap = 137.5
PHY-3002 : Step(3447): len = 104143, overlap = 136.25
PHY-3002 : Step(3448): len = 102064, overlap = 134.5
PHY-3002 : Step(3449): len = 100390, overlap = 131.5
PHY-3002 : Step(3450): len = 97881.6, overlap = 129.75
PHY-3002 : Step(3451): len = 96430.6, overlap = 129.75
PHY-3002 : Step(3452): len = 94907.9, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83621e-06
PHY-3002 : Step(3453): len = 94215.4, overlap = 129.25
PHY-3002 : Step(3454): len = 93501.5, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67242e-06
PHY-3002 : Step(3455): len = 93708.7, overlap = 128
PHY-3002 : Step(3456): len = 93855.3, overlap = 127.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31407e-06
PHY-3002 : Step(3457): len = 93552.5, overlap = 196
PHY-3002 : Step(3458): len = 93500.6, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26795e-06
PHY-3002 : Step(3459): len = 94666, overlap = 189.5
PHY-3002 : Step(3460): len = 95034.3, overlap = 188.25
PHY-3002 : Step(3461): len = 95779.9, overlap = 185.75
PHY-3002 : Step(3462): len = 96350.8, overlap = 185.75
PHY-3002 : Step(3463): len = 97728, overlap = 177.25
PHY-3002 : Step(3464): len = 99388.4, overlap = 166.25
PHY-3002 : Step(3465): len = 99725.7, overlap = 165.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.5359e-06
PHY-3002 : Step(3466): len = 100032, overlap = 164.5
PHY-3002 : Step(3467): len = 100159, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52312e-05
PHY-3002 : Step(3468): len = 103740, overlap = 154.25
PHY-3002 : Step(3469): len = 107436, overlap = 145
PHY-3002 : Step(3470): len = 112231, overlap = 133.75
PHY-3002 : Step(3471): len = 114335, overlap = 132.25
PHY-3002 : Step(3472): len = 115925, overlap = 134
PHY-3002 : Step(3473): len = 116610, overlap = 136.25
PHY-3002 : Step(3474): len = 116281, overlap = 138
PHY-3002 : Step(3475): len = 115950, overlap = 136.5
PHY-3002 : Step(3476): len = 115440, overlap = 132.75
PHY-3002 : Step(3477): len = 115646, overlap = 132.25
PHY-3002 : Step(3478): len = 115836, overlap = 131
PHY-3002 : Step(3479): len = 115666, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04625e-05
PHY-3002 : Step(3480): len = 119130, overlap = 127
PHY-3002 : Step(3481): len = 124459, overlap = 117
PHY-3002 : Step(3482): len = 127482, overlap = 105.75
PHY-3002 : Step(3483): len = 128487, overlap = 105.25
PHY-3002 : Step(3484): len = 129276, overlap = 107.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.09249e-05
PHY-3002 : Step(3485): len = 133902, overlap = 94
PHY-3002 : Step(3486): len = 142575, overlap = 85.25
PHY-3002 : Step(3487): len = 151156, overlap = 76.25
PHY-3002 : Step(3488): len = 150449, overlap = 80.25
PHY-3002 : Step(3489): len = 148187, overlap = 80.25
PHY-3002 : Step(3490): len = 147717, overlap = 77.5
PHY-3002 : Step(3491): len = 149406, overlap = 73.5
PHY-3002 : Step(3492): len = 152029, overlap = 68.25
PHY-3002 : Step(3493): len = 153506, overlap = 70.25
PHY-3002 : Step(3494): len = 154282, overlap = 70.25
PHY-3002 : Step(3495): len = 153674, overlap = 70
PHY-3002 : Step(3496): len = 153519, overlap = 70.5
PHY-3002 : Step(3497): len = 152897, overlap = 71.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120798
PHY-3002 : Step(3498): len = 165232, overlap = 60.75
PHY-3002 : Step(3499): len = 172165, overlap = 63.75
PHY-3002 : Step(3500): len = 175180, overlap = 63.25
PHY-3002 : Step(3501): len = 177475, overlap = 64.25
PHY-3002 : Step(3502): len = 178283, overlap = 64
PHY-3002 : Step(3503): len = 178491, overlap = 63.25
PHY-3002 : Step(3504): len = 178882, overlap = 61
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000241596
PHY-3002 : Step(3505): len = 192019, overlap = 52.25
PHY-3002 : Step(3506): len = 198286, overlap = 51.5
PHY-3002 : Step(3507): len = 206620, overlap = 51.25
PHY-3002 : Step(3508): len = 212414, overlap = 48.5
PHY-3002 : Step(3509): len = 211778, overlap = 49
PHY-3002 : Step(3510): len = 210253, overlap = 50.5
PHY-3002 : Step(3511): len = 209944, overlap = 53
PHY-3002 : Step(3512): len = 210835, overlap = 51
PHY-3002 : Step(3513): len = 213698, overlap = 51.5
PHY-3002 : Step(3514): len = 215787, overlap = 45.75
PHY-3002 : Step(3515): len = 216345, overlap = 44
PHY-3002 : Step(3516): len = 216389, overlap = 41.5
PHY-3002 : Step(3517): len = 216550, overlap = 41
PHY-3002 : Step(3518): len = 217266, overlap = 41.5
PHY-3002 : Step(3519): len = 217919, overlap = 41.75
PHY-3002 : Step(3520): len = 217116, overlap = 41
PHY-3002 : Step(3521): len = 216683, overlap = 42
PHY-3002 : Step(3522): len = 216603, overlap = 42.5
PHY-3002 : Step(3523): len = 215948, overlap = 43
PHY-3002 : Step(3524): len = 215241, overlap = 45.75
PHY-3002 : Step(3525): len = 214910, overlap = 48.25
PHY-3002 : Step(3526): len = 214766, overlap = 44.75
PHY-3002 : Step(3527): len = 214868, overlap = 42
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000483193
PHY-3002 : Step(3528): len = 225636, overlap = 40.25
PHY-3002 : Step(3529): len = 229987, overlap = 40.5
PHY-3002 : Step(3530): len = 234035, overlap = 38.75
PHY-3002 : Step(3531): len = 235345, overlap = 37.5
PHY-3002 : Step(3532): len = 235452, overlap = 36.75
PHY-3002 : Step(3533): len = 235308, overlap = 37
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000885035
PHY-3002 : Step(3534): len = 243481, overlap = 35.25
PHY-3002 : Step(3535): len = 246132, overlap = 35
PHY-3002 : Step(3536): len = 251093, overlap = 35.75
PHY-3002 : Step(3537): len = 253974, overlap = 34.5
PHY-3002 : Step(3538): len = 254079, overlap = 33.25
PHY-3002 : Step(3539): len = 254342, overlap = 33.25
PHY-3002 : Step(3540): len = 255973, overlap = 30.75
PHY-3002 : Step(3541): len = 257328, overlap = 30.5
PHY-3002 : Step(3542): len = 258736, overlap = 31.25
PHY-3002 : Step(3543): len = 258337, overlap = 28.25
PHY-3002 : Step(3544): len = 257758, overlap = 25.5
PHY-3002 : Step(3545): len = 257840, overlap = 27.5
PHY-3002 : Step(3546): len = 257676, overlap = 27.5
PHY-3002 : Step(3547): len = 257766, overlap = 28
PHY-3002 : Step(3548): len = 258194, overlap = 30.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00172672
PHY-3002 : Step(3549): len = 263458, overlap = 27.75
PHY-3002 : Step(3550): len = 265565, overlap = 27.25
PHY-3002 : Step(3551): len = 268605, overlap = 26
PHY-3002 : Step(3552): len = 271631, overlap = 25.5
PHY-3002 : Step(3553): len = 272549, overlap = 24
PHY-3002 : Step(3554): len = 273074, overlap = 23.25
PHY-3002 : Step(3555): len = 273593, overlap = 23
PHY-3002 : Step(3556): len = 274582, overlap = 21
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00314918
PHY-3002 : Step(3557): len = 277735, overlap = 20.5
PHY-3002 : Step(3558): len = 279085, overlap = 21.5
PHY-3002 : Step(3559): len = 280825, overlap = 21.5
PHY-3002 : Step(3560): len = 282654, overlap = 22.5
PHY-3002 : Step(3561): len = 284646, overlap = 23
PHY-3002 : Step(3562): len = 285910, overlap = 23.25
PHY-3002 : Step(3563): len = 286730, overlap = 22.75
PHY-3002 : Step(3564): len = 287448, overlap = 23.25
PHY-3002 : Step(3565): len = 288230, overlap = 25.5
PHY-3002 : Step(3566): len = 288631, overlap = 25.75
PHY-3002 : Step(3567): len = 288909, overlap = 26.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00561964
PHY-3002 : Step(3568): len = 290583, overlap = 26.25
PHY-3002 : Step(3569): len = 291758, overlap = 26.5
PHY-3002 : Step(3570): len = 292883, overlap = 25.75
PHY-3002 : Step(3571): len = 293852, overlap = 25.5
PHY-3002 : Step(3572): len = 294803, overlap = 25
PHY-3002 : Step(3573): len = 295817, overlap = 24.5
PHY-3002 : Step(3574): len = 296805, overlap = 22.75
PHY-3002 : Step(3575): len = 297702, overlap = 22.5
PHY-3002 : Step(3576): len = 298247, overlap = 22.75
PHY-3002 : Step(3577): len = 298949, overlap = 23
PHY-3002 : Step(3578): len = 299529, overlap = 23.25
PHY-3002 : Step(3579): len = 299834, overlap = 23.5
PHY-3002 : Step(3580): len = 300339, overlap = 22.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0092617
PHY-3002 : Step(3581): len = 301014, overlap = 22.5
PHY-3002 : Step(3582): len = 302157, overlap = 23.25
PHY-3002 : Step(3583): len = 302747, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.883114s wall, 3.843750s user + 3.109375s system = 6.953125s CPU (179.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543637
PHY-3002 : Step(3584): len = 287471, overlap = 4
PHY-3002 : Step(3585): len = 280008, overlap = 7
PHY-3002 : Step(3586): len = 274205, overlap = 8.25
PHY-3002 : Step(3587): len = 270868, overlap = 9.5
PHY-3002 : Step(3588): len = 269417, overlap = 13.75
PHY-3002 : Step(3589): len = 269089, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.101485s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (123.2%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247374s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (208.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.712775s wall, 1.765625s user + 0.343750s system = 2.109375s CPU (123.2%)

RUN-1004 : used memory is 869 MB, reserved memory is 1415 MB, peak memory is 1217 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.350835s wall, 2.390625s user + 0.531250s system = 2.921875s CPU (124.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271639
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3590): len = 271639, overlap = 0
PHY-3002 : Step(3591): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011467s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (272.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3592): len = 271639, overlap = 0
PHY-3002 : Step(3593): len = 271639, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3594): len = 271639, overlap = 0
PHY-3002 : Step(3595): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3596): len = 271639, overlap = 0
PHY-3002 : Step(3597): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020560s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (228.0%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
RUN-1003 : finish command "place -eco" in  3.440050s wall, 3.812500s user + 0.859375s system = 4.671875s CPU (135.8%)

RUN-1004 : used memory is 869 MB, reserved memory is 1415 MB, peak memory is 1217 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  48.064757s wall, 82.718750s user + 22.765625s system = 105.484375s CPU (219.5%)

RUN-1004 : used memory is 869 MB, reserved memory is 1415 MB, peak memory is 1217 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3160 to 2414
PHY-1001 : Pin misalignment score is improved from 2414 to 2386
PHY-1001 : Pin misalignment score is improved from 2386 to 2386
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285914s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (158.5%)

PHY-1001 : End global routing;  1.162397s wall, 1.312500s user + 0.281250s system = 1.593750s CPU (137.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.053599s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572736, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 19.350714s wall, 30.500000s user + 4.531250s system = 35.031250s CPU (181.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.090627s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (137.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572520
PHY-1001 : End DR Iter 2; 0.084345s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (166.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.998434s wall, 36.734375s user + 6.265625s system = 43.000000s CPU (165.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  52.926903s wall, 64.046875s user + 13.000000s system = 77.046875s CPU (145.6%)

RUN-1004 : used memory is 902 MB, reserved memory is 1448 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.224640s wall, 3.859375s user + 1.171875s system = 5.031250s CPU (119.1%)

RUN-1004 : used memory is 900 MB, reserved memory is 1447 MB, peak memory is 1217 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43115
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 152417 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.552246s wall, 60.546875s user + 3.531250s system = 64.078125s CPU (345.4%)

RUN-1004 : used memory is 901 MB, reserved memory is 1447 MB, peak memory is 1217 MB
