
Integration test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08009cd0  08009cd0  00019cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a168  0800a168  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a168  0800a168  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a168  0800a168  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a168  0800a168  0001a168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a16c  0800a16c  0001a16c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          0000017c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000035c  2000035c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fa0e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000201d  00000000  00000000  0002fc1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c20  00000000  00000000  00031c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b48  00000000  00000000  00032860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ecf6  00000000  00000000  000333a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000112fd  00000000  00000000  0005209e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b8bb4  00000000  00000000  0006339b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011bf4f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004404  00000000  00000000  0011bfa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009cb4 	.word	0x08009cb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009cb4 	.word	0x08009cb4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <ADC_select_CH2>:
#include "main.h"




void ADC_select_CH2 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_2;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	2202      	movs	r2, #2
 8000c56:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	2200      	movs	r2, #0
 8000c74:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000c76:	6839      	ldr	r1, [r7, #0]
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f002 f893 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <ADC_select_CH2+0x40>
{
  Error_Handler();
 8000c84:	f001 f908 	bl	8001e98 <Error_Handler>
}
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <ADC_select_CH3>:

void ADC_select_CH3 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_3;
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000cbe:	6839      	ldr	r1, [r7, #0]
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f002 f86f 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <ADC_select_CH3+0x40>
{
  Error_Handler();
 8000ccc:	f001 f8e4 	bl	8001e98 <Error_Handler>
}
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <ADC_select_CH4>:

void ADC_select_CH4 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_4;
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	2204      	movs	r2, #4
 8000ce6:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	2201      	movs	r2, #1
 8000cec:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000d06:	6839      	ldr	r1, [r7, #0]
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f002 f84b 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <ADC_select_CH4+0x40>
{
  Error_Handler();
 8000d14:	f001 f8c0 	bl	8001e98 <Error_Handler>
}
}
 8000d18:	bf00      	nop
 8000d1a:	3708      	adds	r7, #8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <ADC_select_CH5>:

void ADC_select_CH5 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_5;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	2205      	movs	r2, #5
 8000d2e:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	2201      	movs	r2, #1
 8000d34:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000d4e:	6839      	ldr	r1, [r7, #0]
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f002 f827 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <ADC_select_CH5+0x40>
{
  Error_Handler();
 8000d5c:	f001 f89c 	bl	8001e98 <Error_Handler>
}
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <ADC_select_CH6>:

void ADC_select_CH6 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_6;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	2206      	movs	r2, #6
 8000d76:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	2200      	movs	r2, #0
 8000d82:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	2200      	movs	r2, #0
 8000d94:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000d96:	6839      	ldr	r1, [r7, #0]
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f002 f803 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <ADC_select_CH6+0x40>
{
  Error_Handler();
 8000da4:	f001 f878 	bl	8001e98 <Error_Handler>
}
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <ADC_select_CH7>:

void ADC_select_CH7 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_7;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000dde:	6839      	ldr	r1, [r7, #0]
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f001 ffdf 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <ADC_select_CH7+0x40>
{
  Error_Handler();
 8000dec:	f001 f854 	bl	8001e98 <Error_Handler>
}
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <ADC_select_CH8>:

void ADC_select_CH8 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_8;
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	2208      	movs	r2, #8
 8000e06:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	2200      	movs	r2, #0
 8000e12:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	2200      	movs	r2, #0
 8000e24:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000e26:	6839      	ldr	r1, [r7, #0]
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f001 ffbb 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <ADC_select_CH8+0x40>
{
  Error_Handler();
 8000e34:	f001 f830 	bl	8001e98 <Error_Handler>
}
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <ADC_select_CH9>:

void ADC_select_CH9 (ADC_HandleTypeDef *hadc1, ADC_ChannelConfTypeDef *sConfig){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
sConfig->Channel = ADC_CHANNEL_9;
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	2209      	movs	r2, #9
 8000e4e:	601a      	str	r2, [r3, #0]
sConfig->Rank = ADC_REGULAR_RANK_1;
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	2201      	movs	r2, #1
 8000e54:	605a      	str	r2, [r3, #4]
sConfig->SingleDiff = ADC_SINGLE_ENDED;
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	60da      	str	r2, [r3, #12]
sConfig->SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
sConfig->OffsetNumber = ADC_OFFSET_NONE;
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
sConfig->Offset = 0;
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
if (HAL_ADC_ConfigChannel(hadc1, sConfig) != HAL_OK)
 8000e6e:	6839      	ldr	r1, [r7, #0]
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f001 ff97 	bl	8002da4 <HAL_ADC_ConfigChannel>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <ADC_select_CH9+0x40>
{
  Error_Handler();
 8000e7c:	f001 f80c 	bl	8001e98 <Error_Handler>
}
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <enable_clocks>:
//define sConfig struct type to be used in ADC_select functions
ADC_ChannelConfTypeDef sConfig = {0};



void enable_clocks() {
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0

RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <enable_clocks+0x1c>)
 8000e8e:	695b      	ldr	r3, [r3, #20]
 8000e90:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <enable_clocks+0x1c>)
 8000e92:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000e96:	6153      	str	r3, [r2, #20]
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <shuffleArray>:



void shuffleArray(float array[], float degrees){
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	ed87 0a00 	vstr	s0, [r7]
	for(int i = 1; i < ARRAY_SIZE; i ++){
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	e00f      	b.n	8000eda <shuffleArray+0x32>
		array[i - 1] = array[i];
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	441a      	add	r2, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	440b      	add	r3, r1
 8000ed0:	6812      	ldr	r2, [r2, #0]
 8000ed2:	601a      	str	r2, [r3, #0]
	for(int i = 1; i < ARRAY_SIZE; i ++){
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b1d      	cmp	r3, #29
 8000ede:	ddec      	ble.n	8000eba <shuffleArray+0x12>
	}
	array[ARRAY_SIZE - 1] = degrees;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3374      	adds	r3, #116	; 0x74
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	601a      	str	r2, [r3, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <turnOnLED>:

	//set LED pins to output
	*portReg = LED_OUTPUT;
}

void turnOnLED(int pos){
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	LED_POS = pos;
 8000efc:	4a08      	ldr	r2, [pc, #32]	; (8000f20 <turnOnLED+0x2c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
	*led_output_display = 1UL << LED_POS;
 8000f02:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <turnOnLED+0x2c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2201      	movs	r2, #1
 8000f08:	409a      	lsls	r2, r3
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <turnOnLED+0x30>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	701a      	strb	r2, [r3, #0]

}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000328 	.word	0x20000328
 8000f24:	20000000 	.word	0x20000000

08000f28 <turnOnAll>:

void turnOnAll(){
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	*led_output_display = LED_OUTPUT;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <turnOnAll+0x18>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2255      	movs	r2, #85	; 0x55
 8000f32:	701a      	strb	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000000 	.word	0x20000000
 8000f44:	00000000 	.word	0x00000000

08000f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f48:	b5b0      	push	{r4, r5, r7, lr}
 8000f4a:	f5ad 6d1f 	sub.w	sp, sp, #2544	; 0x9f0
 8000f4e:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	enable_clocks();
 8000f50:	f7ff ff9a 	bl	8000e88 <enable_clocks>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f54:	f001 f9ee 	bl	8002334 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f58:	f000 fdfe 	bl	8001b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5c:	f000 ff1e 	bl	8001d9c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f60:	f000 feac 	bl	8001cbc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f64:	f000 feea 	bl	8001d3c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000f68:	f000 fe58 	bl	8001c1c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  void (*LDRChannels[8])() = {
 8000f6c:	4bc8      	ldr	r3, [pc, #800]	; (8001290 <main+0x348>)
 8000f6e:	f607 1458 	addw	r4, r7, #2392	; 0x958
 8000f72:	461d      	mov	r5, r3
 8000f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  &ADC_select_CH8,
		  &ADC_select_CH9
  };

  // Array to record LDR status
  int LDRs[] = {0, 0, 0, 0, 0, 0, 0, 0};
 8000f80:	f607 1338 	addw	r3, r7, #2360	; 0x938
 8000f84:	2220      	movs	r2, #32
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f005 fdff 	bl	8006b8c <memset>

  int solution = 2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 39b4 	str.w	r3, [r7, #2484]	; 0x9b4

  	uint8_t test[64];
  	uint8_t countString[64];
  	uint8_t string[64];
  	//VARIABLES FRO AVERAGE FUNCTION
  	float array[ARRAY_SIZE] = {0};
 8000f94:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8000f98:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	2378      	movs	r3, #120	; 0x78
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	f005 fdf2 	bl	8006b8c <memset>
  	float average = 0;
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	f607 12dc 	addw	r2, r7, #2524	; 0x9dc
 8000fb0:	6013      	str	r3, [r2, #0]
  	int count = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 39d8 	str.w	r3, [r7, #2520]	; 0x9d8
  	float sum = 0;
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	f607 12d4 	addw	r2, r7, #2516	; 0x9d4
 8000fc0:	6013      	str	r3, [r2, #0]

  	//srand(time(NULL));
  	//int solution = rand() % 8;

  	HAL_Init();
 8000fc2:	f001 f9b7 	bl	8002334 <HAL_Init>
  		SystemClock_Config();
 8000fc6:	f000 fdc7 	bl	8001b58 <SystemClock_Config>

  	MX_GPIO_Init();
 8000fca:	f000 fee7 	bl	8001d9c <MX_GPIO_Init>
  		MX_USART1_UART_Init();
 8000fce:	f000 feb5 	bl	8001d3c <MX_USART1_UART_Init>
  		MX_I2C1_Init();
 8000fd2:	f000 fe73 	bl	8001cbc <MX_I2C1_Init>



  //MAGNETOMETER

  		uint8_t configValue = LSM303AGR_ODR_220_HZ;
 8000fd6:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8000fda:	f6a3 13b1 	subw	r3, r3, #2481	; 0x9b1
 8000fde:	221c      	movs	r2, #28
 8000fe0:	701a      	strb	r2, [r3, #0]
  		odr = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, LSM303AGR_CFG_REG_A_M, 1, &configValue, 1, 10);
 8000fe2:	230a      	movs	r3, #10
 8000fe4:	9302      	str	r3, [sp, #8]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	2260      	movs	r2, #96	; 0x60
 8000ff4:	213d      	movs	r1, #61	; 0x3d
 8000ff6:	48a7      	ldr	r0, [pc, #668]	; (8001294 <main+0x34c>)
 8000ff8:	f002 ff3a 	bl	8003e70 <HAL_I2C_Mem_Write>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f887 39b3 	strb.w	r3, [r7, #2483]	; 0x9b3


  		uint8_t mode = LSM303AGR_BlockUpdate_Continuous;
 8001002:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001006:	f6a3 13b2 	subw	r3, r3, #2482	; 0x9b2
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
  		  		check = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x22, 1, &mode, 1, 10);
 800100e:	230a      	movs	r3, #10
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2301      	movs	r3, #1
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	2222      	movs	r2, #34	; 0x22
 8001020:	213d      	movs	r1, #61	; 0x3d
 8001022:	489c      	ldr	r0, [pc, #624]	; (8001294 <main+0x34c>)
 8001024:	f002 ff24 	bl	8003e70 <HAL_I2C_Mem_Write>
 8001028:	4603      	mov	r3, r0
 800102a:	f887 39b2 	strb.w	r3, [r7, #2482]	; 0x9b2



  		  		uint8_t magregValue = 0x57;
 800102e:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001032:	f6a3 13b3 	subw	r3, r3, #2483	; 0x9b3
 8001036:	2257      	movs	r2, #87	; 0x57
 8001038:	701a      	strb	r2, [r3, #0]
  				 returnValue = HAL_I2C_Mem_Write(&hi2c1, MAG_WRITE, 0x20, 1, &magregValue, 1, 10);
 800103a:	230a      	movs	r3, #10
 800103c:	9302      	str	r3, [sp, #8]
 800103e:	2301      	movs	r3, #1
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	2220      	movs	r2, #32
 800104c:	213d      	movs	r1, #61	; 0x3d
 800104e:	4891      	ldr	r0, [pc, #580]	; (8001294 <main+0x34c>)
 8001050:	f002 ff0e 	bl	8003e70 <HAL_I2C_Mem_Write>
 8001054:	4603      	mov	r3, r0
 8001056:	f887 39b1 	strb.w	r3, [r7, #2481]	; 0x9b1
  // MAGNETOMETER LOOP START
  while (1){


	   //MAGNETOMETER
	  	float sens = (1); //1LSB/1.5mg
 800105a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800105e:	f607 12ac 	addw	r2, r7, #2476	; 0x9ac
 8001062:	6013      	str	r3, [r2, #0]


	  	//raw values unconverted
	  	//int8_t magXm = 0x00;
	  	uint8_t magXm;
	  	HAL_I2C_Mem_Read(&hi2c1, MAG_READ, 0x69, 1, &magXm, 1, 1000);
 8001064:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2301      	movs	r3, #1
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	f107 030b 	add.w	r3, r7, #11
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2301      	movs	r3, #1
 8001076:	2269      	movs	r2, #105	; 0x69
 8001078:	213c      	movs	r1, #60	; 0x3c
 800107a:	4886      	ldr	r0, [pc, #536]	; (8001294 <main+0x34c>)
 800107c:	f003 f80c 	bl	8004098 <HAL_I2C_Mem_Read>

	  	//int8_t magXl = 0x00;
	  	uint8_t magXl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x68, 1, &magXl, 1, 1000);
 8001080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2301      	movs	r3, #1
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	f107 030a 	add.w	r3, r7, #10
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	2268      	movs	r2, #104	; 0x68
 8001094:	213c      	movs	r1, #60	; 0x3c
 8001096:	487f      	ldr	r0, [pc, #508]	; (8001294 <main+0x34c>)
 8001098:	f002 fffe 	bl	8004098 <HAL_I2C_Mem_Read>
	  	//ADC Sensitivity * sensor sensitivity * data

	  	int16_t magX = (((magXm << 8) | magXl));
 800109c:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80010a0:	f6a3 13d5 	subw	r3, r3, #2517	; 0x9d5
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80010ae:	f6a3 13d6 	subw	r3, r3, #2518	; 0x9d6
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	f8a7 39aa 	strh.w	r3, [r7, #2474]	; 0x9aa

	  	//float mag_x = magX *LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
	  	float mag_x = magX* sens;
 80010bc:	f9b7 39aa 	ldrsh.w	r3, [r7, #2474]	; 0x9aa
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c8:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 80010cc:	ed93 7a00 	vldr	s14, [r3]
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80010d8:	edc3 7a00 	vstr	s15, [r3]


	  	//int8_t magYm = 0x00;
	  	uint8_t magYm;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6B, 1, &magYm, 1, 1000);
 80010dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	f107 0309 	add.w	r3, r7, #9
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2301      	movs	r3, #1
 80010ee:	226b      	movs	r2, #107	; 0x6b
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	4868      	ldr	r0, [pc, #416]	; (8001294 <main+0x34c>)
 80010f4:	f002 ffd0 	bl	8004098 <HAL_I2C_Mem_Read>
	  	//int8_t magYl = 0x00;
	  	uint8_t magYl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6A, 1, &magYl, 1, 1000);
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2301      	movs	r3, #1
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	226a      	movs	r2, #106	; 0x6a
 800110c:	213c      	movs	r1, #60	; 0x3c
 800110e:	4861      	ldr	r0, [pc, #388]	; (8001294 <main+0x34c>)
 8001110:	f002 ffc2 	bl	8004098 <HAL_I2C_Mem_Read>
	  	int16_t magY = (((magYm << 8) | magYl));
 8001114:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001118:	f6a3 13d7 	subw	r3, r3, #2519	; 0x9d7
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001126:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	f8a7 39a2 	strh.w	r3, [r7, #2466]	; 0x9a2

	  	//float mag_y = magY * LSM303AGR_M_SENSITIVITY_XY_1_3Ga;
	  	float mag_y = magY* sens;
 8001134:	f9b7 39a2 	ldrsh.w	r3, [r7, #2466]	; 0x9a2
 8001138:	ee07 3a90 	vmov	s15, r3
 800113c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001140:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 8001144:	ed93 7a00 	vldr	s14, [r3]
 8001148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114c:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001150:	edc3 7a00 	vstr	s15, [r3]

	  	//int8_t magZm = 0x00;
	  	uint8_t magZm;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6D, 1, &magZm, 1, 1000);
 8001154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2301      	movs	r3, #1
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2301      	movs	r3, #1
 8001164:	226d      	movs	r2, #109	; 0x6d
 8001166:	213c      	movs	r1, #60	; 0x3c
 8001168:	484a      	ldr	r0, [pc, #296]	; (8001294 <main+0x34c>)
 800116a:	f002 ff95 	bl	8004098 <HAL_I2C_Mem_Read>
	  	//int8_t magZl = 0x00;
	  	uint8_t magZl;
	  	HAL_I2C_Mem_Read(&hi2c1,MAG_READ, 0x6C, 1, &magZl, 1, 1000);
 800116e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	2301      	movs	r3, #1
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	1dbb      	adds	r3, r7, #6
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	2301      	movs	r3, #1
 800117e:	226c      	movs	r2, #108	; 0x6c
 8001180:	213c      	movs	r1, #60	; 0x3c
 8001182:	4844      	ldr	r0, [pc, #272]	; (8001294 <main+0x34c>)
 8001184:	f002 ff88 	bl	8004098 <HAL_I2C_Mem_Read>
	  	int16_t magZ = (((magZm << 8) | magZl));
 8001188:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800118c:	f6a3 13d9 	subw	r3, r3, #2521	; 0x9d9
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21a      	sxth	r2, r3
 8001196:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800119a:	f6a3 13da 	subw	r3, r3, #2522	; 0x9da
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	f8a7 399a 	strh.w	r3, [r7, #2458]	; 0x99a

	  	//float mag_z = magZ * LSM303AGR_M_SENSITIVITY_Z_1_3Ga;
	  	float mag_z = magZ * sens;
 80011a8:	f9b7 399a 	ldrsh.w	r3, [r7, #2458]	; 0x99a
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b4:	f607 13ac 	addw	r3, r7, #2476	; 0x9ac
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c0:	f607 1394 	addw	r3, r7, #2452	; 0x994
 80011c4:	edc3 7a00 	vstr	s15, [r3]

	  	//CONVERTING TO DEGREES

	  	double degrees, y_on_x;
	  	double pi = 3.14159;
 80011c8:	a32f      	add	r3, pc, #188	; (adr r3, 8001288 <main+0x340>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f607 1188 	addw	r1, r7, #2440	; 0x988
 80011d2:	e9c1 2300 	strd	r2, r3, [r1]
	  			if(mag_x != 0 && mag_y != 0){
 80011d6:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80011da:	edd3 7a00 	vldr	s15, [r3]
 80011de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	f000 81b3 	beq.w	8001550 <main+0x608>
 80011ea:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	f000 81a9 	beq.w	8001550 <main+0x608>

	  	  				//determining which quadrant the mag is facing
	  	  				if(mag_x > 0 && mag_y > 0){
 80011fe:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800120a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120e:	dd61      	ble.n	80012d4 <main+0x38c>
 8001210:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800121c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001220:	dd58      	ble.n	80012d4 <main+0x38c>
	  	  					y_on_x = (mag_y/mag_x);
 8001222:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001226:	ed93 7a00 	vldr	s14, [r3]
 800122a:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001236:	ee16 0a90 	vmov	r0, s13
 800123a:	f7ff f985 	bl	8000548 <__aeabi_f2d>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 8001246:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi);
 800124a:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 800124e:	ed93 0b00 	vldr	d0, [r3]
 8001252:	f008 fb85 	bl	8009960 <atan>
 8001256:	ec55 4b10 	vmov	r4, r5, d0
 800125a:	f607 1388 	addw	r3, r7, #2440	; 0x988
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f04f 0000 	mov.w	r0, #0
 8001266:	490c      	ldr	r1, [pc, #48]	; (8001298 <main+0x350>)
 8001268:	f7ff faf0 	bl	800084c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f9c0 	bl	80005f8 <__aeabi_dmul>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001280:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001284:	e019      	b.n	80012ba <main+0x372>
 8001286:	bf00      	nop
 8001288:	f01b866e 	.word	0xf01b866e
 800128c:	400921f9 	.word	0x400921f9
 8001290:	08009cf0 	.word	0x08009cf0
 8001294:	200001fc 	.word	0x200001fc
 8001298:	40668000 	.word	0x40668000
	  	  						degrees = degrees - 360;
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	4bc7      	ldr	r3, [pc, #796]	; (80015c0 <main+0x678>)
 80012a2:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012aa:	f7fe ffed 	bl	8000288 <__aeabi_dsub>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012b6:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	4bc0      	ldr	r3, [pc, #768]	; (80015c0 <main+0x678>)
 80012c0:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80012c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012c8:	f7ff fc1c 	bl	8000b04 <__aeabi_dcmpge>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1e4      	bne.n	800129c <main+0x354>
	  	  				if(mag_x > 0 && mag_y > 0){
 80012d2:	e13c      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x < 0 && mag_y > 0){
 80012d4:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e4:	d55f      	bpl.n	80013a6 <main+0x45e>
 80012e6:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80012ea:	edd3 7a00 	vldr	s15, [r3]
 80012ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f6:	dd56      	ble.n	80013a6 <main+0x45e>
	  	  					y_on_x = (mag_y/mag_x);
 80012f8:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80012fc:	ed93 7a00 	vldr	s14, [r3]
 8001300:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001304:	edd3 7a00 	vldr	s15, [r3]
 8001308:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800130c:	ee16 0a90 	vmov	r0, s13
 8001310:	f7ff f91a 	bl	8000548 <__aeabi_f2d>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 800131c:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 180;
 8001320:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 8001324:	ed93 0b00 	vldr	d0, [r3]
 8001328:	f008 fb1a 	bl	8009960 <atan>
 800132c:	ec55 4b10 	vmov	r4, r5, d0
 8001330:	f607 1388 	addw	r3, r7, #2440	; 0x988
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f04f 0000 	mov.w	r0, #0
 800133c:	49a1      	ldr	r1, [pc, #644]	; (80015c4 <main+0x67c>)
 800133e:	f7ff fa85 	bl	800084c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4620      	mov	r0, r4
 8001348:	4629      	mov	r1, r5
 800134a:	f7ff f955 	bl	80005f8 <__aeabi_dmul>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b9a      	ldr	r3, [pc, #616]	; (80015c4 <main+0x67c>)
 800135c:	f7fe ff96 	bl	800028c <__adddf3>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001368:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800136c:	e00e      	b.n	800138c <main+0x444>
	  	  						degrees = degrees - 360;
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b93      	ldr	r3, [pc, #588]	; (80015c0 <main+0x678>)
 8001374:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800137c:	f7fe ff84 	bl	8000288 <__aeabi_dsub>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001388:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	4b8b      	ldr	r3, [pc, #556]	; (80015c0 <main+0x678>)
 8001392:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800139a:	f7ff fbb3 	bl	8000b04 <__aeabi_dcmpge>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1e4      	bne.n	800136e <main+0x426>
	  	  				else if (mag_x < 0 && mag_y > 0){
 80013a4:	e0d3      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x < 0 && mag_y < 0){
 80013a6:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b6:	d55f      	bpl.n	8001478 <main+0x530>
 80013b8:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c8:	d556      	bpl.n	8001478 <main+0x530>
	  	  					y_on_x = (mag_y/mag_x);
 80013ca:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80013ce:	ed93 7a00 	vldr	s14, [r3]
 80013d2:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013de:	ee16 0a90 	vmov	r0, s13
 80013e2:	f7ff f8b1 	bl	8000548 <__aeabi_f2d>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 80013ee:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 180;
 80013f2:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 80013f6:	ed93 0b00 	vldr	d0, [r3]
 80013fa:	f008 fab1 	bl	8009960 <atan>
 80013fe:	ec55 4b10 	vmov	r4, r5, d0
 8001402:	f607 1388 	addw	r3, r7, #2440	; 0x988
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f04f 0000 	mov.w	r0, #0
 800140e:	496d      	ldr	r1, [pc, #436]	; (80015c4 <main+0x67c>)
 8001410:	f7ff fa1c 	bl	800084c <__aeabi_ddiv>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4620      	mov	r0, r4
 800141a:	4629      	mov	r1, r5
 800141c:	f7ff f8ec 	bl	80005f8 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b65      	ldr	r3, [pc, #404]	; (80015c4 <main+0x67c>)
 800142e:	f7fe ff2d 	bl	800028c <__adddf3>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800143a:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800143e:	e00e      	b.n	800145e <main+0x516>
	  	  						degrees = degrees - 360;
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b5e      	ldr	r3, [pc, #376]	; (80015c0 <main+0x678>)
 8001446:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800144a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800144e:	f7fe ff1b 	bl	8000288 <__aeabi_dsub>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800145a:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4b57      	ldr	r3, [pc, #348]	; (80015c0 <main+0x678>)
 8001464:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800146c:	f7ff fb4a 	bl	8000b04 <__aeabi_dcmpge>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1e4      	bne.n	8001440 <main+0x4f8>
	  	  				else if (mag_x < 0 && mag_y < 0){
 8001476:	e06a      	b.n	800154e <main+0x606>
	  	  					}
	  	  				}
	  	  				else if (mag_x > 0 && mag_y < 0){
 8001478:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 800147c:	edd3 7a00 	vldr	s15, [r3]
 8001480:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001488:	dc00      	bgt.n	800148c <main+0x544>
	  	  				if(mag_x > 0 && mag_y > 0){
 800148a:	e0d3      	b.n	8001634 <main+0x6ec>
	  	  				else if (mag_x > 0 && mag_y < 0){
 800148c:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149c:	d400      	bmi.n	80014a0 <main+0x558>
	  	  				if(mag_x > 0 && mag_y > 0){
 800149e:	e0c9      	b.n	8001634 <main+0x6ec>
	  	  					y_on_x = (mag_y/mag_x);
 80014a0:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80014a4:	ed93 7a00 	vldr	s14, [r3]
 80014a8:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014b4:	ee16 0a90 	vmov	r0, s13
 80014b8:	f7ff f846 	bl	8000548 <__aeabi_f2d>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	f507 6118 	add.w	r1, r7, #2432	; 0x980
 80014c4:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					degrees = atan(y_on_x)*(180/pi) + 360;
 80014c8:	f507 6318 	add.w	r3, r7, #2432	; 0x980
 80014cc:	ed93 0b00 	vldr	d0, [r3]
 80014d0:	f008 fa46 	bl	8009960 <atan>
 80014d4:	ec55 4b10 	vmov	r4, r5, d0
 80014d8:	f607 1388 	addw	r3, r7, #2440	; 0x988
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f04f 0000 	mov.w	r0, #0
 80014e4:	4937      	ldr	r1, [pc, #220]	; (80015c4 <main+0x67c>)
 80014e6:	f7ff f9b1 	bl	800084c <__aeabi_ddiv>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4620      	mov	r0, r4
 80014f0:	4629      	mov	r1, r5
 80014f2:	f7ff f881 	bl	80005f8 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <main+0x678>)
 8001504:	f7fe fec2 	bl	800028c <__adddf3>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001510:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001514:	e00e      	b.n	8001534 <main+0x5ec>
	  	  						degrees = degrees - 360;
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	4b29      	ldr	r3, [pc, #164]	; (80015c0 <main+0x678>)
 800151c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001524:	f7fe feb0 	bl	8000288 <__aeabi_dsub>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001530:	e9c1 2300 	strd	r2, r3, [r1]
	  	  					while(degrees >= 360){
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b21      	ldr	r3, [pc, #132]	; (80015c0 <main+0x678>)
 800153a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800153e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001542:	f7ff fadf 	bl	8000b04 <__aeabi_dcmpge>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1e4      	bne.n	8001516 <main+0x5ce>
	  	  				if(mag_x > 0 && mag_y > 0){
 800154c:	e072      	b.n	8001634 <main+0x6ec>
 800154e:	e071      	b.n	8001634 <main+0x6ec>
	  	  				else{

	  	  				}

	  	  			}
	  	  			else if(mag_x == 0 && mag_y > 0){
 8001550:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eef5 7a40 	vcmp.f32	s15, #0.0
 800155c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001560:	d110      	bne.n	8001584 <main+0x63c>
 8001562:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	dd07      	ble.n	8001584 <main+0x63c>
	  	  				degrees = 90;
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <main+0x680>)
 800157a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800157e:	e9c1 2300 	strd	r2, r3, [r1]
 8001582:	e057      	b.n	8001634 <main+0x6ec>
	  	  			}
	  	  			else if(mag_x == 0 && mag_y < 0){
 8001584:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001594:	d11a      	bne.n	80015cc <main+0x684>
 8001596:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 800159a:	edd3 7a00 	vldr	s15, [r3]
 800159e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	d511      	bpl.n	80015cc <main+0x684>
	  	  				degrees = 270;
 80015a8:	a303      	add	r3, pc, #12	; (adr r3, 80015b8 <main+0x670>)
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80015b2:	e9c1 2300 	strd	r2, r3, [r1]
 80015b6:	e03d      	b.n	8001634 <main+0x6ec>
 80015b8:	00000000 	.word	0x00000000
 80015bc:	4070e000 	.word	0x4070e000
 80015c0:	40768000 	.word	0x40768000
 80015c4:	40668000 	.word	0x40668000
 80015c8:	40568000 	.word	0x40568000
	  	  			}
	  	  			else if(mag_y == 0 && mag_x > 0){
 80015cc:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015dc:	d111      	bne.n	8001602 <main+0x6ba>
 80015de:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	dd08      	ble.n	8001602 <main+0x6ba>
	  	  				degrees = 0;
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 80015fc:	e9c1 2300 	strd	r2, r3, [r1]
 8001600:	e018      	b.n	8001634 <main+0x6ec>
	  	  			}
	  	  			else if (mag_y == 0 && mag_x < 0){
 8001602:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800160e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001612:	d10f      	bne.n	8001634 <main+0x6ec>
 8001614:	f607 13a4 	addw	r3, r7, #2468	; 0x9a4
 8001618:	edd3 7a00 	vldr	s15, [r3]
 800161c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	d506      	bpl.n	8001634 <main+0x6ec>
	  	  				degrees = 180;
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	4bcb      	ldr	r3, [pc, #812]	; (8001958 <main+0xa10>)
 800162c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001630:	e9c1 2300 	strd	r2, r3, [r1]
	  	  			}


	  	  			//AVERAGING
	  	  			if (array[ARRAY_SIZE - 1] == 0){
 8001634:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001638:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 800163c:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001640:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001648:	d115      	bne.n	8001676 <main+0x72e>
	  	  				array[count] = degrees;
 800164a:	f607 13c8 	addw	r3, r7, #2504	; 0x9c8
 800164e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001652:	f7ff faa9 	bl	8000ba8 <__aeabi_d2f>
 8001656:	4601      	mov	r1, r0
 8001658:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800165c:	f5a3 621b 	sub.w	r2, r3, #2480	; 0x9b0
 8001660:	f8d7 39d8 	ldr.w	r3, [r7, #2520]	; 0x9d8
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	6019      	str	r1, [r3, #0]
	  	  				count ++;
 800166a:	f8d7 39d8 	ldr.w	r3, [r7, #2520]	; 0x9d8
 800166e:	3301      	adds	r3, #1
 8001670:	f8c7 39d8 	str.w	r3, [r7, #2520]	; 0x9d8
 8001674:	e084      	b.n	8001780 <main+0x838>

	  	  			}
	  	  			else{
	  	  				//shuffle the array
	  	  				shuffleArray(array, degrees);
 8001676:	f607 13c8 	addw	r3, r7, #2504	; 0x9c8
 800167a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800167e:	f7ff fa93 	bl	8000ba8 <__aeabi_d2f>
 8001682:	4602      	mov	r2, r0
 8001684:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001688:	ee00 2a10 	vmov	s0, r2
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff fc0b 	bl	8000ea8 <shuffleArray>

	  	  				sum = 0;
 8001692:	f04f 0300 	mov.w	r3, #0
 8001696:	f607 12d4 	addw	r2, r7, #2516	; 0x9d4
 800169a:	6013      	str	r3, [r2, #0]
	  	  				for(int i = 0; i < ARRAY_SIZE; i ++){
 800169c:	2300      	movs	r3, #0
 800169e:	f8c7 39c4 	str.w	r3, [r7, #2500]	; 0x9c4
 80016a2:	e018      	b.n	80016d6 <main+0x78e>
	  	  					sum += array[i];
 80016a4:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80016a8:	f5a3 621b 	sub.w	r2, r3, #2480	; 0x9b0
 80016ac:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016bc:	ed93 7a00 	vldr	s14, [r3]
 80016c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c4:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016c8:	edc3 7a00 	vstr	s15, [r3]
	  	  				for(int i = 0; i < ARRAY_SIZE; i ++){
 80016cc:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016d0:	3301      	adds	r3, #1
 80016d2:	f8c7 39c4 	str.w	r3, [r7, #2500]	; 0x9c4
 80016d6:	f8d7 39c4 	ldr.w	r3, [r7, #2500]	; 0x9c4
 80016da:	2b1d      	cmp	r3, #29
 80016dc:	dde2      	ble.n	80016a4 <main+0x75c>
	  	  				}

	  	  				average = (sum/ARRAY_SIZE);
 80016de:	f607 13d4 	addw	r3, r7, #2516	; 0x9d4
 80016e2:	ed93 7a00 	vldr	s14, [r3]
 80016e6:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80016ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ee:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80016f2:	edc3 7a00 	vstr	s15, [r3]

	  	  				sprintf(buffer1, "%.2f, %.2f, ", array[0], array[ARRAY_SIZE - 1]);
 80016f6:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 80016fa:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe ff21 	bl	8000548 <__aeabi_f2d>
 8001706:	4604      	mov	r4, r0
 8001708:	460d      	mov	r5, r1
 800170a:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 800170e:	f5a3 631b 	sub.w	r3, r3, #2480	; 0x9b0
 8001712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff17 	bl	8000548 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	f507 60aa 	add.w	r0, r7, #1360	; 0x550
 8001722:	e9cd 2300 	strd	r2, r3, [sp]
 8001726:	4622      	mov	r2, r4
 8001728:	462b      	mov	r3, r5
 800172a:	498c      	ldr	r1, [pc, #560]	; (800195c <main+0xa14>)
 800172c:	f005 fea0 	bl	8007470 <siprintf>
	  	  				HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001730:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe fd4b 	bl	80001d0 <strlen>
 800173a:	4603      	mov	r3, r0
 800173c:	b29a      	uxth	r2, r3
 800173e:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	4886      	ldr	r0, [pc, #536]	; (8001960 <main+0xa18>)
 8001748:	f004 fd82 	bl	8006250 <HAL_UART_Transmit>

	  	  				sprintf(buffer1, "%.2f, ", average);
 800174c:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001750:	6818      	ldr	r0, [r3, #0]
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	f507 60aa 	add.w	r0, r7, #1360	; 0x550
 800175e:	4981      	ldr	r1, [pc, #516]	; (8001964 <main+0xa1c>)
 8001760:	f005 fe86 	bl	8007470 <siprintf>
	  	  				HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001764:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fd31 	bl	80001d0 <strlen>
 800176e:	4603      	mov	r3, r0
 8001770:	b29a      	uxth	r2, r3
 8001772:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	4879      	ldr	r0, [pc, #484]	; (8001960 <main+0xa18>)
 800177c:	f004 fd68 	bl	8006250 <HAL_UART_Transmit>
	  	  			}

	  	  			sprintf(buffer1, "%d\r\n", solution);
 8001780:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001784:	f8d7 29b4 	ldr.w	r2, [r7, #2484]	; 0x9b4
 8001788:	4977      	ldr	r1, [pc, #476]	; (8001968 <main+0xa20>)
 800178a:	4618      	mov	r0, r3
 800178c:	f005 fe70 	bl	8007470 <siprintf>
	  	  			HAL_UART_Transmit(&huart1, buffer1, strlen(buffer1), HAL_MAX_DELAY);
 8001790:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fd1b 	bl	80001d0 <strlen>
 800179a:	4603      	mov	r3, r0
 800179c:	b29a      	uxth	r2, r3
 800179e:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	486e      	ldr	r0, [pc, #440]	; (8001960 <main+0xa18>)
 80017a8:	f004 fd52 	bl	8006250 <HAL_UART_Transmit>

	  	  			//LED DISPLAY
	  	  			//first sort into one of 8 categories
	  	  			if(average > 67.5 && average < 112.5 && solution == 1){
 80017ac:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800196c <main+0xa24>
 80017b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	dd12      	ble.n	80017e8 <main+0x8a0>
 80017c2:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017c6:	edd3 7a00 	vldr	s15, [r3]
 80017ca:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800198c <main+0xa44>
 80017ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	d507      	bpl.n	80017e8 <main+0x8a0>
 80017d8:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d103      	bne.n	80017e8 <main+0x8a0>
	  	  				turnOnLED(1);
 80017e0:	2001      	movs	r0, #1
 80017e2:	f7ff fb87 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80017e6:	e118      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 22.5 && average < 67.5 && solution == 2){
 80017e8:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001970 <main+0xa28>
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	dd12      	ble.n	8001824 <main+0x8dc>
 80017fe:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800196c <main+0xa24>
 800180a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d507      	bpl.n	8001824 <main+0x8dc>
 8001814:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001818:	2b02      	cmp	r3, #2
 800181a:	d103      	bne.n	8001824 <main+0x8dc>
	  	  				turnOnLED(2);
 800181c:	2002      	movs	r0, #2
 800181e:	f7ff fb69 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001822:	e0fa      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (((degrees < 360 && degrees > 337.5) || (degrees > 0 && degrees < 22.5)) && solution == 3){ //something weird for 0 - 360
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	4b52      	ldr	r3, [pc, #328]	; (8001974 <main+0xa2c>)
 800182a:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 800182e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001832:	f7ff f953 	bl	8000adc <__aeabi_dcmplt>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d00b      	beq.n	8001854 <main+0x90c>
 800183c:	a344      	add	r3, pc, #272	; (adr r3, 8001950 <main+0xa08>)
 800183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001842:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184a:	f7ff f965 	bl	8000b18 <__aeabi_dcmpgt>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d118      	bne.n	8001886 <main+0x93e>
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001860:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001864:	f7ff f958 	bl	8000b18 <__aeabi_dcmpgt>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d013      	beq.n	8001896 <main+0x94e>
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b41      	ldr	r3, [pc, #260]	; (8001978 <main+0xa30>)
 8001874:	f607 11c8 	addw	r1, r7, #2504	; 0x9c8
 8001878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800187c:	f7ff f92e 	bl	8000adc <__aeabi_dcmplt>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d007      	beq.n	8001896 <main+0x94e>
 8001886:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 800188a:	2b03      	cmp	r3, #3
 800188c:	d103      	bne.n	8001896 <main+0x94e>
	  	  				turnOnLED(3);
 800188e:	2003      	movs	r0, #3
 8001890:	f7ff fb30 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001894:	e0c1      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 292.5 && average < 337.5 && solution == 4){
 8001896:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 800189a:	edd3 7a00 	vldr	s15, [r3]
 800189e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800197c <main+0xa34>
 80018a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018aa:	dd12      	ble.n	80018d2 <main+0x98a>
 80018ac:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001980 <main+0xa38>
 80018b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	d507      	bpl.n	80018d2 <main+0x98a>
 80018c2:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d103      	bne.n	80018d2 <main+0x98a>
	  	  				turnOnLED(4);
 80018ca:	2004      	movs	r0, #4
 80018cc:	f7ff fb12 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80018d0:	e0a3      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 247.5 && average < 292.5 && solution == 5){
 80018d2:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018d6:	edd3 7a00 	vldr	s15, [r3]
 80018da:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001984 <main+0xa3c>
 80018de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	dd12      	ble.n	800190e <main+0x9c6>
 80018e8:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80018ec:	edd3 7a00 	vldr	s15, [r3]
 80018f0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800197c <main+0xa34>
 80018f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	d507      	bpl.n	800190e <main+0x9c6>
 80018fe:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001902:	2b05      	cmp	r3, #5
 8001904:	d103      	bne.n	800190e <main+0x9c6>
	  	  				turnOnLED(5);
 8001906:	2005      	movs	r0, #5
 8001908:	f7ff faf4 	bl	8000ef4 <turnOnLED>
	  	  				break;
 800190c:	e085      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 202.5 && average < 247.5 && solution == 6){
 800190e:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001988 <main+0xa40>
 800191a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001922:	dd37      	ble.n	8001994 <main+0xa4c>
 8001924:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001928:	edd3 7a00 	vldr	s15, [r3]
 800192c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001984 <main+0xa3c>
 8001930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001938:	d52c      	bpl.n	8001994 <main+0xa4c>
 800193a:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 800193e:	2b06      	cmp	r3, #6
 8001940:	d128      	bne.n	8001994 <main+0xa4c>
	  	  				turnOnLED(6);
 8001942:	2006      	movs	r0, #6
 8001944:	f7ff fad6 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001948:	e067      	b.n	8001a1a <main+0xad2>
 800194a:	bf00      	nop
 800194c:	f3af 8000 	nop.w
 8001950:	00000000 	.word	0x00000000
 8001954:	40751800 	.word	0x40751800
 8001958:	40668000 	.word	0x40668000
 800195c:	08009cd0 	.word	0x08009cd0
 8001960:	20000250 	.word	0x20000250
 8001964:	08009ce0 	.word	0x08009ce0
 8001968:	08009ce8 	.word	0x08009ce8
 800196c:	42870000 	.word	0x42870000
 8001970:	41b40000 	.word	0x41b40000
 8001974:	40768000 	.word	0x40768000
 8001978:	40368000 	.word	0x40368000
 800197c:	43924000 	.word	0x43924000
 8001980:	43a8c000 	.word	0x43a8c000
 8001984:	43778000 	.word	0x43778000
 8001988:	434a8000 	.word	0x434a8000
 800198c:	42e10000 	.word	0x42e10000
 8001990:	431d8000 	.word	0x431d8000
	  	  			}
	  	  			else if (average > 157.5 && average < 202.5 && solution == 7){
 8001994:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 8001990 <main+0xa48>
 80019a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd12      	ble.n	80019d0 <main+0xa88>
 80019aa:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8001988 <main+0xa40>
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	d507      	bpl.n	80019d0 <main+0xa88>
 80019c0:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 80019c4:	2b07      	cmp	r3, #7
 80019c6:	d103      	bne.n	80019d0 <main+0xa88>
	  	  				turnOnLED(7);
 80019c8:	2007      	movs	r0, #7
 80019ca:	f7ff fa93 	bl	8000ef4 <turnOnLED>
	  	  				break;
 80019ce:	e024      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else if (average > 112.5 && average < 157.5 && solution == 0){
 80019d0:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019d4:	edd3 7a00 	vldr	s15, [r3]
 80019d8:	ed1f 7a14 	vldr	s14, [pc, #-80]	; 800198c <main+0xa44>
 80019dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e4:	dd12      	ble.n	8001a0c <main+0xac4>
 80019e6:	f607 13dc 	addw	r3, r7, #2524	; 0x9dc
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ed1f 7a18 	vldr	s14, [pc, #-96]	; 8001990 <main+0xa48>
 80019f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	d507      	bpl.n	8001a0c <main+0xac4>
 80019fc:	f8d7 39b4 	ldr.w	r3, [r7, #2484]	; 0x9b4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d103      	bne.n	8001a0c <main+0xac4>
	  	  				turnOnLED(0);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fa75 	bl	8000ef4 <turnOnLED>
	  	  				break;
 8001a0a:	e006      	b.n	8001a1a <main+0xad2>
	  	  			}
	  	  			else{
	  	  				//turn on all LED's
	  	  				turnOnAll();
 8001a0c:	f7ff fa8c 	bl	8000f28 <turnOnAll>

	  	  			}

	  	  			HAL_Delay(100);
 8001a10:	2064      	movs	r0, #100	; 0x64
 8001a12:	f000 fcf5 	bl	8002400 <HAL_Delay>
  while (1){
 8001a16:	f7ff bb20 	b.w	800105a <main+0x112>
  // END MAGNETOMETER LOOP


  // START ADC LOOP
  // calibrate ADC1
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	484b      	ldr	r0, [pc, #300]	; (8001b4c <main+0xc04>)
 8001a1e:	f001 f94e 	bl	8002cbe <HAL_ADCEx_Calibration_Start>

  // while the system is still searching for solutions
  int ADC_Solutions[8] = {0,0,0,0,0,0,0,0};
 8001a22:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001a26:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	2320      	movs	r3, #32
 8001a2e:	461a      	mov	r2, r3
 8001a30:	2100      	movs	r1, #0
 8001a32:	f005 f8ab 	bl	8006b8c <memset>
  ADC_Solutions[solution] = 1;
 8001a36:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001a3a:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001a3e:	f8d7 29b4 	ldr.w	r2, [r7, #2484]	; 0x9b4
 8001a42:	2101      	movs	r1, #1
 8001a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  int SolCounter = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f8c7 39c0 	str.w	r3, [r7, #2496]	; 0x9c0
  while (SolCounter < 1){
 8001a4e:	e075      	b.n	8001b3c <main+0xbf4>
	// Poll each LED in sequence
	for (int i = 0; i < 8; i++){
 8001a50:	2300      	movs	r3, #0
 8001a52:	f8c7 39bc 	str.w	r3, [r7, #2492]	; 0x9bc
 8001a56:	e042      	b.n	8001ade <main+0xb96>
		LDRChannels[i](&hadc1, &sConfig);
 8001a58:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001a62:	443b      	add	r3, r7
 8001a64:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8001a68:	4939      	ldr	r1, [pc, #228]	; (8001b50 <main+0xc08>)
 8001a6a:	4838      	ldr	r0, [pc, #224]	; (8001b4c <main+0xc04>)
 8001a6c:	4798      	blx	r3
		HAL_ADC_Start(&hadc1);
 8001a6e:	4837      	ldr	r0, [pc, #220]	; (8001b4c <main+0xc04>)
 8001a70:	f000 feca 	bl	8002808 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a78:	4834      	ldr	r0, [pc, #208]	; (8001b4c <main+0xc04>)
 8001a7a:	f001 f811 	bl	8002aa0 <HAL_ADC_PollForConversion>
		int ADC_val = HAL_ADC_GetValue(&hadc1);
 8001a7e:	4833      	ldr	r0, [pc, #204]	; (8001b4c <main+0xc04>)
 8001a80:	f001 f910 	bl	8002ca4 <HAL_ADC_GetValue>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f8c7 397c 	str.w	r3, [r7, #2428]	; 0x97c
		HAL_ADC_Stop(&hadc1);
 8001a8a:	4830      	ldr	r0, [pc, #192]	; (8001b4c <main+0xc04>)
 8001a8c:	f000 ffd2 	bl	8002a34 <HAL_ADC_Stop>

		// read the value from ADC, full range is 12 bits
		uint8_t scale = ADC_val / (0xfff / 8);  // divide the scale into 8 even partitions (for 8 leds)
 8001a90:	f8d7 397c 	ldr.w	r3, [r7, #2428]	; 0x97c
 8001a94:	4a2f      	ldr	r2, [pc, #188]	; (8001b54 <main+0xc0c>)
 8001a96:	fb82 1203 	smull	r1, r2, r2, r3
 8001a9a:	441a      	add	r2, r3
 8001a9c:	1212      	asrs	r2, r2, #8
 8001a9e:	17db      	asrs	r3, r3, #31
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	f887 397b 	strb.w	r3, [r7, #2427]	; 0x97b

		// Mark LED to be triggered
		if (scale > 3) {
 8001aa6:	f897 397b 	ldrb.w	r3, [r7, #2427]	; 0x97b
 8001aaa:	2b03      	cmp	r3, #3
 8001aac:	d909      	bls.n	8001ac2 <main+0xb7a>
			LDRs[i] = 1;
 8001aae:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001ab8:	443b      	add	r3, r7
 8001aba:	2201      	movs	r2, #1
 8001abc:	f843 2ca8 	str.w	r2, [r3, #-168]
 8001ac0:	e008      	b.n	8001ad4 <main+0xb8c>
		} else {
			LDRs[i] = 0;
 8001ac2:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001acc:	443b      	add	r3, r7
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f843 2ca8 	str.w	r2, [r3, #-168]
	for (int i = 0; i < 8; i++){
 8001ad4:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ad8:	3301      	adds	r3, #1
 8001ada:	f8c7 39bc 	str.w	r3, [r7, #2492]	; 0x9bc
 8001ade:	f8d7 39bc 	ldr.w	r3, [r7, #2492]	; 0x9bc
 8001ae2:	2b07      	cmp	r3, #7
 8001ae4:	ddb8      	ble.n	8001a58 <main+0xb10>
		}
	}

	// Check if solution is a match+
	for (int i = 0; i <= 8; i++){
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f8c7 39b8 	str.w	r3, [r7, #2488]	; 0x9b8
 8001aec:	e022      	b.n	8001b34 <main+0xbec>
		if (i == 8){
 8001aee:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	d105      	bne.n	8001b02 <main+0xbba>
			SolCounter++;
 8001af6:	f8d7 39c0 	ldr.w	r3, [r7, #2496]	; 0x9c0
 8001afa:	3301      	adds	r3, #1
 8001afc:	f8c7 39c0 	str.w	r3, [r7, #2496]	; 0x9c0
 8001b00:	e013      	b.n	8001b2a <main+0xbe2>
		}
		else if (LDRs[i] == ADC_Solutions[i]){
 8001b02:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8001b0c:	443b      	add	r3, r7
 8001b0e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8001b12:	f507 631e 	add.w	r3, r7, #2528	; 0x9e0
 8001b16:	f6a3 13d4 	subw	r3, r3, #2516	; 0x9d4
 8001b1a:	f8d7 19b8 	ldr.w	r1, [r7, #2488]	; 0x9b8
 8001b1e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d000      	beq.n	8001b28 <main+0xbe0>
			continue;
		} else{
			break;
 8001b26:	e009      	b.n	8001b3c <main+0xbf4>
			continue;
 8001b28:	bf00      	nop
	for (int i = 0; i <= 8; i++){
 8001b2a:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b2e:	3301      	adds	r3, #1
 8001b30:	f8c7 39b8 	str.w	r3, [r7, #2488]	; 0x9b8
 8001b34:	f8d7 39b8 	ldr.w	r3, [r7, #2488]	; 0x9b8
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	ddd8      	ble.n	8001aee <main+0xba6>
  while (SolCounter < 1){
 8001b3c:	f8d7 39c0 	ldr.w	r3, [r7, #2496]	; 0x9c0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	dd85      	ble.n	8001a50 <main+0xb08>
		}
	}
  }

  // Send Serial Code to core STM32 discovery board. - TEMP
  turnOnAll();
 8001b44:	f7ff f9f0 	bl	8000f28 <turnOnAll>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <main+0xc00>
 8001b4a:	bf00      	nop
 8001b4c:	200002d8 	.word	0x200002d8
 8001b50:	2000032c 	.word	0x2000032c
 8001b54:	80402011 	.word	0x80402011

08001b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b09e      	sub	sp, #120	; 0x78
 8001b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b5e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b62:	2228      	movs	r2, #40	; 0x28
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f005 f810 	bl	8006b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	223c      	movs	r2, #60	; 0x3c
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f005 f802 	bl	8006b8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b8c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001b90:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b92:	2300      	movs	r3, #0
 8001b94:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b96:	2301      	movs	r3, #1
 8001b98:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b9a:	2310      	movs	r3, #16
 8001b9c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ba2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ba6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ba8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bac:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 feda 	bl	800496c <HAL_RCC_OscConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001bbe:	f000 f96b 	bl	8001e98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bc2:	230f      	movs	r3, #15
 8001bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bd2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001bd8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001bdc:	2101      	movs	r1, #1
 8001bde:	4618      	mov	r0, r3
 8001be0:	f003 ff02 	bl	80059e8 <HAL_RCC_ClockConfig>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001bea:	f000 f955 	bl	8001e98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8001bee:	23a1      	movs	r3, #161	; 0xa1
 8001bf0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001bf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c00:	463b      	mov	r3, r7
 8001c02:	4618      	mov	r0, r3
 8001c04:	f004 f926 	bl	8005e54 <HAL_RCCEx_PeriphCLKConfig>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001c0e:	f000 f943 	bl	8001e98 <Error_Handler>
  }
}
 8001c12:	bf00      	nop
 8001c14:	3778      	adds	r7, #120	; 0x78
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c2c:	4b22      	ldr	r3, [pc, #136]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c2e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001c32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c34:	4b20      	ldr	r3, [pc, #128]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c3a:	4b1f      	ldr	r3, [pc, #124]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c40:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c46:	4b1c      	ldr	r3, [pc, #112]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c4c:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c54:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c5a:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c66:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c6c:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c76:	2204      	movs	r2, #4
 8001c78:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001c80:	4b0d      	ldr	r3, [pc, #52]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c86:	480c      	ldr	r0, [pc, #48]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001c88:	f000 fbde 	bl	8002448 <HAL_ADC_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 8001c92:	f000 f901 	bl	8001e98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4806      	ldr	r0, [pc, #24]	; (8001cb8 <MX_ADC1_Init+0x9c>)
 8001ca0:	f001 fb6c 	bl	800337c <HAL_ADCEx_MultiModeConfigChannel>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001caa:	f000 f8f5 	bl	8001e98 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200002d8 	.word	0x200002d8

08001cbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cc2:	4a1c      	ldr	r2, [pc, #112]	; (8001d34 <MX_I2C1_Init+0x78>)
 8001cc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cc8:	4a1b      	ldr	r2, [pc, #108]	; (8001d38 <MX_I2C1_Init+0x7c>)
 8001cca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ccc:	4b18      	ldr	r3, [pc, #96]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cd2:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd8:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001cde:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cea:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cf6:	480e      	ldr	r0, [pc, #56]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001cf8:	f002 f82a 	bl	8003d50 <HAL_I2C_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d02:	f000 f8c9 	bl	8001e98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d06:	2100      	movs	r1, #0
 8001d08:	4809      	ldr	r0, [pc, #36]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001d0a:	f002 fd97 	bl	800483c <HAL_I2CEx_ConfigAnalogFilter>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001d14:	f000 f8c0 	bl	8001e98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <MX_I2C1_Init+0x74>)
 8001d1c:	f002 fdd9 	bl	80048d2 <HAL_I2CEx_ConfigDigitalFilter>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001d26:	f000 f8b7 	bl	8001e98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200001fc 	.word	0x200001fc
 8001d34:	40005400 	.word	0x40005400
 8001d38:	2000090e 	.word	0x2000090e

08001d3c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d42:	4a15      	ldr	r2, [pc, #84]	; (8001d98 <MX_USART1_UART_Init+0x5c>)
 8001d44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d46:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d54:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d62:	220c      	movs	r2, #12
 8001d64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d72:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d7e:	4805      	ldr	r0, [pc, #20]	; (8001d94 <MX_USART1_UART_Init+0x58>)
 8001d80:	f004 fa18 	bl	80061b4 <HAL_UART_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d8a:	f000 f885 	bl	8001e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000250 	.word	0x20000250
 8001d98:	40013800 	.word	0x40013800

08001d9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	; 0x28
 8001da0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da2:	f107 0314 	add.w	r3, r7, #20
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	605a      	str	r2, [r3, #4]
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	60da      	str	r2, [r3, #12]
 8001db0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001db2:	4b37      	ldr	r3, [pc, #220]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	4a36      	ldr	r2, [pc, #216]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001db8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dbc:	6153      	str	r3, [r2, #20]
 8001dbe:	4b34      	ldr	r3, [pc, #208]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dca:	4b31      	ldr	r3, [pc, #196]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	4a30      	ldr	r2, [pc, #192]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001dd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001dd4:	6153      	str	r3, [r2, #20]
 8001dd6:	4b2e      	ldr	r3, [pc, #184]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001dd8:	695b      	ldr	r3, [r3, #20]
 8001dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001de2:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	4a2a      	ldr	r2, [pc, #168]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001de8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dec:	6153      	str	r3, [r2, #20]
 8001dee:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfa:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	4a24      	ldr	r2, [pc, #144]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e04:	6153      	str	r3, [r2, #20]
 8001e06:	4b22      	ldr	r3, [pc, #136]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	4b1f      	ldr	r3, [pc, #124]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	4a1e      	ldr	r2, [pc, #120]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001e18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e1c:	6153      	str	r3, [r2, #20]
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	; (8001e90 <MX_GPIO_Init+0xf4>)
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001e30:	4818      	ldr	r0, [pc, #96]	; (8001e94 <MX_GPIO_Init+0xf8>)
 8001e32:	f001 ff75 	bl	8003d20 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001e36:	2337      	movs	r3, #55	; 0x37
 8001e38:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e3a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001e3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4812      	ldr	r0, [pc, #72]	; (8001e94 <MX_GPIO_Init+0xf8>)
 8001e4c:	f001 fdee 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001e50:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001e54:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e56:	2301      	movs	r3, #1
 8001e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e62:	f107 0314 	add.w	r3, r7, #20
 8001e66:	4619      	mov	r1, r3
 8001e68:	480a      	ldr	r0, [pc, #40]	; (8001e94 <MX_GPIO_Init+0xf8>)
 8001e6a:	f001 fddf 	bl	8003a2c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e84:	f001 fdd2 	bl	8003a2c <HAL_GPIO_Init>

}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40021000 	.word	0x40021000
 8001e94:	48001000 	.word	0x48001000

08001e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e9c:	b672      	cpsid	i
}
 8001e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ea0:	e7fe      	b.n	8001ea0 <Error_Handler+0x8>
	...

08001ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <HAL_MspInit+0x44>)
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	4a0e      	ldr	r2, [pc, #56]	; (8001ee8 <HAL_MspInit+0x44>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6193      	str	r3, [r2, #24]
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <HAL_MspInit+0x44>)
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ec2:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <HAL_MspInit+0x44>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a08      	ldr	r2, [pc, #32]	; (8001ee8 <HAL_MspInit+0x44>)
 8001ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	61d3      	str	r3, [r2, #28]
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_MspInit+0x44>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed6:	603b      	str	r3, [r7, #0]
 8001ed8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001eda:	2007      	movs	r0, #7
 8001edc:	f001 fd72 	bl	80039c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000

08001eec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08c      	sub	sp, #48	; 0x30
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f0c:	d154      	bne.n	8001fb8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001f0e:	4b2c      	ldr	r3, [pc, #176]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	4a2b      	ldr	r2, [pc, #172]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f18:	6153      	str	r3, [r2, #20]
 8001f1a:	4b29      	ldr	r3, [pc, #164]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f26:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	4a25      	ldr	r2, [pc, #148]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f30:	6153      	str	r3, [r2, #20]
 8001f32:	4b23      	ldr	r3, [pc, #140]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	4a1f      	ldr	r2, [pc, #124]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f48:	6153      	str	r3, [r2, #20]
 8001f4a:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f56:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	4a19      	ldr	r2, [pc, #100]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f5c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f60:	6153      	str	r3, [r2, #20]
 8001f62:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_ADC_MspInit+0xd4>)
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PF4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f6e:	230f      	movs	r3, #15
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f72:	2303      	movs	r3, #3
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7a:	f107 031c 	add.w	r3, r7, #28
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4810      	ldr	r0, [pc, #64]	; (8001fc4 <HAL_ADC_MspInit+0xd8>)
 8001f82:	f001 fd53 	bl	8003a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f86:	230e      	movs	r3, #14
 8001f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f9c:	f001 fd46 	bl	8003a2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001fa0:	2310      	movs	r3, #16
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <HAL_ADC_MspInit+0xdc>)
 8001fb4:	f001 fd3a 	bl	8003a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fb8:	bf00      	nop
 8001fba:	3730      	adds	r7, #48	; 0x30
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	48000800 	.word	0x48000800
 8001fc8:	48001400 	.word	0x48001400

08001fcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b08a      	sub	sp, #40	; 0x28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd4:	f107 0314 	add.w	r3, r7, #20
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a17      	ldr	r2, [pc, #92]	; (8002048 <HAL_I2C_MspInit+0x7c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d127      	bne.n	800203e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_I2C_MspInit+0x80>)
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	4a16      	ldr	r2, [pc, #88]	; (800204c <HAL_I2C_MspInit+0x80>)
 8001ff4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ff8:	6153      	str	r3, [r2, #20]
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <HAL_I2C_MspInit+0x80>)
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002006:	23c0      	movs	r3, #192	; 0xc0
 8002008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200a:	2312      	movs	r3, #18
 800200c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800200e:	2301      	movs	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002012:	2303      	movs	r3, #3
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002016:	2304      	movs	r3, #4
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4619      	mov	r1, r3
 8002020:	480b      	ldr	r0, [pc, #44]	; (8002050 <HAL_I2C_MspInit+0x84>)
 8002022:	f001 fd03 	bl	8003a2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_I2C_MspInit+0x80>)
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <HAL_I2C_MspInit+0x80>)
 800202c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002030:	61d3      	str	r3, [r2, #28]
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_I2C_MspInit+0x80>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	3728      	adds	r7, #40	; 0x28
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40005400 	.word	0x40005400
 800204c:	40021000 	.word	0x40021000
 8002050:	48000400 	.word	0x48000400

08002054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a17      	ldr	r2, [pc, #92]	; (80020d0 <HAL_UART_MspInit+0x7c>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d127      	bne.n	80020c6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002076:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <HAL_UART_MspInit+0x80>)
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	4a16      	ldr	r2, [pc, #88]	; (80020d4 <HAL_UART_MspInit+0x80>)
 800207c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002080:	6193      	str	r3, [r2, #24]
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <HAL_UART_MspInit+0x80>)
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <HAL_UART_MspInit+0x80>)
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <HAL_UART_MspInit+0x80>)
 8002094:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002098:	6153      	str	r3, [r2, #20]
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <HAL_UART_MspInit+0x80>)
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020a6:	2330      	movs	r3, #48	; 0x30
 80020a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b2:	2303      	movs	r3, #3
 80020b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020b6:	2307      	movs	r3, #7
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ba:	f107 0314 	add.w	r3, r7, #20
 80020be:	4619      	mov	r1, r3
 80020c0:	4805      	ldr	r0, [pc, #20]	; (80020d8 <HAL_UART_MspInit+0x84>)
 80020c2:	f001 fcb3 	bl	8003a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020c6:	bf00      	nop
 80020c8:	3728      	adds	r7, #40	; 0x28
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40013800 	.word	0x40013800
 80020d4:	40021000 	.word	0x40021000
 80020d8:	48000800 	.word	0x48000800

080020dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <NMI_Handler+0x4>

080020e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <HardFault_Handler+0x4>

080020e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <MemManage_Handler+0x4>

080020ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f2:	e7fe      	b.n	80020f2 <BusFault_Handler+0x4>

080020f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f8:	e7fe      	b.n	80020f8 <UsageFault_Handler+0x4>

080020fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020fa:	b480      	push	{r7}
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002116:	b480      	push	{r7}
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002128:	f000 f94a 	bl	80023c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}

08002130 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  return 1;
 8002134:	2301      	movs	r3, #1
}
 8002136:	4618      	mov	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <_kill>:

int _kill(int pid, int sig)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800214a:	f004 fcf5 	bl	8006b38 <__errno>
 800214e:	4603      	mov	r3, r0
 8002150:	2216      	movs	r2, #22
 8002152:	601a      	str	r2, [r3, #0]
  return -1;
 8002154:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <_exit>:

void _exit (int status)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002168:	f04f 31ff 	mov.w	r1, #4294967295
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff ffe7 	bl	8002140 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002172:	e7fe      	b.n	8002172 <_exit+0x12>

08002174 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	e00a      	b.n	800219c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002186:	f3af 8000 	nop.w
 800218a:	4601      	mov	r1, r0
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	60ba      	str	r2, [r7, #8]
 8002192:	b2ca      	uxtb	r2, r1
 8002194:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	3301      	adds	r3, #1
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	dbf0      	blt.n	8002186 <_read+0x12>
  }

  return len;
 80021a4:	687b      	ldr	r3, [r7, #4]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b086      	sub	sp, #24
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	60f8      	str	r0, [r7, #12]
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	e009      	b.n	80021d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	1c5a      	adds	r2, r3, #1
 80021c4:	60ba      	str	r2, [r7, #8]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	3301      	adds	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	429a      	cmp	r2, r3
 80021da:	dbf1      	blt.n	80021c0 <_write+0x12>
  }
  return len;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <_close>:

int _close(int file)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
 8002206:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800220e:	605a      	str	r2, [r3, #4]
  return 0;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <_isatty>:

int _isatty(int file)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002226:	2301      	movs	r3, #1
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
	...

08002250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002258:	4a14      	ldr	r2, [pc, #80]	; (80022ac <_sbrk+0x5c>)
 800225a:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <_sbrk+0x60>)
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d102      	bne.n	8002272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <_sbrk+0x64>)
 800226e:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <_sbrk+0x68>)
 8002270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <_sbrk+0x64>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	429a      	cmp	r2, r3
 800227e:	d207      	bcs.n	8002290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002280:	f004 fc5a 	bl	8006b38 <__errno>
 8002284:	4603      	mov	r3, r0
 8002286:	220c      	movs	r2, #12
 8002288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e009      	b.n	80022a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <_sbrk+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <_sbrk+0x64>)
 80022a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022a2:	68fb      	ldr	r3, [r7, #12]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	2000a000 	.word	0x2000a000
 80022b0:	00000400 	.word	0x00000400
 80022b4:	20000344 	.word	0x20000344
 80022b8:	20000360 	.word	0x20000360

080022bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <SystemInit+0x20>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c6:	4a05      	ldr	r2, [pc, #20]	; (80022dc <SystemInit+0x20>)
 80022c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002318 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80022e4:	f7ff ffea 	bl	80022bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022e8:	480c      	ldr	r0, [pc, #48]	; (800231c <LoopForever+0x6>)
  ldr r1, =_edata
 80022ea:	490d      	ldr	r1, [pc, #52]	; (8002320 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022ec:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <LoopForever+0xe>)
  movs r3, #0
 80022ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f0:	e002      	b.n	80022f8 <LoopCopyDataInit>

080022f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f6:	3304      	adds	r3, #4

080022f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022fc:	d3f9      	bcc.n	80022f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002300:	4c0a      	ldr	r4, [pc, #40]	; (800232c <LoopForever+0x16>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002304:	e001      	b.n	800230a <LoopFillZerobss>

08002306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002308:	3204      	adds	r2, #4

0800230a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800230a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800230c:	d3fb      	bcc.n	8002306 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800230e:	f004 fc19 	bl	8006b44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002312:	f7fe fe19 	bl	8000f48 <main>

08002316 <LoopForever>:

LoopForever:
    b LoopForever
 8002316:	e7fe      	b.n	8002316 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002318:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002324:	0800a170 	.word	0x0800a170
  ldr r2, =_sbss
 8002328:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800232c:	2000035c 	.word	0x2000035c

08002330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC1_2_IRQHandler>
	...

08002334 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_Init+0x28>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a07      	ldr	r2, [pc, #28]	; (800235c <HAL_Init+0x28>)
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002344:	2003      	movs	r0, #3
 8002346:	f001 fb3d 	bl	80039c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800234a:	2000      	movs	r0, #0
 800234c:	f000 f808 	bl	8002360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002350:	f7ff fda8 	bl	8001ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_InitTick+0x54>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <HAL_InitTick+0x58>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002376:	fbb3 f3f1 	udiv	r3, r3, r1
 800237a:	fbb2 f3f3 	udiv	r3, r2, r3
 800237e:	4618      	mov	r0, r3
 8002380:	f001 fb47 	bl	8003a12 <HAL_SYSTICK_Config>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e00e      	b.n	80023ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b0f      	cmp	r3, #15
 8002392:	d80a      	bhi.n	80023aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002394:	2200      	movs	r2, #0
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f001 fb1d 	bl	80039da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a0:	4a06      	ldr	r2, [pc, #24]	; (80023bc <HAL_InitTick+0x5c>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000004 	.word	0x20000004
 80023b8:	2000000c 	.word	0x2000000c
 80023bc:	20000008 	.word	0x20000008

080023c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <HAL_IncTick+0x20>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_IncTick+0x24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <HAL_IncTick+0x24>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	2000000c 	.word	0x2000000c
 80023e4:	20000348 	.word	0x20000348

080023e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_GetTick+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000348 	.word	0x20000348

08002400 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff ffee 	bl	80023e8 <HAL_GetTick>
 800240c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d005      	beq.n	8002426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241a:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <HAL_Delay+0x44>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002426:	bf00      	nop
 8002428:	f7ff ffde 	bl	80023e8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	429a      	cmp	r2, r3
 8002436:	d8f7      	bhi.n	8002428 <HAL_Delay+0x28>
  {
  }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	2000000c 	.word	0x2000000c

08002448 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b09a      	sub	sp, #104	; 0x68
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002456:	2300      	movs	r3, #0
 8002458:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d101      	bne.n	8002468 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e1c9      	b.n	80027fc <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	2b00      	cmp	r3, #0
 8002478:	d176      	bne.n	8002568 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	2b00      	cmp	r3, #0
 8002480:	d152      	bne.n	8002528 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff fd25 	bl	8001eec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d13b      	bne.n	8002528 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f001 f8b9 	bl	8003628 <ADC_Disable>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c0:	f003 0310 	and.w	r3, r3, #16
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d12f      	bne.n	8002528 <HAL_ADC_Init+0xe0>
 80024c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d12b      	bne.n	8002528 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024d8:	f023 0302 	bic.w	r3, r3, #2
 80024dc:	f043 0202 	orr.w	r2, r3, #2
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024f2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002502:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002504:	4b86      	ldr	r3, [pc, #536]	; (8002720 <HAL_ADC_Init+0x2d8>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a86      	ldr	r2, [pc, #536]	; (8002724 <HAL_ADC_Init+0x2dc>)
 800250a:	fba2 2303 	umull	r2, r3, r2, r3
 800250e:	0c9a      	lsrs	r2, r3, #18
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800251a:	e002      	b.n	8002522 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	3b01      	subs	r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1f9      	bne.n	800251c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d007      	beq.n	8002546 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002540:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002544:	d110      	bne.n	8002568 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f023 0312 	bic.w	r3, r3, #18
 800254e:	f043 0210 	orr.w	r2, r3, #16
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	f043 0201 	orr.w	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	f003 0310 	and.w	r3, r3, #16
 8002570:	2b00      	cmp	r3, #0
 8002572:	f040 8136 	bne.w	80027e2 <HAL_ADC_Init+0x39a>
 8002576:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800257a:	2b00      	cmp	r3, #0
 800257c:	f040 8131 	bne.w	80027e2 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800258a:	2b00      	cmp	r3, #0
 800258c:	f040 8129 	bne.w	80027e2 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002598:	f043 0202 	orr.w	r2, r3, #2
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025a8:	d004      	beq.n	80025b4 <HAL_ADC_Init+0x16c>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a5e      	ldr	r2, [pc, #376]	; (8002728 <HAL_ADC_Init+0x2e0>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_Init+0x170>
 80025b4:	4b5d      	ldr	r3, [pc, #372]	; (800272c <HAL_ADC_Init+0x2e4>)
 80025b6:	e000      	b.n	80025ba <HAL_ADC_Init+0x172>
 80025b8:	4b5d      	ldr	r3, [pc, #372]	; (8002730 <HAL_ADC_Init+0x2e8>)
 80025ba:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025c4:	d102      	bne.n	80025cc <HAL_ADC_Init+0x184>
 80025c6:	4b58      	ldr	r3, [pc, #352]	; (8002728 <HAL_ADC_Init+0x2e0>)
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	e01a      	b.n	8002602 <HAL_ADC_Init+0x1ba>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a55      	ldr	r2, [pc, #340]	; (8002728 <HAL_ADC_Init+0x2e0>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d103      	bne.n	80025de <HAL_ADC_Init+0x196>
 80025d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	e011      	b.n	8002602 <HAL_ADC_Init+0x1ba>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a54      	ldr	r2, [pc, #336]	; (8002734 <HAL_ADC_Init+0x2ec>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d102      	bne.n	80025ee <HAL_ADC_Init+0x1a6>
 80025e8:	4b53      	ldr	r3, [pc, #332]	; (8002738 <HAL_ADC_Init+0x2f0>)
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	e009      	b.n	8002602 <HAL_ADC_Init+0x1ba>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a51      	ldr	r2, [pc, #324]	; (8002738 <HAL_ADC_Init+0x2f0>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d102      	bne.n	80025fe <HAL_ADC_Init+0x1b6>
 80025f8:	4b4e      	ldr	r3, [pc, #312]	; (8002734 <HAL_ADC_Init+0x2ec>)
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	e001      	b.n	8002602 <HAL_ADC_Init+0x1ba>
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b01      	cmp	r3, #1
 800260e:	d108      	bne.n	8002622 <HAL_ADC_Init+0x1da>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_ADC_Init+0x1da>
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <HAL_ADC_Init+0x1dc>
 8002622:	2300      	movs	r3, #0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d11c      	bne.n	8002662 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002628:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800262a:	2b00      	cmp	r3, #0
 800262c:	d010      	beq.n	8002650 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d107      	bne.n	800264a <HAL_ADC_Init+0x202>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b01      	cmp	r3, #1
 8002644:	d101      	bne.n	800264a <HAL_ADC_Init+0x202>
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_ADC_Init+0x204>
 800264a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800264c:	2b00      	cmp	r3, #0
 800264e:	d108      	bne.n	8002662 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002650:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	431a      	orrs	r2, r3
 800265e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002660:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	7e5b      	ldrb	r3, [r3, #25]
 8002666:	035b      	lsls	r3, r3, #13
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800266c:	2a01      	cmp	r2, #1
 800266e:	d002      	beq.n	8002676 <HAL_ADC_Init+0x22e>
 8002670:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002674:	e000      	b.n	8002678 <HAL_ADC_Init+0x230>
 8002676:	2200      	movs	r2, #0
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	4313      	orrs	r3, r2
 8002686:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002688:	4313      	orrs	r3, r2
 800268a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d11b      	bne.n	80026ce <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7e5b      	ldrb	r3, [r3, #25]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	3b01      	subs	r3, #1
 80026a4:	045a      	lsls	r2, r3, #17
 80026a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026a8:	4313      	orrs	r3, r2
 80026aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ae:	663b      	str	r3, [r7, #96]	; 0x60
 80026b0:	e00d      	b.n	80026ce <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80026ba:	f043 0220 	orr.w	r2, r3, #32
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d03a      	beq.n	800274c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a16      	ldr	r2, [pc, #88]	; (8002734 <HAL_ADC_Init+0x2ec>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d004      	beq.n	80026ea <HAL_ADC_Init+0x2a2>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a14      	ldr	r2, [pc, #80]	; (8002738 <HAL_ADC_Init+0x2f0>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d128      	bne.n	800273c <HAL_ADC_Init+0x2f4>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ee:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80026f2:	d012      	beq.n	800271a <HAL_ADC_Init+0x2d2>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026fc:	d00a      	beq.n	8002714 <HAL_ADC_Init+0x2cc>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002702:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002706:	d002      	beq.n	800270e <HAL_ADC_Init+0x2c6>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270c:	e018      	b.n	8002740 <HAL_ADC_Init+0x2f8>
 800270e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002712:	e015      	b.n	8002740 <HAL_ADC_Init+0x2f8>
 8002714:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002718:	e012      	b.n	8002740 <HAL_ADC_Init+0x2f8>
 800271a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800271e:	e00f      	b.n	8002740 <HAL_ADC_Init+0x2f8>
 8002720:	20000004 	.word	0x20000004
 8002724:	431bde83 	.word	0x431bde83
 8002728:	50000100 	.word	0x50000100
 800272c:	50000300 	.word	0x50000300
 8002730:	50000700 	.word	0x50000700
 8002734:	50000400 	.word	0x50000400
 8002738:	50000500 	.word	0x50000500
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002744:	4313      	orrs	r3, r2
 8002746:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002748:	4313      	orrs	r3, r2
 800274a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b00      	cmp	r3, #0
 8002758:	d114      	bne.n	8002784 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002768:	f023 0302 	bic.w	r3, r3, #2
 800276c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7e1b      	ldrb	r3, [r3, #24]
 8002772:	039a      	lsls	r2, r3, #14
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4313      	orrs	r3, r2
 800277e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002780:	4313      	orrs	r3, r2
 8002782:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68da      	ldr	r2, [r3, #12]
 800278a:	4b1e      	ldr	r3, [pc, #120]	; (8002804 <HAL_ADC_Init+0x3bc>)
 800278c:	4013      	ands	r3, r2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002794:	430b      	orrs	r3, r1
 8002796:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d10c      	bne.n	80027ba <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	f023 010f 	bic.w	r1, r3, #15
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	1e5a      	subs	r2, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
 80027b8:	e007      	b.n	80027ca <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 020f 	bic.w	r2, r2, #15
 80027c8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f023 0303 	bic.w	r3, r3, #3
 80027d8:	f043 0201 	orr.w	r2, r3, #1
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	641a      	str	r2, [r3, #64]	; 0x40
 80027e0:	e00a      	b.n	80027f8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	f023 0312 	bic.w	r3, r3, #18
 80027ea:	f043 0210 	orr.w	r2, r3, #16
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80027f2:	2301      	movs	r3, #1
 80027f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80027f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3768      	adds	r7, #104	; 0x68
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	fff0c007 	.word	0xfff0c007

08002808 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 80f9 	bne.w	8002a16 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_ADC_Start+0x2a>
 800282e:	2302      	movs	r3, #2
 8002830:	e0f4      	b.n	8002a1c <HAL_ADC_Start+0x214>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fe90 	bl	8003560 <ADC_Enable>
 8002840:	4603      	mov	r3, r0
 8002842:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	2b00      	cmp	r3, #0
 8002848:	f040 80e0 	bne.w	8002a0c <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002854:	f023 0301 	bic.w	r3, r3, #1
 8002858:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002868:	d004      	beq.n	8002874 <HAL_ADC_Start+0x6c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6d      	ldr	r2, [pc, #436]	; (8002a24 <HAL_ADC_Start+0x21c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d106      	bne.n	8002882 <HAL_ADC_Start+0x7a>
 8002874:	4b6c      	ldr	r3, [pc, #432]	; (8002a28 <HAL_ADC_Start+0x220>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 031f 	and.w	r3, r3, #31
 800287c:	2b00      	cmp	r3, #0
 800287e:	d010      	beq.n	80028a2 <HAL_ADC_Start+0x9a>
 8002880:	e005      	b.n	800288e <HAL_ADC_Start+0x86>
 8002882:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <HAL_ADC_Start+0x224>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	2b00      	cmp	r3, #0
 800288c:	d009      	beq.n	80028a2 <HAL_ADC_Start+0x9a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002896:	d004      	beq.n	80028a2 <HAL_ADC_Start+0x9a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a64      	ldr	r2, [pc, #400]	; (8002a30 <HAL_ADC_Start+0x228>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d115      	bne.n	80028ce <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d036      	beq.n	800292a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028cc:	e02d      	b.n	800292a <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e2:	d004      	beq.n	80028ee <HAL_ADC_Start+0xe6>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a4e      	ldr	r2, [pc, #312]	; (8002a24 <HAL_ADC_Start+0x21c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d10a      	bne.n	8002904 <HAL_ADC_Start+0xfc>
 80028ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	bf14      	ite	ne
 80028fc:	2301      	movne	r3, #1
 80028fe:	2300      	moveq	r3, #0
 8002900:	b2db      	uxtb	r3, r3
 8002902:	e008      	b.n	8002916 <HAL_ADC_Start+0x10e>
 8002904:	4b4a      	ldr	r3, [pc, #296]	; (8002a30 <HAL_ADC_Start+0x228>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf14      	ite	ne
 8002910:	2301      	movne	r3, #1
 8002912:	2300      	moveq	r3, #0
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d007      	beq.n	800292a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002922:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002932:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002936:	d106      	bne.n	8002946 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293c:	f023 0206 	bic.w	r2, r3, #6
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	645a      	str	r2, [r3, #68]	; 0x44
 8002944:	e002      	b.n	800294c <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	221c      	movs	r2, #28
 800295a:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002964:	d004      	beq.n	8002970 <HAL_ADC_Start+0x168>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a2e      	ldr	r2, [pc, #184]	; (8002a24 <HAL_ADC_Start+0x21c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d106      	bne.n	800297e <HAL_ADC_Start+0x176>
 8002970:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_ADC_Start+0x220>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	2b00      	cmp	r3, #0
 800297a:	d03e      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 800297c:	e005      	b.n	800298a <HAL_ADC_Start+0x182>
 800297e:	4b2b      	ldr	r3, [pc, #172]	; (8002a2c <HAL_ADC_Start+0x224>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2b00      	cmp	r3, #0
 8002988:	d037      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002992:	d004      	beq.n	800299e <HAL_ADC_Start+0x196>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a22      	ldr	r2, [pc, #136]	; (8002a24 <HAL_ADC_Start+0x21c>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d106      	bne.n	80029ac <HAL_ADC_Start+0x1a4>
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <HAL_ADC_Start+0x220>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 031f 	and.w	r3, r3, #31
 80029a6:	2b05      	cmp	r3, #5
 80029a8:	d027      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 80029aa:	e005      	b.n	80029b8 <HAL_ADC_Start+0x1b0>
 80029ac:	4b1f      	ldr	r3, [pc, #124]	; (8002a2c <HAL_ADC_Start+0x224>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	2b05      	cmp	r3, #5
 80029b6:	d020      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029c0:	d004      	beq.n	80029cc <HAL_ADC_Start+0x1c4>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a17      	ldr	r2, [pc, #92]	; (8002a24 <HAL_ADC_Start+0x21c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d106      	bne.n	80029da <HAL_ADC_Start+0x1d2>
 80029cc:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <HAL_ADC_Start+0x220>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	2b09      	cmp	r3, #9
 80029d6:	d010      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 80029d8:	e005      	b.n	80029e6 <HAL_ADC_Start+0x1de>
 80029da:	4b14      	ldr	r3, [pc, #80]	; (8002a2c <HAL_ADC_Start+0x224>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	2b09      	cmp	r3, #9
 80029e4:	d009      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029ee:	d004      	beq.n	80029fa <HAL_ADC_Start+0x1f2>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <HAL_ADC_Start+0x228>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d10f      	bne.n	8002a1a <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f042 0204 	orr.w	r2, r2, #4
 8002a08:	609a      	str	r2, [r3, #8]
 8002a0a:	e006      	b.n	8002a1a <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002a14:	e001      	b.n	8002a1a <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a16:	2302      	movs	r3, #2
 8002a18:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	50000100 	.word	0x50000100
 8002a28:	50000300 	.word	0x50000300
 8002a2c:	50000700 	.word	0x50000700
 8002a30:	50000400 	.word	0x50000400

08002a34 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Stop+0x1a>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e023      	b.n	8002a96 <HAL_ADC_Stop+0x62>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002a56:	216c      	movs	r1, #108	; 0x6c
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 fe4b 	bl	80036f4 <ADC_ConversionStop>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d111      	bne.n	8002a8c <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 fddd 	bl	8003628 <ADC_Disable>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
	...

08002aa0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d102      	bne.n	8002abc <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002ab6:	2308      	movs	r3, #8
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	e03a      	b.n	8002b32 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ac4:	d004      	beq.n	8002ad0 <HAL_ADC_PollForConversion+0x30>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a72      	ldr	r2, [pc, #456]	; (8002c94 <HAL_ADC_PollForConversion+0x1f4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d101      	bne.n	8002ad4 <HAL_ADC_PollForConversion+0x34>
 8002ad0:	4b71      	ldr	r3, [pc, #452]	; (8002c98 <HAL_ADC_PollForConversion+0x1f8>)
 8002ad2:	e000      	b.n	8002ad6 <HAL_ADC_PollForConversion+0x36>
 8002ad4:	4b71      	ldr	r3, [pc, #452]	; (8002c9c <HAL_ADC_PollForConversion+0x1fc>)
 8002ad6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 031f 	and.w	r3, r3, #31
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d112      	bne.n	8002b0a <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d11d      	bne.n	8002b2e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	f043 0220 	orr.w	r2, r3, #32
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e0bf      	b.n	8002c8a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00b      	beq.n	8002b2e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	f043 0220 	orr.w	r2, r3, #32
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e0ad      	b.n	8002c8a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002b2e:	230c      	movs	r3, #12
 8002b30:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b3a:	d004      	beq.n	8002b46 <HAL_ADC_PollForConversion+0xa6>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a54      	ldr	r2, [pc, #336]	; (8002c94 <HAL_ADC_PollForConversion+0x1f4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d106      	bne.n	8002b54 <HAL_ADC_PollForConversion+0xb4>
 8002b46:	4b54      	ldr	r3, [pc, #336]	; (8002c98 <HAL_ADC_PollForConversion+0x1f8>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d010      	beq.n	8002b74 <HAL_ADC_PollForConversion+0xd4>
 8002b52:	e005      	b.n	8002b60 <HAL_ADC_PollForConversion+0xc0>
 8002b54:	4b51      	ldr	r3, [pc, #324]	; (8002c9c <HAL_ADC_PollForConversion+0x1fc>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d009      	beq.n	8002b74 <HAL_ADC_PollForConversion+0xd4>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b68:	d004      	beq.n	8002b74 <HAL_ADC_PollForConversion+0xd4>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a4c      	ldr	r2, [pc, #304]	; (8002ca0 <HAL_ADC_PollForConversion+0x200>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d104      	bne.n	8002b7e <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	e00f      	b.n	8002b9e <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b86:	d004      	beq.n	8002b92 <HAL_ADC_PollForConversion+0xf2>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a41      	ldr	r2, [pc, #260]	; (8002c94 <HAL_ADC_PollForConversion+0x1f4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d102      	bne.n	8002b98 <HAL_ADC_PollForConversion+0xf8>
 8002b92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b96:	e000      	b.n	8002b9a <HAL_ADC_PollForConversion+0xfa>
 8002b98:	4b41      	ldr	r3, [pc, #260]	; (8002ca0 <HAL_ADC_PollForConversion+0x200>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002b9e:	f7ff fc23 	bl	80023e8 <HAL_GetTick>
 8002ba2:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002ba4:	e021      	b.n	8002bea <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d01d      	beq.n	8002bea <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d007      	beq.n	8002bc4 <HAL_ADC_PollForConversion+0x124>
 8002bb4:	f7ff fc18 	bl	80023e8 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d212      	bcs.n	8002bea <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10b      	bne.n	8002bea <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	f043 0204 	orr.w	r2, r3, #4
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e04f      	b.n	8002c8a <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0d6      	beq.n	8002ba6 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d131      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12c      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d125      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d112      	bne.n	8002c5e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d112      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	f043 0201 	orr.w	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	641a      	str	r2, [r3, #64]	; 0x40
 8002c5c:	e00b      	b.n	8002c76 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	f043 0220 	orr.w	r2, r3, #32
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d103      	bne.n	8002c88 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	50000100 	.word	0x50000100
 8002c98:	50000300 	.word	0x50000300
 8002c9c:	50000700 	.word	0x50000700
 8002ca0:	50000400 	.word	0x50000400

08002ca4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_ADCEx_Calibration_Start+0x1c>
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e05f      	b.n	8002d9a <HAL_ADCEx_Calibration_Start+0xdc>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 fca0 	bl	8003628 <ADC_Disable>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d14e      	bne.n	8002d90 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002d06:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d107      	bne.n	8002d1e <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d1c:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d2c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002d2e:	f7ff fb5b 	bl	80023e8 <HAL_GetTick>
 8002d32:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d34:	e01c      	b.n	8002d70 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d36:	f7ff fb57 	bl	80023e8 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b0a      	cmp	r3, #10
 8002d42:	d915      	bls.n	8002d70 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d52:	d10d      	bne.n	8002d70 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d58:	f023 0312 	bic.w	r3, r3, #18
 8002d5c:	f043 0210 	orr.w	r2, r3, #16
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e014      	b.n	8002d9a <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d7e:	d0da      	beq.n	8002d36 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	f023 0303 	bic.w	r3, r3, #3
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
	...

08002da4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b09b      	sub	sp, #108	; 0x6c
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dae:	2300      	movs	r3, #0
 8002db0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x22>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e2ca      	b.n	800335c <HAL_ADC_ConfigChannel+0x5b8>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f040 82ae 	bne.w	800333a <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d81c      	bhi.n	8002e20 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	461a      	mov	r2, r3
 8002dfa:	231f      	movs	r3, #31
 8002dfc:	4093      	lsls	r3, r2
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	4019      	ands	r1, r3
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4413      	add	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	fa00 f203 	lsl.w	r2, r0, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e1e:	e063      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b09      	cmp	r3, #9
 8002e26:	d81e      	bhi.n	8002e66 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	3b1e      	subs	r3, #30
 8002e3c:	221f      	movs	r2, #31
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	4019      	ands	r1, r3
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	3b1e      	subs	r3, #30
 8002e58:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	635a      	str	r2, [r3, #52]	; 0x34
 8002e64:	e040      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b0e      	cmp	r3, #14
 8002e6c:	d81e      	bhi.n	8002eac <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	3b3c      	subs	r3, #60	; 0x3c
 8002e82:	221f      	movs	r2, #31
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	4019      	ands	r1, r3
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	4413      	add	r3, r2
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	3b3c      	subs	r3, #60	; 0x3c
 8002e9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	639a      	str	r2, [r3, #56]	; 0x38
 8002eaa:	e01d      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	3b5a      	subs	r3, #90	; 0x5a
 8002ec0:	221f      	movs	r2, #31
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	4019      	ands	r1, r3
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4413      	add	r3, r2
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	3b5a      	subs	r3, #90	; 0x5a
 8002edc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f040 80e5 	bne.w	80030c2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b09      	cmp	r3, #9
 8002efe:	d91c      	bls.n	8002f3a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6999      	ldr	r1, [r3, #24]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b1e      	subs	r3, #30
 8002f12:	2207      	movs	r2, #7
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	4019      	ands	r1, r3
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	6898      	ldr	r0, [r3, #8]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4613      	mov	r3, r2
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b1e      	subs	r3, #30
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	619a      	str	r2, [r3, #24]
 8002f38:	e019      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6959      	ldr	r1, [r3, #20]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	2207      	movs	r2, #7
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	4019      	ands	r1, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	6898      	ldr	r0, [r3, #8]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4413      	add	r3, r2
 8002f62:	fa00 f203 	lsl.w	r2, r0, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	08db      	lsrs	r3, r3, #3
 8002f7a:	f003 0303 	and.w	r3, r3, #3
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d84f      	bhi.n	8003030 <HAL_ADC_ConfigChannel+0x28c>
 8002f90:	a201      	add	r2, pc, #4	; (adr r2, 8002f98 <HAL_ADC_ConfigChannel+0x1f4>)
 8002f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f96:	bf00      	nop
 8002f98:	08002fa9 	.word	0x08002fa9
 8002f9c:	08002fcb 	.word	0x08002fcb
 8002fa0:	08002fed 	.word	0x08002fed
 8002fa4:	0800300f 	.word	0x0800300f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fae:	4b9a      	ldr	r3, [pc, #616]	; (8003218 <HAL_ADC_ConfigChannel+0x474>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	0691      	lsls	r1, r2, #26
 8002fb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fc6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fc8:	e07e      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fd0:	4b91      	ldr	r3, [pc, #580]	; (8003218 <HAL_ADC_ConfigChannel+0x474>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	0691      	lsls	r1, r2, #26
 8002fda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fe8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fea:	e06d      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002ff2:	4b89      	ldr	r3, [pc, #548]	; (8003218 <HAL_ADC_ConfigChannel+0x474>)
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	0691      	lsls	r1, r2, #26
 8002ffc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ffe:	430a      	orrs	r2, r1
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800300a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800300c:	e05c      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003014:	4b80      	ldr	r3, [pc, #512]	; (8003218 <HAL_ADC_ConfigChannel+0x474>)
 8003016:	4013      	ands	r3, r2
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	0691      	lsls	r1, r2, #26
 800301e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003020:	430a      	orrs	r2, r1
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800302c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800302e:	e04b      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003036:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	069b      	lsls	r3, r3, #26
 8003040:	429a      	cmp	r2, r3
 8003042:	d107      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003052:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800305a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	069b      	lsls	r3, r3, #26
 8003064:	429a      	cmp	r2, r3
 8003066:	d107      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003076:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800307e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	069b      	lsls	r3, r3, #26
 8003088:	429a      	cmp	r2, r3
 800308a:	d107      	bne.n	800309c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800309a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	069b      	lsls	r3, r3, #26
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d10a      	bne.n	80030c6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030be:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80030c0:	e001      	b.n	80030c6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80030c2:	bf00      	nop
 80030c4:	e000      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80030c6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d108      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x344>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x344>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <HAL_ADC_ConfigChannel+0x346>
 80030e8:	2300      	movs	r3, #0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	f040 8130 	bne.w	8003350 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d00f      	beq.n	8003118 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2201      	movs	r2, #1
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	400a      	ands	r2, r1
 8003112:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003116:	e049      	b.n	80031ac <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2201      	movs	r2, #1
 8003126:	409a      	lsls	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b09      	cmp	r3, #9
 8003138:	d91c      	bls.n	8003174 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6999      	ldr	r1, [r3, #24]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4613      	mov	r3, r2
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	4413      	add	r3, r2
 800314a:	3b1b      	subs	r3, #27
 800314c:	2207      	movs	r2, #7
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	4019      	ands	r1, r3
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	6898      	ldr	r0, [r3, #8]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4613      	mov	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	4413      	add	r3, r2
 8003164:	3b1b      	subs	r3, #27
 8003166:	fa00 f203 	lsl.w	r2, r0, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	619a      	str	r2, [r3, #24]
 8003172:	e01b      	b.n	80031ac <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6959      	ldr	r1, [r3, #20]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	4613      	mov	r3, r2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4413      	add	r3, r2
 8003186:	2207      	movs	r2, #7
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	4019      	ands	r1, r3
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	6898      	ldr	r0, [r3, #8]
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	4613      	mov	r3, r2
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	4413      	add	r3, r2
 80031a0:	fa00 f203 	lsl.w	r2, r0, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031b4:	d004      	beq.n	80031c0 <HAL_ADC_ConfigChannel+0x41c>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a18      	ldr	r2, [pc, #96]	; (800321c <HAL_ADC_ConfigChannel+0x478>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x420>
 80031c0:	4b17      	ldr	r3, [pc, #92]	; (8003220 <HAL_ADC_ConfigChannel+0x47c>)
 80031c2:	e000      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x422>
 80031c4:	4b17      	ldr	r3, [pc, #92]	; (8003224 <HAL_ADC_ConfigChannel+0x480>)
 80031c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d105      	bne.n	80031dc <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d015      	beq.n	8003208 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031e0:	2b11      	cmp	r3, #17
 80031e2:	d105      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00b      	beq.n	8003208 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031f4:	2b12      	cmp	r3, #18
 80031f6:	f040 80ab 	bne.w	8003350 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80031fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003202:	2b00      	cmp	r3, #0
 8003204:	f040 80a4 	bne.w	8003350 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003210:	d10a      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x484>
 8003212:	4b02      	ldr	r3, [pc, #8]	; (800321c <HAL_ADC_ConfigChannel+0x478>)
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	e022      	b.n	800325e <HAL_ADC_ConfigChannel+0x4ba>
 8003218:	83fff000 	.word	0x83fff000
 800321c:	50000100 	.word	0x50000100
 8003220:	50000300 	.word	0x50000300
 8003224:	50000700 	.word	0x50000700
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a4e      	ldr	r2, [pc, #312]	; (8003368 <HAL_ADC_ConfigChannel+0x5c4>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d103      	bne.n	800323a <HAL_ADC_ConfigChannel+0x496>
 8003232:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	e011      	b.n	800325e <HAL_ADC_ConfigChannel+0x4ba>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a4b      	ldr	r2, [pc, #300]	; (800336c <HAL_ADC_ConfigChannel+0x5c8>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d102      	bne.n	800324a <HAL_ADC_ConfigChannel+0x4a6>
 8003244:	4b4a      	ldr	r3, [pc, #296]	; (8003370 <HAL_ADC_ConfigChannel+0x5cc>)
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	e009      	b.n	800325e <HAL_ADC_ConfigChannel+0x4ba>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a48      	ldr	r2, [pc, #288]	; (8003370 <HAL_ADC_ConfigChannel+0x5cc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_ADC_ConfigChannel+0x4b6>
 8003254:	4b45      	ldr	r3, [pc, #276]	; (800336c <HAL_ADC_ConfigChannel+0x5c8>)
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	e001      	b.n	800325e <HAL_ADC_ConfigChannel+0x4ba>
 800325a:	2300      	movs	r3, #0
 800325c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	2b01      	cmp	r3, #1
 800326a:	d108      	bne.n	800327e <HAL_ADC_ConfigChannel+0x4da>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b01      	cmp	r3, #1
 8003278:	d101      	bne.n	800327e <HAL_ADC_ConfigChannel+0x4da>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <HAL_ADC_ConfigChannel+0x4dc>
 800327e:	2300      	movs	r3, #0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d150      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003284:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	d010      	beq.n	80032ac <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	2b01      	cmp	r3, #1
 8003294:	d107      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x502>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d101      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x502>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e000      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x504>
 80032a6:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d13c      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b10      	cmp	r3, #16
 80032b2:	d11d      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x54c>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032bc:	d118      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80032be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c8:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ca:	4b2a      	ldr	r3, [pc, #168]	; (8003374 <HAL_ADC_ConfigChannel+0x5d0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a2a      	ldr	r2, [pc, #168]	; (8003378 <HAL_ADC_ConfigChannel+0x5d4>)
 80032d0:	fba2 2303 	umull	r2, r3, r2, r3
 80032d4:	0c9a      	lsrs	r2, r3, #18
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032e0:	e002      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f9      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032ee:	e02e      	b.n	800334e <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b11      	cmp	r3, #17
 80032f6:	d10b      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x56c>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003300:	d106      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800330a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800330c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800330e:	e01e      	b.n	800334e <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b12      	cmp	r3, #18
 8003316:	d11a      	bne.n	800334e <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003322:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003324:	e013      	b.n	800334e <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f043 0220 	orr.w	r2, r3, #32
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003338:	e00a      	b.n	8003350 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f043 0220 	orr.w	r2, r3, #32
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800334c:	e000      	b.n	8003350 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800334e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003358:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800335c:	4618      	mov	r0, r3
 800335e:	376c      	adds	r7, #108	; 0x6c
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	50000100 	.word	0x50000100
 800336c:	50000400 	.word	0x50000400
 8003370:	50000500 	.word	0x50000500
 8003374:	20000004 	.word	0x20000004
 8003378:	431bde83 	.word	0x431bde83

0800337c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800337c:	b480      	push	{r7}
 800337e:	b099      	sub	sp, #100	; 0x64
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003386:	2300      	movs	r3, #0
 8003388:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003394:	d102      	bne.n	800339c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003396:	4b6d      	ldr	r3, [pc, #436]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	e01a      	b.n	80033d2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a6a      	ldr	r2, [pc, #424]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d103      	bne.n	80033ae <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80033a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	e011      	b.n	80033d2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a67      	ldr	r2, [pc, #412]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d102      	bne.n	80033be <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80033b8:	4b66      	ldr	r3, [pc, #408]	; (8003554 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	e009      	b.n	80033d2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a64      	ldr	r2, [pc, #400]	; (8003554 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d102      	bne.n	80033ce <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80033c8:	4b61      	ldr	r3, [pc, #388]	; (8003550 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80033ca:	60bb      	str	r3, [r7, #8]
 80033cc:	e001      	b.n	80033d2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033ce:	2300      	movs	r3, #0
 80033d0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e0b0      	b.n	800353e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e0a9      	b.n	800353e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f040 808d 	bne.w	800351c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	f040 8086 	bne.w	800351c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003418:	d004      	beq.n	8003424 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a4b      	ldr	r2, [pc, #300]	; (800354c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d101      	bne.n	8003428 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003424:	4b4c      	ldr	r3, [pc, #304]	; (8003558 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003426:	e000      	b.n	800342a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003428:	4b4c      	ldr	r3, [pc, #304]	; (800355c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800342a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d040      	beq.n	80034b6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003434:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	6859      	ldr	r1, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003446:	035b      	lsls	r3, r3, #13
 8003448:	430b      	orrs	r3, r1
 800344a:	431a      	orrs	r2, r3
 800344c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800344e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d108      	bne.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003470:	2300      	movs	r3, #0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d15c      	bne.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d107      	bne.n	8003492 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b01      	cmp	r3, #1
 800348c:	d101      	bne.n	8003492 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003492:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003494:	2b00      	cmp	r3, #0
 8003496:	d14b      	bne.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003498:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80034a0:	f023 030f 	bic.w	r3, r3, #15
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	6811      	ldr	r1, [r2, #0]
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	6892      	ldr	r2, [r2, #8]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	431a      	orrs	r2, r3
 80034b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034b2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80034b4:	e03c      	b.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80034b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034c0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d108      	bne.n	80034e2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d101      	bne.n	80034e2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80034e2:	2300      	movs	r3, #0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d123      	bne.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d107      	bne.n	8003504 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003500:	2301      	movs	r3, #1
 8003502:	e000      	b.n	8003506 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003504:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003506:	2b00      	cmp	r3, #0
 8003508:	d112      	bne.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800350a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003512:	f023 030f 	bic.w	r3, r3, #15
 8003516:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003518:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800351a:	e009      	b.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f043 0220 	orr.w	r2, r3, #32
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800352e:	e000      	b.n	8003532 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003530:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800353a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800353e:	4618      	mov	r0, r3
 8003540:	3764      	adds	r7, #100	; 0x64
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	50000100 	.word	0x50000100
 8003550:	50000400 	.word	0x50000400
 8003554:	50000500 	.word	0x50000500
 8003558:	50000300 	.word	0x50000300
 800355c:	50000700 	.word	0x50000700

08003560 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d108      	bne.n	800358c <ADC_Enable+0x2c>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <ADC_Enable+0x2c>
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <ADC_Enable+0x2e>
 800358c:	2300      	movs	r3, #0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d143      	bne.n	800361a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	4b22      	ldr	r3, [pc, #136]	; (8003624 <ADC_Enable+0xc4>)
 800359a:	4013      	ands	r3, r2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00d      	beq.n	80035bc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	f043 0210 	orr.w	r2, r3, #16
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e02f      	b.n	800361c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80035cc:	f7fe ff0c 	bl	80023e8 <HAL_GetTick>
 80035d0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035d2:	e01b      	b.n	800360c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035d4:	f7fe ff08 	bl	80023e8 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d914      	bls.n	800360c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d00d      	beq.n	800360c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	f043 0210 	orr.w	r2, r3, #16
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e007      	b.n	800361c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b01      	cmp	r3, #1
 8003618:	d1dc      	bne.n	80035d4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	8000003f 	.word	0x8000003f

08003628 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	2b01      	cmp	r3, #1
 8003640:	d108      	bne.n	8003654 <ADC_Disable+0x2c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b01      	cmp	r3, #1
 800364e:	d101      	bne.n	8003654 <ADC_Disable+0x2c>
 8003650:	2301      	movs	r3, #1
 8003652:	e000      	b.n	8003656 <ADC_Disable+0x2e>
 8003654:	2300      	movs	r3, #0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d047      	beq.n	80036ea <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 030d 	and.w	r3, r3, #13
 8003664:	2b01      	cmp	r3, #1
 8003666:	d10f      	bne.n	8003688 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0202 	orr.w	r2, r2, #2
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2203      	movs	r2, #3
 800367e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003680:	f7fe feb2 	bl	80023e8 <HAL_GetTick>
 8003684:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003686:	e029      	b.n	80036dc <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	f043 0210 	orr.w	r2, r3, #16
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003698:	f043 0201 	orr.w	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e023      	b.n	80036ec <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036a4:	f7fe fea0 	bl	80023e8 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d914      	bls.n	80036dc <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d10d      	bne.n	80036dc <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f043 0210 	orr.w	r2, r3, #16
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d0:	f043 0201 	orr.w	r2, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e007      	b.n	80036ec <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d0dc      	beq.n	80036a4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 80036fe:	2300      	movs	r3, #0
 8003700:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 809b 	beq.w	8003850 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003724:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003728:	d12a      	bne.n	8003780 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800372e:	2b01      	cmp	r3, #1
 8003730:	d126      	bne.n	8003780 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003736:	2b01      	cmp	r3, #1
 8003738:	d122      	bne.n	8003780 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800373a:	230c      	movs	r3, #12
 800373c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800373e:	e014      	b.n	800376a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4a46      	ldr	r2, [pc, #280]	; (800385c <ADC_ConversionStop+0x168>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d90d      	bls.n	8003764 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	f043 0210 	orr.w	r2, r3, #16
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	f043 0201 	orr.w	r2, r3, #1
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e076      	b.n	8003852 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3301      	adds	r3, #1
 8003768:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003774:	2b40      	cmp	r3, #64	; 0x40
 8003776:	d1e3      	bne.n	8003740 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2240      	movs	r2, #64	; 0x40
 800377e:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2b60      	cmp	r3, #96	; 0x60
 8003784:	d015      	beq.n	80037b2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b04      	cmp	r3, #4
 8003792:	d10e      	bne.n	80037b2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d107      	bne.n	80037b2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0210 	orr.w	r2, r2, #16
 80037b0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b0c      	cmp	r3, #12
 80037b6:	d015      	beq.n	80037e4 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d10e      	bne.n	80037e4 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d107      	bne.n	80037e4 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0220 	orr.w	r2, r2, #32
 80037e2:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	2b60      	cmp	r3, #96	; 0x60
 80037e8:	d005      	beq.n	80037f6 <ADC_ConversionStop+0x102>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b6c      	cmp	r3, #108	; 0x6c
 80037ee:	d105      	bne.n	80037fc <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037f0:	230c      	movs	r3, #12
 80037f2:	617b      	str	r3, [r7, #20]
        break;
 80037f4:	e005      	b.n	8003802 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037f6:	2308      	movs	r3, #8
 80037f8:	617b      	str	r3, [r7, #20]
        break;
 80037fa:	e002      	b.n	8003802 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037fc:	2304      	movs	r3, #4
 80037fe:	617b      	str	r3, [r7, #20]
        break;
 8003800:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003802:	f7fe fdf1 	bl	80023e8 <HAL_GetTick>
 8003806:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003808:	e01b      	b.n	8003842 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800380a:	f7fe fded 	bl	80023e8 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b0b      	cmp	r3, #11
 8003816:	d914      	bls.n	8003842 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	4013      	ands	r3, r2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00d      	beq.n	8003842 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f043 0210 	orr.w	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003836:	f043 0201 	orr.w	r2, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e007      	b.n	8003852 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1dc      	bne.n	800380a <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3718      	adds	r7, #24
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	000993ff 	.word	0x000993ff

08003860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4b0c      	ldr	r3, [pc, #48]	; (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800388c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003892:	4a04      	ldr	r2, [pc, #16]	; (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000ed00 	.word	0xe000ed00

080038a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038ac:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 0307 	and.w	r3, r3, #7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	6039      	str	r1, [r7, #0]
 80038ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	db0a      	blt.n	80038ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	490c      	ldr	r1, [pc, #48]	; (8003910 <__NVIC_SetPriority+0x4c>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	0112      	lsls	r2, r2, #4
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	440b      	add	r3, r1
 80038e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038ec:	e00a      	b.n	8003904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	4908      	ldr	r1, [pc, #32]	; (8003914 <__NVIC_SetPriority+0x50>)
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	f003 030f 	and.w	r3, r3, #15
 80038fa:	3b04      	subs	r3, #4
 80038fc:	0112      	lsls	r2, r2, #4
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	440b      	add	r3, r1
 8003902:	761a      	strb	r2, [r3, #24]
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	e000e100 	.word	0xe000e100
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003918:	b480      	push	{r7}
 800391a:	b089      	sub	sp, #36	; 0x24
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f1c3 0307 	rsb	r3, r3, #7
 8003932:	2b04      	cmp	r3, #4
 8003934:	bf28      	it	cs
 8003936:	2304      	movcs	r3, #4
 8003938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	3304      	adds	r3, #4
 800393e:	2b06      	cmp	r3, #6
 8003940:	d902      	bls.n	8003948 <NVIC_EncodePriority+0x30>
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3b03      	subs	r3, #3
 8003946:	e000      	b.n	800394a <NVIC_EncodePriority+0x32>
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800394c:	f04f 32ff 	mov.w	r2, #4294967295
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43da      	mvns	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	401a      	ands	r2, r3
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003960:	f04f 31ff 	mov.w	r1, #4294967295
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	fa01 f303 	lsl.w	r3, r1, r3
 800396a:	43d9      	mvns	r1, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003970:	4313      	orrs	r3, r2
         );
}
 8003972:	4618      	mov	r0, r3
 8003974:	3724      	adds	r7, #36	; 0x24
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	3b01      	subs	r3, #1
 800398c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003990:	d301      	bcc.n	8003996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003992:	2301      	movs	r3, #1
 8003994:	e00f      	b.n	80039b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003996:	4a0a      	ldr	r2, [pc, #40]	; (80039c0 <SysTick_Config+0x40>)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3b01      	subs	r3, #1
 800399c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800399e:	210f      	movs	r1, #15
 80039a0:	f04f 30ff 	mov.w	r0, #4294967295
 80039a4:	f7ff ff8e 	bl	80038c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039a8:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <SysTick_Config+0x40>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ae:	4b04      	ldr	r3, [pc, #16]	; (80039c0 <SysTick_Config+0x40>)
 80039b0:	2207      	movs	r2, #7
 80039b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	e000e010 	.word	0xe000e010

080039c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff ff47 	bl	8003860 <__NVIC_SetPriorityGrouping>
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b086      	sub	sp, #24
 80039de:	af00      	add	r7, sp, #0
 80039e0:	4603      	mov	r3, r0
 80039e2:	60b9      	str	r1, [r7, #8]
 80039e4:	607a      	str	r2, [r7, #4]
 80039e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039ec:	f7ff ff5c 	bl	80038a8 <__NVIC_GetPriorityGrouping>
 80039f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	68b9      	ldr	r1, [r7, #8]
 80039f6:	6978      	ldr	r0, [r7, #20]
 80039f8:	f7ff ff8e 	bl	8003918 <NVIC_EncodePriority>
 80039fc:	4602      	mov	r2, r0
 80039fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff ff5d 	bl	80038c4 <__NVIC_SetPriority>
}
 8003a0a:	bf00      	nop
 8003a0c:	3718      	adds	r7, #24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff ffb0 	bl	8003980 <SysTick_Config>
 8003a20:	4603      	mov	r3, r0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
	...

08003a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a3a:	e154      	b.n	8003ce6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	2101      	movs	r1, #1
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	fa01 f303 	lsl.w	r3, r1, r3
 8003a48:	4013      	ands	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 8146 	beq.w	8003ce0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d005      	beq.n	8003a6c <HAL_GPIO_Init+0x40>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d130      	bne.n	8003ace <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2203      	movs	r2, #3
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4013      	ands	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	f003 0201 	and.w	r2, r3, #1
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d017      	beq.n	8003b0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	43db      	mvns	r3, r3
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d123      	bne.n	8003b5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3208      	adds	r2, #8
 8003b1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	220f      	movs	r2, #15
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43db      	mvns	r3, r3
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4013      	ands	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	08da      	lsrs	r2, r3, #3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3208      	adds	r2, #8
 8003b58:	6939      	ldr	r1, [r7, #16]
 8003b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	2203      	movs	r2, #3
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 0203 	and.w	r2, r3, #3
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 80a0 	beq.w	8003ce0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ba0:	4b58      	ldr	r3, [pc, #352]	; (8003d04 <HAL_GPIO_Init+0x2d8>)
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	4a57      	ldr	r2, [pc, #348]	; (8003d04 <HAL_GPIO_Init+0x2d8>)
 8003ba6:	f043 0301 	orr.w	r3, r3, #1
 8003baa:	6193      	str	r3, [r2, #24]
 8003bac:	4b55      	ldr	r3, [pc, #340]	; (8003d04 <HAL_GPIO_Init+0x2d8>)
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bb8:	4a53      	ldr	r2, [pc, #332]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	089b      	lsrs	r3, r3, #2
 8003bbe:	3302      	adds	r3, #2
 8003bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	220f      	movs	r2, #15
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003be2:	d019      	beq.n	8003c18 <HAL_GPIO_Init+0x1ec>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a49      	ldr	r2, [pc, #292]	; (8003d0c <HAL_GPIO_Init+0x2e0>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d013      	beq.n	8003c14 <HAL_GPIO_Init+0x1e8>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a48      	ldr	r2, [pc, #288]	; (8003d10 <HAL_GPIO_Init+0x2e4>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d00d      	beq.n	8003c10 <HAL_GPIO_Init+0x1e4>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a47      	ldr	r2, [pc, #284]	; (8003d14 <HAL_GPIO_Init+0x2e8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d007      	beq.n	8003c0c <HAL_GPIO_Init+0x1e0>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a46      	ldr	r2, [pc, #280]	; (8003d18 <HAL_GPIO_Init+0x2ec>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <HAL_GPIO_Init+0x1dc>
 8003c04:	2304      	movs	r3, #4
 8003c06:	e008      	b.n	8003c1a <HAL_GPIO_Init+0x1ee>
 8003c08:	2305      	movs	r3, #5
 8003c0a:	e006      	b.n	8003c1a <HAL_GPIO_Init+0x1ee>
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e004      	b.n	8003c1a <HAL_GPIO_Init+0x1ee>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e002      	b.n	8003c1a <HAL_GPIO_Init+0x1ee>
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <HAL_GPIO_Init+0x1ee>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	f002 0203 	and.w	r2, r2, #3
 8003c20:	0092      	lsls	r2, r2, #2
 8003c22:	4093      	lsls	r3, r2
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c2a:	4937      	ldr	r1, [pc, #220]	; (8003d08 <HAL_GPIO_Init+0x2dc>)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	089b      	lsrs	r3, r3, #2
 8003c30:	3302      	adds	r3, #2
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c38:	4b38      	ldr	r3, [pc, #224]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4013      	ands	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c5c:	4a2f      	ldr	r2, [pc, #188]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c62:	4b2e      	ldr	r3, [pc, #184]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c86:	4a25      	ldr	r2, [pc, #148]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c8c:	4b23      	ldr	r3, [pc, #140]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	43db      	mvns	r3, r3
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003cb0:	4a1a      	ldr	r2, [pc, #104]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cb6:	4b19      	ldr	r3, [pc, #100]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003cda:	4a10      	ldr	r2, [pc, #64]	; (8003d1c <HAL_GPIO_Init+0x2f0>)
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f47f aea3 	bne.w	8003a3c <HAL_GPIO_Init+0x10>
  }
}
 8003cf6:	bf00      	nop
 8003cf8:	bf00      	nop
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40010000 	.word	0x40010000
 8003d0c:	48000400 	.word	0x48000400
 8003d10:	48000800 	.word	0x48000800
 8003d14:	48000c00 	.word	0x48000c00
 8003d18:	48001000 	.word	0x48001000
 8003d1c:	40010400 	.word	0x40010400

08003d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	807b      	strh	r3, [r7, #2]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d30:	787b      	ldrb	r3, [r7, #1]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d36:	887a      	ldrh	r2, [r7, #2]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d3c:	e002      	b.n	8003d44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d3e:	887a      	ldrh	r2, [r7, #2]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e081      	b.n	8003e66 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d106      	bne.n	8003d7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fe f928 	bl	8001fcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2224      	movs	r2, #36	; 0x24
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003da0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003db0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d107      	bne.n	8003dca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	e006      	b.n	8003dd8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003dd6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d104      	bne.n	8003dea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003de8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6812      	ldr	r2, [r2, #0]
 8003df4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003df8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68da      	ldr	r2, [r3, #12]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69d9      	ldr	r1, [r3, #28]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a1a      	ldr	r2, [r3, #32]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0201 	orr.w	r2, r2, #1
 8003e46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	4608      	mov	r0, r1
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	4603      	mov	r3, r0
 8003e80:	817b      	strh	r3, [r7, #10]
 8003e82:	460b      	mov	r3, r1
 8003e84:	813b      	strh	r3, [r7, #8]
 8003e86:	4613      	mov	r3, r2
 8003e88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	f040 80f9 	bne.w	800408a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <HAL_I2C_Mem_Write+0x34>
 8003e9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d105      	bne.n	8003eb0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003eaa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0ed      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <HAL_I2C_Mem_Write+0x4e>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e0e6      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ec6:	f7fe fa8f 	bl	80023e8 <HAL_GetTick>
 8003eca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	2319      	movs	r3, #25
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fac3 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0d1      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2221      	movs	r2, #33	; 0x21
 8003eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2240      	movs	r2, #64	; 0x40
 8003ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a3a      	ldr	r2, [r7, #32]
 8003f02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f10:	88f8      	ldrh	r0, [r7, #6]
 8003f12:	893a      	ldrh	r2, [r7, #8]
 8003f14:	8979      	ldrh	r1, [r7, #10]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	9301      	str	r3, [sp, #4]
 8003f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	4603      	mov	r3, r0
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 f9d3 	bl	80042cc <I2C_RequestMemoryWrite>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0a9      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2bff      	cmp	r3, #255	; 0xff
 8003f40:	d90e      	bls.n	8003f60 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	22ff      	movs	r2, #255	; 0xff
 8003f46:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	8979      	ldrh	r1, [r7, #10]
 8003f50:	2300      	movs	r3, #0
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 fc3d 	bl	80047d8 <I2C_TransferConfig>
 8003f5e:	e00f      	b.n	8003f80 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	8979      	ldrh	r1, [r7, #10]
 8003f72:	2300      	movs	r3, #0
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 fc2c 	bl	80047d8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 fabc 	bl	8004502 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e07b      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	781a      	ldrb	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d034      	beq.n	8004038 <HAL_I2C_Mem_Write+0x1c8>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d130      	bne.n	8004038 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2180      	movs	r1, #128	; 0x80
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 fa3f 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e04d      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	2bff      	cmp	r3, #255	; 0xff
 8003ff8:	d90e      	bls.n	8004018 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	22ff      	movs	r2, #255	; 0xff
 8003ffe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004004:	b2da      	uxtb	r2, r3
 8004006:	8979      	ldrh	r1, [r7, #10]
 8004008:	2300      	movs	r3, #0
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 fbe1 	bl	80047d8 <I2C_TransferConfig>
 8004016:	e00f      	b.n	8004038 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004026:	b2da      	uxtb	r2, r3
 8004028:	8979      	ldrh	r1, [r7, #10]
 800402a:	2300      	movs	r3, #0
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 fbd0 	bl	80047d8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d19e      	bne.n	8003f80 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 faa2 	bl	8004590 <I2C_WaitOnSTOPFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e01a      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2220      	movs	r2, #32
 800405c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6859      	ldr	r1, [r3, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	4b0a      	ldr	r3, [pc, #40]	; (8004094 <HAL_I2C_Mem_Write+0x224>)
 800406a:	400b      	ands	r3, r1
 800406c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004086:	2300      	movs	r3, #0
 8004088:	e000      	b.n	800408c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800408a:	2302      	movs	r3, #2
  }
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	fe00e800 	.word	0xfe00e800

08004098 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af02      	add	r7, sp, #8
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	4608      	mov	r0, r1
 80040a2:	4611      	mov	r1, r2
 80040a4:	461a      	mov	r2, r3
 80040a6:	4603      	mov	r3, r0
 80040a8:	817b      	strh	r3, [r7, #10]
 80040aa:	460b      	mov	r3, r1
 80040ac:	813b      	strh	r3, [r7, #8]
 80040ae:	4613      	mov	r3, r2
 80040b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b20      	cmp	r3, #32
 80040bc:	f040 80fd 	bne.w	80042ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80040c0:	6a3b      	ldr	r3, [r7, #32]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <HAL_I2C_Mem_Read+0x34>
 80040c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d105      	bne.n	80040d8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0f1      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <HAL_I2C_Mem_Read+0x4e>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e0ea      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040ee:	f7fe f97b 	bl	80023e8 <HAL_GetTick>
 80040f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	2319      	movs	r3, #25
 80040fa:	2201      	movs	r2, #1
 80040fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 f9af 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e0d5      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2222      	movs	r2, #34	; 0x22
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2240      	movs	r2, #64	; 0x40
 800411c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a3a      	ldr	r2, [r7, #32]
 800412a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004130:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004138:	88f8      	ldrh	r0, [r7, #6]
 800413a:	893a      	ldrh	r2, [r7, #8]
 800413c:	8979      	ldrh	r1, [r7, #10]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	9301      	str	r3, [sp, #4]
 8004142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	4603      	mov	r3, r0
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f000 f913 	bl	8004374 <I2C_RequestMemoryRead>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d005      	beq.n	8004160 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e0ad      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004164:	b29b      	uxth	r3, r3
 8004166:	2bff      	cmp	r3, #255	; 0xff
 8004168:	d90e      	bls.n	8004188 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	22ff      	movs	r2, #255	; 0xff
 800416e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004174:	b2da      	uxtb	r2, r3
 8004176:	8979      	ldrh	r1, [r7, #10]
 8004178:	4b52      	ldr	r3, [pc, #328]	; (80042c4 <HAL_I2C_Mem_Read+0x22c>)
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 fb29 	bl	80047d8 <I2C_TransferConfig>
 8004186:	e00f      	b.n	80041a8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418c:	b29a      	uxth	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004196:	b2da      	uxtb	r2, r3
 8004198:	8979      	ldrh	r1, [r7, #10]
 800419a:	4b4a      	ldr	r3, [pc, #296]	; (80042c4 <HAL_I2C_Mem_Read+0x22c>)
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 fb18 	bl	80047d8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ae:	2200      	movs	r2, #0
 80041b0:	2104      	movs	r1, #4
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 f956 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e07c      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	b2d2      	uxtb	r2, r2
 80041ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d034      	beq.n	8004268 <HAL_I2C_Mem_Read+0x1d0>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004202:	2b00      	cmp	r3, #0
 8004204:	d130      	bne.n	8004268 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800420c:	2200      	movs	r2, #0
 800420e:	2180      	movs	r1, #128	; 0x80
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 f927 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e04d      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004224:	b29b      	uxth	r3, r3
 8004226:	2bff      	cmp	r3, #255	; 0xff
 8004228:	d90e      	bls.n	8004248 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	22ff      	movs	r2, #255	; 0xff
 800422e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004234:	b2da      	uxtb	r2, r3
 8004236:	8979      	ldrh	r1, [r7, #10]
 8004238:	2300      	movs	r3, #0
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 fac9 	bl	80047d8 <I2C_TransferConfig>
 8004246:	e00f      	b.n	8004268 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004256:	b2da      	uxtb	r2, r3
 8004258:	8979      	ldrh	r1, [r7, #10]
 800425a:	2300      	movs	r3, #0
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fab8 	bl	80047d8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d19a      	bne.n	80041a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f98a 	bl	8004590 <I2C_WaitOnSTOPFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e01a      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2220      	movs	r2, #32
 800428c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6859      	ldr	r1, [r3, #4]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <HAL_I2C_Mem_Read+0x230>)
 800429a:	400b      	ands	r3, r1
 800429c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2220      	movs	r2, #32
 80042a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e000      	b.n	80042bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80042ba:	2302      	movs	r3, #2
  }
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	80002400 	.word	0x80002400
 80042c8:	fe00e800 	.word	0xfe00e800

080042cc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	4608      	mov	r0, r1
 80042d6:	4611      	mov	r1, r2
 80042d8:	461a      	mov	r2, r3
 80042da:	4603      	mov	r3, r0
 80042dc:	817b      	strh	r3, [r7, #10]
 80042de:	460b      	mov	r3, r1
 80042e0:	813b      	strh	r3, [r7, #8]
 80042e2:	4613      	mov	r3, r2
 80042e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80042e6:	88fb      	ldrh	r3, [r7, #6]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	8979      	ldrh	r1, [r7, #10]
 80042ec:	4b20      	ldr	r3, [pc, #128]	; (8004370 <I2C_RequestMemoryWrite+0xa4>)
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 fa6f 	bl	80047d8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042fa:	69fa      	ldr	r2, [r7, #28]
 80042fc:	69b9      	ldr	r1, [r7, #24]
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 f8ff 	bl	8004502 <I2C_WaitOnTXISFlagUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e02c      	b.n	8004368 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d105      	bne.n	8004320 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004314:	893b      	ldrh	r3, [r7, #8]
 8004316:	b2da      	uxtb	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	629a      	str	r2, [r3, #40]	; 0x28
 800431e:	e015      	b.n	800434c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004320:	893b      	ldrh	r3, [r7, #8]
 8004322:	0a1b      	lsrs	r3, r3, #8
 8004324:	b29b      	uxth	r3, r3
 8004326:	b2da      	uxtb	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	69b9      	ldr	r1, [r7, #24]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 f8e5 	bl	8004502 <I2C_WaitOnTXISFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e012      	b.n	8004368 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004342:	893b      	ldrh	r3, [r7, #8]
 8004344:	b2da      	uxtb	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	2200      	movs	r2, #0
 8004354:	2180      	movs	r1, #128	; 0x80
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f884 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e000      	b.n	8004368 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	80002000 	.word	0x80002000

08004374 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af02      	add	r7, sp, #8
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	4608      	mov	r0, r1
 800437e:	4611      	mov	r1, r2
 8004380:	461a      	mov	r2, r3
 8004382:	4603      	mov	r3, r0
 8004384:	817b      	strh	r3, [r7, #10]
 8004386:	460b      	mov	r3, r1
 8004388:	813b      	strh	r3, [r7, #8]
 800438a:	4613      	mov	r3, r2
 800438c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800438e:	88fb      	ldrh	r3, [r7, #6]
 8004390:	b2da      	uxtb	r2, r3
 8004392:	8979      	ldrh	r1, [r7, #10]
 8004394:	4b20      	ldr	r3, [pc, #128]	; (8004418 <I2C_RequestMemoryRead+0xa4>)
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	2300      	movs	r3, #0
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f000 fa1c 	bl	80047d8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	69b9      	ldr	r1, [r7, #24]
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f8ac 	bl	8004502 <I2C_WaitOnTXISFlagUntilTimeout>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d001      	beq.n	80043b4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e02c      	b.n	800440e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043b4:	88fb      	ldrh	r3, [r7, #6]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d105      	bne.n	80043c6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043ba:	893b      	ldrh	r3, [r7, #8]
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	629a      	str	r2, [r3, #40]	; 0x28
 80043c4:	e015      	b.n	80043f2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043c6:	893b      	ldrh	r3, [r7, #8]
 80043c8:	0a1b      	lsrs	r3, r3, #8
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043d4:	69fa      	ldr	r2, [r7, #28]
 80043d6:	69b9      	ldr	r1, [r7, #24]
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f892 	bl	8004502 <I2C_WaitOnTXISFlagUntilTimeout>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e012      	b.n	800440e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043e8:	893b      	ldrh	r3, [r7, #8]
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	2200      	movs	r2, #0
 80043fa:	2140      	movs	r1, #64	; 0x40
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f831 	bl	8004464 <I2C_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e000      	b.n	800440e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	80002000 	.word	0x80002000

0800441c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b02      	cmp	r3, #2
 8004430:	d103      	bne.n	800443a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2200      	movs	r2, #0
 8004438:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b01      	cmp	r3, #1
 8004446:	d007      	beq.n	8004458 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	619a      	str	r2, [r3, #24]
  }
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004474:	e031      	b.n	80044da <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447c:	d02d      	beq.n	80044da <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447e:	f7fd ffb3 	bl	80023e8 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <I2C_WaitOnFlagUntilTimeout+0x30>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d122      	bne.n	80044da <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699a      	ldr	r2, [r3, #24]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	4013      	ands	r3, r2
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	bf0c      	ite	eq
 80044a4:	2301      	moveq	r3, #1
 80044a6:	2300      	movne	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	461a      	mov	r2, r3
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d113      	bne.n	80044da <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b6:	f043 0220 	orr.w	r2, r3, #32
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e00f      	b.n	80044fa <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699a      	ldr	r2, [r3, #24]
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	4013      	ands	r3, r2
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	bf0c      	ite	eq
 80044ea:	2301      	moveq	r3, #1
 80044ec:	2300      	movne	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	461a      	mov	r2, r3
 80044f2:	79fb      	ldrb	r3, [r7, #7]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d0be      	beq.n	8004476 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b084      	sub	sp, #16
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	60b9      	str	r1, [r7, #8]
 800450c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800450e:	e033      	b.n	8004578 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	68b9      	ldr	r1, [r7, #8]
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 f87f 	bl	8004618 <I2C_IsErrorOccurred>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e031      	b.n	8004588 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452a:	d025      	beq.n	8004578 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800452c:	f7fd ff5c 	bl	80023e8 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	429a      	cmp	r2, r3
 800453a:	d302      	bcc.n	8004542 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d11a      	bne.n	8004578 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b02      	cmp	r3, #2
 800454e:	d013      	beq.n	8004578 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	f043 0220 	orr.w	r2, r3, #32
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e007      	b.n	8004588 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b02      	cmp	r3, #2
 8004584:	d1c4      	bne.n	8004510 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800459c:	e02f      	b.n	80045fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f000 f838 	bl	8004618 <I2C_IsErrorOccurred>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e02d      	b.n	800460e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045b2:	f7fd ff19 	bl	80023e8 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d302      	bcc.n	80045c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d11a      	bne.n	80045fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	2b20      	cmp	r3, #32
 80045d4:	d013      	beq.n	80045fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045da:	f043 0220 	orr.w	r2, r3, #32
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e007      	b.n	800460e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b20      	cmp	r3, #32
 800460a:	d1c8      	bne.n	800459e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b08a      	sub	sp, #40	; 0x28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004624:	2300      	movs	r3, #0
 8004626:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004632:	2300      	movs	r3, #0
 8004634:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	f003 0310 	and.w	r3, r3, #16
 8004640:	2b00      	cmp	r3, #0
 8004642:	d068      	beq.n	8004716 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2210      	movs	r2, #16
 800464a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800464c:	e049      	b.n	80046e2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004654:	d045      	beq.n	80046e2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004656:	f7fd fec7 	bl	80023e8 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	429a      	cmp	r2, r3
 8004664:	d302      	bcc.n	800466c <I2C_IsErrorOccurred+0x54>
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d13a      	bne.n	80046e2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004676:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800467e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800468a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800468e:	d121      	bne.n	80046d4 <I2C_IsErrorOccurred+0xbc>
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004696:	d01d      	beq.n	80046d4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004698:	7cfb      	ldrb	r3, [r7, #19]
 800469a:	2b20      	cmp	r3, #32
 800469c:	d01a      	beq.n	80046d4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046ac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80046ae:	f7fd fe9b 	bl	80023e8 <HAL_GetTick>
 80046b2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046b4:	e00e      	b.n	80046d4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80046b6:	f7fd fe97 	bl	80023e8 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b19      	cmp	r3, #25
 80046c2:	d907      	bls.n	80046d4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	f043 0320 	orr.w	r3, r3, #32
 80046ca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80046d2:	e006      	b.n	80046e2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f003 0320 	and.w	r3, r3, #32
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d1e9      	bne.n	80046b6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	f003 0320 	and.w	r3, r3, #32
 80046ec:	2b20      	cmp	r3, #32
 80046ee:	d003      	beq.n	80046f8 <I2C_IsErrorOccurred+0xe0>
 80046f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0aa      	beq.n	800464e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d103      	bne.n	8004708 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2220      	movs	r2, #32
 8004706:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	f043 0304 	orr.w	r3, r3, #4
 800470e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00b      	beq.n	8004740 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	f043 0301 	orr.w	r3, r3, #1
 800472e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004738:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00b      	beq.n	8004762 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	f043 0308 	orr.w	r3, r3, #8
 8004750:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800475a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00b      	beq.n	8004784 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	f043 0302 	orr.w	r3, r3, #2
 8004772:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f44f 7200 	mov.w	r2, #512	; 0x200
 800477c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004784:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01c      	beq.n	80047c6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f7ff fe45 	bl	800441c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6859      	ldr	r1, [r3, #4]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <I2C_IsErrorOccurred+0x1bc>)
 800479e:	400b      	ands	r3, r1
 80047a0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	431a      	orrs	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80047c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3728      	adds	r7, #40	; 0x28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	fe00e800 	.word	0xfe00e800

080047d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	607b      	str	r3, [r7, #4]
 80047e2:	460b      	mov	r3, r1
 80047e4:	817b      	strh	r3, [r7, #10]
 80047e6:	4613      	mov	r3, r2
 80047e8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047ea:	897b      	ldrh	r3, [r7, #10]
 80047ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047f0:	7a7b      	ldrb	r3, [r7, #9]
 80047f2:	041b      	lsls	r3, r3, #16
 80047f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047f8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	4313      	orrs	r3, r2
 8004802:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004806:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	0d5b      	lsrs	r3, r3, #21
 8004812:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004816:	4b08      	ldr	r3, [pc, #32]	; (8004838 <I2C_TransferConfig+0x60>)
 8004818:	430b      	orrs	r3, r1
 800481a:	43db      	mvns	r3, r3
 800481c:	ea02 0103 	and.w	r1, r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	430a      	orrs	r2, r1
 8004828:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800482a:	bf00      	nop
 800482c:	371c      	adds	r7, #28
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	03ff63ff 	.word	0x03ff63ff

0800483c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b20      	cmp	r3, #32
 8004850:	d138      	bne.n	80048c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800485c:	2302      	movs	r3, #2
 800485e:	e032      	b.n	80048c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2224      	movs	r2, #36	; 0x24
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0201 	bic.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800488e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6819      	ldr	r1, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048c0:	2300      	movs	r3, #0
 80048c2:	e000      	b.n	80048c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048c4:	2302      	movs	r3, #2
  }
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b085      	sub	sp, #20
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b20      	cmp	r3, #32
 80048e6:	d139      	bne.n	800495c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d101      	bne.n	80048f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e033      	b.n	800495e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2224      	movs	r2, #36	; 0x24
 8004902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004924:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	021b      	lsls	r3, r3, #8
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	4313      	orrs	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004958:	2300      	movs	r3, #0
 800495a:	e000      	b.n	800495e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800495c:	2302      	movs	r3, #2
  }
}
 800495e:	4618      	mov	r0, r3
 8004960:	3714      	adds	r7, #20
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
	...

0800496c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004972:	af00      	add	r7, sp, #0
 8004974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004978:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800497c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800497e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004982:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d102      	bne.n	8004992 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	f001 b823 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004996:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 817d 	beq.w	8004ca2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80049a8:	4bbc      	ldr	r3, [pc, #752]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f003 030c 	and.w	r3, r3, #12
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d00c      	beq.n	80049ce <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049b4:	4bb9      	ldr	r3, [pc, #740]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f003 030c 	and.w	r3, r3, #12
 80049bc:	2b08      	cmp	r3, #8
 80049be:	d15c      	bne.n	8004a7a <HAL_RCC_OscConfig+0x10e>
 80049c0:	4bb6      	ldr	r3, [pc, #728]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049cc:	d155      	bne.n	8004a7a <HAL_RCC_OscConfig+0x10e>
 80049ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049d2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80049da:	fa93 f3a3 	rbit	r3, r3
 80049de:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80049e2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049e6:	fab3 f383 	clz	r3, r3
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	f043 0301 	orr.w	r3, r3, #1
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d102      	bne.n	8004a00 <HAL_RCC_OscConfig+0x94>
 80049fa:	4ba8      	ldr	r3, [pc, #672]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	e015      	b.n	8004a2c <HAL_RCC_OscConfig+0xc0>
 8004a00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a04:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a08:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004a0c:	fa93 f3a3 	rbit	r3, r3
 8004a10:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a18:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a1c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004a20:	fa93 f3a3 	rbit	r3, r3
 8004a24:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004a28:	4b9c      	ldr	r3, [pc, #624]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a30:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004a34:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004a38:	fa92 f2a2 	rbit	r2, r2
 8004a3c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004a40:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004a44:	fab2 f282 	clz	r2, r2
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	f042 0220 	orr.w	r2, r2, #32
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	f002 021f 	and.w	r2, r2, #31
 8004a54:	2101      	movs	r1, #1
 8004a56:	fa01 f202 	lsl.w	r2, r1, r2
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 811f 	beq.w	8004ca0 <HAL_RCC_OscConfig+0x334>
 8004a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f040 8116 	bne.w	8004ca0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	f000 bfaf 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a8a:	d106      	bne.n	8004a9a <HAL_RCC_OscConfig+0x12e>
 8004a8c:	4b83      	ldr	r3, [pc, #524]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a82      	ldr	r2, [pc, #520]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	e036      	b.n	8004b08 <HAL_RCC_OscConfig+0x19c>
 8004a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10c      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x158>
 8004aaa:	4b7c      	ldr	r3, [pc, #496]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a7b      	ldr	r2, [pc, #492]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	4b79      	ldr	r3, [pc, #484]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a78      	ldr	r2, [pc, #480]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004abc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	e021      	b.n	8004b08 <HAL_RCC_OscConfig+0x19c>
 8004ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ad4:	d10c      	bne.n	8004af0 <HAL_RCC_OscConfig+0x184>
 8004ad6:	4b71      	ldr	r3, [pc, #452]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a70      	ldr	r2, [pc, #448]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ae0:	6013      	str	r3, [r2, #0]
 8004ae2:	4b6e      	ldr	r3, [pc, #440]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a6d      	ldr	r2, [pc, #436]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	e00b      	b.n	8004b08 <HAL_RCC_OscConfig+0x19c>
 8004af0:	4b6a      	ldr	r3, [pc, #424]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a69      	ldr	r2, [pc, #420]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004afa:	6013      	str	r3, [r2, #0]
 8004afc:	4b67      	ldr	r3, [pc, #412]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a66      	ldr	r2, [pc, #408]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b06:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b08:	4b64      	ldr	r3, [pc, #400]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0c:	f023 020f 	bic.w	r2, r3, #15
 8004b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	495f      	ldr	r1, [pc, #380]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d059      	beq.n	8004be6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b32:	f7fd fc59 	bl	80023e8 <HAL_GetTick>
 8004b36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	e00a      	b.n	8004b52 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b3c:	f7fd fc54 	bl	80023e8 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b64      	cmp	r3, #100	; 0x64
 8004b4a:	d902      	bls.n	8004b52 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	f000 bf43 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 8004b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b56:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004b5e:	fa93 f3a3 	rbit	r3, r3
 8004b62:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004b66:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b6a:	fab3 f383 	clz	r3, r3
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	095b      	lsrs	r3, r3, #5
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	f043 0301 	orr.w	r3, r3, #1
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d102      	bne.n	8004b84 <HAL_RCC_OscConfig+0x218>
 8004b7e:	4b47      	ldr	r3, [pc, #284]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	e015      	b.n	8004bb0 <HAL_RCC_OscConfig+0x244>
 8004b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b88:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b9c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004ba0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004ba4:	fa93 f3a3 	rbit	r3, r3
 8004ba8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004bac:	4b3b      	ldr	r3, [pc, #236]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004bb4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004bb8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004bbc:	fa92 f2a2 	rbit	r2, r2
 8004bc0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004bc4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004bc8:	fab2 f282 	clz	r2, r2
 8004bcc:	b2d2      	uxtb	r2, r2
 8004bce:	f042 0220 	orr.w	r2, r2, #32
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	f002 021f 	and.w	r2, r2, #31
 8004bd8:	2101      	movs	r1, #1
 8004bda:	fa01 f202 	lsl.w	r2, r1, r2
 8004bde:	4013      	ands	r3, r2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0ab      	beq.n	8004b3c <HAL_RCC_OscConfig+0x1d0>
 8004be4:	e05d      	b.n	8004ca2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be6:	f7fd fbff 	bl	80023e8 <HAL_GetTick>
 8004bea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bee:	e00a      	b.n	8004c06 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bf0:	f7fd fbfa 	bl	80023e8 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b64      	cmp	r3, #100	; 0x64
 8004bfe:	d902      	bls.n	8004c06 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	f000 bee9 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 8004c06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c0a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004c12:	fa93 f3a3 	rbit	r3, r3
 8004c16:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004c1a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c1e:	fab3 f383 	clz	r3, r3
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	095b      	lsrs	r3, r3, #5
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d102      	bne.n	8004c38 <HAL_RCC_OscConfig+0x2cc>
 8004c32:	4b1a      	ldr	r3, [pc, #104]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	e015      	b.n	8004c64 <HAL_RCC_OscConfig+0x2f8>
 8004c38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c3c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c40:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c44:	fa93 f3a3 	rbit	r3, r3
 8004c48:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c50:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c54:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004c58:	fa93 f3a3 	rbit	r3, r3
 8004c5c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004c60:	4b0e      	ldr	r3, [pc, #56]	; (8004c9c <HAL_RCC_OscConfig+0x330>)
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c68:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004c6c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004c70:	fa92 f2a2 	rbit	r2, r2
 8004c74:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004c78:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004c7c:	fab2 f282 	clz	r2, r2
 8004c80:	b2d2      	uxtb	r2, r2
 8004c82:	f042 0220 	orr.w	r2, r2, #32
 8004c86:	b2d2      	uxtb	r2, r2
 8004c88:	f002 021f 	and.w	r2, r2, #31
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c92:	4013      	ands	r3, r2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1ab      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x284>
 8004c98:	e003      	b.n	8004ca2 <HAL_RCC_OscConfig+0x336>
 8004c9a:	bf00      	nop
 8004c9c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 817d 	beq.w	8004fb2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004cb8:	4ba6      	ldr	r3, [pc, #664]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 030c 	and.w	r3, r3, #12
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00b      	beq.n	8004cdc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004cc4:	4ba3      	ldr	r3, [pc, #652]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f003 030c 	and.w	r3, r3, #12
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d172      	bne.n	8004db6 <HAL_RCC_OscConfig+0x44a>
 8004cd0:	4ba0      	ldr	r3, [pc, #640]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d16c      	bne.n	8004db6 <HAL_RCC_OscConfig+0x44a>
 8004cdc:	2302      	movs	r3, #2
 8004cde:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004ce6:	fa93 f3a3 	rbit	r3, r3
 8004cea:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004cee:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cf2:	fab3 f383 	clz	r3, r3
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	095b      	lsrs	r3, r3, #5
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	f043 0301 	orr.w	r3, r3, #1
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d102      	bne.n	8004d0c <HAL_RCC_OscConfig+0x3a0>
 8004d06:	4b93      	ldr	r3, [pc, #588]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	e013      	b.n	8004d34 <HAL_RCC_OscConfig+0x3c8>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d12:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004d16:	fa93 f3a3 	rbit	r3, r3
 8004d1a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d1e:	2302      	movs	r3, #2
 8004d20:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004d24:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004d28:	fa93 f3a3 	rbit	r3, r3
 8004d2c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004d30:	4b88      	ldr	r3, [pc, #544]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	2202      	movs	r2, #2
 8004d36:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004d3a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d3e:	fa92 f2a2 	rbit	r2, r2
 8004d42:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004d46:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004d4a:	fab2 f282 	clz	r2, r2
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	f042 0220 	orr.w	r2, r2, #32
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	f002 021f 	and.w	r2, r2, #31
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d60:	4013      	ands	r3, r2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <HAL_RCC_OscConfig+0x410>
 8004d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d002      	beq.n	8004d7c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	f000 be2e 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d7c:	4b75      	ldr	r3, [pc, #468]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	21f8      	movs	r1, #248	; 0xf8
 8004d92:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d96:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004d9a:	fa91 f1a1 	rbit	r1, r1
 8004d9e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004da2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004da6:	fab1 f181 	clz	r1, r1
 8004daa:	b2c9      	uxtb	r1, r1
 8004dac:	408b      	lsls	r3, r1
 8004dae:	4969      	ldr	r1, [pc, #420]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004db4:	e0fd      	b.n	8004fb2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004db6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 8088 	beq.w	8004ed8 <HAL_RCC_OscConfig+0x56c>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dce:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004dd2:	fa93 f3a3 	rbit	r3, r3
 8004dd6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004dda:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dde:	fab3 f383 	clz	r3, r3
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004de8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	461a      	mov	r2, r3
 8004df0:	2301      	movs	r3, #1
 8004df2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004df4:	f7fd faf8 	bl	80023e8 <HAL_GetTick>
 8004df8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dfc:	e00a      	b.n	8004e14 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dfe:	f7fd faf3 	bl	80023e8 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d902      	bls.n	8004e14 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	f000 bde2 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 8004e14:	2302      	movs	r3, #2
 8004e16:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004e1e:	fa93 f3a3 	rbit	r3, r3
 8004e22:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004e26:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e2a:	fab3 f383 	clz	r3, r3
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f043 0301 	orr.w	r3, r3, #1
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d102      	bne.n	8004e44 <HAL_RCC_OscConfig+0x4d8>
 8004e3e:	4b45      	ldr	r3, [pc, #276]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	e013      	b.n	8004e6c <HAL_RCC_OscConfig+0x500>
 8004e44:	2302      	movs	r3, #2
 8004e46:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004e4e:	fa93 f3a3 	rbit	r3, r3
 8004e52:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e56:	2302      	movs	r3, #2
 8004e58:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e5c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004e60:	fa93 f3a3 	rbit	r3, r3
 8004e64:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004e68:	4b3a      	ldr	r3, [pc, #232]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004e72:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004e76:	fa92 f2a2 	rbit	r2, r2
 8004e7a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004e7e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004e82:	fab2 f282 	clz	r2, r2
 8004e86:	b2d2      	uxtb	r2, r2
 8004e88:	f042 0220 	orr.w	r2, r2, #32
 8004e8c:	b2d2      	uxtb	r2, r2
 8004e8e:	f002 021f 	and.w	r2, r2, #31
 8004e92:	2101      	movs	r1, #1
 8004e94:	fa01 f202 	lsl.w	r2, r1, r2
 8004e98:	4013      	ands	r3, r2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d0af      	beq.n	8004dfe <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9e:	4b2d      	ldr	r3, [pc, #180]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	21f8      	movs	r1, #248	; 0xf8
 8004eb4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004ebc:	fa91 f1a1 	rbit	r1, r1
 8004ec0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004ec4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004ec8:	fab1 f181 	clz	r1, r1
 8004ecc:	b2c9      	uxtb	r1, r1
 8004ece:	408b      	lsls	r3, r1
 8004ed0:	4920      	ldr	r1, [pc, #128]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
 8004ed6:	e06c      	b.n	8004fb2 <HAL_RCC_OscConfig+0x646>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ede:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004ee2:	fa93 f3a3 	rbit	r3, r3
 8004ee6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004eea:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eee:	fab3 f383 	clz	r3, r3
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ef8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	461a      	mov	r2, r3
 8004f00:	2300      	movs	r3, #0
 8004f02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f04:	f7fd fa70 	bl	80023e8 <HAL_GetTick>
 8004f08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f0c:	e00a      	b.n	8004f24 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f0e:	f7fd fa6b 	bl	80023e8 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d902      	bls.n	8004f24 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	f000 bd5a 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 8004f24:	2302      	movs	r3, #2
 8004f26:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004f2e:	fa93 f3a3 	rbit	r3, r3
 8004f32:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004f36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f3a:	fab3 f383 	clz	r3, r3
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	095b      	lsrs	r3, r3, #5
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	f043 0301 	orr.w	r3, r3, #1
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d104      	bne.n	8004f58 <HAL_RCC_OscConfig+0x5ec>
 8004f4e:	4b01      	ldr	r3, [pc, #4]	; (8004f54 <HAL_RCC_OscConfig+0x5e8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	e015      	b.n	8004f80 <HAL_RCC_OscConfig+0x614>
 8004f54:	40021000 	.word	0x40021000
 8004f58:	2302      	movs	r3, #2
 8004f5a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004f62:	fa93 f3a3 	rbit	r3, r3
 8004f66:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004f70:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004f7c:	4bc8      	ldr	r3, [pc, #800]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	2202      	movs	r2, #2
 8004f82:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004f86:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004f8a:	fa92 f2a2 	rbit	r2, r2
 8004f8e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004f92:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004f96:	fab2 f282 	clz	r2, r2
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	f042 0220 	orr.w	r2, r2, #32
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	f002 021f 	and.w	r2, r2, #31
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8004fac:	4013      	ands	r3, r2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1ad      	bne.n	8004f0e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f000 8110 	beq.w	80051e8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d079      	beq.n	80050cc <HAL_RCC_OscConfig+0x760>
 8004fd8:	2301      	movs	r3, #1
 8004fda:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fde:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004fe2:	fa93 f3a3 	rbit	r3, r3
 8004fe6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004fea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4bab      	ldr	r3, [pc, #684]	; (80052a4 <HAL_RCC_OscConfig+0x938>)
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	2301      	movs	r3, #1
 8005000:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005002:	f7fd f9f1 	bl	80023e8 <HAL_GetTick>
 8005006:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800500a:	e00a      	b.n	8005022 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800500c:	f7fd f9ec 	bl	80023e8 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d902      	bls.n	8005022 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	f000 bcdb 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 8005022:	2302      	movs	r3, #2
 8005024:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005028:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800502c:	fa93 f3a3 	rbit	r3, r3
 8005030:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005034:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005038:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800503c:	2202      	movs	r2, #2
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005044:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	fa93 f2a3 	rbit	r2, r3
 800504e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005052:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005060:	2202      	movs	r2, #2
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005068:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	fa93 f2a3 	rbit	r2, r3
 8005072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005076:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800507a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800507c:	4b88      	ldr	r3, [pc, #544]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 800507e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005084:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005088:	2102      	movs	r1, #2
 800508a:	6019      	str	r1, [r3, #0]
 800508c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005090:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	fa93 f1a3 	rbit	r1, r3
 800509a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800509e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80050a2:	6019      	str	r1, [r3, #0]
  return result;
 80050a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	fab3 f383 	clz	r3, r3
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	f003 031f 	and.w	r3, r3, #31
 80050be:	2101      	movs	r1, #1
 80050c0:	fa01 f303 	lsl.w	r3, r1, r3
 80050c4:	4013      	ands	r3, r2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0a0      	beq.n	800500c <HAL_RCC_OscConfig+0x6a0>
 80050ca:	e08d      	b.n	80051e8 <HAL_RCC_OscConfig+0x87c>
 80050cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80050d4:	2201      	movs	r2, #1
 80050d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050dc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	fa93 f2a3 	rbit	r2, r3
 80050e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ea:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80050ee:	601a      	str	r2, [r3, #0]
  return result;
 80050f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80050f8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050fa:	fab3 f383 	clz	r3, r3
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	461a      	mov	r2, r3
 8005102:	4b68      	ldr	r3, [pc, #416]	; (80052a4 <HAL_RCC_OscConfig+0x938>)
 8005104:	4413      	add	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	461a      	mov	r2, r3
 800510a:	2300      	movs	r3, #0
 800510c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510e:	f7fd f96b 	bl	80023e8 <HAL_GetTick>
 8005112:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005116:	e00a      	b.n	800512e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005118:	f7fd f966 	bl	80023e8 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d902      	bls.n	800512e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	f000 bc55 	b.w	80059d8 <HAL_RCC_OscConfig+0x106c>
 800512e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005132:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005136:	2202      	movs	r2, #2
 8005138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	fa93 f2a3 	rbit	r2, r3
 8005148:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800514c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005156:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800515a:	2202      	movs	r2, #2
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005162:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	fa93 f2a3 	rbit	r2, r3
 800516c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005170:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800517a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800517e:	2202      	movs	r2, #2
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005186:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	fa93 f2a3 	rbit	r2, r3
 8005190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005194:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005198:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800519a:	4b41      	ldr	r3, [pc, #260]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 800519c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800519e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80051a6:	2102      	movs	r1, #2
 80051a8:	6019      	str	r1, [r3, #0]
 80051aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ae:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	fa93 f1a3 	rbit	r1, r3
 80051b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051bc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80051c0:	6019      	str	r1, [r3, #0]
  return result;
 80051c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	fab3 f383 	clz	r3, r3
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	f003 031f 	and.w	r3, r3, #31
 80051dc:	2101      	movs	r1, #1
 80051de:	fa01 f303 	lsl.w	r3, r1, r3
 80051e2:	4013      	ands	r3, r2
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d197      	bne.n	8005118 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0304 	and.w	r3, r3, #4
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 81a1 	beq.w	8005540 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051fe:	2300      	movs	r3, #0
 8005200:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005204:	4b26      	ldr	r3, [pc, #152]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d116      	bne.n	800523e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005210:	4b23      	ldr	r3, [pc, #140]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	4a22      	ldr	r2, [pc, #136]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8005216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800521a:	61d3      	str	r3, [r2, #28]
 800521c:	4b20      	ldr	r3, [pc, #128]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005228:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005232:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005236:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800523e:	4b1a      	ldr	r3, [pc, #104]	; (80052a8 <HAL_RCC_OscConfig+0x93c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005246:	2b00      	cmp	r3, #0
 8005248:	d11a      	bne.n	8005280 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800524a:	4b17      	ldr	r3, [pc, #92]	; (80052a8 <HAL_RCC_OscConfig+0x93c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a16      	ldr	r2, [pc, #88]	; (80052a8 <HAL_RCC_OscConfig+0x93c>)
 8005250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005254:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005256:	f7fd f8c7 	bl	80023e8 <HAL_GetTick>
 800525a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800525e:	e009      	b.n	8005274 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005260:	f7fd f8c2 	bl	80023e8 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	2b64      	cmp	r3, #100	; 0x64
 800526e:	d901      	bls.n	8005274 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e3b1      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005274:	4b0c      	ldr	r3, [pc, #48]	; (80052a8 <HAL_RCC_OscConfig+0x93c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527c:	2b00      	cmp	r3, #0
 800527e:	d0ef      	beq.n	8005260 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005284:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d10d      	bne.n	80052ac <HAL_RCC_OscConfig+0x940>
 8005290:	4b03      	ldr	r3, [pc, #12]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	4a02      	ldr	r2, [pc, #8]	; (80052a0 <HAL_RCC_OscConfig+0x934>)
 8005296:	f043 0301 	orr.w	r3, r3, #1
 800529a:	6213      	str	r3, [r2, #32]
 800529c:	e03c      	b.n	8005318 <HAL_RCC_OscConfig+0x9ac>
 800529e:	bf00      	nop
 80052a0:	40021000 	.word	0x40021000
 80052a4:	10908120 	.word	0x10908120
 80052a8:	40007000 	.word	0x40007000
 80052ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10c      	bne.n	80052d6 <HAL_RCC_OscConfig+0x96a>
 80052bc:	4bc1      	ldr	r3, [pc, #772]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	4ac0      	ldr	r2, [pc, #768]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052c2:	f023 0301 	bic.w	r3, r3, #1
 80052c6:	6213      	str	r3, [r2, #32]
 80052c8:	4bbe      	ldr	r3, [pc, #760]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	4abd      	ldr	r2, [pc, #756]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052ce:	f023 0304 	bic.w	r3, r3, #4
 80052d2:	6213      	str	r3, [r2, #32]
 80052d4:	e020      	b.n	8005318 <HAL_RCC_OscConfig+0x9ac>
 80052d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	2b05      	cmp	r3, #5
 80052e4:	d10c      	bne.n	8005300 <HAL_RCC_OscConfig+0x994>
 80052e6:	4bb7      	ldr	r3, [pc, #732]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	4ab6      	ldr	r2, [pc, #728]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052ec:	f043 0304 	orr.w	r3, r3, #4
 80052f0:	6213      	str	r3, [r2, #32]
 80052f2:	4bb4      	ldr	r3, [pc, #720]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	4ab3      	ldr	r2, [pc, #716]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80052f8:	f043 0301 	orr.w	r3, r3, #1
 80052fc:	6213      	str	r3, [r2, #32]
 80052fe:	e00b      	b.n	8005318 <HAL_RCC_OscConfig+0x9ac>
 8005300:	4bb0      	ldr	r3, [pc, #704]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	4aaf      	ldr	r2, [pc, #700]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 8005306:	f023 0301 	bic.w	r3, r3, #1
 800530a:	6213      	str	r3, [r2, #32]
 800530c:	4bad      	ldr	r3, [pc, #692]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	4aac      	ldr	r2, [pc, #688]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 8005312:	f023 0304 	bic.w	r3, r3, #4
 8005316:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8081 	beq.w	800542c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800532a:	f7fd f85d 	bl	80023e8 <HAL_GetTick>
 800532e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005332:	e00b      	b.n	800534c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005334:	f7fd f858 	bl	80023e8 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	f241 3288 	movw	r2, #5000	; 0x1388
 8005344:	4293      	cmp	r3, r2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e345      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
 800534c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005350:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005354:	2202      	movs	r2, #2
 8005356:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800535c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	fa93 f2a3 	rbit	r2, r3
 8005366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005374:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005378:	2202      	movs	r2, #2
 800537a:	601a      	str	r2, [r3, #0]
 800537c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005380:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	fa93 f2a3 	rbit	r2, r3
 800538a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800538e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005392:	601a      	str	r2, [r3, #0]
  return result;
 8005394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005398:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800539c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539e:	fab3 f383 	clz	r3, r3
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	095b      	lsrs	r3, r3, #5
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	f043 0302 	orr.w	r3, r3, #2
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d102      	bne.n	80053b8 <HAL_RCC_OscConfig+0xa4c>
 80053b2:	4b84      	ldr	r3, [pc, #528]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	e013      	b.n	80053e0 <HAL_RCC_OscConfig+0xa74>
 80053b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053bc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80053c0:	2202      	movs	r2, #2
 80053c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	fa93 f2a3 	rbit	r2, r3
 80053d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	4b79      	ldr	r3, [pc, #484]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053e4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80053e8:	2102      	movs	r1, #2
 80053ea:	6011      	str	r1, [r2, #0]
 80053ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053f0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80053f4:	6812      	ldr	r2, [r2, #0]
 80053f6:	fa92 f1a2 	rbit	r1, r2
 80053fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053fe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005402:	6011      	str	r1, [r2, #0]
  return result;
 8005404:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005408:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800540c:	6812      	ldr	r2, [r2, #0]
 800540e:	fab2 f282 	clz	r2, r2
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	f002 021f 	and.w	r2, r2, #31
 800541e:	2101      	movs	r1, #1
 8005420:	fa01 f202 	lsl.w	r2, r1, r2
 8005424:	4013      	ands	r3, r2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d084      	beq.n	8005334 <HAL_RCC_OscConfig+0x9c8>
 800542a:	e07f      	b.n	800552c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800542c:	f7fc ffdc 	bl	80023e8 <HAL_GetTick>
 8005430:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005434:	e00b      	b.n	800544e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005436:	f7fc ffd7 	bl	80023e8 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	; 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e2c4      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
 800544e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005452:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005456:	2202      	movs	r2, #2
 8005458:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800545a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800545e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	fa93 f2a3 	rbit	r2, r3
 8005468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800546c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005476:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800547a:	2202      	movs	r2, #2
 800547c:	601a      	str	r2, [r3, #0]
 800547e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005482:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	fa93 f2a3 	rbit	r2, r3
 800548c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005490:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005494:	601a      	str	r2, [r3, #0]
  return result;
 8005496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800549a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800549e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a0:	fab3 f383 	clz	r3, r3
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	095b      	lsrs	r3, r3, #5
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	f043 0302 	orr.w	r3, r3, #2
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d102      	bne.n	80054ba <HAL_RCC_OscConfig+0xb4e>
 80054b4:	4b43      	ldr	r3, [pc, #268]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	e013      	b.n	80054e2 <HAL_RCC_OscConfig+0xb76>
 80054ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054be:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80054c2:	2202      	movs	r2, #2
 80054c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ca:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	fa93 f2a3 	rbit	r2, r3
 80054d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	4b39      	ldr	r3, [pc, #228]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054e6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80054ea:	2102      	movs	r1, #2
 80054ec:	6011      	str	r1, [r2, #0]
 80054ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054f2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	fa92 f1a2 	rbit	r1, r2
 80054fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005500:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005504:	6011      	str	r1, [r2, #0]
  return result;
 8005506:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800550a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	fab2 f282 	clz	r2, r2
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	f002 021f 	and.w	r2, r2, #31
 8005520:	2101      	movs	r1, #1
 8005522:	fa01 f202 	lsl.w	r2, r1, r2
 8005526:	4013      	ands	r3, r2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d184      	bne.n	8005436 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800552c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005530:	2b01      	cmp	r3, #1
 8005532:	d105      	bne.n	8005540 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005534:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	4a22      	ldr	r2, [pc, #136]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 800553a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800553e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005540:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005544:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	69db      	ldr	r3, [r3, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 8242 	beq.w	80059d6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005552:	4b1c      	ldr	r3, [pc, #112]	; (80055c4 <HAL_RCC_OscConfig+0xc58>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f003 030c 	and.w	r3, r3, #12
 800555a:	2b08      	cmp	r3, #8
 800555c:	f000 8213 	beq.w	8005986 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005564:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69db      	ldr	r3, [r3, #28]
 800556c:	2b02      	cmp	r3, #2
 800556e:	f040 8162 	bne.w	8005836 <HAL_RCC_OscConfig+0xeca>
 8005572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005576:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800557a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800557e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005584:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	fa93 f2a3 	rbit	r2, r3
 800558e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005592:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005596:	601a      	str	r2, [r3, #0]
  return result;
 8005598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800559c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80055a0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a2:	fab3 f383 	clz	r3, r3
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	461a      	mov	r2, r3
 80055b4:	2300      	movs	r3, #0
 80055b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b8:	f7fc ff16 	bl	80023e8 <HAL_GetTick>
 80055bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055c0:	e00c      	b.n	80055dc <HAL_RCC_OscConfig+0xc70>
 80055c2:	bf00      	nop
 80055c4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c8:	f7fc ff0e 	bl	80023e8 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d901      	bls.n	80055dc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e1fd      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
 80055dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80055e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ee:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	fa93 f2a3 	rbit	r2, r3
 80055f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055fc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005600:	601a      	str	r2, [r3, #0]
  return result;
 8005602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005606:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800560a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800560c:	fab3 f383 	clz	r3, r3
 8005610:	b2db      	uxtb	r3, r3
 8005612:	095b      	lsrs	r3, r3, #5
 8005614:	b2db      	uxtb	r3, r3
 8005616:	f043 0301 	orr.w	r3, r3, #1
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	d102      	bne.n	8005626 <HAL_RCC_OscConfig+0xcba>
 8005620:	4bb0      	ldr	r3, [pc, #704]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	e027      	b.n	8005676 <HAL_RCC_OscConfig+0xd0a>
 8005626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800562a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800562e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005632:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005638:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	fa93 f2a3 	rbit	r2, r3
 8005642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005646:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800564a:	601a      	str	r2, [r3, #0]
 800564c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005650:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005654:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800565e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	fa93 f2a3 	rbit	r2, r3
 8005668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800566c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	4b9c      	ldr	r3, [pc, #624]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 8005674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005676:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800567a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800567e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005682:	6011      	str	r1, [r2, #0]
 8005684:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005688:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	fa92 f1a2 	rbit	r1, r2
 8005692:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005696:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800569a:	6011      	str	r1, [r2, #0]
  return result;
 800569c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056a0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80056a4:	6812      	ldr	r2, [r2, #0]
 80056a6:	fab2 f282 	clz	r2, r2
 80056aa:	b2d2      	uxtb	r2, r2
 80056ac:	f042 0220 	orr.w	r2, r2, #32
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	f002 021f 	and.w	r2, r2, #31
 80056b6:	2101      	movs	r1, #1
 80056b8:	fa01 f202 	lsl.w	r2, r1, r2
 80056bc:	4013      	ands	r3, r2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d182      	bne.n	80055c8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056c2:	4b88      	ldr	r3, [pc, #544]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80056ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80056d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	430b      	orrs	r3, r1
 80056e4:	497f      	ldr	r1, [pc, #508]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	604b      	str	r3, [r1, #4]
 80056ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ee:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80056f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056fc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	fa93 f2a3 	rbit	r2, r3
 8005706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800570a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800570e:	601a      	str	r2, [r3, #0]
  return result;
 8005710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005714:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005718:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005724:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	461a      	mov	r2, r3
 800572c:	2301      	movs	r3, #1
 800572e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005730:	f7fc fe5a 	bl	80023e8 <HAL_GetTick>
 8005734:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005738:	e009      	b.n	800574e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800573a:	f7fc fe55 	bl	80023e8 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b02      	cmp	r3, #2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e144      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
 800574e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005752:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005756:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800575a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800575c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005760:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	fa93 f2a3 	rbit	r2, r3
 800576a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800576e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005772:	601a      	str	r2, [r3, #0]
  return result;
 8005774:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005778:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800577c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800577e:	fab3 f383 	clz	r3, r3
 8005782:	b2db      	uxtb	r3, r3
 8005784:	095b      	lsrs	r3, r3, #5
 8005786:	b2db      	uxtb	r3, r3
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b01      	cmp	r3, #1
 8005790:	d102      	bne.n	8005798 <HAL_RCC_OscConfig+0xe2c>
 8005792:	4b54      	ldr	r3, [pc, #336]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	e027      	b.n	80057e8 <HAL_RCC_OscConfig+0xe7c>
 8005798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800579c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80057a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057aa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	fa93 f2a3 	rbit	r2, r3
 80057b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057b8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80057c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057ca:	601a      	str	r2, [r3, #0]
 80057cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057d0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	fa93 f2a3 	rbit	r2, r3
 80057da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057de:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	4b3f      	ldr	r3, [pc, #252]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 80057e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057ec:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80057f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80057f4:	6011      	str	r1, [r2, #0]
 80057f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057fa:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80057fe:	6812      	ldr	r2, [r2, #0]
 8005800:	fa92 f1a2 	rbit	r1, r2
 8005804:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005808:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800580c:	6011      	str	r1, [r2, #0]
  return result;
 800580e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005812:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005816:	6812      	ldr	r2, [r2, #0]
 8005818:	fab2 f282 	clz	r2, r2
 800581c:	b2d2      	uxtb	r2, r2
 800581e:	f042 0220 	orr.w	r2, r2, #32
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	f002 021f 	and.w	r2, r2, #31
 8005828:	2101      	movs	r1, #1
 800582a:	fa01 f202 	lsl.w	r2, r1, r2
 800582e:	4013      	ands	r3, r2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d082      	beq.n	800573a <HAL_RCC_OscConfig+0xdce>
 8005834:	e0cf      	b.n	80059d6 <HAL_RCC_OscConfig+0x106a>
 8005836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800583a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800583e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005848:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	fa93 f2a3 	rbit	r2, r3
 8005852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005856:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800585a:	601a      	str	r2, [r3, #0]
  return result;
 800585c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005860:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005864:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005866:	fab3 f383 	clz	r3, r3
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005870:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	461a      	mov	r2, r3
 8005878:	2300      	movs	r3, #0
 800587a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800587c:	f7fc fdb4 	bl	80023e8 <HAL_GetTick>
 8005880:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005884:	e009      	b.n	800589a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005886:	f7fc fdaf 	bl	80023e8 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b02      	cmp	r3, #2
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e09e      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
 800589a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800589e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80058a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ac:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	fa93 f2a3 	rbit	r2, r3
 80058b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ba:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80058be:	601a      	str	r2, [r3, #0]
  return result;
 80058c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058c4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80058c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058ca:	fab3 f383 	clz	r3, r3
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	f043 0301 	orr.w	r3, r3, #1
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d104      	bne.n	80058e8 <HAL_RCC_OscConfig+0xf7c>
 80058de:	4b01      	ldr	r3, [pc, #4]	; (80058e4 <HAL_RCC_OscConfig+0xf78>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	e029      	b.n	8005938 <HAL_RCC_OscConfig+0xfcc>
 80058e4:	40021000 	.word	0x40021000
 80058e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ec:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058fa:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	fa93 f2a3 	rbit	r2, r3
 8005904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005908:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800590c:	601a      	str	r2, [r3, #0]
 800590e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005912:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005916:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005920:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	fa93 f2a3 	rbit	r2, r3
 800592a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800592e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	4b2b      	ldr	r3, [pc, #172]	; (80059e4 <HAL_RCC_OscConfig+0x1078>)
 8005936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005938:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800593c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005940:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005944:	6011      	str	r1, [r2, #0]
 8005946:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800594a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800594e:	6812      	ldr	r2, [r2, #0]
 8005950:	fa92 f1a2 	rbit	r1, r2
 8005954:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005958:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800595c:	6011      	str	r1, [r2, #0]
  return result;
 800595e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005962:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005966:	6812      	ldr	r2, [r2, #0]
 8005968:	fab2 f282 	clz	r2, r2
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	f042 0220 	orr.w	r2, r2, #32
 8005972:	b2d2      	uxtb	r2, r2
 8005974:	f002 021f 	and.w	r2, r2, #31
 8005978:	2101      	movs	r1, #1
 800597a:	fa01 f202 	lsl.w	r2, r1, r2
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d180      	bne.n	8005886 <HAL_RCC_OscConfig+0xf1a>
 8005984:	e027      	b.n	80059d6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800598a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d101      	bne.n	800599a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e01e      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800599a:	4b12      	ldr	r3, [pc, #72]	; (80059e4 <HAL_RCC_OscConfig+0x1078>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059a2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80059a6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d10b      	bne.n	80059d2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80059ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80059be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d001      	beq.n	80059d6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e000      	b.n	80059d8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	40021000 	.word	0x40021000

080059e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b09e      	sub	sp, #120	; 0x78
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d101      	bne.n	8005a00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e162      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a00:	4b90      	ldr	r3, [pc, #576]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0307 	and.w	r3, r3, #7
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d910      	bls.n	8005a30 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a0e:	4b8d      	ldr	r3, [pc, #564]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f023 0207 	bic.w	r2, r3, #7
 8005a16:	498b      	ldr	r1, [pc, #556]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1e:	4b89      	ldr	r3, [pc, #548]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0307 	and.w	r3, r3, #7
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d001      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e14a      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a3c:	4b82      	ldr	r3, [pc, #520]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	497f      	ldr	r1, [pc, #508]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 80dc 	beq.w	8005c14 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d13c      	bne.n	8005ade <HAL_RCC_ClockConfig+0xf6>
 8005a64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a68:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a6c:	fa93 f3a3 	rbit	r3, r3
 8005a70:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a74:	fab3 f383 	clz	r3, r3
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f043 0301 	orr.w	r3, r3, #1
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d102      	bne.n	8005a8e <HAL_RCC_ClockConfig+0xa6>
 8005a88:	4b6f      	ldr	r3, [pc, #444]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	e00f      	b.n	8005aae <HAL_RCC_ClockConfig+0xc6>
 8005a8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a92:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a96:	fa93 f3a3 	rbit	r3, r3
 8005a9a:	667b      	str	r3, [r7, #100]	; 0x64
 8005a9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005aa0:	663b      	str	r3, [r7, #96]	; 0x60
 8005aa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005aa4:	fa93 f3a3 	rbit	r3, r3
 8005aa8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005aaa:	4b67      	ldr	r3, [pc, #412]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005ab2:	65ba      	str	r2, [r7, #88]	; 0x58
 8005ab4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ab6:	fa92 f2a2 	rbit	r2, r2
 8005aba:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005abc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005abe:	fab2 f282 	clz	r2, r2
 8005ac2:	b2d2      	uxtb	r2, r2
 8005ac4:	f042 0220 	orr.w	r2, r2, #32
 8005ac8:	b2d2      	uxtb	r2, r2
 8005aca:	f002 021f 	and.w	r2, r2, #31
 8005ace:	2101      	movs	r1, #1
 8005ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d17b      	bne.n	8005bd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e0f3      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d13c      	bne.n	8005b60 <HAL_RCC_ClockConfig+0x178>
 8005ae6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005aea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aee:	fa93 f3a3 	rbit	r3, r3
 8005af2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005af4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005af6:	fab3 f383 	clz	r3, r3
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	095b      	lsrs	r3, r3, #5
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	f043 0301 	orr.w	r3, r3, #1
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d102      	bne.n	8005b10 <HAL_RCC_ClockConfig+0x128>
 8005b0a:	4b4f      	ldr	r3, [pc, #316]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	e00f      	b.n	8005b30 <HAL_RCC_ClockConfig+0x148>
 8005b10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b18:	fa93 f3a3 	rbit	r3, r3
 8005b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8005b1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b22:	643b      	str	r3, [r7, #64]	; 0x40
 8005b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b26:	fa93 f3a3 	rbit	r3, r3
 8005b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b2c:	4b46      	ldr	r3, [pc, #280]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b34:	63ba      	str	r2, [r7, #56]	; 0x38
 8005b36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b38:	fa92 f2a2 	rbit	r2, r2
 8005b3c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005b3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b40:	fab2 f282 	clz	r2, r2
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	f042 0220 	orr.w	r2, r2, #32
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	f002 021f 	and.w	r2, r2, #31
 8005b50:	2101      	movs	r1, #1
 8005b52:	fa01 f202 	lsl.w	r2, r1, r2
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d13a      	bne.n	8005bd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e0b2      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
 8005b60:	2302      	movs	r3, #2
 8005b62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b66:	fa93 f3a3 	rbit	r3, r3
 8005b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b6e:	fab3 f383 	clz	r3, r3
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	095b      	lsrs	r3, r3, #5
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d102      	bne.n	8005b88 <HAL_RCC_ClockConfig+0x1a0>
 8005b82:	4b31      	ldr	r3, [pc, #196]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	e00d      	b.n	8005ba4 <HAL_RCC_ClockConfig+0x1bc>
 8005b88:	2302      	movs	r3, #2
 8005b8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b8e:	fa93 f3a3 	rbit	r3, r3
 8005b92:	627b      	str	r3, [r7, #36]	; 0x24
 8005b94:	2302      	movs	r3, #2
 8005b96:	623b      	str	r3, [r7, #32]
 8005b98:	6a3b      	ldr	r3, [r7, #32]
 8005b9a:	fa93 f3a3 	rbit	r3, r3
 8005b9e:	61fb      	str	r3, [r7, #28]
 8005ba0:	4b29      	ldr	r3, [pc, #164]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	61ba      	str	r2, [r7, #24]
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	fa92 f2a2 	rbit	r2, r2
 8005bae:	617a      	str	r2, [r7, #20]
  return result;
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	fab2 f282 	clz	r2, r2
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	f042 0220 	orr.w	r2, r2, #32
 8005bbc:	b2d2      	uxtb	r2, r2
 8005bbe:	f002 021f 	and.w	r2, r2, #31
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005bc8:	4013      	ands	r3, r2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e079      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bd2:	4b1d      	ldr	r3, [pc, #116]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f023 0203 	bic.w	r2, r3, #3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	491a      	ldr	r1, [pc, #104]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005be4:	f7fc fc00 	bl	80023e8 <HAL_GetTick>
 8005be8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bea:	e00a      	b.n	8005c02 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bec:	f7fc fbfc 	bl	80023e8 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e061      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c02:	4b11      	ldr	r3, [pc, #68]	; (8005c48 <HAL_RCC_ClockConfig+0x260>)
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f003 020c 	and.w	r2, r3, #12
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d1eb      	bne.n	8005bec <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c14:	4b0b      	ldr	r3, [pc, #44]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0307 	and.w	r3, r3, #7
 8005c1c:	683a      	ldr	r2, [r7, #0]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d214      	bcs.n	8005c4c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c22:	4b08      	ldr	r3, [pc, #32]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f023 0207 	bic.w	r2, r3, #7
 8005c2a:	4906      	ldr	r1, [pc, #24]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c32:	4b04      	ldr	r3, [pc, #16]	; (8005c44 <HAL_RCC_ClockConfig+0x25c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e040      	b.n	8005cc6 <HAL_RCC_ClockConfig+0x2de>
 8005c44:	40022000 	.word	0x40022000
 8005c48:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d008      	beq.n	8005c6a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c58:	4b1d      	ldr	r3, [pc, #116]	; (8005cd0 <HAL_RCC_ClockConfig+0x2e8>)
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	491a      	ldr	r1, [pc, #104]	; (8005cd0 <HAL_RCC_ClockConfig+0x2e8>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0308 	and.w	r3, r3, #8
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d009      	beq.n	8005c8a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c76:	4b16      	ldr	r3, [pc, #88]	; (8005cd0 <HAL_RCC_ClockConfig+0x2e8>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	00db      	lsls	r3, r3, #3
 8005c84:	4912      	ldr	r1, [pc, #72]	; (8005cd0 <HAL_RCC_ClockConfig+0x2e8>)
 8005c86:	4313      	orrs	r3, r2
 8005c88:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c8a:	f000 f829 	bl	8005ce0 <HAL_RCC_GetSysClockFreq>
 8005c8e:	4601      	mov	r1, r0
 8005c90:	4b0f      	ldr	r3, [pc, #60]	; (8005cd0 <HAL_RCC_ClockConfig+0x2e8>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c98:	22f0      	movs	r2, #240	; 0xf0
 8005c9a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	fa92 f2a2 	rbit	r2, r2
 8005ca2:	60fa      	str	r2, [r7, #12]
  return result;
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	fab2 f282 	clz	r2, r2
 8005caa:	b2d2      	uxtb	r2, r2
 8005cac:	40d3      	lsrs	r3, r2
 8005cae:	4a09      	ldr	r2, [pc, #36]	; (8005cd4 <HAL_RCC_ClockConfig+0x2ec>)
 8005cb0:	5cd3      	ldrb	r3, [r2, r3]
 8005cb2:	fa21 f303 	lsr.w	r3, r1, r3
 8005cb6:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <HAL_RCC_ClockConfig+0x2f0>)
 8005cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005cba:	4b08      	ldr	r3, [pc, #32]	; (8005cdc <HAL_RCC_ClockConfig+0x2f4>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fc fb4e 	bl	8002360 <HAL_InitTick>
  
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3778      	adds	r7, #120	; 0x78
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	08009d10 	.word	0x08009d10
 8005cd8:	20000004 	.word	0x20000004
 8005cdc:	20000008 	.word	0x20000008

08005ce0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b08b      	sub	sp, #44	; 0x2c
 8005ce4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61fb      	str	r3, [r7, #28]
 8005cea:	2300      	movs	r3, #0
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005cfa:	4b29      	ldr	r3, [pc, #164]	; (8005da0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	f003 030c 	and.w	r3, r3, #12
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d002      	beq.n	8005d10 <HAL_RCC_GetSysClockFreq+0x30>
 8005d0a:	2b08      	cmp	r3, #8
 8005d0c:	d003      	beq.n	8005d16 <HAL_RCC_GetSysClockFreq+0x36>
 8005d0e:	e03c      	b.n	8005d8a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d10:	4b24      	ldr	r3, [pc, #144]	; (8005da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d12:	623b      	str	r3, [r7, #32]
      break;
 8005d14:	e03c      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005d1c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005d20:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	fa92 f2a2 	rbit	r2, r2
 8005d28:	607a      	str	r2, [r7, #4]
  return result;
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	fab2 f282 	clz	r2, r2
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	40d3      	lsrs	r3, r2
 8005d34:	4a1c      	ldr	r2, [pc, #112]	; (8005da8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d36:	5cd3      	ldrb	r3, [r2, r3]
 8005d38:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d3a:	4b19      	ldr	r3, [pc, #100]	; (8005da0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	220f      	movs	r2, #15
 8005d44:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	fa92 f2a2 	rbit	r2, r2
 8005d4c:	60fa      	str	r2, [r7, #12]
  return result;
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	fab2 f282 	clz	r2, r2
 8005d54:	b2d2      	uxtb	r2, r2
 8005d56:	40d3      	lsrs	r3, r2
 8005d58:	4a14      	ldr	r2, [pc, #80]	; (8005dac <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d5a:	5cd3      	ldrb	r3, [r2, r3]
 8005d5c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d008      	beq.n	8005d7a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d68:	4a0e      	ldr	r2, [pc, #56]	; (8005da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	fb02 f303 	mul.w	r3, r2, r3
 8005d76:	627b      	str	r3, [r7, #36]	; 0x24
 8005d78:	e004      	b.n	8005d84 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	4a0c      	ldr	r2, [pc, #48]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d86:	623b      	str	r3, [r7, #32]
      break;
 8005d88:	e002      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d8a:	4b06      	ldr	r3, [pc, #24]	; (8005da4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d8c:	623b      	str	r3, [r7, #32]
      break;
 8005d8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d90:	6a3b      	ldr	r3, [r7, #32]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	372c      	adds	r7, #44	; 0x2c
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	40021000 	.word	0x40021000
 8005da4:	007a1200 	.word	0x007a1200
 8005da8:	08009d28 	.word	0x08009d28
 8005dac:	08009d38 	.word	0x08009d38
 8005db0:	003d0900 	.word	0x003d0900

08005db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005db8:	4b03      	ldr	r3, [pc, #12]	; (8005dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dba:	681b      	ldr	r3, [r3, #0]
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	20000004 	.word	0x20000004

08005dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005dd2:	f7ff ffef 	bl	8005db4 <HAL_RCC_GetHCLKFreq>
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	4b0b      	ldr	r3, [pc, #44]	; (8005e08 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005de0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005de4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	fa92 f2a2 	rbit	r2, r2
 8005dec:	603a      	str	r2, [r7, #0]
  return result;
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	fab2 f282 	clz	r2, r2
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	40d3      	lsrs	r3, r2
 8005df8:	4a04      	ldr	r2, [pc, #16]	; (8005e0c <HAL_RCC_GetPCLK1Freq+0x40>)
 8005dfa:	5cd3      	ldrb	r3, [r2, r3]
 8005dfc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005e00:	4618      	mov	r0, r3
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	40021000 	.word	0x40021000
 8005e0c:	08009d20 	.word	0x08009d20

08005e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005e16:	f7ff ffcd 	bl	8005db4 <HAL_RCC_GetHCLKFreq>
 8005e1a:	4601      	mov	r1, r0
 8005e1c:	4b0b      	ldr	r3, [pc, #44]	; (8005e4c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005e24:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005e28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	fa92 f2a2 	rbit	r2, r2
 8005e30:	603a      	str	r2, [r7, #0]
  return result;
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	fab2 f282 	clz	r2, r2
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	40d3      	lsrs	r3, r2
 8005e3c:	4a04      	ldr	r2, [pc, #16]	; (8005e50 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e3e:	5cd3      	ldrb	r3, [r2, r3]
 8005e40:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005e44:	4618      	mov	r0, r3
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	08009d20 	.word	0x08009d20

08005e54 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b092      	sub	sp, #72	; 0x48
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005e64:	2300      	movs	r3, #0
 8005e66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 80d4 	beq.w	8006020 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e78:	4b4e      	ldr	r3, [pc, #312]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10e      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e84:	4b4b      	ldr	r3, [pc, #300]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e86:	69db      	ldr	r3, [r3, #28]
 8005e88:	4a4a      	ldr	r2, [pc, #296]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e8e:	61d3      	str	r3, [r2, #28]
 8005e90:	4b48      	ldr	r3, [pc, #288]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e92:	69db      	ldr	r3, [r3, #28]
 8005e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e98:	60bb      	str	r3, [r7, #8]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ea2:	4b45      	ldr	r3, [pc, #276]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d118      	bne.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eae:	4b42      	ldr	r3, [pc, #264]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a41      	ldr	r2, [pc, #260]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eba:	f7fc fa95 	bl	80023e8 <HAL_GetTick>
 8005ebe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ec0:	e008      	b.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ec2:	f7fc fa91 	bl	80023e8 <HAL_GetTick>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	2b64      	cmp	r3, #100	; 0x64
 8005ece:	d901      	bls.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e169      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ed4:	4b38      	ldr	r3, [pc, #224]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d0f0      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ee0:	4b34      	ldr	r3, [pc, #208]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 8084 	beq.w	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d07c      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f00:	4b2c      	ldr	r3, [pc, #176]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f0e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f12:	fa93 f3a3 	rbit	r3, r3
 8005f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f1a:	fab3 f383 	clz	r3, r3
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	461a      	mov	r2, r3
 8005f22:	4b26      	ldr	r3, [pc, #152]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f24:	4413      	add	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	461a      	mov	r2, r3
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f32:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f36:	fa93 f3a3 	rbit	r3, r3
 8005f3a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f3e:	fab3 f383 	clz	r3, r3
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	461a      	mov	r2, r3
 8005f46:	4b1d      	ldr	r3, [pc, #116]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f48:	4413      	add	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	2300      	movs	r3, #0
 8005f50:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f52:	4a18      	ldr	r2, [pc, #96]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f56:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d04b      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f62:	f7fc fa41 	bl	80023e8 <HAL_GetTick>
 8005f66:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f68:	e00a      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f6a:	f7fc fa3d 	bl	80023e8 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e113      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005f80:	2302      	movs	r3, #2
 8005f82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f86:	fa93 f3a3 	rbit	r3, r3
 8005f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	623b      	str	r3, [r7, #32]
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	fa93 f3a3 	rbit	r3, r3
 8005f96:	61fb      	str	r3, [r7, #28]
  return result;
 8005f98:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f9a:	fab3 f383 	clz	r3, r3
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	095b      	lsrs	r3, r3, #5
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	f043 0302 	orr.w	r3, r3, #2
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d108      	bne.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005fae:	4b01      	ldr	r3, [pc, #4]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	e00d      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	40007000 	.word	0x40007000
 8005fbc:	10908100 	.word	0x10908100
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	fa93 f3a3 	rbit	r3, r3
 8005fca:	617b      	str	r3, [r7, #20]
 8005fcc:	4b78      	ldr	r3, [pc, #480]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	613a      	str	r2, [r7, #16]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	fa92 f2a2 	rbit	r2, r2
 8005fda:	60fa      	str	r2, [r7, #12]
  return result;
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	fab2 f282 	clz	r2, r2
 8005fe2:	b2d2      	uxtb	r2, r2
 8005fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fe8:	b2d2      	uxtb	r2, r2
 8005fea:	f002 021f 	and.w	r2, r2, #31
 8005fee:	2101      	movs	r1, #1
 8005ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0b7      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ffa:	4b6d      	ldr	r3, [pc, #436]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	496a      	ldr	r1, [pc, #424]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006008:	4313      	orrs	r3, r2
 800600a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800600c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006010:	2b01      	cmp	r3, #1
 8006012:	d105      	bne.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006014:	4b66      	ldr	r3, [pc, #408]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	4a65      	ldr	r2, [pc, #404]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800601a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800601e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0301 	and.w	r3, r3, #1
 8006028:	2b00      	cmp	r3, #0
 800602a:	d008      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800602c:	4b60      	ldr	r3, [pc, #384]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	f023 0203 	bic.w	r2, r3, #3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	495d      	ldr	r1, [pc, #372]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800603a:	4313      	orrs	r3, r2
 800603c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d008      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800604a:	4b59      	ldr	r3, [pc, #356]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800604c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	4956      	ldr	r1, [pc, #344]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006058:	4313      	orrs	r3, r2
 800605a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006068:	4b51      	ldr	r3, [pc, #324]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800606a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800606c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	494e      	ldr	r1, [pc, #312]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006076:	4313      	orrs	r3, r2
 8006078:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0320 	and.w	r3, r3, #32
 8006082:	2b00      	cmp	r3, #0
 8006084:	d008      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006086:	4b4a      	ldr	r3, [pc, #296]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608a:	f023 0210 	bic.w	r2, r3, #16
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	4947      	ldr	r1, [pc, #284]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006094:	4313      	orrs	r3, r2
 8006096:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d008      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80060a4:	4b42      	ldr	r3, [pc, #264]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b0:	493f      	ldr	r1, [pc, #252]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d008      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060c2:	4b3b      	ldr	r3, [pc, #236]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	f023 0220 	bic.w	r2, r3, #32
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	4938      	ldr	r1, [pc, #224]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0308 	and.w	r3, r3, #8
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d008      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060e0:	4b33      	ldr	r3, [pc, #204]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	4930      	ldr	r1, [pc, #192]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0310 	and.w	r3, r3, #16
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d008      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060fe:	4b2c      	ldr	r3, [pc, #176]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006102:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	4929      	ldr	r1, [pc, #164]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800610c:	4313      	orrs	r3, r2
 800610e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006118:	2b00      	cmp	r3, #0
 800611a:	d008      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800611c:	4b24      	ldr	r3, [pc, #144]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	4921      	ldr	r1, [pc, #132]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800612a:	4313      	orrs	r3, r2
 800612c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006136:	2b00      	cmp	r3, #0
 8006138:	d008      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800613a:	4b1d      	ldr	r3, [pc, #116]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800613c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006146:	491a      	ldr	r1, [pc, #104]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006148:	4313      	orrs	r3, r2
 800614a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006158:	4b15      	ldr	r3, [pc, #84]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800615a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006164:	4912      	ldr	r1, [pc, #72]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006166:	4313      	orrs	r3, r2
 8006168:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d008      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006176:	4b0e      	ldr	r3, [pc, #56]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800617a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006182:	490b      	ldr	r1, [pc, #44]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006184:	4313      	orrs	r3, r2
 8006186:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d008      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006194:	4b06      	ldr	r3, [pc, #24]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006198:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a0:	4903      	ldr	r1, [pc, #12]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3748      	adds	r7, #72	; 0x48
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	40021000 	.word	0x40021000

080061b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e040      	b.n	8006248 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d106      	bne.n	80061dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7fb ff3c 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2224      	movs	r2, #36	; 0x24
 80061e0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f022 0201 	bic.w	r2, r2, #1
 80061f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f8b6 	bl	8006364 <UART_SetConfig>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d101      	bne.n	8006202 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e022      	b.n	8006248 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa7e 	bl	800670c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800621e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689a      	ldr	r2, [r3, #8]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800622e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 fb05 	bl	8006850 <UART_CheckIdleState>
 8006246:	4603      	mov	r3, r0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08a      	sub	sp, #40	; 0x28
 8006254:	af02      	add	r7, sp, #8
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	4613      	mov	r3, r2
 800625e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006264:	2b20      	cmp	r3, #32
 8006266:	d178      	bne.n	800635a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d002      	beq.n	8006274 <HAL_UART_Transmit+0x24>
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e071      	b.n	800635c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2221      	movs	r2, #33	; 0x21
 8006284:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006286:	f7fc f8af 	bl	80023e8 <HAL_GetTick>
 800628a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	88fa      	ldrh	r2, [r7, #6]
 8006290:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	88fa      	ldrh	r2, [r7, #6]
 8006298:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062a4:	d108      	bne.n	80062b8 <HAL_UART_Transmit+0x68>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d104      	bne.n	80062b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80062ae:	2300      	movs	r3, #0
 80062b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	61bb      	str	r3, [r7, #24]
 80062b6:	e003      	b.n	80062c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062bc:	2300      	movs	r3, #0
 80062be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062c0:	e030      	b.n	8006324 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	2200      	movs	r2, #0
 80062ca:	2180      	movs	r1, #128	; 0x80
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f000 fb67 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d004      	beq.n	80062e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2220      	movs	r2, #32
 80062dc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e03c      	b.n	800635c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10b      	bne.n	8006300 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	881a      	ldrh	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062f4:	b292      	uxth	r2, r2
 80062f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	3302      	adds	r3, #2
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	e008      	b.n	8006312 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	781a      	ldrb	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	b292      	uxth	r2, r2
 800630a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	3301      	adds	r3, #1
 8006310:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006318:	b29b      	uxth	r3, r3
 800631a:	3b01      	subs	r3, #1
 800631c:	b29a      	uxth	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800632a:	b29b      	uxth	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1c8      	bne.n	80062c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2200      	movs	r2, #0
 8006338:	2140      	movs	r1, #64	; 0x40
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f000 fb30 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d004      	beq.n	8006350 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2220      	movs	r2, #32
 800634a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800634c:	2303      	movs	r3, #3
 800634e:	e005      	b.n	800635c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2220      	movs	r2, #32
 8006354:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006356:	2300      	movs	r3, #0
 8006358:	e000      	b.n	800635c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800635a:	2302      	movs	r3, #2
  }
}
 800635c:	4618      	mov	r0, r3
 800635e:	3720      	adds	r7, #32
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800636c:	2300      	movs	r3, #0
 800636e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	431a      	orrs	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	431a      	orrs	r2, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	4313      	orrs	r3, r2
 8006386:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006392:	f023 030c 	bic.w	r3, r3, #12
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	6812      	ldr	r2, [r2, #0]
 800639a:	6979      	ldr	r1, [r7, #20]
 800639c:	430b      	orrs	r3, r1
 800639e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4aa7      	ldr	r2, [pc, #668]	; (800667c <UART_SetConfig+0x318>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d120      	bne.n	8006426 <UART_SetConfig+0xc2>
 80063e4:	4ba6      	ldr	r3, [pc, #664]	; (8006680 <UART_SetConfig+0x31c>)
 80063e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e8:	f003 0303 	and.w	r3, r3, #3
 80063ec:	2b03      	cmp	r3, #3
 80063ee:	d817      	bhi.n	8006420 <UART_SetConfig+0xbc>
 80063f0:	a201      	add	r2, pc, #4	; (adr r2, 80063f8 <UART_SetConfig+0x94>)
 80063f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f6:	bf00      	nop
 80063f8:	08006409 	.word	0x08006409
 80063fc:	08006415 	.word	0x08006415
 8006400:	0800641b 	.word	0x0800641b
 8006404:	0800640f 	.word	0x0800640f
 8006408:	2301      	movs	r3, #1
 800640a:	77fb      	strb	r3, [r7, #31]
 800640c:	e0b5      	b.n	800657a <UART_SetConfig+0x216>
 800640e:	2302      	movs	r3, #2
 8006410:	77fb      	strb	r3, [r7, #31]
 8006412:	e0b2      	b.n	800657a <UART_SetConfig+0x216>
 8006414:	2304      	movs	r3, #4
 8006416:	77fb      	strb	r3, [r7, #31]
 8006418:	e0af      	b.n	800657a <UART_SetConfig+0x216>
 800641a:	2308      	movs	r3, #8
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e0ac      	b.n	800657a <UART_SetConfig+0x216>
 8006420:	2310      	movs	r3, #16
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e0a9      	b.n	800657a <UART_SetConfig+0x216>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a96      	ldr	r2, [pc, #600]	; (8006684 <UART_SetConfig+0x320>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d124      	bne.n	800647a <UART_SetConfig+0x116>
 8006430:	4b93      	ldr	r3, [pc, #588]	; (8006680 <UART_SetConfig+0x31c>)
 8006432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006434:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006438:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800643c:	d011      	beq.n	8006462 <UART_SetConfig+0xfe>
 800643e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006442:	d817      	bhi.n	8006474 <UART_SetConfig+0x110>
 8006444:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006448:	d011      	beq.n	800646e <UART_SetConfig+0x10a>
 800644a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800644e:	d811      	bhi.n	8006474 <UART_SetConfig+0x110>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <UART_SetConfig+0xf8>
 8006454:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006458:	d006      	beq.n	8006468 <UART_SetConfig+0x104>
 800645a:	e00b      	b.n	8006474 <UART_SetConfig+0x110>
 800645c:	2300      	movs	r3, #0
 800645e:	77fb      	strb	r3, [r7, #31]
 8006460:	e08b      	b.n	800657a <UART_SetConfig+0x216>
 8006462:	2302      	movs	r3, #2
 8006464:	77fb      	strb	r3, [r7, #31]
 8006466:	e088      	b.n	800657a <UART_SetConfig+0x216>
 8006468:	2304      	movs	r3, #4
 800646a:	77fb      	strb	r3, [r7, #31]
 800646c:	e085      	b.n	800657a <UART_SetConfig+0x216>
 800646e:	2308      	movs	r3, #8
 8006470:	77fb      	strb	r3, [r7, #31]
 8006472:	e082      	b.n	800657a <UART_SetConfig+0x216>
 8006474:	2310      	movs	r3, #16
 8006476:	77fb      	strb	r3, [r7, #31]
 8006478:	e07f      	b.n	800657a <UART_SetConfig+0x216>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a82      	ldr	r2, [pc, #520]	; (8006688 <UART_SetConfig+0x324>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d124      	bne.n	80064ce <UART_SetConfig+0x16a>
 8006484:	4b7e      	ldr	r3, [pc, #504]	; (8006680 <UART_SetConfig+0x31c>)
 8006486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006488:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800648c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006490:	d011      	beq.n	80064b6 <UART_SetConfig+0x152>
 8006492:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006496:	d817      	bhi.n	80064c8 <UART_SetConfig+0x164>
 8006498:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800649c:	d011      	beq.n	80064c2 <UART_SetConfig+0x15e>
 800649e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80064a2:	d811      	bhi.n	80064c8 <UART_SetConfig+0x164>
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <UART_SetConfig+0x14c>
 80064a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064ac:	d006      	beq.n	80064bc <UART_SetConfig+0x158>
 80064ae:	e00b      	b.n	80064c8 <UART_SetConfig+0x164>
 80064b0:	2300      	movs	r3, #0
 80064b2:	77fb      	strb	r3, [r7, #31]
 80064b4:	e061      	b.n	800657a <UART_SetConfig+0x216>
 80064b6:	2302      	movs	r3, #2
 80064b8:	77fb      	strb	r3, [r7, #31]
 80064ba:	e05e      	b.n	800657a <UART_SetConfig+0x216>
 80064bc:	2304      	movs	r3, #4
 80064be:	77fb      	strb	r3, [r7, #31]
 80064c0:	e05b      	b.n	800657a <UART_SetConfig+0x216>
 80064c2:	2308      	movs	r3, #8
 80064c4:	77fb      	strb	r3, [r7, #31]
 80064c6:	e058      	b.n	800657a <UART_SetConfig+0x216>
 80064c8:	2310      	movs	r3, #16
 80064ca:	77fb      	strb	r3, [r7, #31]
 80064cc:	e055      	b.n	800657a <UART_SetConfig+0x216>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a6e      	ldr	r2, [pc, #440]	; (800668c <UART_SetConfig+0x328>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d124      	bne.n	8006522 <UART_SetConfig+0x1be>
 80064d8:	4b69      	ldr	r3, [pc, #420]	; (8006680 <UART_SetConfig+0x31c>)
 80064da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064dc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80064e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064e4:	d011      	beq.n	800650a <UART_SetConfig+0x1a6>
 80064e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064ea:	d817      	bhi.n	800651c <UART_SetConfig+0x1b8>
 80064ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064f0:	d011      	beq.n	8006516 <UART_SetConfig+0x1b2>
 80064f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064f6:	d811      	bhi.n	800651c <UART_SetConfig+0x1b8>
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d003      	beq.n	8006504 <UART_SetConfig+0x1a0>
 80064fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006500:	d006      	beq.n	8006510 <UART_SetConfig+0x1ac>
 8006502:	e00b      	b.n	800651c <UART_SetConfig+0x1b8>
 8006504:	2300      	movs	r3, #0
 8006506:	77fb      	strb	r3, [r7, #31]
 8006508:	e037      	b.n	800657a <UART_SetConfig+0x216>
 800650a:	2302      	movs	r3, #2
 800650c:	77fb      	strb	r3, [r7, #31]
 800650e:	e034      	b.n	800657a <UART_SetConfig+0x216>
 8006510:	2304      	movs	r3, #4
 8006512:	77fb      	strb	r3, [r7, #31]
 8006514:	e031      	b.n	800657a <UART_SetConfig+0x216>
 8006516:	2308      	movs	r3, #8
 8006518:	77fb      	strb	r3, [r7, #31]
 800651a:	e02e      	b.n	800657a <UART_SetConfig+0x216>
 800651c:	2310      	movs	r3, #16
 800651e:	77fb      	strb	r3, [r7, #31]
 8006520:	e02b      	b.n	800657a <UART_SetConfig+0x216>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a5a      	ldr	r2, [pc, #360]	; (8006690 <UART_SetConfig+0x32c>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d124      	bne.n	8006576 <UART_SetConfig+0x212>
 800652c:	4b54      	ldr	r3, [pc, #336]	; (8006680 <UART_SetConfig+0x31c>)
 800652e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006530:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006534:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006538:	d011      	beq.n	800655e <UART_SetConfig+0x1fa>
 800653a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800653e:	d817      	bhi.n	8006570 <UART_SetConfig+0x20c>
 8006540:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006544:	d011      	beq.n	800656a <UART_SetConfig+0x206>
 8006546:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800654a:	d811      	bhi.n	8006570 <UART_SetConfig+0x20c>
 800654c:	2b00      	cmp	r3, #0
 800654e:	d003      	beq.n	8006558 <UART_SetConfig+0x1f4>
 8006550:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006554:	d006      	beq.n	8006564 <UART_SetConfig+0x200>
 8006556:	e00b      	b.n	8006570 <UART_SetConfig+0x20c>
 8006558:	2300      	movs	r3, #0
 800655a:	77fb      	strb	r3, [r7, #31]
 800655c:	e00d      	b.n	800657a <UART_SetConfig+0x216>
 800655e:	2302      	movs	r3, #2
 8006560:	77fb      	strb	r3, [r7, #31]
 8006562:	e00a      	b.n	800657a <UART_SetConfig+0x216>
 8006564:	2304      	movs	r3, #4
 8006566:	77fb      	strb	r3, [r7, #31]
 8006568:	e007      	b.n	800657a <UART_SetConfig+0x216>
 800656a:	2308      	movs	r3, #8
 800656c:	77fb      	strb	r3, [r7, #31]
 800656e:	e004      	b.n	800657a <UART_SetConfig+0x216>
 8006570:	2310      	movs	r3, #16
 8006572:	77fb      	strb	r3, [r7, #31]
 8006574:	e001      	b.n	800657a <UART_SetConfig+0x216>
 8006576:	2310      	movs	r3, #16
 8006578:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006582:	d15b      	bne.n	800663c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8006584:	7ffb      	ldrb	r3, [r7, #31]
 8006586:	2b08      	cmp	r3, #8
 8006588:	d827      	bhi.n	80065da <UART_SetConfig+0x276>
 800658a:	a201      	add	r2, pc, #4	; (adr r2, 8006590 <UART_SetConfig+0x22c>)
 800658c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006590:	080065b5 	.word	0x080065b5
 8006594:	080065bd 	.word	0x080065bd
 8006598:	080065c5 	.word	0x080065c5
 800659c:	080065db 	.word	0x080065db
 80065a0:	080065cb 	.word	0x080065cb
 80065a4:	080065db 	.word	0x080065db
 80065a8:	080065db 	.word	0x080065db
 80065ac:	080065db 	.word	0x080065db
 80065b0:	080065d3 	.word	0x080065d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b4:	f7ff fc0a 	bl	8005dcc <HAL_RCC_GetPCLK1Freq>
 80065b8:	61b8      	str	r0, [r7, #24]
        break;
 80065ba:	e013      	b.n	80065e4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065bc:	f7ff fc28 	bl	8005e10 <HAL_RCC_GetPCLK2Freq>
 80065c0:	61b8      	str	r0, [r7, #24]
        break;
 80065c2:	e00f      	b.n	80065e4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c4:	4b33      	ldr	r3, [pc, #204]	; (8006694 <UART_SetConfig+0x330>)
 80065c6:	61bb      	str	r3, [r7, #24]
        break;
 80065c8:	e00c      	b.n	80065e4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ca:	f7ff fb89 	bl	8005ce0 <HAL_RCC_GetSysClockFreq>
 80065ce:	61b8      	str	r0, [r7, #24]
        break;
 80065d0:	e008      	b.n	80065e4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065d6:	61bb      	str	r3, [r7, #24]
        break;
 80065d8:	e004      	b.n	80065e4 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	77bb      	strb	r3, [r7, #30]
        break;
 80065e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f000 8082 	beq.w	80066f0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	005a      	lsls	r2, r3, #1
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	085b      	lsrs	r3, r3, #1
 80065f6:	441a      	add	r2, r3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	2b0f      	cmp	r3, #15
 8006606:	d916      	bls.n	8006636 <UART_SetConfig+0x2d2>
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660e:	d212      	bcs.n	8006636 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	b29b      	uxth	r3, r3
 8006614:	f023 030f 	bic.w	r3, r3, #15
 8006618:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	085b      	lsrs	r3, r3, #1
 800661e:	b29b      	uxth	r3, r3
 8006620:	f003 0307 	and.w	r3, r3, #7
 8006624:	b29a      	uxth	r2, r3
 8006626:	89fb      	ldrh	r3, [r7, #14]
 8006628:	4313      	orrs	r3, r2
 800662a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	89fa      	ldrh	r2, [r7, #14]
 8006632:	60da      	str	r2, [r3, #12]
 8006634:	e05c      	b.n	80066f0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	77bb      	strb	r3, [r7, #30]
 800663a:	e059      	b.n	80066f0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800663c:	7ffb      	ldrb	r3, [r7, #31]
 800663e:	2b08      	cmp	r3, #8
 8006640:	d835      	bhi.n	80066ae <UART_SetConfig+0x34a>
 8006642:	a201      	add	r2, pc, #4	; (adr r2, 8006648 <UART_SetConfig+0x2e4>)
 8006644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006648:	0800666d 	.word	0x0800666d
 800664c:	08006675 	.word	0x08006675
 8006650:	08006699 	.word	0x08006699
 8006654:	080066af 	.word	0x080066af
 8006658:	0800669f 	.word	0x0800669f
 800665c:	080066af 	.word	0x080066af
 8006660:	080066af 	.word	0x080066af
 8006664:	080066af 	.word	0x080066af
 8006668:	080066a7 	.word	0x080066a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800666c:	f7ff fbae 	bl	8005dcc <HAL_RCC_GetPCLK1Freq>
 8006670:	61b8      	str	r0, [r7, #24]
        break;
 8006672:	e021      	b.n	80066b8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006674:	f7ff fbcc 	bl	8005e10 <HAL_RCC_GetPCLK2Freq>
 8006678:	61b8      	str	r0, [r7, #24]
        break;
 800667a:	e01d      	b.n	80066b8 <UART_SetConfig+0x354>
 800667c:	40013800 	.word	0x40013800
 8006680:	40021000 	.word	0x40021000
 8006684:	40004400 	.word	0x40004400
 8006688:	40004800 	.word	0x40004800
 800668c:	40004c00 	.word	0x40004c00
 8006690:	40005000 	.word	0x40005000
 8006694:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006698:	4b1b      	ldr	r3, [pc, #108]	; (8006708 <UART_SetConfig+0x3a4>)
 800669a:	61bb      	str	r3, [r7, #24]
        break;
 800669c:	e00c      	b.n	80066b8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800669e:	f7ff fb1f 	bl	8005ce0 <HAL_RCC_GetSysClockFreq>
 80066a2:	61b8      	str	r0, [r7, #24]
        break;
 80066a4:	e008      	b.n	80066b8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066aa:	61bb      	str	r3, [r7, #24]
        break;
 80066ac:	e004      	b.n	80066b8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	77bb      	strb	r3, [r7, #30]
        break;
 80066b6:	bf00      	nop
    }

    if (pclk != 0U)
 80066b8:	69bb      	ldr	r3, [r7, #24]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d018      	beq.n	80066f0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	085a      	lsrs	r2, r3, #1
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	441a      	add	r2, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	2b0f      	cmp	r3, #15
 80066d6:	d909      	bls.n	80066ec <UART_SetConfig+0x388>
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066de:	d205      	bcs.n	80066ec <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	60da      	str	r2, [r3, #12]
 80066ea:	e001      	b.n	80066f0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80066fc:	7fbb      	ldrb	r3, [r7, #30]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3720      	adds	r7, #32
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	007a1200 	.word	0x007a1200

0800670c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00a      	beq.n	8006736 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00a      	beq.n	800677a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00a      	beq.n	800679c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	f003 0310 	and.w	r3, r3, #16
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00a      	beq.n	80067be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d01a      	beq.n	8006822 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800680a:	d10a      	bne.n	8006822 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00a      	beq.n	8006844 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	605a      	str	r2, [r3, #4]
  }
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b098      	sub	sp, #96	; 0x60
 8006854:	af02      	add	r7, sp, #8
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006860:	f7fb fdc2 	bl	80023e8 <HAL_GetTick>
 8006864:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0308 	and.w	r3, r3, #8
 8006870:	2b08      	cmp	r3, #8
 8006872:	d12e      	bne.n	80068d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006874:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800687c:	2200      	movs	r2, #0
 800687e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f88c 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d021      	beq.n	80068d2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006896:	e853 3f00 	ldrex	r3, [r3]
 800689a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800689c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800689e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068a2:	653b      	str	r3, [r7, #80]	; 0x50
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	461a      	mov	r2, r3
 80068aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068ac:	647b      	str	r3, [r7, #68]	; 0x44
 80068ae:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068b4:	e841 2300 	strex	r3, r2, [r1]
 80068b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e6      	bne.n	800688e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e062      	b.n	8006998 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0304 	and.w	r3, r3, #4
 80068dc:	2b04      	cmp	r3, #4
 80068de:	d149      	bne.n	8006974 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068e8:	2200      	movs	r2, #0
 80068ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f856 	bl	80069a0 <UART_WaitOnFlagUntilTimeout>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d03c      	beq.n	8006974 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	e853 3f00 	ldrex	r3, [r3]
 8006906:	623b      	str	r3, [r7, #32]
   return(result);
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800690e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	461a      	mov	r2, r3
 8006916:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006918:	633b      	str	r3, [r7, #48]	; 0x30
 800691a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800691e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006920:	e841 2300 	strex	r3, r2, [r1]
 8006924:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1e6      	bne.n	80068fa <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	3308      	adds	r3, #8
 8006932:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	e853 3f00 	ldrex	r3, [r3]
 800693a:	60fb      	str	r3, [r7, #12]
   return(result);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f023 0301 	bic.w	r3, r3, #1
 8006942:	64bb      	str	r3, [r7, #72]	; 0x48
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	3308      	adds	r3, #8
 800694a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800694c:	61fa      	str	r2, [r7, #28]
 800694e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006950:	69b9      	ldr	r1, [r7, #24]
 8006952:	69fa      	ldr	r2, [r7, #28]
 8006954:	e841 2300 	strex	r3, r2, [r1]
 8006958:	617b      	str	r3, [r7, #20]
   return(result);
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1e5      	bne.n	800692c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2220      	movs	r2, #32
 8006964:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e011      	b.n	8006998 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2220      	movs	r2, #32
 8006978:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2220      	movs	r2, #32
 800697e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3758      	adds	r7, #88	; 0x58
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	4613      	mov	r3, r2
 80069ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069b0:	e049      	b.n	8006a46 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b8:	d045      	beq.n	8006a46 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ba:	f7fb fd15 	bl	80023e8 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	69ba      	ldr	r2, [r7, #24]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d302      	bcc.n	80069d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e048      	b.n	8006a66 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0304 	and.w	r3, r3, #4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d031      	beq.n	8006a46 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	69db      	ldr	r3, [r3, #28]
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d110      	bne.n	8006a12 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2208      	movs	r2, #8
 80069f6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 f838 	bl	8006a6e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2208      	movs	r2, #8
 8006a02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e029      	b.n	8006a66 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	69db      	ldr	r3, [r3, #28]
 8006a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a20:	d111      	bne.n	8006a46 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 f81e 	bl	8006a6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2220      	movs	r2, #32
 8006a36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e00f      	b.n	8006a66 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69da      	ldr	r2, [r3, #28]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	4013      	ands	r3, r2
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	bf0c      	ite	eq
 8006a56:	2301      	moveq	r3, #1
 8006a58:	2300      	movne	r3, #0
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	79fb      	ldrb	r3, [r7, #7]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d0a6      	beq.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b095      	sub	sp, #84	; 0x54
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	461a      	mov	r2, r3
 8006a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a94:	643b      	str	r3, [r7, #64]	; 0x40
 8006a96:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e6      	bne.n	8006a76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3308      	adds	r3, #8
 8006aae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	e853 3f00 	ldrex	r3, [r3]
 8006ab6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f023 0301 	bic.w	r3, r3, #1
 8006abe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ac8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ace:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e5      	bne.n	8006aa8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d118      	bne.n	8006b16 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f023 0310 	bic.w	r3, r3, #16
 8006af8:	647b      	str	r3, [r7, #68]	; 0x44
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b02:	61bb      	str	r3, [r7, #24]
 8006b04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	6979      	ldr	r1, [r7, #20]
 8006b08:	69ba      	ldr	r2, [r7, #24]
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e6      	bne.n	8006ae4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b2a:	bf00      	nop
 8006b2c:	3754      	adds	r7, #84	; 0x54
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr
	...

08006b38 <__errno>:
 8006b38:	4b01      	ldr	r3, [pc, #4]	; (8006b40 <__errno+0x8>)
 8006b3a:	6818      	ldr	r0, [r3, #0]
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	20000010 	.word	0x20000010

08006b44 <__libc_init_array>:
 8006b44:	b570      	push	{r4, r5, r6, lr}
 8006b46:	4d0d      	ldr	r5, [pc, #52]	; (8006b7c <__libc_init_array+0x38>)
 8006b48:	4c0d      	ldr	r4, [pc, #52]	; (8006b80 <__libc_init_array+0x3c>)
 8006b4a:	1b64      	subs	r4, r4, r5
 8006b4c:	10a4      	asrs	r4, r4, #2
 8006b4e:	2600      	movs	r6, #0
 8006b50:	42a6      	cmp	r6, r4
 8006b52:	d109      	bne.n	8006b68 <__libc_init_array+0x24>
 8006b54:	4d0b      	ldr	r5, [pc, #44]	; (8006b84 <__libc_init_array+0x40>)
 8006b56:	4c0c      	ldr	r4, [pc, #48]	; (8006b88 <__libc_init_array+0x44>)
 8006b58:	f003 f8ac 	bl	8009cb4 <_init>
 8006b5c:	1b64      	subs	r4, r4, r5
 8006b5e:	10a4      	asrs	r4, r4, #2
 8006b60:	2600      	movs	r6, #0
 8006b62:	42a6      	cmp	r6, r4
 8006b64:	d105      	bne.n	8006b72 <__libc_init_array+0x2e>
 8006b66:	bd70      	pop	{r4, r5, r6, pc}
 8006b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b6c:	4798      	blx	r3
 8006b6e:	3601      	adds	r6, #1
 8006b70:	e7ee      	b.n	8006b50 <__libc_init_array+0xc>
 8006b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b76:	4798      	blx	r3
 8006b78:	3601      	adds	r6, #1
 8006b7a:	e7f2      	b.n	8006b62 <__libc_init_array+0x1e>
 8006b7c:	0800a168 	.word	0x0800a168
 8006b80:	0800a168 	.word	0x0800a168
 8006b84:	0800a168 	.word	0x0800a168
 8006b88:	0800a16c 	.word	0x0800a16c

08006b8c <memset>:
 8006b8c:	4402      	add	r2, r0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d100      	bne.n	8006b96 <memset+0xa>
 8006b94:	4770      	bx	lr
 8006b96:	f803 1b01 	strb.w	r1, [r3], #1
 8006b9a:	e7f9      	b.n	8006b90 <memset+0x4>

08006b9c <__cvt>:
 8006b9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ba0:	ec55 4b10 	vmov	r4, r5, d0
 8006ba4:	2d00      	cmp	r5, #0
 8006ba6:	460e      	mov	r6, r1
 8006ba8:	4619      	mov	r1, r3
 8006baa:	462b      	mov	r3, r5
 8006bac:	bfbb      	ittet	lt
 8006bae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006bb2:	461d      	movlt	r5, r3
 8006bb4:	2300      	movge	r3, #0
 8006bb6:	232d      	movlt	r3, #45	; 0x2d
 8006bb8:	700b      	strb	r3, [r1, #0]
 8006bba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bbc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006bc0:	4691      	mov	r9, r2
 8006bc2:	f023 0820 	bic.w	r8, r3, #32
 8006bc6:	bfbc      	itt	lt
 8006bc8:	4622      	movlt	r2, r4
 8006bca:	4614      	movlt	r4, r2
 8006bcc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bd0:	d005      	beq.n	8006bde <__cvt+0x42>
 8006bd2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006bd6:	d100      	bne.n	8006bda <__cvt+0x3e>
 8006bd8:	3601      	adds	r6, #1
 8006bda:	2102      	movs	r1, #2
 8006bdc:	e000      	b.n	8006be0 <__cvt+0x44>
 8006bde:	2103      	movs	r1, #3
 8006be0:	ab03      	add	r3, sp, #12
 8006be2:	9301      	str	r3, [sp, #4]
 8006be4:	ab02      	add	r3, sp, #8
 8006be6:	9300      	str	r3, [sp, #0]
 8006be8:	ec45 4b10 	vmov	d0, r4, r5
 8006bec:	4653      	mov	r3, sl
 8006bee:	4632      	mov	r2, r6
 8006bf0:	f000 fcea 	bl	80075c8 <_dtoa_r>
 8006bf4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006bf8:	4607      	mov	r7, r0
 8006bfa:	d102      	bne.n	8006c02 <__cvt+0x66>
 8006bfc:	f019 0f01 	tst.w	r9, #1
 8006c00:	d022      	beq.n	8006c48 <__cvt+0xac>
 8006c02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c06:	eb07 0906 	add.w	r9, r7, r6
 8006c0a:	d110      	bne.n	8006c2e <__cvt+0x92>
 8006c0c:	783b      	ldrb	r3, [r7, #0]
 8006c0e:	2b30      	cmp	r3, #48	; 0x30
 8006c10:	d10a      	bne.n	8006c28 <__cvt+0x8c>
 8006c12:	2200      	movs	r2, #0
 8006c14:	2300      	movs	r3, #0
 8006c16:	4620      	mov	r0, r4
 8006c18:	4629      	mov	r1, r5
 8006c1a:	f7f9 ff55 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c1e:	b918      	cbnz	r0, 8006c28 <__cvt+0x8c>
 8006c20:	f1c6 0601 	rsb	r6, r6, #1
 8006c24:	f8ca 6000 	str.w	r6, [sl]
 8006c28:	f8da 3000 	ldr.w	r3, [sl]
 8006c2c:	4499      	add	r9, r3
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2300      	movs	r3, #0
 8006c32:	4620      	mov	r0, r4
 8006c34:	4629      	mov	r1, r5
 8006c36:	f7f9 ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c3a:	b108      	cbz	r0, 8006c40 <__cvt+0xa4>
 8006c3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c40:	2230      	movs	r2, #48	; 0x30
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	454b      	cmp	r3, r9
 8006c46:	d307      	bcc.n	8006c58 <__cvt+0xbc>
 8006c48:	9b03      	ldr	r3, [sp, #12]
 8006c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c4c:	1bdb      	subs	r3, r3, r7
 8006c4e:	4638      	mov	r0, r7
 8006c50:	6013      	str	r3, [r2, #0]
 8006c52:	b004      	add	sp, #16
 8006c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c58:	1c59      	adds	r1, r3, #1
 8006c5a:	9103      	str	r1, [sp, #12]
 8006c5c:	701a      	strb	r2, [r3, #0]
 8006c5e:	e7f0      	b.n	8006c42 <__cvt+0xa6>

08006c60 <__exponent>:
 8006c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c62:	4603      	mov	r3, r0
 8006c64:	2900      	cmp	r1, #0
 8006c66:	bfb8      	it	lt
 8006c68:	4249      	neglt	r1, r1
 8006c6a:	f803 2b02 	strb.w	r2, [r3], #2
 8006c6e:	bfb4      	ite	lt
 8006c70:	222d      	movlt	r2, #45	; 0x2d
 8006c72:	222b      	movge	r2, #43	; 0x2b
 8006c74:	2909      	cmp	r1, #9
 8006c76:	7042      	strb	r2, [r0, #1]
 8006c78:	dd2a      	ble.n	8006cd0 <__exponent+0x70>
 8006c7a:	f10d 0407 	add.w	r4, sp, #7
 8006c7e:	46a4      	mov	ip, r4
 8006c80:	270a      	movs	r7, #10
 8006c82:	46a6      	mov	lr, r4
 8006c84:	460a      	mov	r2, r1
 8006c86:	fb91 f6f7 	sdiv	r6, r1, r7
 8006c8a:	fb07 1516 	mls	r5, r7, r6, r1
 8006c8e:	3530      	adds	r5, #48	; 0x30
 8006c90:	2a63      	cmp	r2, #99	; 0x63
 8006c92:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c96:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006c9a:	4631      	mov	r1, r6
 8006c9c:	dcf1      	bgt.n	8006c82 <__exponent+0x22>
 8006c9e:	3130      	adds	r1, #48	; 0x30
 8006ca0:	f1ae 0502 	sub.w	r5, lr, #2
 8006ca4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ca8:	1c44      	adds	r4, r0, #1
 8006caa:	4629      	mov	r1, r5
 8006cac:	4561      	cmp	r1, ip
 8006cae:	d30a      	bcc.n	8006cc6 <__exponent+0x66>
 8006cb0:	f10d 0209 	add.w	r2, sp, #9
 8006cb4:	eba2 020e 	sub.w	r2, r2, lr
 8006cb8:	4565      	cmp	r5, ip
 8006cba:	bf88      	it	hi
 8006cbc:	2200      	movhi	r2, #0
 8006cbe:	4413      	add	r3, r2
 8006cc0:	1a18      	subs	r0, r3, r0
 8006cc2:	b003      	add	sp, #12
 8006cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cca:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006cce:	e7ed      	b.n	8006cac <__exponent+0x4c>
 8006cd0:	2330      	movs	r3, #48	; 0x30
 8006cd2:	3130      	adds	r1, #48	; 0x30
 8006cd4:	7083      	strb	r3, [r0, #2]
 8006cd6:	70c1      	strb	r1, [r0, #3]
 8006cd8:	1d03      	adds	r3, r0, #4
 8006cda:	e7f1      	b.n	8006cc0 <__exponent+0x60>

08006cdc <_printf_float>:
 8006cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce0:	ed2d 8b02 	vpush	{d8}
 8006ce4:	b08d      	sub	sp, #52	; 0x34
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006cec:	4616      	mov	r6, r2
 8006cee:	461f      	mov	r7, r3
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	f001 fa57 	bl	80081a4 <_localeconv_r>
 8006cf6:	f8d0 a000 	ldr.w	sl, [r0]
 8006cfa:	4650      	mov	r0, sl
 8006cfc:	f7f9 fa68 	bl	80001d0 <strlen>
 8006d00:	2300      	movs	r3, #0
 8006d02:	930a      	str	r3, [sp, #40]	; 0x28
 8006d04:	6823      	ldr	r3, [r4, #0]
 8006d06:	9305      	str	r3, [sp, #20]
 8006d08:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d10:	3307      	adds	r3, #7
 8006d12:	f023 0307 	bic.w	r3, r3, #7
 8006d16:	f103 0208 	add.w	r2, r3, #8
 8006d1a:	f8c8 2000 	str.w	r2, [r8]
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d26:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d2e:	9307      	str	r3, [sp, #28]
 8006d30:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d34:	ee08 0a10 	vmov	s16, r0
 8006d38:	4b9f      	ldr	r3, [pc, #636]	; (8006fb8 <_printf_float+0x2dc>)
 8006d3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006d42:	f7f9 fef3 	bl	8000b2c <__aeabi_dcmpun>
 8006d46:	bb88      	cbnz	r0, 8006dac <_printf_float+0xd0>
 8006d48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d4c:	4b9a      	ldr	r3, [pc, #616]	; (8006fb8 <_printf_float+0x2dc>)
 8006d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006d52:	f7f9 fecd 	bl	8000af0 <__aeabi_dcmple>
 8006d56:	bb48      	cbnz	r0, 8006dac <_printf_float+0xd0>
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	4640      	mov	r0, r8
 8006d5e:	4649      	mov	r1, r9
 8006d60:	f7f9 febc 	bl	8000adc <__aeabi_dcmplt>
 8006d64:	b110      	cbz	r0, 8006d6c <_printf_float+0x90>
 8006d66:	232d      	movs	r3, #45	; 0x2d
 8006d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d6c:	4b93      	ldr	r3, [pc, #588]	; (8006fbc <_printf_float+0x2e0>)
 8006d6e:	4894      	ldr	r0, [pc, #592]	; (8006fc0 <_printf_float+0x2e4>)
 8006d70:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006d74:	bf94      	ite	ls
 8006d76:	4698      	movls	r8, r3
 8006d78:	4680      	movhi	r8, r0
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	6123      	str	r3, [r4, #16]
 8006d7e:	9b05      	ldr	r3, [sp, #20]
 8006d80:	f023 0204 	bic.w	r2, r3, #4
 8006d84:	6022      	str	r2, [r4, #0]
 8006d86:	f04f 0900 	mov.w	r9, #0
 8006d8a:	9700      	str	r7, [sp, #0]
 8006d8c:	4633      	mov	r3, r6
 8006d8e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d90:	4621      	mov	r1, r4
 8006d92:	4628      	mov	r0, r5
 8006d94:	f000 f9d8 	bl	8007148 <_printf_common>
 8006d98:	3001      	adds	r0, #1
 8006d9a:	f040 8090 	bne.w	8006ebe <_printf_float+0x1e2>
 8006d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006da2:	b00d      	add	sp, #52	; 0x34
 8006da4:	ecbd 8b02 	vpop	{d8}
 8006da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dac:	4642      	mov	r2, r8
 8006dae:	464b      	mov	r3, r9
 8006db0:	4640      	mov	r0, r8
 8006db2:	4649      	mov	r1, r9
 8006db4:	f7f9 feba 	bl	8000b2c <__aeabi_dcmpun>
 8006db8:	b140      	cbz	r0, 8006dcc <_printf_float+0xf0>
 8006dba:	464b      	mov	r3, r9
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	bfbc      	itt	lt
 8006dc0:	232d      	movlt	r3, #45	; 0x2d
 8006dc2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006dc6:	487f      	ldr	r0, [pc, #508]	; (8006fc4 <_printf_float+0x2e8>)
 8006dc8:	4b7f      	ldr	r3, [pc, #508]	; (8006fc8 <_printf_float+0x2ec>)
 8006dca:	e7d1      	b.n	8006d70 <_printf_float+0x94>
 8006dcc:	6863      	ldr	r3, [r4, #4]
 8006dce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006dd2:	9206      	str	r2, [sp, #24]
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	d13f      	bne.n	8006e58 <_printf_float+0x17c>
 8006dd8:	2306      	movs	r3, #6
 8006dda:	6063      	str	r3, [r4, #4]
 8006ddc:	9b05      	ldr	r3, [sp, #20]
 8006dde:	6861      	ldr	r1, [r4, #4]
 8006de0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006de4:	2300      	movs	r3, #0
 8006de6:	9303      	str	r3, [sp, #12]
 8006de8:	ab0a      	add	r3, sp, #40	; 0x28
 8006dea:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006dee:	ab09      	add	r3, sp, #36	; 0x24
 8006df0:	ec49 8b10 	vmov	d0, r8, r9
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	6022      	str	r2, [r4, #0]
 8006df8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	f7ff fecd 	bl	8006b9c <__cvt>
 8006e02:	9b06      	ldr	r3, [sp, #24]
 8006e04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e06:	2b47      	cmp	r3, #71	; 0x47
 8006e08:	4680      	mov	r8, r0
 8006e0a:	d108      	bne.n	8006e1e <_printf_float+0x142>
 8006e0c:	1cc8      	adds	r0, r1, #3
 8006e0e:	db02      	blt.n	8006e16 <_printf_float+0x13a>
 8006e10:	6863      	ldr	r3, [r4, #4]
 8006e12:	4299      	cmp	r1, r3
 8006e14:	dd41      	ble.n	8006e9a <_printf_float+0x1be>
 8006e16:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e1a:	fa5f fb8b 	uxtb.w	fp, fp
 8006e1e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e22:	d820      	bhi.n	8006e66 <_printf_float+0x18a>
 8006e24:	3901      	subs	r1, #1
 8006e26:	465a      	mov	r2, fp
 8006e28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e2c:	9109      	str	r1, [sp, #36]	; 0x24
 8006e2e:	f7ff ff17 	bl	8006c60 <__exponent>
 8006e32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e34:	1813      	adds	r3, r2, r0
 8006e36:	2a01      	cmp	r2, #1
 8006e38:	4681      	mov	r9, r0
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	dc02      	bgt.n	8006e44 <_printf_float+0x168>
 8006e3e:	6822      	ldr	r2, [r4, #0]
 8006e40:	07d2      	lsls	r2, r2, #31
 8006e42:	d501      	bpl.n	8006e48 <_printf_float+0x16c>
 8006e44:	3301      	adds	r3, #1
 8006e46:	6123      	str	r3, [r4, #16]
 8006e48:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d09c      	beq.n	8006d8a <_printf_float+0xae>
 8006e50:	232d      	movs	r3, #45	; 0x2d
 8006e52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e56:	e798      	b.n	8006d8a <_printf_float+0xae>
 8006e58:	9a06      	ldr	r2, [sp, #24]
 8006e5a:	2a47      	cmp	r2, #71	; 0x47
 8006e5c:	d1be      	bne.n	8006ddc <_printf_float+0x100>
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1bc      	bne.n	8006ddc <_printf_float+0x100>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e7b9      	b.n	8006dda <_printf_float+0xfe>
 8006e66:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e6a:	d118      	bne.n	8006e9e <_printf_float+0x1c2>
 8006e6c:	2900      	cmp	r1, #0
 8006e6e:	6863      	ldr	r3, [r4, #4]
 8006e70:	dd0b      	ble.n	8006e8a <_printf_float+0x1ae>
 8006e72:	6121      	str	r1, [r4, #16]
 8006e74:	b913      	cbnz	r3, 8006e7c <_printf_float+0x1a0>
 8006e76:	6822      	ldr	r2, [r4, #0]
 8006e78:	07d0      	lsls	r0, r2, #31
 8006e7a:	d502      	bpl.n	8006e82 <_printf_float+0x1a6>
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	440b      	add	r3, r1
 8006e80:	6123      	str	r3, [r4, #16]
 8006e82:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e84:	f04f 0900 	mov.w	r9, #0
 8006e88:	e7de      	b.n	8006e48 <_printf_float+0x16c>
 8006e8a:	b913      	cbnz	r3, 8006e92 <_printf_float+0x1b6>
 8006e8c:	6822      	ldr	r2, [r4, #0]
 8006e8e:	07d2      	lsls	r2, r2, #31
 8006e90:	d501      	bpl.n	8006e96 <_printf_float+0x1ba>
 8006e92:	3302      	adds	r3, #2
 8006e94:	e7f4      	b.n	8006e80 <_printf_float+0x1a4>
 8006e96:	2301      	movs	r3, #1
 8006e98:	e7f2      	b.n	8006e80 <_printf_float+0x1a4>
 8006e9a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea0:	4299      	cmp	r1, r3
 8006ea2:	db05      	blt.n	8006eb0 <_printf_float+0x1d4>
 8006ea4:	6823      	ldr	r3, [r4, #0]
 8006ea6:	6121      	str	r1, [r4, #16]
 8006ea8:	07d8      	lsls	r0, r3, #31
 8006eaa:	d5ea      	bpl.n	8006e82 <_printf_float+0x1a6>
 8006eac:	1c4b      	adds	r3, r1, #1
 8006eae:	e7e7      	b.n	8006e80 <_printf_float+0x1a4>
 8006eb0:	2900      	cmp	r1, #0
 8006eb2:	bfd4      	ite	le
 8006eb4:	f1c1 0202 	rsble	r2, r1, #2
 8006eb8:	2201      	movgt	r2, #1
 8006eba:	4413      	add	r3, r2
 8006ebc:	e7e0      	b.n	8006e80 <_printf_float+0x1a4>
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	055a      	lsls	r2, r3, #21
 8006ec2:	d407      	bmi.n	8006ed4 <_printf_float+0x1f8>
 8006ec4:	6923      	ldr	r3, [r4, #16]
 8006ec6:	4642      	mov	r2, r8
 8006ec8:	4631      	mov	r1, r6
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	d12c      	bne.n	8006f2c <_printf_float+0x250>
 8006ed2:	e764      	b.n	8006d9e <_printf_float+0xc2>
 8006ed4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ed8:	f240 80e0 	bls.w	800709c <_printf_float+0x3c0>
 8006edc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	f7f9 fdf0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	d034      	beq.n	8006f56 <_printf_float+0x27a>
 8006eec:	4a37      	ldr	r2, [pc, #220]	; (8006fcc <_printf_float+0x2f0>)
 8006eee:	2301      	movs	r3, #1
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	f43f af51 	beq.w	8006d9e <_printf_float+0xc2>
 8006efc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f00:	429a      	cmp	r2, r3
 8006f02:	db02      	blt.n	8006f0a <_printf_float+0x22e>
 8006f04:	6823      	ldr	r3, [r4, #0]
 8006f06:	07d8      	lsls	r0, r3, #31
 8006f08:	d510      	bpl.n	8006f2c <_printf_float+0x250>
 8006f0a:	ee18 3a10 	vmov	r3, s16
 8006f0e:	4652      	mov	r2, sl
 8006f10:	4631      	mov	r1, r6
 8006f12:	4628      	mov	r0, r5
 8006f14:	47b8      	blx	r7
 8006f16:	3001      	adds	r0, #1
 8006f18:	f43f af41 	beq.w	8006d9e <_printf_float+0xc2>
 8006f1c:	f04f 0800 	mov.w	r8, #0
 8006f20:	f104 091a 	add.w	r9, r4, #26
 8006f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f26:	3b01      	subs	r3, #1
 8006f28:	4543      	cmp	r3, r8
 8006f2a:	dc09      	bgt.n	8006f40 <_printf_float+0x264>
 8006f2c:	6823      	ldr	r3, [r4, #0]
 8006f2e:	079b      	lsls	r3, r3, #30
 8006f30:	f100 8105 	bmi.w	800713e <_printf_float+0x462>
 8006f34:	68e0      	ldr	r0, [r4, #12]
 8006f36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f38:	4298      	cmp	r0, r3
 8006f3a:	bfb8      	it	lt
 8006f3c:	4618      	movlt	r0, r3
 8006f3e:	e730      	b.n	8006da2 <_printf_float+0xc6>
 8006f40:	2301      	movs	r3, #1
 8006f42:	464a      	mov	r2, r9
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f af27 	beq.w	8006d9e <_printf_float+0xc2>
 8006f50:	f108 0801 	add.w	r8, r8, #1
 8006f54:	e7e6      	b.n	8006f24 <_printf_float+0x248>
 8006f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	dc39      	bgt.n	8006fd0 <_printf_float+0x2f4>
 8006f5c:	4a1b      	ldr	r2, [pc, #108]	; (8006fcc <_printf_float+0x2f0>)
 8006f5e:	2301      	movs	r3, #1
 8006f60:	4631      	mov	r1, r6
 8006f62:	4628      	mov	r0, r5
 8006f64:	47b8      	blx	r7
 8006f66:	3001      	adds	r0, #1
 8006f68:	f43f af19 	beq.w	8006d9e <_printf_float+0xc2>
 8006f6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f70:	4313      	orrs	r3, r2
 8006f72:	d102      	bne.n	8006f7a <_printf_float+0x29e>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	07d9      	lsls	r1, r3, #31
 8006f78:	d5d8      	bpl.n	8006f2c <_printf_float+0x250>
 8006f7a:	ee18 3a10 	vmov	r3, s16
 8006f7e:	4652      	mov	r2, sl
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	f43f af09 	beq.w	8006d9e <_printf_float+0xc2>
 8006f8c:	f04f 0900 	mov.w	r9, #0
 8006f90:	f104 0a1a 	add.w	sl, r4, #26
 8006f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f96:	425b      	negs	r3, r3
 8006f98:	454b      	cmp	r3, r9
 8006f9a:	dc01      	bgt.n	8006fa0 <_printf_float+0x2c4>
 8006f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f9e:	e792      	b.n	8006ec6 <_printf_float+0x1ea>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4652      	mov	r2, sl
 8006fa4:	4631      	mov	r1, r6
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	47b8      	blx	r7
 8006faa:	3001      	adds	r0, #1
 8006fac:	f43f aef7 	beq.w	8006d9e <_printf_float+0xc2>
 8006fb0:	f109 0901 	add.w	r9, r9, #1
 8006fb4:	e7ee      	b.n	8006f94 <_printf_float+0x2b8>
 8006fb6:	bf00      	nop
 8006fb8:	7fefffff 	.word	0x7fefffff
 8006fbc:	08009d4c 	.word	0x08009d4c
 8006fc0:	08009d50 	.word	0x08009d50
 8006fc4:	08009d58 	.word	0x08009d58
 8006fc8:	08009d54 	.word	0x08009d54
 8006fcc:	08009d5c 	.word	0x08009d5c
 8006fd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	bfa8      	it	ge
 8006fd8:	461a      	movge	r2, r3
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	4691      	mov	r9, r2
 8006fde:	dc37      	bgt.n	8007050 <_printf_float+0x374>
 8006fe0:	f04f 0b00 	mov.w	fp, #0
 8006fe4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fe8:	f104 021a 	add.w	r2, r4, #26
 8006fec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fee:	9305      	str	r3, [sp, #20]
 8006ff0:	eba3 0309 	sub.w	r3, r3, r9
 8006ff4:	455b      	cmp	r3, fp
 8006ff6:	dc33      	bgt.n	8007060 <_printf_float+0x384>
 8006ff8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	db3b      	blt.n	8007078 <_printf_float+0x39c>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	07da      	lsls	r2, r3, #31
 8007004:	d438      	bmi.n	8007078 <_printf_float+0x39c>
 8007006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007008:	9a05      	ldr	r2, [sp, #20]
 800700a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800700c:	1a9a      	subs	r2, r3, r2
 800700e:	eba3 0901 	sub.w	r9, r3, r1
 8007012:	4591      	cmp	r9, r2
 8007014:	bfa8      	it	ge
 8007016:	4691      	movge	r9, r2
 8007018:	f1b9 0f00 	cmp.w	r9, #0
 800701c:	dc35      	bgt.n	800708a <_printf_float+0x3ae>
 800701e:	f04f 0800 	mov.w	r8, #0
 8007022:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007026:	f104 0a1a 	add.w	sl, r4, #26
 800702a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800702e:	1a9b      	subs	r3, r3, r2
 8007030:	eba3 0309 	sub.w	r3, r3, r9
 8007034:	4543      	cmp	r3, r8
 8007036:	f77f af79 	ble.w	8006f2c <_printf_float+0x250>
 800703a:	2301      	movs	r3, #1
 800703c:	4652      	mov	r2, sl
 800703e:	4631      	mov	r1, r6
 8007040:	4628      	mov	r0, r5
 8007042:	47b8      	blx	r7
 8007044:	3001      	adds	r0, #1
 8007046:	f43f aeaa 	beq.w	8006d9e <_printf_float+0xc2>
 800704a:	f108 0801 	add.w	r8, r8, #1
 800704e:	e7ec      	b.n	800702a <_printf_float+0x34e>
 8007050:	4613      	mov	r3, r2
 8007052:	4631      	mov	r1, r6
 8007054:	4642      	mov	r2, r8
 8007056:	4628      	mov	r0, r5
 8007058:	47b8      	blx	r7
 800705a:	3001      	adds	r0, #1
 800705c:	d1c0      	bne.n	8006fe0 <_printf_float+0x304>
 800705e:	e69e      	b.n	8006d9e <_printf_float+0xc2>
 8007060:	2301      	movs	r3, #1
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	9205      	str	r2, [sp, #20]
 8007068:	47b8      	blx	r7
 800706a:	3001      	adds	r0, #1
 800706c:	f43f ae97 	beq.w	8006d9e <_printf_float+0xc2>
 8007070:	9a05      	ldr	r2, [sp, #20]
 8007072:	f10b 0b01 	add.w	fp, fp, #1
 8007076:	e7b9      	b.n	8006fec <_printf_float+0x310>
 8007078:	ee18 3a10 	vmov	r3, s16
 800707c:	4652      	mov	r2, sl
 800707e:	4631      	mov	r1, r6
 8007080:	4628      	mov	r0, r5
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	d1be      	bne.n	8007006 <_printf_float+0x32a>
 8007088:	e689      	b.n	8006d9e <_printf_float+0xc2>
 800708a:	9a05      	ldr	r2, [sp, #20]
 800708c:	464b      	mov	r3, r9
 800708e:	4442      	add	r2, r8
 8007090:	4631      	mov	r1, r6
 8007092:	4628      	mov	r0, r5
 8007094:	47b8      	blx	r7
 8007096:	3001      	adds	r0, #1
 8007098:	d1c1      	bne.n	800701e <_printf_float+0x342>
 800709a:	e680      	b.n	8006d9e <_printf_float+0xc2>
 800709c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800709e:	2a01      	cmp	r2, #1
 80070a0:	dc01      	bgt.n	80070a6 <_printf_float+0x3ca>
 80070a2:	07db      	lsls	r3, r3, #31
 80070a4:	d538      	bpl.n	8007118 <_printf_float+0x43c>
 80070a6:	2301      	movs	r3, #1
 80070a8:	4642      	mov	r2, r8
 80070aa:	4631      	mov	r1, r6
 80070ac:	4628      	mov	r0, r5
 80070ae:	47b8      	blx	r7
 80070b0:	3001      	adds	r0, #1
 80070b2:	f43f ae74 	beq.w	8006d9e <_printf_float+0xc2>
 80070b6:	ee18 3a10 	vmov	r3, s16
 80070ba:	4652      	mov	r2, sl
 80070bc:	4631      	mov	r1, r6
 80070be:	4628      	mov	r0, r5
 80070c0:	47b8      	blx	r7
 80070c2:	3001      	adds	r0, #1
 80070c4:	f43f ae6b 	beq.w	8006d9e <_printf_float+0xc2>
 80070c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070cc:	2200      	movs	r2, #0
 80070ce:	2300      	movs	r3, #0
 80070d0:	f7f9 fcfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80070d4:	b9d8      	cbnz	r0, 800710e <_printf_float+0x432>
 80070d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070d8:	f108 0201 	add.w	r2, r8, #1
 80070dc:	3b01      	subs	r3, #1
 80070de:	4631      	mov	r1, r6
 80070e0:	4628      	mov	r0, r5
 80070e2:	47b8      	blx	r7
 80070e4:	3001      	adds	r0, #1
 80070e6:	d10e      	bne.n	8007106 <_printf_float+0x42a>
 80070e8:	e659      	b.n	8006d9e <_printf_float+0xc2>
 80070ea:	2301      	movs	r3, #1
 80070ec:	4652      	mov	r2, sl
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	f43f ae52 	beq.w	8006d9e <_printf_float+0xc2>
 80070fa:	f108 0801 	add.w	r8, r8, #1
 80070fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007100:	3b01      	subs	r3, #1
 8007102:	4543      	cmp	r3, r8
 8007104:	dcf1      	bgt.n	80070ea <_printf_float+0x40e>
 8007106:	464b      	mov	r3, r9
 8007108:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800710c:	e6dc      	b.n	8006ec8 <_printf_float+0x1ec>
 800710e:	f04f 0800 	mov.w	r8, #0
 8007112:	f104 0a1a 	add.w	sl, r4, #26
 8007116:	e7f2      	b.n	80070fe <_printf_float+0x422>
 8007118:	2301      	movs	r3, #1
 800711a:	4642      	mov	r2, r8
 800711c:	e7df      	b.n	80070de <_printf_float+0x402>
 800711e:	2301      	movs	r3, #1
 8007120:	464a      	mov	r2, r9
 8007122:	4631      	mov	r1, r6
 8007124:	4628      	mov	r0, r5
 8007126:	47b8      	blx	r7
 8007128:	3001      	adds	r0, #1
 800712a:	f43f ae38 	beq.w	8006d9e <_printf_float+0xc2>
 800712e:	f108 0801 	add.w	r8, r8, #1
 8007132:	68e3      	ldr	r3, [r4, #12]
 8007134:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007136:	1a5b      	subs	r3, r3, r1
 8007138:	4543      	cmp	r3, r8
 800713a:	dcf0      	bgt.n	800711e <_printf_float+0x442>
 800713c:	e6fa      	b.n	8006f34 <_printf_float+0x258>
 800713e:	f04f 0800 	mov.w	r8, #0
 8007142:	f104 0919 	add.w	r9, r4, #25
 8007146:	e7f4      	b.n	8007132 <_printf_float+0x456>

08007148 <_printf_common>:
 8007148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800714c:	4616      	mov	r6, r2
 800714e:	4699      	mov	r9, r3
 8007150:	688a      	ldr	r2, [r1, #8]
 8007152:	690b      	ldr	r3, [r1, #16]
 8007154:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007158:	4293      	cmp	r3, r2
 800715a:	bfb8      	it	lt
 800715c:	4613      	movlt	r3, r2
 800715e:	6033      	str	r3, [r6, #0]
 8007160:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007164:	4607      	mov	r7, r0
 8007166:	460c      	mov	r4, r1
 8007168:	b10a      	cbz	r2, 800716e <_printf_common+0x26>
 800716a:	3301      	adds	r3, #1
 800716c:	6033      	str	r3, [r6, #0]
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	0699      	lsls	r1, r3, #26
 8007172:	bf42      	ittt	mi
 8007174:	6833      	ldrmi	r3, [r6, #0]
 8007176:	3302      	addmi	r3, #2
 8007178:	6033      	strmi	r3, [r6, #0]
 800717a:	6825      	ldr	r5, [r4, #0]
 800717c:	f015 0506 	ands.w	r5, r5, #6
 8007180:	d106      	bne.n	8007190 <_printf_common+0x48>
 8007182:	f104 0a19 	add.w	sl, r4, #25
 8007186:	68e3      	ldr	r3, [r4, #12]
 8007188:	6832      	ldr	r2, [r6, #0]
 800718a:	1a9b      	subs	r3, r3, r2
 800718c:	42ab      	cmp	r3, r5
 800718e:	dc26      	bgt.n	80071de <_printf_common+0x96>
 8007190:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007194:	1e13      	subs	r3, r2, #0
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	bf18      	it	ne
 800719a:	2301      	movne	r3, #1
 800719c:	0692      	lsls	r2, r2, #26
 800719e:	d42b      	bmi.n	80071f8 <_printf_common+0xb0>
 80071a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071a4:	4649      	mov	r1, r9
 80071a6:	4638      	mov	r0, r7
 80071a8:	47c0      	blx	r8
 80071aa:	3001      	adds	r0, #1
 80071ac:	d01e      	beq.n	80071ec <_printf_common+0xa4>
 80071ae:	6823      	ldr	r3, [r4, #0]
 80071b0:	68e5      	ldr	r5, [r4, #12]
 80071b2:	6832      	ldr	r2, [r6, #0]
 80071b4:	f003 0306 	and.w	r3, r3, #6
 80071b8:	2b04      	cmp	r3, #4
 80071ba:	bf08      	it	eq
 80071bc:	1aad      	subeq	r5, r5, r2
 80071be:	68a3      	ldr	r3, [r4, #8]
 80071c0:	6922      	ldr	r2, [r4, #16]
 80071c2:	bf0c      	ite	eq
 80071c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071c8:	2500      	movne	r5, #0
 80071ca:	4293      	cmp	r3, r2
 80071cc:	bfc4      	itt	gt
 80071ce:	1a9b      	subgt	r3, r3, r2
 80071d0:	18ed      	addgt	r5, r5, r3
 80071d2:	2600      	movs	r6, #0
 80071d4:	341a      	adds	r4, #26
 80071d6:	42b5      	cmp	r5, r6
 80071d8:	d11a      	bne.n	8007210 <_printf_common+0xc8>
 80071da:	2000      	movs	r0, #0
 80071dc:	e008      	b.n	80071f0 <_printf_common+0xa8>
 80071de:	2301      	movs	r3, #1
 80071e0:	4652      	mov	r2, sl
 80071e2:	4649      	mov	r1, r9
 80071e4:	4638      	mov	r0, r7
 80071e6:	47c0      	blx	r8
 80071e8:	3001      	adds	r0, #1
 80071ea:	d103      	bne.n	80071f4 <_printf_common+0xac>
 80071ec:	f04f 30ff 	mov.w	r0, #4294967295
 80071f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f4:	3501      	adds	r5, #1
 80071f6:	e7c6      	b.n	8007186 <_printf_common+0x3e>
 80071f8:	18e1      	adds	r1, r4, r3
 80071fa:	1c5a      	adds	r2, r3, #1
 80071fc:	2030      	movs	r0, #48	; 0x30
 80071fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007202:	4422      	add	r2, r4
 8007204:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007208:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800720c:	3302      	adds	r3, #2
 800720e:	e7c7      	b.n	80071a0 <_printf_common+0x58>
 8007210:	2301      	movs	r3, #1
 8007212:	4622      	mov	r2, r4
 8007214:	4649      	mov	r1, r9
 8007216:	4638      	mov	r0, r7
 8007218:	47c0      	blx	r8
 800721a:	3001      	adds	r0, #1
 800721c:	d0e6      	beq.n	80071ec <_printf_common+0xa4>
 800721e:	3601      	adds	r6, #1
 8007220:	e7d9      	b.n	80071d6 <_printf_common+0x8e>
	...

08007224 <_printf_i>:
 8007224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007228:	7e0f      	ldrb	r7, [r1, #24]
 800722a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800722c:	2f78      	cmp	r7, #120	; 0x78
 800722e:	4691      	mov	r9, r2
 8007230:	4680      	mov	r8, r0
 8007232:	460c      	mov	r4, r1
 8007234:	469a      	mov	sl, r3
 8007236:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800723a:	d807      	bhi.n	800724c <_printf_i+0x28>
 800723c:	2f62      	cmp	r7, #98	; 0x62
 800723e:	d80a      	bhi.n	8007256 <_printf_i+0x32>
 8007240:	2f00      	cmp	r7, #0
 8007242:	f000 80d8 	beq.w	80073f6 <_printf_i+0x1d2>
 8007246:	2f58      	cmp	r7, #88	; 0x58
 8007248:	f000 80a3 	beq.w	8007392 <_printf_i+0x16e>
 800724c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007250:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007254:	e03a      	b.n	80072cc <_printf_i+0xa8>
 8007256:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800725a:	2b15      	cmp	r3, #21
 800725c:	d8f6      	bhi.n	800724c <_printf_i+0x28>
 800725e:	a101      	add	r1, pc, #4	; (adr r1, 8007264 <_printf_i+0x40>)
 8007260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007264:	080072bd 	.word	0x080072bd
 8007268:	080072d1 	.word	0x080072d1
 800726c:	0800724d 	.word	0x0800724d
 8007270:	0800724d 	.word	0x0800724d
 8007274:	0800724d 	.word	0x0800724d
 8007278:	0800724d 	.word	0x0800724d
 800727c:	080072d1 	.word	0x080072d1
 8007280:	0800724d 	.word	0x0800724d
 8007284:	0800724d 	.word	0x0800724d
 8007288:	0800724d 	.word	0x0800724d
 800728c:	0800724d 	.word	0x0800724d
 8007290:	080073dd 	.word	0x080073dd
 8007294:	08007301 	.word	0x08007301
 8007298:	080073bf 	.word	0x080073bf
 800729c:	0800724d 	.word	0x0800724d
 80072a0:	0800724d 	.word	0x0800724d
 80072a4:	080073ff 	.word	0x080073ff
 80072a8:	0800724d 	.word	0x0800724d
 80072ac:	08007301 	.word	0x08007301
 80072b0:	0800724d 	.word	0x0800724d
 80072b4:	0800724d 	.word	0x0800724d
 80072b8:	080073c7 	.word	0x080073c7
 80072bc:	682b      	ldr	r3, [r5, #0]
 80072be:	1d1a      	adds	r2, r3, #4
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	602a      	str	r2, [r5, #0]
 80072c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072cc:	2301      	movs	r3, #1
 80072ce:	e0a3      	b.n	8007418 <_printf_i+0x1f4>
 80072d0:	6820      	ldr	r0, [r4, #0]
 80072d2:	6829      	ldr	r1, [r5, #0]
 80072d4:	0606      	lsls	r6, r0, #24
 80072d6:	f101 0304 	add.w	r3, r1, #4
 80072da:	d50a      	bpl.n	80072f2 <_printf_i+0xce>
 80072dc:	680e      	ldr	r6, [r1, #0]
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	da03      	bge.n	80072ec <_printf_i+0xc8>
 80072e4:	232d      	movs	r3, #45	; 0x2d
 80072e6:	4276      	negs	r6, r6
 80072e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072ec:	485e      	ldr	r0, [pc, #376]	; (8007468 <_printf_i+0x244>)
 80072ee:	230a      	movs	r3, #10
 80072f0:	e019      	b.n	8007326 <_printf_i+0x102>
 80072f2:	680e      	ldr	r6, [r1, #0]
 80072f4:	602b      	str	r3, [r5, #0]
 80072f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80072fa:	bf18      	it	ne
 80072fc:	b236      	sxthne	r6, r6
 80072fe:	e7ef      	b.n	80072e0 <_printf_i+0xbc>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	6820      	ldr	r0, [r4, #0]
 8007304:	1d19      	adds	r1, r3, #4
 8007306:	6029      	str	r1, [r5, #0]
 8007308:	0601      	lsls	r1, r0, #24
 800730a:	d501      	bpl.n	8007310 <_printf_i+0xec>
 800730c:	681e      	ldr	r6, [r3, #0]
 800730e:	e002      	b.n	8007316 <_printf_i+0xf2>
 8007310:	0646      	lsls	r6, r0, #25
 8007312:	d5fb      	bpl.n	800730c <_printf_i+0xe8>
 8007314:	881e      	ldrh	r6, [r3, #0]
 8007316:	4854      	ldr	r0, [pc, #336]	; (8007468 <_printf_i+0x244>)
 8007318:	2f6f      	cmp	r7, #111	; 0x6f
 800731a:	bf0c      	ite	eq
 800731c:	2308      	moveq	r3, #8
 800731e:	230a      	movne	r3, #10
 8007320:	2100      	movs	r1, #0
 8007322:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007326:	6865      	ldr	r5, [r4, #4]
 8007328:	60a5      	str	r5, [r4, #8]
 800732a:	2d00      	cmp	r5, #0
 800732c:	bfa2      	ittt	ge
 800732e:	6821      	ldrge	r1, [r4, #0]
 8007330:	f021 0104 	bicge.w	r1, r1, #4
 8007334:	6021      	strge	r1, [r4, #0]
 8007336:	b90e      	cbnz	r6, 800733c <_printf_i+0x118>
 8007338:	2d00      	cmp	r5, #0
 800733a:	d04d      	beq.n	80073d8 <_printf_i+0x1b4>
 800733c:	4615      	mov	r5, r2
 800733e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007342:	fb03 6711 	mls	r7, r3, r1, r6
 8007346:	5dc7      	ldrb	r7, [r0, r7]
 8007348:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800734c:	4637      	mov	r7, r6
 800734e:	42bb      	cmp	r3, r7
 8007350:	460e      	mov	r6, r1
 8007352:	d9f4      	bls.n	800733e <_printf_i+0x11a>
 8007354:	2b08      	cmp	r3, #8
 8007356:	d10b      	bne.n	8007370 <_printf_i+0x14c>
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	07de      	lsls	r6, r3, #31
 800735c:	d508      	bpl.n	8007370 <_printf_i+0x14c>
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	6861      	ldr	r1, [r4, #4]
 8007362:	4299      	cmp	r1, r3
 8007364:	bfde      	ittt	le
 8007366:	2330      	movle	r3, #48	; 0x30
 8007368:	f805 3c01 	strble.w	r3, [r5, #-1]
 800736c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007370:	1b52      	subs	r2, r2, r5
 8007372:	6122      	str	r2, [r4, #16]
 8007374:	f8cd a000 	str.w	sl, [sp]
 8007378:	464b      	mov	r3, r9
 800737a:	aa03      	add	r2, sp, #12
 800737c:	4621      	mov	r1, r4
 800737e:	4640      	mov	r0, r8
 8007380:	f7ff fee2 	bl	8007148 <_printf_common>
 8007384:	3001      	adds	r0, #1
 8007386:	d14c      	bne.n	8007422 <_printf_i+0x1fe>
 8007388:	f04f 30ff 	mov.w	r0, #4294967295
 800738c:	b004      	add	sp, #16
 800738e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007392:	4835      	ldr	r0, [pc, #212]	; (8007468 <_printf_i+0x244>)
 8007394:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007398:	6829      	ldr	r1, [r5, #0]
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	f851 6b04 	ldr.w	r6, [r1], #4
 80073a0:	6029      	str	r1, [r5, #0]
 80073a2:	061d      	lsls	r5, r3, #24
 80073a4:	d514      	bpl.n	80073d0 <_printf_i+0x1ac>
 80073a6:	07df      	lsls	r7, r3, #31
 80073a8:	bf44      	itt	mi
 80073aa:	f043 0320 	orrmi.w	r3, r3, #32
 80073ae:	6023      	strmi	r3, [r4, #0]
 80073b0:	b91e      	cbnz	r6, 80073ba <_printf_i+0x196>
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	f023 0320 	bic.w	r3, r3, #32
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	2310      	movs	r3, #16
 80073bc:	e7b0      	b.n	8007320 <_printf_i+0xfc>
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	f043 0320 	orr.w	r3, r3, #32
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	2378      	movs	r3, #120	; 0x78
 80073c8:	4828      	ldr	r0, [pc, #160]	; (800746c <_printf_i+0x248>)
 80073ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073ce:	e7e3      	b.n	8007398 <_printf_i+0x174>
 80073d0:	0659      	lsls	r1, r3, #25
 80073d2:	bf48      	it	mi
 80073d4:	b2b6      	uxthmi	r6, r6
 80073d6:	e7e6      	b.n	80073a6 <_printf_i+0x182>
 80073d8:	4615      	mov	r5, r2
 80073da:	e7bb      	b.n	8007354 <_printf_i+0x130>
 80073dc:	682b      	ldr	r3, [r5, #0]
 80073de:	6826      	ldr	r6, [r4, #0]
 80073e0:	6961      	ldr	r1, [r4, #20]
 80073e2:	1d18      	adds	r0, r3, #4
 80073e4:	6028      	str	r0, [r5, #0]
 80073e6:	0635      	lsls	r5, r6, #24
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	d501      	bpl.n	80073f0 <_printf_i+0x1cc>
 80073ec:	6019      	str	r1, [r3, #0]
 80073ee:	e002      	b.n	80073f6 <_printf_i+0x1d2>
 80073f0:	0670      	lsls	r0, r6, #25
 80073f2:	d5fb      	bpl.n	80073ec <_printf_i+0x1c8>
 80073f4:	8019      	strh	r1, [r3, #0]
 80073f6:	2300      	movs	r3, #0
 80073f8:	6123      	str	r3, [r4, #16]
 80073fa:	4615      	mov	r5, r2
 80073fc:	e7ba      	b.n	8007374 <_printf_i+0x150>
 80073fe:	682b      	ldr	r3, [r5, #0]
 8007400:	1d1a      	adds	r2, r3, #4
 8007402:	602a      	str	r2, [r5, #0]
 8007404:	681d      	ldr	r5, [r3, #0]
 8007406:	6862      	ldr	r2, [r4, #4]
 8007408:	2100      	movs	r1, #0
 800740a:	4628      	mov	r0, r5
 800740c:	f7f8 fee8 	bl	80001e0 <memchr>
 8007410:	b108      	cbz	r0, 8007416 <_printf_i+0x1f2>
 8007412:	1b40      	subs	r0, r0, r5
 8007414:	6060      	str	r0, [r4, #4]
 8007416:	6863      	ldr	r3, [r4, #4]
 8007418:	6123      	str	r3, [r4, #16]
 800741a:	2300      	movs	r3, #0
 800741c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007420:	e7a8      	b.n	8007374 <_printf_i+0x150>
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	462a      	mov	r2, r5
 8007426:	4649      	mov	r1, r9
 8007428:	4640      	mov	r0, r8
 800742a:	47d0      	blx	sl
 800742c:	3001      	adds	r0, #1
 800742e:	d0ab      	beq.n	8007388 <_printf_i+0x164>
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	079b      	lsls	r3, r3, #30
 8007434:	d413      	bmi.n	800745e <_printf_i+0x23a>
 8007436:	68e0      	ldr	r0, [r4, #12]
 8007438:	9b03      	ldr	r3, [sp, #12]
 800743a:	4298      	cmp	r0, r3
 800743c:	bfb8      	it	lt
 800743e:	4618      	movlt	r0, r3
 8007440:	e7a4      	b.n	800738c <_printf_i+0x168>
 8007442:	2301      	movs	r3, #1
 8007444:	4632      	mov	r2, r6
 8007446:	4649      	mov	r1, r9
 8007448:	4640      	mov	r0, r8
 800744a:	47d0      	blx	sl
 800744c:	3001      	adds	r0, #1
 800744e:	d09b      	beq.n	8007388 <_printf_i+0x164>
 8007450:	3501      	adds	r5, #1
 8007452:	68e3      	ldr	r3, [r4, #12]
 8007454:	9903      	ldr	r1, [sp, #12]
 8007456:	1a5b      	subs	r3, r3, r1
 8007458:	42ab      	cmp	r3, r5
 800745a:	dcf2      	bgt.n	8007442 <_printf_i+0x21e>
 800745c:	e7eb      	b.n	8007436 <_printf_i+0x212>
 800745e:	2500      	movs	r5, #0
 8007460:	f104 0619 	add.w	r6, r4, #25
 8007464:	e7f5      	b.n	8007452 <_printf_i+0x22e>
 8007466:	bf00      	nop
 8007468:	08009d5e 	.word	0x08009d5e
 800746c:	08009d6f 	.word	0x08009d6f

08007470 <siprintf>:
 8007470:	b40e      	push	{r1, r2, r3}
 8007472:	b500      	push	{lr}
 8007474:	b09c      	sub	sp, #112	; 0x70
 8007476:	ab1d      	add	r3, sp, #116	; 0x74
 8007478:	9002      	str	r0, [sp, #8]
 800747a:	9006      	str	r0, [sp, #24]
 800747c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007480:	4809      	ldr	r0, [pc, #36]	; (80074a8 <siprintf+0x38>)
 8007482:	9107      	str	r1, [sp, #28]
 8007484:	9104      	str	r1, [sp, #16]
 8007486:	4909      	ldr	r1, [pc, #36]	; (80074ac <siprintf+0x3c>)
 8007488:	f853 2b04 	ldr.w	r2, [r3], #4
 800748c:	9105      	str	r1, [sp, #20]
 800748e:	6800      	ldr	r0, [r0, #0]
 8007490:	9301      	str	r3, [sp, #4]
 8007492:	a902      	add	r1, sp, #8
 8007494:	f001 fb76 	bl	8008b84 <_svfiprintf_r>
 8007498:	9b02      	ldr	r3, [sp, #8]
 800749a:	2200      	movs	r2, #0
 800749c:	701a      	strb	r2, [r3, #0]
 800749e:	b01c      	add	sp, #112	; 0x70
 80074a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80074a4:	b003      	add	sp, #12
 80074a6:	4770      	bx	lr
 80074a8:	20000010 	.word	0x20000010
 80074ac:	ffff0208 	.word	0xffff0208

080074b0 <quorem>:
 80074b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	6903      	ldr	r3, [r0, #16]
 80074b6:	690c      	ldr	r4, [r1, #16]
 80074b8:	42a3      	cmp	r3, r4
 80074ba:	4607      	mov	r7, r0
 80074bc:	f2c0 8081 	blt.w	80075c2 <quorem+0x112>
 80074c0:	3c01      	subs	r4, #1
 80074c2:	f101 0814 	add.w	r8, r1, #20
 80074c6:	f100 0514 	add.w	r5, r0, #20
 80074ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074ce:	9301      	str	r3, [sp, #4]
 80074d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074d8:	3301      	adds	r3, #1
 80074da:	429a      	cmp	r2, r3
 80074dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80074e8:	d331      	bcc.n	800754e <quorem+0x9e>
 80074ea:	f04f 0e00 	mov.w	lr, #0
 80074ee:	4640      	mov	r0, r8
 80074f0:	46ac      	mov	ip, r5
 80074f2:	46f2      	mov	sl, lr
 80074f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80074f8:	b293      	uxth	r3, r2
 80074fa:	fb06 e303 	mla	r3, r6, r3, lr
 80074fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007502:	b29b      	uxth	r3, r3
 8007504:	ebaa 0303 	sub.w	r3, sl, r3
 8007508:	f8dc a000 	ldr.w	sl, [ip]
 800750c:	0c12      	lsrs	r2, r2, #16
 800750e:	fa13 f38a 	uxtah	r3, r3, sl
 8007512:	fb06 e202 	mla	r2, r6, r2, lr
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	9b00      	ldr	r3, [sp, #0]
 800751a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800751e:	b292      	uxth	r2, r2
 8007520:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007524:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007528:	f8bd 3000 	ldrh.w	r3, [sp]
 800752c:	4581      	cmp	r9, r0
 800752e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007532:	f84c 3b04 	str.w	r3, [ip], #4
 8007536:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800753a:	d2db      	bcs.n	80074f4 <quorem+0x44>
 800753c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007540:	b92b      	cbnz	r3, 800754e <quorem+0x9e>
 8007542:	9b01      	ldr	r3, [sp, #4]
 8007544:	3b04      	subs	r3, #4
 8007546:	429d      	cmp	r5, r3
 8007548:	461a      	mov	r2, r3
 800754a:	d32e      	bcc.n	80075aa <quorem+0xfa>
 800754c:	613c      	str	r4, [r7, #16]
 800754e:	4638      	mov	r0, r7
 8007550:	f001 f8c4 	bl	80086dc <__mcmp>
 8007554:	2800      	cmp	r0, #0
 8007556:	db24      	blt.n	80075a2 <quorem+0xf2>
 8007558:	3601      	adds	r6, #1
 800755a:	4628      	mov	r0, r5
 800755c:	f04f 0c00 	mov.w	ip, #0
 8007560:	f858 2b04 	ldr.w	r2, [r8], #4
 8007564:	f8d0 e000 	ldr.w	lr, [r0]
 8007568:	b293      	uxth	r3, r2
 800756a:	ebac 0303 	sub.w	r3, ip, r3
 800756e:	0c12      	lsrs	r2, r2, #16
 8007570:	fa13 f38e 	uxtah	r3, r3, lr
 8007574:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007578:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800757c:	b29b      	uxth	r3, r3
 800757e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007582:	45c1      	cmp	r9, r8
 8007584:	f840 3b04 	str.w	r3, [r0], #4
 8007588:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800758c:	d2e8      	bcs.n	8007560 <quorem+0xb0>
 800758e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007596:	b922      	cbnz	r2, 80075a2 <quorem+0xf2>
 8007598:	3b04      	subs	r3, #4
 800759a:	429d      	cmp	r5, r3
 800759c:	461a      	mov	r2, r3
 800759e:	d30a      	bcc.n	80075b6 <quorem+0x106>
 80075a0:	613c      	str	r4, [r7, #16]
 80075a2:	4630      	mov	r0, r6
 80075a4:	b003      	add	sp, #12
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075aa:	6812      	ldr	r2, [r2, #0]
 80075ac:	3b04      	subs	r3, #4
 80075ae:	2a00      	cmp	r2, #0
 80075b0:	d1cc      	bne.n	800754c <quorem+0x9c>
 80075b2:	3c01      	subs	r4, #1
 80075b4:	e7c7      	b.n	8007546 <quorem+0x96>
 80075b6:	6812      	ldr	r2, [r2, #0]
 80075b8:	3b04      	subs	r3, #4
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	d1f0      	bne.n	80075a0 <quorem+0xf0>
 80075be:	3c01      	subs	r4, #1
 80075c0:	e7eb      	b.n	800759a <quorem+0xea>
 80075c2:	2000      	movs	r0, #0
 80075c4:	e7ee      	b.n	80075a4 <quorem+0xf4>
	...

080075c8 <_dtoa_r>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	ed2d 8b04 	vpush	{d8-d9}
 80075d0:	ec57 6b10 	vmov	r6, r7, d0
 80075d4:	b093      	sub	sp, #76	; 0x4c
 80075d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80075dc:	9106      	str	r1, [sp, #24]
 80075de:	ee10 aa10 	vmov	sl, s0
 80075e2:	4604      	mov	r4, r0
 80075e4:	9209      	str	r2, [sp, #36]	; 0x24
 80075e6:	930c      	str	r3, [sp, #48]	; 0x30
 80075e8:	46bb      	mov	fp, r7
 80075ea:	b975      	cbnz	r5, 800760a <_dtoa_r+0x42>
 80075ec:	2010      	movs	r0, #16
 80075ee:	f000 fddd 	bl	80081ac <malloc>
 80075f2:	4602      	mov	r2, r0
 80075f4:	6260      	str	r0, [r4, #36]	; 0x24
 80075f6:	b920      	cbnz	r0, 8007602 <_dtoa_r+0x3a>
 80075f8:	4ba7      	ldr	r3, [pc, #668]	; (8007898 <_dtoa_r+0x2d0>)
 80075fa:	21ea      	movs	r1, #234	; 0xea
 80075fc:	48a7      	ldr	r0, [pc, #668]	; (800789c <_dtoa_r+0x2d4>)
 80075fe:	f001 fbd1 	bl	8008da4 <__assert_func>
 8007602:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007606:	6005      	str	r5, [r0, #0]
 8007608:	60c5      	str	r5, [r0, #12]
 800760a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800760c:	6819      	ldr	r1, [r3, #0]
 800760e:	b151      	cbz	r1, 8007626 <_dtoa_r+0x5e>
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	604a      	str	r2, [r1, #4]
 8007614:	2301      	movs	r3, #1
 8007616:	4093      	lsls	r3, r2
 8007618:	608b      	str	r3, [r1, #8]
 800761a:	4620      	mov	r0, r4
 800761c:	f000 fe1c 	bl	8008258 <_Bfree>
 8007620:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	1e3b      	subs	r3, r7, #0
 8007628:	bfaa      	itet	ge
 800762a:	2300      	movge	r3, #0
 800762c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007630:	f8c8 3000 	strge.w	r3, [r8]
 8007634:	4b9a      	ldr	r3, [pc, #616]	; (80078a0 <_dtoa_r+0x2d8>)
 8007636:	bfbc      	itt	lt
 8007638:	2201      	movlt	r2, #1
 800763a:	f8c8 2000 	strlt.w	r2, [r8]
 800763e:	ea33 030b 	bics.w	r3, r3, fp
 8007642:	d11b      	bne.n	800767c <_dtoa_r+0xb4>
 8007644:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007646:	f242 730f 	movw	r3, #9999	; 0x270f
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007650:	4333      	orrs	r3, r6
 8007652:	f000 8592 	beq.w	800817a <_dtoa_r+0xbb2>
 8007656:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007658:	b963      	cbnz	r3, 8007674 <_dtoa_r+0xac>
 800765a:	4b92      	ldr	r3, [pc, #584]	; (80078a4 <_dtoa_r+0x2dc>)
 800765c:	e022      	b.n	80076a4 <_dtoa_r+0xdc>
 800765e:	4b92      	ldr	r3, [pc, #584]	; (80078a8 <_dtoa_r+0x2e0>)
 8007660:	9301      	str	r3, [sp, #4]
 8007662:	3308      	adds	r3, #8
 8007664:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	9801      	ldr	r0, [sp, #4]
 800766a:	b013      	add	sp, #76	; 0x4c
 800766c:	ecbd 8b04 	vpop	{d8-d9}
 8007670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007674:	4b8b      	ldr	r3, [pc, #556]	; (80078a4 <_dtoa_r+0x2dc>)
 8007676:	9301      	str	r3, [sp, #4]
 8007678:	3303      	adds	r3, #3
 800767a:	e7f3      	b.n	8007664 <_dtoa_r+0x9c>
 800767c:	2200      	movs	r2, #0
 800767e:	2300      	movs	r3, #0
 8007680:	4650      	mov	r0, sl
 8007682:	4659      	mov	r1, fp
 8007684:	f7f9 fa20 	bl	8000ac8 <__aeabi_dcmpeq>
 8007688:	ec4b ab19 	vmov	d9, sl, fp
 800768c:	4680      	mov	r8, r0
 800768e:	b158      	cbz	r0, 80076a8 <_dtoa_r+0xe0>
 8007690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007692:	2301      	movs	r3, #1
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007698:	2b00      	cmp	r3, #0
 800769a:	f000 856b 	beq.w	8008174 <_dtoa_r+0xbac>
 800769e:	4883      	ldr	r0, [pc, #524]	; (80078ac <_dtoa_r+0x2e4>)
 80076a0:	6018      	str	r0, [r3, #0]
 80076a2:	1e43      	subs	r3, r0, #1
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	e7df      	b.n	8007668 <_dtoa_r+0xa0>
 80076a8:	ec4b ab10 	vmov	d0, sl, fp
 80076ac:	aa10      	add	r2, sp, #64	; 0x40
 80076ae:	a911      	add	r1, sp, #68	; 0x44
 80076b0:	4620      	mov	r0, r4
 80076b2:	f001 f8b9 	bl	8008828 <__d2b>
 80076b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80076ba:	ee08 0a10 	vmov	s16, r0
 80076be:	2d00      	cmp	r5, #0
 80076c0:	f000 8084 	beq.w	80077cc <_dtoa_r+0x204>
 80076c4:	ee19 3a90 	vmov	r3, s19
 80076c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80076d0:	4656      	mov	r6, sl
 80076d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80076d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80076de:	4b74      	ldr	r3, [pc, #464]	; (80078b0 <_dtoa_r+0x2e8>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	4630      	mov	r0, r6
 80076e4:	4639      	mov	r1, r7
 80076e6:	f7f8 fdcf 	bl	8000288 <__aeabi_dsub>
 80076ea:	a365      	add	r3, pc, #404	; (adr r3, 8007880 <_dtoa_r+0x2b8>)
 80076ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f0:	f7f8 ff82 	bl	80005f8 <__aeabi_dmul>
 80076f4:	a364      	add	r3, pc, #400	; (adr r3, 8007888 <_dtoa_r+0x2c0>)
 80076f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fa:	f7f8 fdc7 	bl	800028c <__adddf3>
 80076fe:	4606      	mov	r6, r0
 8007700:	4628      	mov	r0, r5
 8007702:	460f      	mov	r7, r1
 8007704:	f7f8 ff0e 	bl	8000524 <__aeabi_i2d>
 8007708:	a361      	add	r3, pc, #388	; (adr r3, 8007890 <_dtoa_r+0x2c8>)
 800770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770e:	f7f8 ff73 	bl	80005f8 <__aeabi_dmul>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	4630      	mov	r0, r6
 8007718:	4639      	mov	r1, r7
 800771a:	f7f8 fdb7 	bl	800028c <__adddf3>
 800771e:	4606      	mov	r6, r0
 8007720:	460f      	mov	r7, r1
 8007722:	f7f9 fa19 	bl	8000b58 <__aeabi_d2iz>
 8007726:	2200      	movs	r2, #0
 8007728:	9000      	str	r0, [sp, #0]
 800772a:	2300      	movs	r3, #0
 800772c:	4630      	mov	r0, r6
 800772e:	4639      	mov	r1, r7
 8007730:	f7f9 f9d4 	bl	8000adc <__aeabi_dcmplt>
 8007734:	b150      	cbz	r0, 800774c <_dtoa_r+0x184>
 8007736:	9800      	ldr	r0, [sp, #0]
 8007738:	f7f8 fef4 	bl	8000524 <__aeabi_i2d>
 800773c:	4632      	mov	r2, r6
 800773e:	463b      	mov	r3, r7
 8007740:	f7f9 f9c2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007744:	b910      	cbnz	r0, 800774c <_dtoa_r+0x184>
 8007746:	9b00      	ldr	r3, [sp, #0]
 8007748:	3b01      	subs	r3, #1
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	9b00      	ldr	r3, [sp, #0]
 800774e:	2b16      	cmp	r3, #22
 8007750:	d85a      	bhi.n	8007808 <_dtoa_r+0x240>
 8007752:	9a00      	ldr	r2, [sp, #0]
 8007754:	4b57      	ldr	r3, [pc, #348]	; (80078b4 <_dtoa_r+0x2ec>)
 8007756:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800775a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775e:	ec51 0b19 	vmov	r0, r1, d9
 8007762:	f7f9 f9bb 	bl	8000adc <__aeabi_dcmplt>
 8007766:	2800      	cmp	r0, #0
 8007768:	d050      	beq.n	800780c <_dtoa_r+0x244>
 800776a:	9b00      	ldr	r3, [sp, #0]
 800776c:	3b01      	subs	r3, #1
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	2300      	movs	r3, #0
 8007772:	930b      	str	r3, [sp, #44]	; 0x2c
 8007774:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007776:	1b5d      	subs	r5, r3, r5
 8007778:	1e6b      	subs	r3, r5, #1
 800777a:	9305      	str	r3, [sp, #20]
 800777c:	bf45      	ittet	mi
 800777e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007782:	9304      	strmi	r3, [sp, #16]
 8007784:	2300      	movpl	r3, #0
 8007786:	2300      	movmi	r3, #0
 8007788:	bf4c      	ite	mi
 800778a:	9305      	strmi	r3, [sp, #20]
 800778c:	9304      	strpl	r3, [sp, #16]
 800778e:	9b00      	ldr	r3, [sp, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	db3d      	blt.n	8007810 <_dtoa_r+0x248>
 8007794:	9b05      	ldr	r3, [sp, #20]
 8007796:	9a00      	ldr	r2, [sp, #0]
 8007798:	920a      	str	r2, [sp, #40]	; 0x28
 800779a:	4413      	add	r3, r2
 800779c:	9305      	str	r3, [sp, #20]
 800779e:	2300      	movs	r3, #0
 80077a0:	9307      	str	r3, [sp, #28]
 80077a2:	9b06      	ldr	r3, [sp, #24]
 80077a4:	2b09      	cmp	r3, #9
 80077a6:	f200 8089 	bhi.w	80078bc <_dtoa_r+0x2f4>
 80077aa:	2b05      	cmp	r3, #5
 80077ac:	bfc4      	itt	gt
 80077ae:	3b04      	subgt	r3, #4
 80077b0:	9306      	strgt	r3, [sp, #24]
 80077b2:	9b06      	ldr	r3, [sp, #24]
 80077b4:	f1a3 0302 	sub.w	r3, r3, #2
 80077b8:	bfcc      	ite	gt
 80077ba:	2500      	movgt	r5, #0
 80077bc:	2501      	movle	r5, #1
 80077be:	2b03      	cmp	r3, #3
 80077c0:	f200 8087 	bhi.w	80078d2 <_dtoa_r+0x30a>
 80077c4:	e8df f003 	tbb	[pc, r3]
 80077c8:	59383a2d 	.word	0x59383a2d
 80077cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80077d0:	441d      	add	r5, r3
 80077d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80077d6:	2b20      	cmp	r3, #32
 80077d8:	bfc1      	itttt	gt
 80077da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80077e2:	fa0b f303 	lslgt.w	r3, fp, r3
 80077e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077ea:	bfda      	itte	le
 80077ec:	f1c3 0320 	rsble	r3, r3, #32
 80077f0:	fa06 f003 	lslle.w	r0, r6, r3
 80077f4:	4318      	orrgt	r0, r3
 80077f6:	f7f8 fe85 	bl	8000504 <__aeabi_ui2d>
 80077fa:	2301      	movs	r3, #1
 80077fc:	4606      	mov	r6, r0
 80077fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007802:	3d01      	subs	r5, #1
 8007804:	930e      	str	r3, [sp, #56]	; 0x38
 8007806:	e76a      	b.n	80076de <_dtoa_r+0x116>
 8007808:	2301      	movs	r3, #1
 800780a:	e7b2      	b.n	8007772 <_dtoa_r+0x1aa>
 800780c:	900b      	str	r0, [sp, #44]	; 0x2c
 800780e:	e7b1      	b.n	8007774 <_dtoa_r+0x1ac>
 8007810:	9b04      	ldr	r3, [sp, #16]
 8007812:	9a00      	ldr	r2, [sp, #0]
 8007814:	1a9b      	subs	r3, r3, r2
 8007816:	9304      	str	r3, [sp, #16]
 8007818:	4253      	negs	r3, r2
 800781a:	9307      	str	r3, [sp, #28]
 800781c:	2300      	movs	r3, #0
 800781e:	930a      	str	r3, [sp, #40]	; 0x28
 8007820:	e7bf      	b.n	80077a2 <_dtoa_r+0x1da>
 8007822:	2300      	movs	r3, #0
 8007824:	9308      	str	r3, [sp, #32]
 8007826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007828:	2b00      	cmp	r3, #0
 800782a:	dc55      	bgt.n	80078d8 <_dtoa_r+0x310>
 800782c:	2301      	movs	r3, #1
 800782e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007832:	461a      	mov	r2, r3
 8007834:	9209      	str	r2, [sp, #36]	; 0x24
 8007836:	e00c      	b.n	8007852 <_dtoa_r+0x28a>
 8007838:	2301      	movs	r3, #1
 800783a:	e7f3      	b.n	8007824 <_dtoa_r+0x25c>
 800783c:	2300      	movs	r3, #0
 800783e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007840:	9308      	str	r3, [sp, #32]
 8007842:	9b00      	ldr	r3, [sp, #0]
 8007844:	4413      	add	r3, r2
 8007846:	9302      	str	r3, [sp, #8]
 8007848:	3301      	adds	r3, #1
 800784a:	2b01      	cmp	r3, #1
 800784c:	9303      	str	r3, [sp, #12]
 800784e:	bfb8      	it	lt
 8007850:	2301      	movlt	r3, #1
 8007852:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007854:	2200      	movs	r2, #0
 8007856:	6042      	str	r2, [r0, #4]
 8007858:	2204      	movs	r2, #4
 800785a:	f102 0614 	add.w	r6, r2, #20
 800785e:	429e      	cmp	r6, r3
 8007860:	6841      	ldr	r1, [r0, #4]
 8007862:	d93d      	bls.n	80078e0 <_dtoa_r+0x318>
 8007864:	4620      	mov	r0, r4
 8007866:	f000 fcb7 	bl	80081d8 <_Balloc>
 800786a:	9001      	str	r0, [sp, #4]
 800786c:	2800      	cmp	r0, #0
 800786e:	d13b      	bne.n	80078e8 <_dtoa_r+0x320>
 8007870:	4b11      	ldr	r3, [pc, #68]	; (80078b8 <_dtoa_r+0x2f0>)
 8007872:	4602      	mov	r2, r0
 8007874:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007878:	e6c0      	b.n	80075fc <_dtoa_r+0x34>
 800787a:	2301      	movs	r3, #1
 800787c:	e7df      	b.n	800783e <_dtoa_r+0x276>
 800787e:	bf00      	nop
 8007880:	636f4361 	.word	0x636f4361
 8007884:	3fd287a7 	.word	0x3fd287a7
 8007888:	8b60c8b3 	.word	0x8b60c8b3
 800788c:	3fc68a28 	.word	0x3fc68a28
 8007890:	509f79fb 	.word	0x509f79fb
 8007894:	3fd34413 	.word	0x3fd34413
 8007898:	08009d8d 	.word	0x08009d8d
 800789c:	08009da4 	.word	0x08009da4
 80078a0:	7ff00000 	.word	0x7ff00000
 80078a4:	08009d89 	.word	0x08009d89
 80078a8:	08009d80 	.word	0x08009d80
 80078ac:	08009d5d 	.word	0x08009d5d
 80078b0:	3ff80000 	.word	0x3ff80000
 80078b4:	08009e98 	.word	0x08009e98
 80078b8:	08009dff 	.word	0x08009dff
 80078bc:	2501      	movs	r5, #1
 80078be:	2300      	movs	r3, #0
 80078c0:	9306      	str	r3, [sp, #24]
 80078c2:	9508      	str	r5, [sp, #32]
 80078c4:	f04f 33ff 	mov.w	r3, #4294967295
 80078c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078cc:	2200      	movs	r2, #0
 80078ce:	2312      	movs	r3, #18
 80078d0:	e7b0      	b.n	8007834 <_dtoa_r+0x26c>
 80078d2:	2301      	movs	r3, #1
 80078d4:	9308      	str	r3, [sp, #32]
 80078d6:	e7f5      	b.n	80078c4 <_dtoa_r+0x2fc>
 80078d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078de:	e7b8      	b.n	8007852 <_dtoa_r+0x28a>
 80078e0:	3101      	adds	r1, #1
 80078e2:	6041      	str	r1, [r0, #4]
 80078e4:	0052      	lsls	r2, r2, #1
 80078e6:	e7b8      	b.n	800785a <_dtoa_r+0x292>
 80078e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078ea:	9a01      	ldr	r2, [sp, #4]
 80078ec:	601a      	str	r2, [r3, #0]
 80078ee:	9b03      	ldr	r3, [sp, #12]
 80078f0:	2b0e      	cmp	r3, #14
 80078f2:	f200 809d 	bhi.w	8007a30 <_dtoa_r+0x468>
 80078f6:	2d00      	cmp	r5, #0
 80078f8:	f000 809a 	beq.w	8007a30 <_dtoa_r+0x468>
 80078fc:	9b00      	ldr	r3, [sp, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	dd32      	ble.n	8007968 <_dtoa_r+0x3a0>
 8007902:	4ab7      	ldr	r2, [pc, #732]	; (8007be0 <_dtoa_r+0x618>)
 8007904:	f003 030f 	and.w	r3, r3, #15
 8007908:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800790c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007910:	9b00      	ldr	r3, [sp, #0]
 8007912:	05d8      	lsls	r0, r3, #23
 8007914:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007918:	d516      	bpl.n	8007948 <_dtoa_r+0x380>
 800791a:	4bb2      	ldr	r3, [pc, #712]	; (8007be4 <_dtoa_r+0x61c>)
 800791c:	ec51 0b19 	vmov	r0, r1, d9
 8007920:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007924:	f7f8 ff92 	bl	800084c <__aeabi_ddiv>
 8007928:	f007 070f 	and.w	r7, r7, #15
 800792c:	4682      	mov	sl, r0
 800792e:	468b      	mov	fp, r1
 8007930:	2503      	movs	r5, #3
 8007932:	4eac      	ldr	r6, [pc, #688]	; (8007be4 <_dtoa_r+0x61c>)
 8007934:	b957      	cbnz	r7, 800794c <_dtoa_r+0x384>
 8007936:	4642      	mov	r2, r8
 8007938:	464b      	mov	r3, r9
 800793a:	4650      	mov	r0, sl
 800793c:	4659      	mov	r1, fp
 800793e:	f7f8 ff85 	bl	800084c <__aeabi_ddiv>
 8007942:	4682      	mov	sl, r0
 8007944:	468b      	mov	fp, r1
 8007946:	e028      	b.n	800799a <_dtoa_r+0x3d2>
 8007948:	2502      	movs	r5, #2
 800794a:	e7f2      	b.n	8007932 <_dtoa_r+0x36a>
 800794c:	07f9      	lsls	r1, r7, #31
 800794e:	d508      	bpl.n	8007962 <_dtoa_r+0x39a>
 8007950:	4640      	mov	r0, r8
 8007952:	4649      	mov	r1, r9
 8007954:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007958:	f7f8 fe4e 	bl	80005f8 <__aeabi_dmul>
 800795c:	3501      	adds	r5, #1
 800795e:	4680      	mov	r8, r0
 8007960:	4689      	mov	r9, r1
 8007962:	107f      	asrs	r7, r7, #1
 8007964:	3608      	adds	r6, #8
 8007966:	e7e5      	b.n	8007934 <_dtoa_r+0x36c>
 8007968:	f000 809b 	beq.w	8007aa2 <_dtoa_r+0x4da>
 800796c:	9b00      	ldr	r3, [sp, #0]
 800796e:	4f9d      	ldr	r7, [pc, #628]	; (8007be4 <_dtoa_r+0x61c>)
 8007970:	425e      	negs	r6, r3
 8007972:	4b9b      	ldr	r3, [pc, #620]	; (8007be0 <_dtoa_r+0x618>)
 8007974:	f006 020f 	and.w	r2, r6, #15
 8007978:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800797c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007980:	ec51 0b19 	vmov	r0, r1, d9
 8007984:	f7f8 fe38 	bl	80005f8 <__aeabi_dmul>
 8007988:	1136      	asrs	r6, r6, #4
 800798a:	4682      	mov	sl, r0
 800798c:	468b      	mov	fp, r1
 800798e:	2300      	movs	r3, #0
 8007990:	2502      	movs	r5, #2
 8007992:	2e00      	cmp	r6, #0
 8007994:	d17a      	bne.n	8007a8c <_dtoa_r+0x4c4>
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1d3      	bne.n	8007942 <_dtoa_r+0x37a>
 800799a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 8082 	beq.w	8007aa6 <_dtoa_r+0x4de>
 80079a2:	4b91      	ldr	r3, [pc, #580]	; (8007be8 <_dtoa_r+0x620>)
 80079a4:	2200      	movs	r2, #0
 80079a6:	4650      	mov	r0, sl
 80079a8:	4659      	mov	r1, fp
 80079aa:	f7f9 f897 	bl	8000adc <__aeabi_dcmplt>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d079      	beq.n	8007aa6 <_dtoa_r+0x4de>
 80079b2:	9b03      	ldr	r3, [sp, #12]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d076      	beq.n	8007aa6 <_dtoa_r+0x4de>
 80079b8:	9b02      	ldr	r3, [sp, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	dd36      	ble.n	8007a2c <_dtoa_r+0x464>
 80079be:	9b00      	ldr	r3, [sp, #0]
 80079c0:	4650      	mov	r0, sl
 80079c2:	4659      	mov	r1, fp
 80079c4:	1e5f      	subs	r7, r3, #1
 80079c6:	2200      	movs	r2, #0
 80079c8:	4b88      	ldr	r3, [pc, #544]	; (8007bec <_dtoa_r+0x624>)
 80079ca:	f7f8 fe15 	bl	80005f8 <__aeabi_dmul>
 80079ce:	9e02      	ldr	r6, [sp, #8]
 80079d0:	4682      	mov	sl, r0
 80079d2:	468b      	mov	fp, r1
 80079d4:	3501      	adds	r5, #1
 80079d6:	4628      	mov	r0, r5
 80079d8:	f7f8 fda4 	bl	8000524 <__aeabi_i2d>
 80079dc:	4652      	mov	r2, sl
 80079de:	465b      	mov	r3, fp
 80079e0:	f7f8 fe0a 	bl	80005f8 <__aeabi_dmul>
 80079e4:	4b82      	ldr	r3, [pc, #520]	; (8007bf0 <_dtoa_r+0x628>)
 80079e6:	2200      	movs	r2, #0
 80079e8:	f7f8 fc50 	bl	800028c <__adddf3>
 80079ec:	46d0      	mov	r8, sl
 80079ee:	46d9      	mov	r9, fp
 80079f0:	4682      	mov	sl, r0
 80079f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80079f6:	2e00      	cmp	r6, #0
 80079f8:	d158      	bne.n	8007aac <_dtoa_r+0x4e4>
 80079fa:	4b7e      	ldr	r3, [pc, #504]	; (8007bf4 <_dtoa_r+0x62c>)
 80079fc:	2200      	movs	r2, #0
 80079fe:	4640      	mov	r0, r8
 8007a00:	4649      	mov	r1, r9
 8007a02:	f7f8 fc41 	bl	8000288 <__aeabi_dsub>
 8007a06:	4652      	mov	r2, sl
 8007a08:	465b      	mov	r3, fp
 8007a0a:	4680      	mov	r8, r0
 8007a0c:	4689      	mov	r9, r1
 8007a0e:	f7f9 f883 	bl	8000b18 <__aeabi_dcmpgt>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	f040 8295 	bne.w	8007f42 <_dtoa_r+0x97a>
 8007a18:	4652      	mov	r2, sl
 8007a1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007a1e:	4640      	mov	r0, r8
 8007a20:	4649      	mov	r1, r9
 8007a22:	f7f9 f85b 	bl	8000adc <__aeabi_dcmplt>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	f040 8289 	bne.w	8007f3e <_dtoa_r+0x976>
 8007a2c:	ec5b ab19 	vmov	sl, fp, d9
 8007a30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f2c0 8148 	blt.w	8007cc8 <_dtoa_r+0x700>
 8007a38:	9a00      	ldr	r2, [sp, #0]
 8007a3a:	2a0e      	cmp	r2, #14
 8007a3c:	f300 8144 	bgt.w	8007cc8 <_dtoa_r+0x700>
 8007a40:	4b67      	ldr	r3, [pc, #412]	; (8007be0 <_dtoa_r+0x618>)
 8007a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f280 80d5 	bge.w	8007bfc <_dtoa_r+0x634>
 8007a52:	9b03      	ldr	r3, [sp, #12]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f300 80d1 	bgt.w	8007bfc <_dtoa_r+0x634>
 8007a5a:	f040 826f 	bne.w	8007f3c <_dtoa_r+0x974>
 8007a5e:	4b65      	ldr	r3, [pc, #404]	; (8007bf4 <_dtoa_r+0x62c>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	f7f8 fdc7 	bl	80005f8 <__aeabi_dmul>
 8007a6a:	4652      	mov	r2, sl
 8007a6c:	465b      	mov	r3, fp
 8007a6e:	f7f9 f849 	bl	8000b04 <__aeabi_dcmpge>
 8007a72:	9e03      	ldr	r6, [sp, #12]
 8007a74:	4637      	mov	r7, r6
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f040 8245 	bne.w	8007f06 <_dtoa_r+0x93e>
 8007a7c:	9d01      	ldr	r5, [sp, #4]
 8007a7e:	2331      	movs	r3, #49	; 0x31
 8007a80:	f805 3b01 	strb.w	r3, [r5], #1
 8007a84:	9b00      	ldr	r3, [sp, #0]
 8007a86:	3301      	adds	r3, #1
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	e240      	b.n	8007f0e <_dtoa_r+0x946>
 8007a8c:	07f2      	lsls	r2, r6, #31
 8007a8e:	d505      	bpl.n	8007a9c <_dtoa_r+0x4d4>
 8007a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a94:	f7f8 fdb0 	bl	80005f8 <__aeabi_dmul>
 8007a98:	3501      	adds	r5, #1
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	1076      	asrs	r6, r6, #1
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	e777      	b.n	8007992 <_dtoa_r+0x3ca>
 8007aa2:	2502      	movs	r5, #2
 8007aa4:	e779      	b.n	800799a <_dtoa_r+0x3d2>
 8007aa6:	9f00      	ldr	r7, [sp, #0]
 8007aa8:	9e03      	ldr	r6, [sp, #12]
 8007aaa:	e794      	b.n	80079d6 <_dtoa_r+0x40e>
 8007aac:	9901      	ldr	r1, [sp, #4]
 8007aae:	4b4c      	ldr	r3, [pc, #304]	; (8007be0 <_dtoa_r+0x618>)
 8007ab0:	4431      	add	r1, r6
 8007ab2:	910d      	str	r1, [sp, #52]	; 0x34
 8007ab4:	9908      	ldr	r1, [sp, #32]
 8007ab6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007aba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	d043      	beq.n	8007b4a <_dtoa_r+0x582>
 8007ac2:	494d      	ldr	r1, [pc, #308]	; (8007bf8 <_dtoa_r+0x630>)
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f7f8 fec1 	bl	800084c <__aeabi_ddiv>
 8007aca:	4652      	mov	r2, sl
 8007acc:	465b      	mov	r3, fp
 8007ace:	f7f8 fbdb 	bl	8000288 <__aeabi_dsub>
 8007ad2:	9d01      	ldr	r5, [sp, #4]
 8007ad4:	4682      	mov	sl, r0
 8007ad6:	468b      	mov	fp, r1
 8007ad8:	4649      	mov	r1, r9
 8007ada:	4640      	mov	r0, r8
 8007adc:	f7f9 f83c 	bl	8000b58 <__aeabi_d2iz>
 8007ae0:	4606      	mov	r6, r0
 8007ae2:	f7f8 fd1f 	bl	8000524 <__aeabi_i2d>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4640      	mov	r0, r8
 8007aec:	4649      	mov	r1, r9
 8007aee:	f7f8 fbcb 	bl	8000288 <__aeabi_dsub>
 8007af2:	3630      	adds	r6, #48	; 0x30
 8007af4:	f805 6b01 	strb.w	r6, [r5], #1
 8007af8:	4652      	mov	r2, sl
 8007afa:	465b      	mov	r3, fp
 8007afc:	4680      	mov	r8, r0
 8007afe:	4689      	mov	r9, r1
 8007b00:	f7f8 ffec 	bl	8000adc <__aeabi_dcmplt>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	d163      	bne.n	8007bd0 <_dtoa_r+0x608>
 8007b08:	4642      	mov	r2, r8
 8007b0a:	464b      	mov	r3, r9
 8007b0c:	4936      	ldr	r1, [pc, #216]	; (8007be8 <_dtoa_r+0x620>)
 8007b0e:	2000      	movs	r0, #0
 8007b10:	f7f8 fbba 	bl	8000288 <__aeabi_dsub>
 8007b14:	4652      	mov	r2, sl
 8007b16:	465b      	mov	r3, fp
 8007b18:	f7f8 ffe0 	bl	8000adc <__aeabi_dcmplt>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	f040 80b5 	bne.w	8007c8c <_dtoa_r+0x6c4>
 8007b22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b24:	429d      	cmp	r5, r3
 8007b26:	d081      	beq.n	8007a2c <_dtoa_r+0x464>
 8007b28:	4b30      	ldr	r3, [pc, #192]	; (8007bec <_dtoa_r+0x624>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	4650      	mov	r0, sl
 8007b2e:	4659      	mov	r1, fp
 8007b30:	f7f8 fd62 	bl	80005f8 <__aeabi_dmul>
 8007b34:	4b2d      	ldr	r3, [pc, #180]	; (8007bec <_dtoa_r+0x624>)
 8007b36:	4682      	mov	sl, r0
 8007b38:	468b      	mov	fp, r1
 8007b3a:	4640      	mov	r0, r8
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f7f8 fd5a 	bl	80005f8 <__aeabi_dmul>
 8007b44:	4680      	mov	r8, r0
 8007b46:	4689      	mov	r9, r1
 8007b48:	e7c6      	b.n	8007ad8 <_dtoa_r+0x510>
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	4659      	mov	r1, fp
 8007b4e:	f7f8 fd53 	bl	80005f8 <__aeabi_dmul>
 8007b52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b54:	9d01      	ldr	r5, [sp, #4]
 8007b56:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b58:	4682      	mov	sl, r0
 8007b5a:	468b      	mov	fp, r1
 8007b5c:	4649      	mov	r1, r9
 8007b5e:	4640      	mov	r0, r8
 8007b60:	f7f8 fffa 	bl	8000b58 <__aeabi_d2iz>
 8007b64:	4606      	mov	r6, r0
 8007b66:	f7f8 fcdd 	bl	8000524 <__aeabi_i2d>
 8007b6a:	3630      	adds	r6, #48	; 0x30
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4640      	mov	r0, r8
 8007b72:	4649      	mov	r1, r9
 8007b74:	f7f8 fb88 	bl	8000288 <__aeabi_dsub>
 8007b78:	f805 6b01 	strb.w	r6, [r5], #1
 8007b7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b7e:	429d      	cmp	r5, r3
 8007b80:	4680      	mov	r8, r0
 8007b82:	4689      	mov	r9, r1
 8007b84:	f04f 0200 	mov.w	r2, #0
 8007b88:	d124      	bne.n	8007bd4 <_dtoa_r+0x60c>
 8007b8a:	4b1b      	ldr	r3, [pc, #108]	; (8007bf8 <_dtoa_r+0x630>)
 8007b8c:	4650      	mov	r0, sl
 8007b8e:	4659      	mov	r1, fp
 8007b90:	f7f8 fb7c 	bl	800028c <__adddf3>
 8007b94:	4602      	mov	r2, r0
 8007b96:	460b      	mov	r3, r1
 8007b98:	4640      	mov	r0, r8
 8007b9a:	4649      	mov	r1, r9
 8007b9c:	f7f8 ffbc 	bl	8000b18 <__aeabi_dcmpgt>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	d173      	bne.n	8007c8c <_dtoa_r+0x6c4>
 8007ba4:	4652      	mov	r2, sl
 8007ba6:	465b      	mov	r3, fp
 8007ba8:	4913      	ldr	r1, [pc, #76]	; (8007bf8 <_dtoa_r+0x630>)
 8007baa:	2000      	movs	r0, #0
 8007bac:	f7f8 fb6c 	bl	8000288 <__aeabi_dsub>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	4640      	mov	r0, r8
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	f7f8 ff90 	bl	8000adc <__aeabi_dcmplt>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	f43f af35 	beq.w	8007a2c <_dtoa_r+0x464>
 8007bc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bc4:	1e6b      	subs	r3, r5, #1
 8007bc6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bc8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bcc:	2b30      	cmp	r3, #48	; 0x30
 8007bce:	d0f8      	beq.n	8007bc2 <_dtoa_r+0x5fa>
 8007bd0:	9700      	str	r7, [sp, #0]
 8007bd2:	e049      	b.n	8007c68 <_dtoa_r+0x6a0>
 8007bd4:	4b05      	ldr	r3, [pc, #20]	; (8007bec <_dtoa_r+0x624>)
 8007bd6:	f7f8 fd0f 	bl	80005f8 <__aeabi_dmul>
 8007bda:	4680      	mov	r8, r0
 8007bdc:	4689      	mov	r9, r1
 8007bde:	e7bd      	b.n	8007b5c <_dtoa_r+0x594>
 8007be0:	08009e98 	.word	0x08009e98
 8007be4:	08009e70 	.word	0x08009e70
 8007be8:	3ff00000 	.word	0x3ff00000
 8007bec:	40240000 	.word	0x40240000
 8007bf0:	401c0000 	.word	0x401c0000
 8007bf4:	40140000 	.word	0x40140000
 8007bf8:	3fe00000 	.word	0x3fe00000
 8007bfc:	9d01      	ldr	r5, [sp, #4]
 8007bfe:	4656      	mov	r6, sl
 8007c00:	465f      	mov	r7, fp
 8007c02:	4642      	mov	r2, r8
 8007c04:	464b      	mov	r3, r9
 8007c06:	4630      	mov	r0, r6
 8007c08:	4639      	mov	r1, r7
 8007c0a:	f7f8 fe1f 	bl	800084c <__aeabi_ddiv>
 8007c0e:	f7f8 ffa3 	bl	8000b58 <__aeabi_d2iz>
 8007c12:	4682      	mov	sl, r0
 8007c14:	f7f8 fc86 	bl	8000524 <__aeabi_i2d>
 8007c18:	4642      	mov	r2, r8
 8007c1a:	464b      	mov	r3, r9
 8007c1c:	f7f8 fcec 	bl	80005f8 <__aeabi_dmul>
 8007c20:	4602      	mov	r2, r0
 8007c22:	460b      	mov	r3, r1
 8007c24:	4630      	mov	r0, r6
 8007c26:	4639      	mov	r1, r7
 8007c28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007c2c:	f7f8 fb2c 	bl	8000288 <__aeabi_dsub>
 8007c30:	f805 6b01 	strb.w	r6, [r5], #1
 8007c34:	9e01      	ldr	r6, [sp, #4]
 8007c36:	9f03      	ldr	r7, [sp, #12]
 8007c38:	1bae      	subs	r6, r5, r6
 8007c3a:	42b7      	cmp	r7, r6
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	d135      	bne.n	8007cae <_dtoa_r+0x6e6>
 8007c42:	f7f8 fb23 	bl	800028c <__adddf3>
 8007c46:	4642      	mov	r2, r8
 8007c48:	464b      	mov	r3, r9
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	460f      	mov	r7, r1
 8007c4e:	f7f8 ff63 	bl	8000b18 <__aeabi_dcmpgt>
 8007c52:	b9d0      	cbnz	r0, 8007c8a <_dtoa_r+0x6c2>
 8007c54:	4642      	mov	r2, r8
 8007c56:	464b      	mov	r3, r9
 8007c58:	4630      	mov	r0, r6
 8007c5a:	4639      	mov	r1, r7
 8007c5c:	f7f8 ff34 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c60:	b110      	cbz	r0, 8007c68 <_dtoa_r+0x6a0>
 8007c62:	f01a 0f01 	tst.w	sl, #1
 8007c66:	d110      	bne.n	8007c8a <_dtoa_r+0x6c2>
 8007c68:	4620      	mov	r0, r4
 8007c6a:	ee18 1a10 	vmov	r1, s16
 8007c6e:	f000 faf3 	bl	8008258 <_Bfree>
 8007c72:	2300      	movs	r3, #0
 8007c74:	9800      	ldr	r0, [sp, #0]
 8007c76:	702b      	strb	r3, [r5, #0]
 8007c78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c7a:	3001      	adds	r0, #1
 8007c7c:	6018      	str	r0, [r3, #0]
 8007c7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f43f acf1 	beq.w	8007668 <_dtoa_r+0xa0>
 8007c86:	601d      	str	r5, [r3, #0]
 8007c88:	e4ee      	b.n	8007668 <_dtoa_r+0xa0>
 8007c8a:	9f00      	ldr	r7, [sp, #0]
 8007c8c:	462b      	mov	r3, r5
 8007c8e:	461d      	mov	r5, r3
 8007c90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c94:	2a39      	cmp	r2, #57	; 0x39
 8007c96:	d106      	bne.n	8007ca6 <_dtoa_r+0x6de>
 8007c98:	9a01      	ldr	r2, [sp, #4]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d1f7      	bne.n	8007c8e <_dtoa_r+0x6c6>
 8007c9e:	9901      	ldr	r1, [sp, #4]
 8007ca0:	2230      	movs	r2, #48	; 0x30
 8007ca2:	3701      	adds	r7, #1
 8007ca4:	700a      	strb	r2, [r1, #0]
 8007ca6:	781a      	ldrb	r2, [r3, #0]
 8007ca8:	3201      	adds	r2, #1
 8007caa:	701a      	strb	r2, [r3, #0]
 8007cac:	e790      	b.n	8007bd0 <_dtoa_r+0x608>
 8007cae:	4ba6      	ldr	r3, [pc, #664]	; (8007f48 <_dtoa_r+0x980>)
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f7f8 fca1 	bl	80005f8 <__aeabi_dmul>
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	2300      	movs	r3, #0
 8007cba:	4606      	mov	r6, r0
 8007cbc:	460f      	mov	r7, r1
 8007cbe:	f7f8 ff03 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d09d      	beq.n	8007c02 <_dtoa_r+0x63a>
 8007cc6:	e7cf      	b.n	8007c68 <_dtoa_r+0x6a0>
 8007cc8:	9a08      	ldr	r2, [sp, #32]
 8007cca:	2a00      	cmp	r2, #0
 8007ccc:	f000 80d7 	beq.w	8007e7e <_dtoa_r+0x8b6>
 8007cd0:	9a06      	ldr	r2, [sp, #24]
 8007cd2:	2a01      	cmp	r2, #1
 8007cd4:	f300 80ba 	bgt.w	8007e4c <_dtoa_r+0x884>
 8007cd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cda:	2a00      	cmp	r2, #0
 8007cdc:	f000 80b2 	beq.w	8007e44 <_dtoa_r+0x87c>
 8007ce0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ce4:	9e07      	ldr	r6, [sp, #28]
 8007ce6:	9d04      	ldr	r5, [sp, #16]
 8007ce8:	9a04      	ldr	r2, [sp, #16]
 8007cea:	441a      	add	r2, r3
 8007cec:	9204      	str	r2, [sp, #16]
 8007cee:	9a05      	ldr	r2, [sp, #20]
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	441a      	add	r2, r3
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	9205      	str	r2, [sp, #20]
 8007cf8:	f000 fb66 	bl	80083c8 <__i2b>
 8007cfc:	4607      	mov	r7, r0
 8007cfe:	2d00      	cmp	r5, #0
 8007d00:	dd0c      	ble.n	8007d1c <_dtoa_r+0x754>
 8007d02:	9b05      	ldr	r3, [sp, #20]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	dd09      	ble.n	8007d1c <_dtoa_r+0x754>
 8007d08:	42ab      	cmp	r3, r5
 8007d0a:	9a04      	ldr	r2, [sp, #16]
 8007d0c:	bfa8      	it	ge
 8007d0e:	462b      	movge	r3, r5
 8007d10:	1ad2      	subs	r2, r2, r3
 8007d12:	9204      	str	r2, [sp, #16]
 8007d14:	9a05      	ldr	r2, [sp, #20]
 8007d16:	1aed      	subs	r5, r5, r3
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	9305      	str	r3, [sp, #20]
 8007d1c:	9b07      	ldr	r3, [sp, #28]
 8007d1e:	b31b      	cbz	r3, 8007d68 <_dtoa_r+0x7a0>
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80af 	beq.w	8007e86 <_dtoa_r+0x8be>
 8007d28:	2e00      	cmp	r6, #0
 8007d2a:	dd13      	ble.n	8007d54 <_dtoa_r+0x78c>
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	4632      	mov	r2, r6
 8007d30:	4620      	mov	r0, r4
 8007d32:	f000 fc09 	bl	8008548 <__pow5mult>
 8007d36:	ee18 2a10 	vmov	r2, s16
 8007d3a:	4601      	mov	r1, r0
 8007d3c:	4607      	mov	r7, r0
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 fb58 	bl	80083f4 <__multiply>
 8007d44:	ee18 1a10 	vmov	r1, s16
 8007d48:	4680      	mov	r8, r0
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f000 fa84 	bl	8008258 <_Bfree>
 8007d50:	ee08 8a10 	vmov	s16, r8
 8007d54:	9b07      	ldr	r3, [sp, #28]
 8007d56:	1b9a      	subs	r2, r3, r6
 8007d58:	d006      	beq.n	8007d68 <_dtoa_r+0x7a0>
 8007d5a:	ee18 1a10 	vmov	r1, s16
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f000 fbf2 	bl	8008548 <__pow5mult>
 8007d64:	ee08 0a10 	vmov	s16, r0
 8007d68:	2101      	movs	r1, #1
 8007d6a:	4620      	mov	r0, r4
 8007d6c:	f000 fb2c 	bl	80083c8 <__i2b>
 8007d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	4606      	mov	r6, r0
 8007d76:	f340 8088 	ble.w	8007e8a <_dtoa_r+0x8c2>
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	4601      	mov	r1, r0
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f000 fbe2 	bl	8008548 <__pow5mult>
 8007d84:	9b06      	ldr	r3, [sp, #24]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	4606      	mov	r6, r0
 8007d8a:	f340 8081 	ble.w	8007e90 <_dtoa_r+0x8c8>
 8007d8e:	f04f 0800 	mov.w	r8, #0
 8007d92:	6933      	ldr	r3, [r6, #16]
 8007d94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d98:	6918      	ldr	r0, [r3, #16]
 8007d9a:	f000 fac5 	bl	8008328 <__hi0bits>
 8007d9e:	f1c0 0020 	rsb	r0, r0, #32
 8007da2:	9b05      	ldr	r3, [sp, #20]
 8007da4:	4418      	add	r0, r3
 8007da6:	f010 001f 	ands.w	r0, r0, #31
 8007daa:	f000 8092 	beq.w	8007ed2 <_dtoa_r+0x90a>
 8007dae:	f1c0 0320 	rsb	r3, r0, #32
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	f340 808a 	ble.w	8007ecc <_dtoa_r+0x904>
 8007db8:	f1c0 001c 	rsb	r0, r0, #28
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	4403      	add	r3, r0
 8007dc0:	9304      	str	r3, [sp, #16]
 8007dc2:	9b05      	ldr	r3, [sp, #20]
 8007dc4:	4403      	add	r3, r0
 8007dc6:	4405      	add	r5, r0
 8007dc8:	9305      	str	r3, [sp, #20]
 8007dca:	9b04      	ldr	r3, [sp, #16]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dd07      	ble.n	8007de0 <_dtoa_r+0x818>
 8007dd0:	ee18 1a10 	vmov	r1, s16
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	f000 fc10 	bl	80085fc <__lshift>
 8007ddc:	ee08 0a10 	vmov	s16, r0
 8007de0:	9b05      	ldr	r3, [sp, #20]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	dd05      	ble.n	8007df2 <_dtoa_r+0x82a>
 8007de6:	4631      	mov	r1, r6
 8007de8:	461a      	mov	r2, r3
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 fc06 	bl	80085fc <__lshift>
 8007df0:	4606      	mov	r6, r0
 8007df2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d06e      	beq.n	8007ed6 <_dtoa_r+0x90e>
 8007df8:	ee18 0a10 	vmov	r0, s16
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	f000 fc6d 	bl	80086dc <__mcmp>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	da67      	bge.n	8007ed6 <_dtoa_r+0x90e>
 8007e06:	9b00      	ldr	r3, [sp, #0]
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	ee18 1a10 	vmov	r1, s16
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	220a      	movs	r2, #10
 8007e12:	2300      	movs	r3, #0
 8007e14:	4620      	mov	r0, r4
 8007e16:	f000 fa41 	bl	800829c <__multadd>
 8007e1a:	9b08      	ldr	r3, [sp, #32]
 8007e1c:	ee08 0a10 	vmov	s16, r0
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f000 81b1 	beq.w	8008188 <_dtoa_r+0xbc0>
 8007e26:	2300      	movs	r3, #0
 8007e28:	4639      	mov	r1, r7
 8007e2a:	220a      	movs	r2, #10
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fa35 	bl	800829c <__multadd>
 8007e32:	9b02      	ldr	r3, [sp, #8]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	4607      	mov	r7, r0
 8007e38:	f300 808e 	bgt.w	8007f58 <_dtoa_r+0x990>
 8007e3c:	9b06      	ldr	r3, [sp, #24]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	dc51      	bgt.n	8007ee6 <_dtoa_r+0x91e>
 8007e42:	e089      	b.n	8007f58 <_dtoa_r+0x990>
 8007e44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e4a:	e74b      	b.n	8007ce4 <_dtoa_r+0x71c>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	1e5e      	subs	r6, r3, #1
 8007e50:	9b07      	ldr	r3, [sp, #28]
 8007e52:	42b3      	cmp	r3, r6
 8007e54:	bfbf      	itttt	lt
 8007e56:	9b07      	ldrlt	r3, [sp, #28]
 8007e58:	9607      	strlt	r6, [sp, #28]
 8007e5a:	1af2      	sublt	r2, r6, r3
 8007e5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e5e:	bfb6      	itet	lt
 8007e60:	189b      	addlt	r3, r3, r2
 8007e62:	1b9e      	subge	r6, r3, r6
 8007e64:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007e66:	9b03      	ldr	r3, [sp, #12]
 8007e68:	bfb8      	it	lt
 8007e6a:	2600      	movlt	r6, #0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	bfb7      	itett	lt
 8007e70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007e74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007e78:	1a9d      	sublt	r5, r3, r2
 8007e7a:	2300      	movlt	r3, #0
 8007e7c:	e734      	b.n	8007ce8 <_dtoa_r+0x720>
 8007e7e:	9e07      	ldr	r6, [sp, #28]
 8007e80:	9d04      	ldr	r5, [sp, #16]
 8007e82:	9f08      	ldr	r7, [sp, #32]
 8007e84:	e73b      	b.n	8007cfe <_dtoa_r+0x736>
 8007e86:	9a07      	ldr	r2, [sp, #28]
 8007e88:	e767      	b.n	8007d5a <_dtoa_r+0x792>
 8007e8a:	9b06      	ldr	r3, [sp, #24]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	dc18      	bgt.n	8007ec2 <_dtoa_r+0x8fa>
 8007e90:	f1ba 0f00 	cmp.w	sl, #0
 8007e94:	d115      	bne.n	8007ec2 <_dtoa_r+0x8fa>
 8007e96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e9a:	b993      	cbnz	r3, 8007ec2 <_dtoa_r+0x8fa>
 8007e9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ea0:	0d1b      	lsrs	r3, r3, #20
 8007ea2:	051b      	lsls	r3, r3, #20
 8007ea4:	b183      	cbz	r3, 8007ec8 <_dtoa_r+0x900>
 8007ea6:	9b04      	ldr	r3, [sp, #16]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	9304      	str	r3, [sp, #16]
 8007eac:	9b05      	ldr	r3, [sp, #20]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	9305      	str	r3, [sp, #20]
 8007eb2:	f04f 0801 	mov.w	r8, #1
 8007eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f47f af6a 	bne.w	8007d92 <_dtoa_r+0x7ca>
 8007ebe:	2001      	movs	r0, #1
 8007ec0:	e76f      	b.n	8007da2 <_dtoa_r+0x7da>
 8007ec2:	f04f 0800 	mov.w	r8, #0
 8007ec6:	e7f6      	b.n	8007eb6 <_dtoa_r+0x8ee>
 8007ec8:	4698      	mov	r8, r3
 8007eca:	e7f4      	b.n	8007eb6 <_dtoa_r+0x8ee>
 8007ecc:	f43f af7d 	beq.w	8007dca <_dtoa_r+0x802>
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	301c      	adds	r0, #28
 8007ed4:	e772      	b.n	8007dbc <_dtoa_r+0x7f4>
 8007ed6:	9b03      	ldr	r3, [sp, #12]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	dc37      	bgt.n	8007f4c <_dtoa_r+0x984>
 8007edc:	9b06      	ldr	r3, [sp, #24]
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	dd34      	ble.n	8007f4c <_dtoa_r+0x984>
 8007ee2:	9b03      	ldr	r3, [sp, #12]
 8007ee4:	9302      	str	r3, [sp, #8]
 8007ee6:	9b02      	ldr	r3, [sp, #8]
 8007ee8:	b96b      	cbnz	r3, 8007f06 <_dtoa_r+0x93e>
 8007eea:	4631      	mov	r1, r6
 8007eec:	2205      	movs	r2, #5
 8007eee:	4620      	mov	r0, r4
 8007ef0:	f000 f9d4 	bl	800829c <__multadd>
 8007ef4:	4601      	mov	r1, r0
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	ee18 0a10 	vmov	r0, s16
 8007efc:	f000 fbee 	bl	80086dc <__mcmp>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	f73f adbb 	bgt.w	8007a7c <_dtoa_r+0x4b4>
 8007f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f08:	9d01      	ldr	r5, [sp, #4]
 8007f0a:	43db      	mvns	r3, r3
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	f04f 0800 	mov.w	r8, #0
 8007f12:	4631      	mov	r1, r6
 8007f14:	4620      	mov	r0, r4
 8007f16:	f000 f99f 	bl	8008258 <_Bfree>
 8007f1a:	2f00      	cmp	r7, #0
 8007f1c:	f43f aea4 	beq.w	8007c68 <_dtoa_r+0x6a0>
 8007f20:	f1b8 0f00 	cmp.w	r8, #0
 8007f24:	d005      	beq.n	8007f32 <_dtoa_r+0x96a>
 8007f26:	45b8      	cmp	r8, r7
 8007f28:	d003      	beq.n	8007f32 <_dtoa_r+0x96a>
 8007f2a:	4641      	mov	r1, r8
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f000 f993 	bl	8008258 <_Bfree>
 8007f32:	4639      	mov	r1, r7
 8007f34:	4620      	mov	r0, r4
 8007f36:	f000 f98f 	bl	8008258 <_Bfree>
 8007f3a:	e695      	b.n	8007c68 <_dtoa_r+0x6a0>
 8007f3c:	2600      	movs	r6, #0
 8007f3e:	4637      	mov	r7, r6
 8007f40:	e7e1      	b.n	8007f06 <_dtoa_r+0x93e>
 8007f42:	9700      	str	r7, [sp, #0]
 8007f44:	4637      	mov	r7, r6
 8007f46:	e599      	b.n	8007a7c <_dtoa_r+0x4b4>
 8007f48:	40240000 	.word	0x40240000
 8007f4c:	9b08      	ldr	r3, [sp, #32]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f000 80ca 	beq.w	80080e8 <_dtoa_r+0xb20>
 8007f54:	9b03      	ldr	r3, [sp, #12]
 8007f56:	9302      	str	r3, [sp, #8]
 8007f58:	2d00      	cmp	r5, #0
 8007f5a:	dd05      	ble.n	8007f68 <_dtoa_r+0x9a0>
 8007f5c:	4639      	mov	r1, r7
 8007f5e:	462a      	mov	r2, r5
 8007f60:	4620      	mov	r0, r4
 8007f62:	f000 fb4b 	bl	80085fc <__lshift>
 8007f66:	4607      	mov	r7, r0
 8007f68:	f1b8 0f00 	cmp.w	r8, #0
 8007f6c:	d05b      	beq.n	8008026 <_dtoa_r+0xa5e>
 8007f6e:	6879      	ldr	r1, [r7, #4]
 8007f70:	4620      	mov	r0, r4
 8007f72:	f000 f931 	bl	80081d8 <_Balloc>
 8007f76:	4605      	mov	r5, r0
 8007f78:	b928      	cbnz	r0, 8007f86 <_dtoa_r+0x9be>
 8007f7a:	4b87      	ldr	r3, [pc, #540]	; (8008198 <_dtoa_r+0xbd0>)
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f82:	f7ff bb3b 	b.w	80075fc <_dtoa_r+0x34>
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	3202      	adds	r2, #2
 8007f8a:	0092      	lsls	r2, r2, #2
 8007f8c:	f107 010c 	add.w	r1, r7, #12
 8007f90:	300c      	adds	r0, #12
 8007f92:	f000 f913 	bl	80081bc <memcpy>
 8007f96:	2201      	movs	r2, #1
 8007f98:	4629      	mov	r1, r5
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 fb2e 	bl	80085fc <__lshift>
 8007fa0:	9b01      	ldr	r3, [sp, #4]
 8007fa2:	f103 0901 	add.w	r9, r3, #1
 8007fa6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007faa:	4413      	add	r3, r2
 8007fac:	9305      	str	r3, [sp, #20]
 8007fae:	f00a 0301 	and.w	r3, sl, #1
 8007fb2:	46b8      	mov	r8, r7
 8007fb4:	9304      	str	r3, [sp, #16]
 8007fb6:	4607      	mov	r7, r0
 8007fb8:	4631      	mov	r1, r6
 8007fba:	ee18 0a10 	vmov	r0, s16
 8007fbe:	f7ff fa77 	bl	80074b0 <quorem>
 8007fc2:	4641      	mov	r1, r8
 8007fc4:	9002      	str	r0, [sp, #8]
 8007fc6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007fca:	ee18 0a10 	vmov	r0, s16
 8007fce:	f000 fb85 	bl	80086dc <__mcmp>
 8007fd2:	463a      	mov	r2, r7
 8007fd4:	9003      	str	r0, [sp, #12]
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 fb9b 	bl	8008714 <__mdiff>
 8007fde:	68c2      	ldr	r2, [r0, #12]
 8007fe0:	f109 3bff 	add.w	fp, r9, #4294967295
 8007fe4:	4605      	mov	r5, r0
 8007fe6:	bb02      	cbnz	r2, 800802a <_dtoa_r+0xa62>
 8007fe8:	4601      	mov	r1, r0
 8007fea:	ee18 0a10 	vmov	r0, s16
 8007fee:	f000 fb75 	bl	80086dc <__mcmp>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	4629      	mov	r1, r5
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	9207      	str	r2, [sp, #28]
 8007ffa:	f000 f92d 	bl	8008258 <_Bfree>
 8007ffe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008002:	ea43 0102 	orr.w	r1, r3, r2
 8008006:	9b04      	ldr	r3, [sp, #16]
 8008008:	430b      	orrs	r3, r1
 800800a:	464d      	mov	r5, r9
 800800c:	d10f      	bne.n	800802e <_dtoa_r+0xa66>
 800800e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008012:	d02a      	beq.n	800806a <_dtoa_r+0xaa2>
 8008014:	9b03      	ldr	r3, [sp, #12]
 8008016:	2b00      	cmp	r3, #0
 8008018:	dd02      	ble.n	8008020 <_dtoa_r+0xa58>
 800801a:	9b02      	ldr	r3, [sp, #8]
 800801c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008020:	f88b a000 	strb.w	sl, [fp]
 8008024:	e775      	b.n	8007f12 <_dtoa_r+0x94a>
 8008026:	4638      	mov	r0, r7
 8008028:	e7ba      	b.n	8007fa0 <_dtoa_r+0x9d8>
 800802a:	2201      	movs	r2, #1
 800802c:	e7e2      	b.n	8007ff4 <_dtoa_r+0xa2c>
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	2b00      	cmp	r3, #0
 8008032:	db04      	blt.n	800803e <_dtoa_r+0xa76>
 8008034:	9906      	ldr	r1, [sp, #24]
 8008036:	430b      	orrs	r3, r1
 8008038:	9904      	ldr	r1, [sp, #16]
 800803a:	430b      	orrs	r3, r1
 800803c:	d122      	bne.n	8008084 <_dtoa_r+0xabc>
 800803e:	2a00      	cmp	r2, #0
 8008040:	ddee      	ble.n	8008020 <_dtoa_r+0xa58>
 8008042:	ee18 1a10 	vmov	r1, s16
 8008046:	2201      	movs	r2, #1
 8008048:	4620      	mov	r0, r4
 800804a:	f000 fad7 	bl	80085fc <__lshift>
 800804e:	4631      	mov	r1, r6
 8008050:	ee08 0a10 	vmov	s16, r0
 8008054:	f000 fb42 	bl	80086dc <__mcmp>
 8008058:	2800      	cmp	r0, #0
 800805a:	dc03      	bgt.n	8008064 <_dtoa_r+0xa9c>
 800805c:	d1e0      	bne.n	8008020 <_dtoa_r+0xa58>
 800805e:	f01a 0f01 	tst.w	sl, #1
 8008062:	d0dd      	beq.n	8008020 <_dtoa_r+0xa58>
 8008064:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008068:	d1d7      	bne.n	800801a <_dtoa_r+0xa52>
 800806a:	2339      	movs	r3, #57	; 0x39
 800806c:	f88b 3000 	strb.w	r3, [fp]
 8008070:	462b      	mov	r3, r5
 8008072:	461d      	mov	r5, r3
 8008074:	3b01      	subs	r3, #1
 8008076:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800807a:	2a39      	cmp	r2, #57	; 0x39
 800807c:	d071      	beq.n	8008162 <_dtoa_r+0xb9a>
 800807e:	3201      	adds	r2, #1
 8008080:	701a      	strb	r2, [r3, #0]
 8008082:	e746      	b.n	8007f12 <_dtoa_r+0x94a>
 8008084:	2a00      	cmp	r2, #0
 8008086:	dd07      	ble.n	8008098 <_dtoa_r+0xad0>
 8008088:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800808c:	d0ed      	beq.n	800806a <_dtoa_r+0xaa2>
 800808e:	f10a 0301 	add.w	r3, sl, #1
 8008092:	f88b 3000 	strb.w	r3, [fp]
 8008096:	e73c      	b.n	8007f12 <_dtoa_r+0x94a>
 8008098:	9b05      	ldr	r3, [sp, #20]
 800809a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800809e:	4599      	cmp	r9, r3
 80080a0:	d047      	beq.n	8008132 <_dtoa_r+0xb6a>
 80080a2:	ee18 1a10 	vmov	r1, s16
 80080a6:	2300      	movs	r3, #0
 80080a8:	220a      	movs	r2, #10
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 f8f6 	bl	800829c <__multadd>
 80080b0:	45b8      	cmp	r8, r7
 80080b2:	ee08 0a10 	vmov	s16, r0
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	f04f 020a 	mov.w	r2, #10
 80080be:	4641      	mov	r1, r8
 80080c0:	4620      	mov	r0, r4
 80080c2:	d106      	bne.n	80080d2 <_dtoa_r+0xb0a>
 80080c4:	f000 f8ea 	bl	800829c <__multadd>
 80080c8:	4680      	mov	r8, r0
 80080ca:	4607      	mov	r7, r0
 80080cc:	f109 0901 	add.w	r9, r9, #1
 80080d0:	e772      	b.n	8007fb8 <_dtoa_r+0x9f0>
 80080d2:	f000 f8e3 	bl	800829c <__multadd>
 80080d6:	4639      	mov	r1, r7
 80080d8:	4680      	mov	r8, r0
 80080da:	2300      	movs	r3, #0
 80080dc:	220a      	movs	r2, #10
 80080de:	4620      	mov	r0, r4
 80080e0:	f000 f8dc 	bl	800829c <__multadd>
 80080e4:	4607      	mov	r7, r0
 80080e6:	e7f1      	b.n	80080cc <_dtoa_r+0xb04>
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	9302      	str	r3, [sp, #8]
 80080ec:	9d01      	ldr	r5, [sp, #4]
 80080ee:	ee18 0a10 	vmov	r0, s16
 80080f2:	4631      	mov	r1, r6
 80080f4:	f7ff f9dc 	bl	80074b0 <quorem>
 80080f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80080fc:	9b01      	ldr	r3, [sp, #4]
 80080fe:	f805 ab01 	strb.w	sl, [r5], #1
 8008102:	1aea      	subs	r2, r5, r3
 8008104:	9b02      	ldr	r3, [sp, #8]
 8008106:	4293      	cmp	r3, r2
 8008108:	dd09      	ble.n	800811e <_dtoa_r+0xb56>
 800810a:	ee18 1a10 	vmov	r1, s16
 800810e:	2300      	movs	r3, #0
 8008110:	220a      	movs	r2, #10
 8008112:	4620      	mov	r0, r4
 8008114:	f000 f8c2 	bl	800829c <__multadd>
 8008118:	ee08 0a10 	vmov	s16, r0
 800811c:	e7e7      	b.n	80080ee <_dtoa_r+0xb26>
 800811e:	9b02      	ldr	r3, [sp, #8]
 8008120:	2b00      	cmp	r3, #0
 8008122:	bfc8      	it	gt
 8008124:	461d      	movgt	r5, r3
 8008126:	9b01      	ldr	r3, [sp, #4]
 8008128:	bfd8      	it	le
 800812a:	2501      	movle	r5, #1
 800812c:	441d      	add	r5, r3
 800812e:	f04f 0800 	mov.w	r8, #0
 8008132:	ee18 1a10 	vmov	r1, s16
 8008136:	2201      	movs	r2, #1
 8008138:	4620      	mov	r0, r4
 800813a:	f000 fa5f 	bl	80085fc <__lshift>
 800813e:	4631      	mov	r1, r6
 8008140:	ee08 0a10 	vmov	s16, r0
 8008144:	f000 faca 	bl	80086dc <__mcmp>
 8008148:	2800      	cmp	r0, #0
 800814a:	dc91      	bgt.n	8008070 <_dtoa_r+0xaa8>
 800814c:	d102      	bne.n	8008154 <_dtoa_r+0xb8c>
 800814e:	f01a 0f01 	tst.w	sl, #1
 8008152:	d18d      	bne.n	8008070 <_dtoa_r+0xaa8>
 8008154:	462b      	mov	r3, r5
 8008156:	461d      	mov	r5, r3
 8008158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800815c:	2a30      	cmp	r2, #48	; 0x30
 800815e:	d0fa      	beq.n	8008156 <_dtoa_r+0xb8e>
 8008160:	e6d7      	b.n	8007f12 <_dtoa_r+0x94a>
 8008162:	9a01      	ldr	r2, [sp, #4]
 8008164:	429a      	cmp	r2, r3
 8008166:	d184      	bne.n	8008072 <_dtoa_r+0xaaa>
 8008168:	9b00      	ldr	r3, [sp, #0]
 800816a:	3301      	adds	r3, #1
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	2331      	movs	r3, #49	; 0x31
 8008170:	7013      	strb	r3, [r2, #0]
 8008172:	e6ce      	b.n	8007f12 <_dtoa_r+0x94a>
 8008174:	4b09      	ldr	r3, [pc, #36]	; (800819c <_dtoa_r+0xbd4>)
 8008176:	f7ff ba95 	b.w	80076a4 <_dtoa_r+0xdc>
 800817a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800817c:	2b00      	cmp	r3, #0
 800817e:	f47f aa6e 	bne.w	800765e <_dtoa_r+0x96>
 8008182:	4b07      	ldr	r3, [pc, #28]	; (80081a0 <_dtoa_r+0xbd8>)
 8008184:	f7ff ba8e 	b.w	80076a4 <_dtoa_r+0xdc>
 8008188:	9b02      	ldr	r3, [sp, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	dcae      	bgt.n	80080ec <_dtoa_r+0xb24>
 800818e:	9b06      	ldr	r3, [sp, #24]
 8008190:	2b02      	cmp	r3, #2
 8008192:	f73f aea8 	bgt.w	8007ee6 <_dtoa_r+0x91e>
 8008196:	e7a9      	b.n	80080ec <_dtoa_r+0xb24>
 8008198:	08009dff 	.word	0x08009dff
 800819c:	08009d5c 	.word	0x08009d5c
 80081a0:	08009d80 	.word	0x08009d80

080081a4 <_localeconv_r>:
 80081a4:	4800      	ldr	r0, [pc, #0]	; (80081a8 <_localeconv_r+0x4>)
 80081a6:	4770      	bx	lr
 80081a8:	20000164 	.word	0x20000164

080081ac <malloc>:
 80081ac:	4b02      	ldr	r3, [pc, #8]	; (80081b8 <malloc+0xc>)
 80081ae:	4601      	mov	r1, r0
 80081b0:	6818      	ldr	r0, [r3, #0]
 80081b2:	f000 bc17 	b.w	80089e4 <_malloc_r>
 80081b6:	bf00      	nop
 80081b8:	20000010 	.word	0x20000010

080081bc <memcpy>:
 80081bc:	440a      	add	r2, r1
 80081be:	4291      	cmp	r1, r2
 80081c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80081c4:	d100      	bne.n	80081c8 <memcpy+0xc>
 80081c6:	4770      	bx	lr
 80081c8:	b510      	push	{r4, lr}
 80081ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081d2:	4291      	cmp	r1, r2
 80081d4:	d1f9      	bne.n	80081ca <memcpy+0xe>
 80081d6:	bd10      	pop	{r4, pc}

080081d8 <_Balloc>:
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081dc:	4604      	mov	r4, r0
 80081de:	460d      	mov	r5, r1
 80081e0:	b976      	cbnz	r6, 8008200 <_Balloc+0x28>
 80081e2:	2010      	movs	r0, #16
 80081e4:	f7ff ffe2 	bl	80081ac <malloc>
 80081e8:	4602      	mov	r2, r0
 80081ea:	6260      	str	r0, [r4, #36]	; 0x24
 80081ec:	b920      	cbnz	r0, 80081f8 <_Balloc+0x20>
 80081ee:	4b18      	ldr	r3, [pc, #96]	; (8008250 <_Balloc+0x78>)
 80081f0:	4818      	ldr	r0, [pc, #96]	; (8008254 <_Balloc+0x7c>)
 80081f2:	2166      	movs	r1, #102	; 0x66
 80081f4:	f000 fdd6 	bl	8008da4 <__assert_func>
 80081f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081fc:	6006      	str	r6, [r0, #0]
 80081fe:	60c6      	str	r6, [r0, #12]
 8008200:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008202:	68f3      	ldr	r3, [r6, #12]
 8008204:	b183      	cbz	r3, 8008228 <_Balloc+0x50>
 8008206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800820e:	b9b8      	cbnz	r0, 8008240 <_Balloc+0x68>
 8008210:	2101      	movs	r1, #1
 8008212:	fa01 f605 	lsl.w	r6, r1, r5
 8008216:	1d72      	adds	r2, r6, #5
 8008218:	0092      	lsls	r2, r2, #2
 800821a:	4620      	mov	r0, r4
 800821c:	f000 fb60 	bl	80088e0 <_calloc_r>
 8008220:	b160      	cbz	r0, 800823c <_Balloc+0x64>
 8008222:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008226:	e00e      	b.n	8008246 <_Balloc+0x6e>
 8008228:	2221      	movs	r2, #33	; 0x21
 800822a:	2104      	movs	r1, #4
 800822c:	4620      	mov	r0, r4
 800822e:	f000 fb57 	bl	80088e0 <_calloc_r>
 8008232:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008234:	60f0      	str	r0, [r6, #12]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1e4      	bne.n	8008206 <_Balloc+0x2e>
 800823c:	2000      	movs	r0, #0
 800823e:	bd70      	pop	{r4, r5, r6, pc}
 8008240:	6802      	ldr	r2, [r0, #0]
 8008242:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008246:	2300      	movs	r3, #0
 8008248:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800824c:	e7f7      	b.n	800823e <_Balloc+0x66>
 800824e:	bf00      	nop
 8008250:	08009d8d 	.word	0x08009d8d
 8008254:	08009e10 	.word	0x08009e10

08008258 <_Bfree>:
 8008258:	b570      	push	{r4, r5, r6, lr}
 800825a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800825c:	4605      	mov	r5, r0
 800825e:	460c      	mov	r4, r1
 8008260:	b976      	cbnz	r6, 8008280 <_Bfree+0x28>
 8008262:	2010      	movs	r0, #16
 8008264:	f7ff ffa2 	bl	80081ac <malloc>
 8008268:	4602      	mov	r2, r0
 800826a:	6268      	str	r0, [r5, #36]	; 0x24
 800826c:	b920      	cbnz	r0, 8008278 <_Bfree+0x20>
 800826e:	4b09      	ldr	r3, [pc, #36]	; (8008294 <_Bfree+0x3c>)
 8008270:	4809      	ldr	r0, [pc, #36]	; (8008298 <_Bfree+0x40>)
 8008272:	218a      	movs	r1, #138	; 0x8a
 8008274:	f000 fd96 	bl	8008da4 <__assert_func>
 8008278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800827c:	6006      	str	r6, [r0, #0]
 800827e:	60c6      	str	r6, [r0, #12]
 8008280:	b13c      	cbz	r4, 8008292 <_Bfree+0x3a>
 8008282:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008284:	6862      	ldr	r2, [r4, #4]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800828c:	6021      	str	r1, [r4, #0]
 800828e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008292:	bd70      	pop	{r4, r5, r6, pc}
 8008294:	08009d8d 	.word	0x08009d8d
 8008298:	08009e10 	.word	0x08009e10

0800829c <__multadd>:
 800829c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a0:	690d      	ldr	r5, [r1, #16]
 80082a2:	4607      	mov	r7, r0
 80082a4:	460c      	mov	r4, r1
 80082a6:	461e      	mov	r6, r3
 80082a8:	f101 0c14 	add.w	ip, r1, #20
 80082ac:	2000      	movs	r0, #0
 80082ae:	f8dc 3000 	ldr.w	r3, [ip]
 80082b2:	b299      	uxth	r1, r3
 80082b4:	fb02 6101 	mla	r1, r2, r1, r6
 80082b8:	0c1e      	lsrs	r6, r3, #16
 80082ba:	0c0b      	lsrs	r3, r1, #16
 80082bc:	fb02 3306 	mla	r3, r2, r6, r3
 80082c0:	b289      	uxth	r1, r1
 80082c2:	3001      	adds	r0, #1
 80082c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082c8:	4285      	cmp	r5, r0
 80082ca:	f84c 1b04 	str.w	r1, [ip], #4
 80082ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082d2:	dcec      	bgt.n	80082ae <__multadd+0x12>
 80082d4:	b30e      	cbz	r6, 800831a <__multadd+0x7e>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	42ab      	cmp	r3, r5
 80082da:	dc19      	bgt.n	8008310 <__multadd+0x74>
 80082dc:	6861      	ldr	r1, [r4, #4]
 80082de:	4638      	mov	r0, r7
 80082e0:	3101      	adds	r1, #1
 80082e2:	f7ff ff79 	bl	80081d8 <_Balloc>
 80082e6:	4680      	mov	r8, r0
 80082e8:	b928      	cbnz	r0, 80082f6 <__multadd+0x5a>
 80082ea:	4602      	mov	r2, r0
 80082ec:	4b0c      	ldr	r3, [pc, #48]	; (8008320 <__multadd+0x84>)
 80082ee:	480d      	ldr	r0, [pc, #52]	; (8008324 <__multadd+0x88>)
 80082f0:	21b5      	movs	r1, #181	; 0xb5
 80082f2:	f000 fd57 	bl	8008da4 <__assert_func>
 80082f6:	6922      	ldr	r2, [r4, #16]
 80082f8:	3202      	adds	r2, #2
 80082fa:	f104 010c 	add.w	r1, r4, #12
 80082fe:	0092      	lsls	r2, r2, #2
 8008300:	300c      	adds	r0, #12
 8008302:	f7ff ff5b 	bl	80081bc <memcpy>
 8008306:	4621      	mov	r1, r4
 8008308:	4638      	mov	r0, r7
 800830a:	f7ff ffa5 	bl	8008258 <_Bfree>
 800830e:	4644      	mov	r4, r8
 8008310:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008314:	3501      	adds	r5, #1
 8008316:	615e      	str	r6, [r3, #20]
 8008318:	6125      	str	r5, [r4, #16]
 800831a:	4620      	mov	r0, r4
 800831c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008320:	08009dff 	.word	0x08009dff
 8008324:	08009e10 	.word	0x08009e10

08008328 <__hi0bits>:
 8008328:	0c03      	lsrs	r3, r0, #16
 800832a:	041b      	lsls	r3, r3, #16
 800832c:	b9d3      	cbnz	r3, 8008364 <__hi0bits+0x3c>
 800832e:	0400      	lsls	r0, r0, #16
 8008330:	2310      	movs	r3, #16
 8008332:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008336:	bf04      	itt	eq
 8008338:	0200      	lsleq	r0, r0, #8
 800833a:	3308      	addeq	r3, #8
 800833c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008340:	bf04      	itt	eq
 8008342:	0100      	lsleq	r0, r0, #4
 8008344:	3304      	addeq	r3, #4
 8008346:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800834a:	bf04      	itt	eq
 800834c:	0080      	lsleq	r0, r0, #2
 800834e:	3302      	addeq	r3, #2
 8008350:	2800      	cmp	r0, #0
 8008352:	db05      	blt.n	8008360 <__hi0bits+0x38>
 8008354:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008358:	f103 0301 	add.w	r3, r3, #1
 800835c:	bf08      	it	eq
 800835e:	2320      	moveq	r3, #32
 8008360:	4618      	mov	r0, r3
 8008362:	4770      	bx	lr
 8008364:	2300      	movs	r3, #0
 8008366:	e7e4      	b.n	8008332 <__hi0bits+0xa>

08008368 <__lo0bits>:
 8008368:	6803      	ldr	r3, [r0, #0]
 800836a:	f013 0207 	ands.w	r2, r3, #7
 800836e:	4601      	mov	r1, r0
 8008370:	d00b      	beq.n	800838a <__lo0bits+0x22>
 8008372:	07da      	lsls	r2, r3, #31
 8008374:	d423      	bmi.n	80083be <__lo0bits+0x56>
 8008376:	0798      	lsls	r0, r3, #30
 8008378:	bf49      	itett	mi
 800837a:	085b      	lsrmi	r3, r3, #1
 800837c:	089b      	lsrpl	r3, r3, #2
 800837e:	2001      	movmi	r0, #1
 8008380:	600b      	strmi	r3, [r1, #0]
 8008382:	bf5c      	itt	pl
 8008384:	600b      	strpl	r3, [r1, #0]
 8008386:	2002      	movpl	r0, #2
 8008388:	4770      	bx	lr
 800838a:	b298      	uxth	r0, r3
 800838c:	b9a8      	cbnz	r0, 80083ba <__lo0bits+0x52>
 800838e:	0c1b      	lsrs	r3, r3, #16
 8008390:	2010      	movs	r0, #16
 8008392:	b2da      	uxtb	r2, r3
 8008394:	b90a      	cbnz	r2, 800839a <__lo0bits+0x32>
 8008396:	3008      	adds	r0, #8
 8008398:	0a1b      	lsrs	r3, r3, #8
 800839a:	071a      	lsls	r2, r3, #28
 800839c:	bf04      	itt	eq
 800839e:	091b      	lsreq	r3, r3, #4
 80083a0:	3004      	addeq	r0, #4
 80083a2:	079a      	lsls	r2, r3, #30
 80083a4:	bf04      	itt	eq
 80083a6:	089b      	lsreq	r3, r3, #2
 80083a8:	3002      	addeq	r0, #2
 80083aa:	07da      	lsls	r2, r3, #31
 80083ac:	d403      	bmi.n	80083b6 <__lo0bits+0x4e>
 80083ae:	085b      	lsrs	r3, r3, #1
 80083b0:	f100 0001 	add.w	r0, r0, #1
 80083b4:	d005      	beq.n	80083c2 <__lo0bits+0x5a>
 80083b6:	600b      	str	r3, [r1, #0]
 80083b8:	4770      	bx	lr
 80083ba:	4610      	mov	r0, r2
 80083bc:	e7e9      	b.n	8008392 <__lo0bits+0x2a>
 80083be:	2000      	movs	r0, #0
 80083c0:	4770      	bx	lr
 80083c2:	2020      	movs	r0, #32
 80083c4:	4770      	bx	lr
	...

080083c8 <__i2b>:
 80083c8:	b510      	push	{r4, lr}
 80083ca:	460c      	mov	r4, r1
 80083cc:	2101      	movs	r1, #1
 80083ce:	f7ff ff03 	bl	80081d8 <_Balloc>
 80083d2:	4602      	mov	r2, r0
 80083d4:	b928      	cbnz	r0, 80083e2 <__i2b+0x1a>
 80083d6:	4b05      	ldr	r3, [pc, #20]	; (80083ec <__i2b+0x24>)
 80083d8:	4805      	ldr	r0, [pc, #20]	; (80083f0 <__i2b+0x28>)
 80083da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083de:	f000 fce1 	bl	8008da4 <__assert_func>
 80083e2:	2301      	movs	r3, #1
 80083e4:	6144      	str	r4, [r0, #20]
 80083e6:	6103      	str	r3, [r0, #16]
 80083e8:	bd10      	pop	{r4, pc}
 80083ea:	bf00      	nop
 80083ec:	08009dff 	.word	0x08009dff
 80083f0:	08009e10 	.word	0x08009e10

080083f4 <__multiply>:
 80083f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f8:	4691      	mov	r9, r2
 80083fa:	690a      	ldr	r2, [r1, #16]
 80083fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008400:	429a      	cmp	r2, r3
 8008402:	bfb8      	it	lt
 8008404:	460b      	movlt	r3, r1
 8008406:	460c      	mov	r4, r1
 8008408:	bfbc      	itt	lt
 800840a:	464c      	movlt	r4, r9
 800840c:	4699      	movlt	r9, r3
 800840e:	6927      	ldr	r7, [r4, #16]
 8008410:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008414:	68a3      	ldr	r3, [r4, #8]
 8008416:	6861      	ldr	r1, [r4, #4]
 8008418:	eb07 060a 	add.w	r6, r7, sl
 800841c:	42b3      	cmp	r3, r6
 800841e:	b085      	sub	sp, #20
 8008420:	bfb8      	it	lt
 8008422:	3101      	addlt	r1, #1
 8008424:	f7ff fed8 	bl	80081d8 <_Balloc>
 8008428:	b930      	cbnz	r0, 8008438 <__multiply+0x44>
 800842a:	4602      	mov	r2, r0
 800842c:	4b44      	ldr	r3, [pc, #272]	; (8008540 <__multiply+0x14c>)
 800842e:	4845      	ldr	r0, [pc, #276]	; (8008544 <__multiply+0x150>)
 8008430:	f240 115d 	movw	r1, #349	; 0x15d
 8008434:	f000 fcb6 	bl	8008da4 <__assert_func>
 8008438:	f100 0514 	add.w	r5, r0, #20
 800843c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008440:	462b      	mov	r3, r5
 8008442:	2200      	movs	r2, #0
 8008444:	4543      	cmp	r3, r8
 8008446:	d321      	bcc.n	800848c <__multiply+0x98>
 8008448:	f104 0314 	add.w	r3, r4, #20
 800844c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008450:	f109 0314 	add.w	r3, r9, #20
 8008454:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008458:	9202      	str	r2, [sp, #8]
 800845a:	1b3a      	subs	r2, r7, r4
 800845c:	3a15      	subs	r2, #21
 800845e:	f022 0203 	bic.w	r2, r2, #3
 8008462:	3204      	adds	r2, #4
 8008464:	f104 0115 	add.w	r1, r4, #21
 8008468:	428f      	cmp	r7, r1
 800846a:	bf38      	it	cc
 800846c:	2204      	movcc	r2, #4
 800846e:	9201      	str	r2, [sp, #4]
 8008470:	9a02      	ldr	r2, [sp, #8]
 8008472:	9303      	str	r3, [sp, #12]
 8008474:	429a      	cmp	r2, r3
 8008476:	d80c      	bhi.n	8008492 <__multiply+0x9e>
 8008478:	2e00      	cmp	r6, #0
 800847a:	dd03      	ble.n	8008484 <__multiply+0x90>
 800847c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008480:	2b00      	cmp	r3, #0
 8008482:	d05a      	beq.n	800853a <__multiply+0x146>
 8008484:	6106      	str	r6, [r0, #16]
 8008486:	b005      	add	sp, #20
 8008488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848c:	f843 2b04 	str.w	r2, [r3], #4
 8008490:	e7d8      	b.n	8008444 <__multiply+0x50>
 8008492:	f8b3 a000 	ldrh.w	sl, [r3]
 8008496:	f1ba 0f00 	cmp.w	sl, #0
 800849a:	d024      	beq.n	80084e6 <__multiply+0xf2>
 800849c:	f104 0e14 	add.w	lr, r4, #20
 80084a0:	46a9      	mov	r9, r5
 80084a2:	f04f 0c00 	mov.w	ip, #0
 80084a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084aa:	f8d9 1000 	ldr.w	r1, [r9]
 80084ae:	fa1f fb82 	uxth.w	fp, r2
 80084b2:	b289      	uxth	r1, r1
 80084b4:	fb0a 110b 	mla	r1, sl, fp, r1
 80084b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80084bc:	f8d9 2000 	ldr.w	r2, [r9]
 80084c0:	4461      	add	r1, ip
 80084c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084c6:	fb0a c20b 	mla	r2, sl, fp, ip
 80084ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084ce:	b289      	uxth	r1, r1
 80084d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084d4:	4577      	cmp	r7, lr
 80084d6:	f849 1b04 	str.w	r1, [r9], #4
 80084da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084de:	d8e2      	bhi.n	80084a6 <__multiply+0xb2>
 80084e0:	9a01      	ldr	r2, [sp, #4]
 80084e2:	f845 c002 	str.w	ip, [r5, r2]
 80084e6:	9a03      	ldr	r2, [sp, #12]
 80084e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084ec:	3304      	adds	r3, #4
 80084ee:	f1b9 0f00 	cmp.w	r9, #0
 80084f2:	d020      	beq.n	8008536 <__multiply+0x142>
 80084f4:	6829      	ldr	r1, [r5, #0]
 80084f6:	f104 0c14 	add.w	ip, r4, #20
 80084fa:	46ae      	mov	lr, r5
 80084fc:	f04f 0a00 	mov.w	sl, #0
 8008500:	f8bc b000 	ldrh.w	fp, [ip]
 8008504:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008508:	fb09 220b 	mla	r2, r9, fp, r2
 800850c:	4492      	add	sl, r2
 800850e:	b289      	uxth	r1, r1
 8008510:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008514:	f84e 1b04 	str.w	r1, [lr], #4
 8008518:	f85c 2b04 	ldr.w	r2, [ip], #4
 800851c:	f8be 1000 	ldrh.w	r1, [lr]
 8008520:	0c12      	lsrs	r2, r2, #16
 8008522:	fb09 1102 	mla	r1, r9, r2, r1
 8008526:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800852a:	4567      	cmp	r7, ip
 800852c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008530:	d8e6      	bhi.n	8008500 <__multiply+0x10c>
 8008532:	9a01      	ldr	r2, [sp, #4]
 8008534:	50a9      	str	r1, [r5, r2]
 8008536:	3504      	adds	r5, #4
 8008538:	e79a      	b.n	8008470 <__multiply+0x7c>
 800853a:	3e01      	subs	r6, #1
 800853c:	e79c      	b.n	8008478 <__multiply+0x84>
 800853e:	bf00      	nop
 8008540:	08009dff 	.word	0x08009dff
 8008544:	08009e10 	.word	0x08009e10

08008548 <__pow5mult>:
 8008548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800854c:	4615      	mov	r5, r2
 800854e:	f012 0203 	ands.w	r2, r2, #3
 8008552:	4606      	mov	r6, r0
 8008554:	460f      	mov	r7, r1
 8008556:	d007      	beq.n	8008568 <__pow5mult+0x20>
 8008558:	4c25      	ldr	r4, [pc, #148]	; (80085f0 <__pow5mult+0xa8>)
 800855a:	3a01      	subs	r2, #1
 800855c:	2300      	movs	r3, #0
 800855e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008562:	f7ff fe9b 	bl	800829c <__multadd>
 8008566:	4607      	mov	r7, r0
 8008568:	10ad      	asrs	r5, r5, #2
 800856a:	d03d      	beq.n	80085e8 <__pow5mult+0xa0>
 800856c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800856e:	b97c      	cbnz	r4, 8008590 <__pow5mult+0x48>
 8008570:	2010      	movs	r0, #16
 8008572:	f7ff fe1b 	bl	80081ac <malloc>
 8008576:	4602      	mov	r2, r0
 8008578:	6270      	str	r0, [r6, #36]	; 0x24
 800857a:	b928      	cbnz	r0, 8008588 <__pow5mult+0x40>
 800857c:	4b1d      	ldr	r3, [pc, #116]	; (80085f4 <__pow5mult+0xac>)
 800857e:	481e      	ldr	r0, [pc, #120]	; (80085f8 <__pow5mult+0xb0>)
 8008580:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008584:	f000 fc0e 	bl	8008da4 <__assert_func>
 8008588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800858c:	6004      	str	r4, [r0, #0]
 800858e:	60c4      	str	r4, [r0, #12]
 8008590:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008598:	b94c      	cbnz	r4, 80085ae <__pow5mult+0x66>
 800859a:	f240 2171 	movw	r1, #625	; 0x271
 800859e:	4630      	mov	r0, r6
 80085a0:	f7ff ff12 	bl	80083c8 <__i2b>
 80085a4:	2300      	movs	r3, #0
 80085a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80085aa:	4604      	mov	r4, r0
 80085ac:	6003      	str	r3, [r0, #0]
 80085ae:	f04f 0900 	mov.w	r9, #0
 80085b2:	07eb      	lsls	r3, r5, #31
 80085b4:	d50a      	bpl.n	80085cc <__pow5mult+0x84>
 80085b6:	4639      	mov	r1, r7
 80085b8:	4622      	mov	r2, r4
 80085ba:	4630      	mov	r0, r6
 80085bc:	f7ff ff1a 	bl	80083f4 <__multiply>
 80085c0:	4639      	mov	r1, r7
 80085c2:	4680      	mov	r8, r0
 80085c4:	4630      	mov	r0, r6
 80085c6:	f7ff fe47 	bl	8008258 <_Bfree>
 80085ca:	4647      	mov	r7, r8
 80085cc:	106d      	asrs	r5, r5, #1
 80085ce:	d00b      	beq.n	80085e8 <__pow5mult+0xa0>
 80085d0:	6820      	ldr	r0, [r4, #0]
 80085d2:	b938      	cbnz	r0, 80085e4 <__pow5mult+0x9c>
 80085d4:	4622      	mov	r2, r4
 80085d6:	4621      	mov	r1, r4
 80085d8:	4630      	mov	r0, r6
 80085da:	f7ff ff0b 	bl	80083f4 <__multiply>
 80085de:	6020      	str	r0, [r4, #0]
 80085e0:	f8c0 9000 	str.w	r9, [r0]
 80085e4:	4604      	mov	r4, r0
 80085e6:	e7e4      	b.n	80085b2 <__pow5mult+0x6a>
 80085e8:	4638      	mov	r0, r7
 80085ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ee:	bf00      	nop
 80085f0:	08009f60 	.word	0x08009f60
 80085f4:	08009d8d 	.word	0x08009d8d
 80085f8:	08009e10 	.word	0x08009e10

080085fc <__lshift>:
 80085fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	460c      	mov	r4, r1
 8008602:	6849      	ldr	r1, [r1, #4]
 8008604:	6923      	ldr	r3, [r4, #16]
 8008606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800860a:	68a3      	ldr	r3, [r4, #8]
 800860c:	4607      	mov	r7, r0
 800860e:	4691      	mov	r9, r2
 8008610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008614:	f108 0601 	add.w	r6, r8, #1
 8008618:	42b3      	cmp	r3, r6
 800861a:	db0b      	blt.n	8008634 <__lshift+0x38>
 800861c:	4638      	mov	r0, r7
 800861e:	f7ff fddb 	bl	80081d8 <_Balloc>
 8008622:	4605      	mov	r5, r0
 8008624:	b948      	cbnz	r0, 800863a <__lshift+0x3e>
 8008626:	4602      	mov	r2, r0
 8008628:	4b2a      	ldr	r3, [pc, #168]	; (80086d4 <__lshift+0xd8>)
 800862a:	482b      	ldr	r0, [pc, #172]	; (80086d8 <__lshift+0xdc>)
 800862c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008630:	f000 fbb8 	bl	8008da4 <__assert_func>
 8008634:	3101      	adds	r1, #1
 8008636:	005b      	lsls	r3, r3, #1
 8008638:	e7ee      	b.n	8008618 <__lshift+0x1c>
 800863a:	2300      	movs	r3, #0
 800863c:	f100 0114 	add.w	r1, r0, #20
 8008640:	f100 0210 	add.w	r2, r0, #16
 8008644:	4618      	mov	r0, r3
 8008646:	4553      	cmp	r3, sl
 8008648:	db37      	blt.n	80086ba <__lshift+0xbe>
 800864a:	6920      	ldr	r0, [r4, #16]
 800864c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008650:	f104 0314 	add.w	r3, r4, #20
 8008654:	f019 091f 	ands.w	r9, r9, #31
 8008658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800865c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008660:	d02f      	beq.n	80086c2 <__lshift+0xc6>
 8008662:	f1c9 0e20 	rsb	lr, r9, #32
 8008666:	468a      	mov	sl, r1
 8008668:	f04f 0c00 	mov.w	ip, #0
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	fa02 f209 	lsl.w	r2, r2, r9
 8008672:	ea42 020c 	orr.w	r2, r2, ip
 8008676:	f84a 2b04 	str.w	r2, [sl], #4
 800867a:	f853 2b04 	ldr.w	r2, [r3], #4
 800867e:	4298      	cmp	r0, r3
 8008680:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008684:	d8f2      	bhi.n	800866c <__lshift+0x70>
 8008686:	1b03      	subs	r3, r0, r4
 8008688:	3b15      	subs	r3, #21
 800868a:	f023 0303 	bic.w	r3, r3, #3
 800868e:	3304      	adds	r3, #4
 8008690:	f104 0215 	add.w	r2, r4, #21
 8008694:	4290      	cmp	r0, r2
 8008696:	bf38      	it	cc
 8008698:	2304      	movcc	r3, #4
 800869a:	f841 c003 	str.w	ip, [r1, r3]
 800869e:	f1bc 0f00 	cmp.w	ip, #0
 80086a2:	d001      	beq.n	80086a8 <__lshift+0xac>
 80086a4:	f108 0602 	add.w	r6, r8, #2
 80086a8:	3e01      	subs	r6, #1
 80086aa:	4638      	mov	r0, r7
 80086ac:	612e      	str	r6, [r5, #16]
 80086ae:	4621      	mov	r1, r4
 80086b0:	f7ff fdd2 	bl	8008258 <_Bfree>
 80086b4:	4628      	mov	r0, r5
 80086b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80086be:	3301      	adds	r3, #1
 80086c0:	e7c1      	b.n	8008646 <__lshift+0x4a>
 80086c2:	3904      	subs	r1, #4
 80086c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086cc:	4298      	cmp	r0, r3
 80086ce:	d8f9      	bhi.n	80086c4 <__lshift+0xc8>
 80086d0:	e7ea      	b.n	80086a8 <__lshift+0xac>
 80086d2:	bf00      	nop
 80086d4:	08009dff 	.word	0x08009dff
 80086d8:	08009e10 	.word	0x08009e10

080086dc <__mcmp>:
 80086dc:	b530      	push	{r4, r5, lr}
 80086de:	6902      	ldr	r2, [r0, #16]
 80086e0:	690c      	ldr	r4, [r1, #16]
 80086e2:	1b12      	subs	r2, r2, r4
 80086e4:	d10e      	bne.n	8008704 <__mcmp+0x28>
 80086e6:	f100 0314 	add.w	r3, r0, #20
 80086ea:	3114      	adds	r1, #20
 80086ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086fc:	42a5      	cmp	r5, r4
 80086fe:	d003      	beq.n	8008708 <__mcmp+0x2c>
 8008700:	d305      	bcc.n	800870e <__mcmp+0x32>
 8008702:	2201      	movs	r2, #1
 8008704:	4610      	mov	r0, r2
 8008706:	bd30      	pop	{r4, r5, pc}
 8008708:	4283      	cmp	r3, r0
 800870a:	d3f3      	bcc.n	80086f4 <__mcmp+0x18>
 800870c:	e7fa      	b.n	8008704 <__mcmp+0x28>
 800870e:	f04f 32ff 	mov.w	r2, #4294967295
 8008712:	e7f7      	b.n	8008704 <__mcmp+0x28>

08008714 <__mdiff>:
 8008714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008718:	460c      	mov	r4, r1
 800871a:	4606      	mov	r6, r0
 800871c:	4611      	mov	r1, r2
 800871e:	4620      	mov	r0, r4
 8008720:	4690      	mov	r8, r2
 8008722:	f7ff ffdb 	bl	80086dc <__mcmp>
 8008726:	1e05      	subs	r5, r0, #0
 8008728:	d110      	bne.n	800874c <__mdiff+0x38>
 800872a:	4629      	mov	r1, r5
 800872c:	4630      	mov	r0, r6
 800872e:	f7ff fd53 	bl	80081d8 <_Balloc>
 8008732:	b930      	cbnz	r0, 8008742 <__mdiff+0x2e>
 8008734:	4b3a      	ldr	r3, [pc, #232]	; (8008820 <__mdiff+0x10c>)
 8008736:	4602      	mov	r2, r0
 8008738:	f240 2132 	movw	r1, #562	; 0x232
 800873c:	4839      	ldr	r0, [pc, #228]	; (8008824 <__mdiff+0x110>)
 800873e:	f000 fb31 	bl	8008da4 <__assert_func>
 8008742:	2301      	movs	r3, #1
 8008744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874c:	bfa4      	itt	ge
 800874e:	4643      	movge	r3, r8
 8008750:	46a0      	movge	r8, r4
 8008752:	4630      	mov	r0, r6
 8008754:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008758:	bfa6      	itte	ge
 800875a:	461c      	movge	r4, r3
 800875c:	2500      	movge	r5, #0
 800875e:	2501      	movlt	r5, #1
 8008760:	f7ff fd3a 	bl	80081d8 <_Balloc>
 8008764:	b920      	cbnz	r0, 8008770 <__mdiff+0x5c>
 8008766:	4b2e      	ldr	r3, [pc, #184]	; (8008820 <__mdiff+0x10c>)
 8008768:	4602      	mov	r2, r0
 800876a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800876e:	e7e5      	b.n	800873c <__mdiff+0x28>
 8008770:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008774:	6926      	ldr	r6, [r4, #16]
 8008776:	60c5      	str	r5, [r0, #12]
 8008778:	f104 0914 	add.w	r9, r4, #20
 800877c:	f108 0514 	add.w	r5, r8, #20
 8008780:	f100 0e14 	add.w	lr, r0, #20
 8008784:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008788:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800878c:	f108 0210 	add.w	r2, r8, #16
 8008790:	46f2      	mov	sl, lr
 8008792:	2100      	movs	r1, #0
 8008794:	f859 3b04 	ldr.w	r3, [r9], #4
 8008798:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800879c:	fa1f f883 	uxth.w	r8, r3
 80087a0:	fa11 f18b 	uxtah	r1, r1, fp
 80087a4:	0c1b      	lsrs	r3, r3, #16
 80087a6:	eba1 0808 	sub.w	r8, r1, r8
 80087aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087b2:	fa1f f888 	uxth.w	r8, r8
 80087b6:	1419      	asrs	r1, r3, #16
 80087b8:	454e      	cmp	r6, r9
 80087ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087be:	f84a 3b04 	str.w	r3, [sl], #4
 80087c2:	d8e7      	bhi.n	8008794 <__mdiff+0x80>
 80087c4:	1b33      	subs	r3, r6, r4
 80087c6:	3b15      	subs	r3, #21
 80087c8:	f023 0303 	bic.w	r3, r3, #3
 80087cc:	3304      	adds	r3, #4
 80087ce:	3415      	adds	r4, #21
 80087d0:	42a6      	cmp	r6, r4
 80087d2:	bf38      	it	cc
 80087d4:	2304      	movcc	r3, #4
 80087d6:	441d      	add	r5, r3
 80087d8:	4473      	add	r3, lr
 80087da:	469e      	mov	lr, r3
 80087dc:	462e      	mov	r6, r5
 80087de:	4566      	cmp	r6, ip
 80087e0:	d30e      	bcc.n	8008800 <__mdiff+0xec>
 80087e2:	f10c 0203 	add.w	r2, ip, #3
 80087e6:	1b52      	subs	r2, r2, r5
 80087e8:	f022 0203 	bic.w	r2, r2, #3
 80087ec:	3d03      	subs	r5, #3
 80087ee:	45ac      	cmp	ip, r5
 80087f0:	bf38      	it	cc
 80087f2:	2200      	movcc	r2, #0
 80087f4:	441a      	add	r2, r3
 80087f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087fa:	b17b      	cbz	r3, 800881c <__mdiff+0x108>
 80087fc:	6107      	str	r7, [r0, #16]
 80087fe:	e7a3      	b.n	8008748 <__mdiff+0x34>
 8008800:	f856 8b04 	ldr.w	r8, [r6], #4
 8008804:	fa11 f288 	uxtah	r2, r1, r8
 8008808:	1414      	asrs	r4, r2, #16
 800880a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800880e:	b292      	uxth	r2, r2
 8008810:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008814:	f84e 2b04 	str.w	r2, [lr], #4
 8008818:	1421      	asrs	r1, r4, #16
 800881a:	e7e0      	b.n	80087de <__mdiff+0xca>
 800881c:	3f01      	subs	r7, #1
 800881e:	e7ea      	b.n	80087f6 <__mdiff+0xe2>
 8008820:	08009dff 	.word	0x08009dff
 8008824:	08009e10 	.word	0x08009e10

08008828 <__d2b>:
 8008828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800882c:	4689      	mov	r9, r1
 800882e:	2101      	movs	r1, #1
 8008830:	ec57 6b10 	vmov	r6, r7, d0
 8008834:	4690      	mov	r8, r2
 8008836:	f7ff fccf 	bl	80081d8 <_Balloc>
 800883a:	4604      	mov	r4, r0
 800883c:	b930      	cbnz	r0, 800884c <__d2b+0x24>
 800883e:	4602      	mov	r2, r0
 8008840:	4b25      	ldr	r3, [pc, #148]	; (80088d8 <__d2b+0xb0>)
 8008842:	4826      	ldr	r0, [pc, #152]	; (80088dc <__d2b+0xb4>)
 8008844:	f240 310a 	movw	r1, #778	; 0x30a
 8008848:	f000 faac 	bl	8008da4 <__assert_func>
 800884c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008850:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008854:	bb35      	cbnz	r5, 80088a4 <__d2b+0x7c>
 8008856:	2e00      	cmp	r6, #0
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	d028      	beq.n	80088ae <__d2b+0x86>
 800885c:	4668      	mov	r0, sp
 800885e:	9600      	str	r6, [sp, #0]
 8008860:	f7ff fd82 	bl	8008368 <__lo0bits>
 8008864:	9900      	ldr	r1, [sp, #0]
 8008866:	b300      	cbz	r0, 80088aa <__d2b+0x82>
 8008868:	9a01      	ldr	r2, [sp, #4]
 800886a:	f1c0 0320 	rsb	r3, r0, #32
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	430b      	orrs	r3, r1
 8008874:	40c2      	lsrs	r2, r0
 8008876:	6163      	str	r3, [r4, #20]
 8008878:	9201      	str	r2, [sp, #4]
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	61a3      	str	r3, [r4, #24]
 800887e:	2b00      	cmp	r3, #0
 8008880:	bf14      	ite	ne
 8008882:	2202      	movne	r2, #2
 8008884:	2201      	moveq	r2, #1
 8008886:	6122      	str	r2, [r4, #16]
 8008888:	b1d5      	cbz	r5, 80088c0 <__d2b+0x98>
 800888a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800888e:	4405      	add	r5, r0
 8008890:	f8c9 5000 	str.w	r5, [r9]
 8008894:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008898:	f8c8 0000 	str.w	r0, [r8]
 800889c:	4620      	mov	r0, r4
 800889e:	b003      	add	sp, #12
 80088a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088a8:	e7d5      	b.n	8008856 <__d2b+0x2e>
 80088aa:	6161      	str	r1, [r4, #20]
 80088ac:	e7e5      	b.n	800887a <__d2b+0x52>
 80088ae:	a801      	add	r0, sp, #4
 80088b0:	f7ff fd5a 	bl	8008368 <__lo0bits>
 80088b4:	9b01      	ldr	r3, [sp, #4]
 80088b6:	6163      	str	r3, [r4, #20]
 80088b8:	2201      	movs	r2, #1
 80088ba:	6122      	str	r2, [r4, #16]
 80088bc:	3020      	adds	r0, #32
 80088be:	e7e3      	b.n	8008888 <__d2b+0x60>
 80088c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088c8:	f8c9 0000 	str.w	r0, [r9]
 80088cc:	6918      	ldr	r0, [r3, #16]
 80088ce:	f7ff fd2b 	bl	8008328 <__hi0bits>
 80088d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088d6:	e7df      	b.n	8008898 <__d2b+0x70>
 80088d8:	08009dff 	.word	0x08009dff
 80088dc:	08009e10 	.word	0x08009e10

080088e0 <_calloc_r>:
 80088e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088e2:	fba1 2402 	umull	r2, r4, r1, r2
 80088e6:	b94c      	cbnz	r4, 80088fc <_calloc_r+0x1c>
 80088e8:	4611      	mov	r1, r2
 80088ea:	9201      	str	r2, [sp, #4]
 80088ec:	f000 f87a 	bl	80089e4 <_malloc_r>
 80088f0:	9a01      	ldr	r2, [sp, #4]
 80088f2:	4605      	mov	r5, r0
 80088f4:	b930      	cbnz	r0, 8008904 <_calloc_r+0x24>
 80088f6:	4628      	mov	r0, r5
 80088f8:	b003      	add	sp, #12
 80088fa:	bd30      	pop	{r4, r5, pc}
 80088fc:	220c      	movs	r2, #12
 80088fe:	6002      	str	r2, [r0, #0]
 8008900:	2500      	movs	r5, #0
 8008902:	e7f8      	b.n	80088f6 <_calloc_r+0x16>
 8008904:	4621      	mov	r1, r4
 8008906:	f7fe f941 	bl	8006b8c <memset>
 800890a:	e7f4      	b.n	80088f6 <_calloc_r+0x16>

0800890c <_free_r>:
 800890c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800890e:	2900      	cmp	r1, #0
 8008910:	d044      	beq.n	800899c <_free_r+0x90>
 8008912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008916:	9001      	str	r0, [sp, #4]
 8008918:	2b00      	cmp	r3, #0
 800891a:	f1a1 0404 	sub.w	r4, r1, #4
 800891e:	bfb8      	it	lt
 8008920:	18e4      	addlt	r4, r4, r3
 8008922:	f000 fa9b 	bl	8008e5c <__malloc_lock>
 8008926:	4a1e      	ldr	r2, [pc, #120]	; (80089a0 <_free_r+0x94>)
 8008928:	9801      	ldr	r0, [sp, #4]
 800892a:	6813      	ldr	r3, [r2, #0]
 800892c:	b933      	cbnz	r3, 800893c <_free_r+0x30>
 800892e:	6063      	str	r3, [r4, #4]
 8008930:	6014      	str	r4, [r2, #0]
 8008932:	b003      	add	sp, #12
 8008934:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008938:	f000 ba96 	b.w	8008e68 <__malloc_unlock>
 800893c:	42a3      	cmp	r3, r4
 800893e:	d908      	bls.n	8008952 <_free_r+0x46>
 8008940:	6825      	ldr	r5, [r4, #0]
 8008942:	1961      	adds	r1, r4, r5
 8008944:	428b      	cmp	r3, r1
 8008946:	bf01      	itttt	eq
 8008948:	6819      	ldreq	r1, [r3, #0]
 800894a:	685b      	ldreq	r3, [r3, #4]
 800894c:	1949      	addeq	r1, r1, r5
 800894e:	6021      	streq	r1, [r4, #0]
 8008950:	e7ed      	b.n	800892e <_free_r+0x22>
 8008952:	461a      	mov	r2, r3
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	b10b      	cbz	r3, 800895c <_free_r+0x50>
 8008958:	42a3      	cmp	r3, r4
 800895a:	d9fa      	bls.n	8008952 <_free_r+0x46>
 800895c:	6811      	ldr	r1, [r2, #0]
 800895e:	1855      	adds	r5, r2, r1
 8008960:	42a5      	cmp	r5, r4
 8008962:	d10b      	bne.n	800897c <_free_r+0x70>
 8008964:	6824      	ldr	r4, [r4, #0]
 8008966:	4421      	add	r1, r4
 8008968:	1854      	adds	r4, r2, r1
 800896a:	42a3      	cmp	r3, r4
 800896c:	6011      	str	r1, [r2, #0]
 800896e:	d1e0      	bne.n	8008932 <_free_r+0x26>
 8008970:	681c      	ldr	r4, [r3, #0]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	6053      	str	r3, [r2, #4]
 8008976:	4421      	add	r1, r4
 8008978:	6011      	str	r1, [r2, #0]
 800897a:	e7da      	b.n	8008932 <_free_r+0x26>
 800897c:	d902      	bls.n	8008984 <_free_r+0x78>
 800897e:	230c      	movs	r3, #12
 8008980:	6003      	str	r3, [r0, #0]
 8008982:	e7d6      	b.n	8008932 <_free_r+0x26>
 8008984:	6825      	ldr	r5, [r4, #0]
 8008986:	1961      	adds	r1, r4, r5
 8008988:	428b      	cmp	r3, r1
 800898a:	bf04      	itt	eq
 800898c:	6819      	ldreq	r1, [r3, #0]
 800898e:	685b      	ldreq	r3, [r3, #4]
 8008990:	6063      	str	r3, [r4, #4]
 8008992:	bf04      	itt	eq
 8008994:	1949      	addeq	r1, r1, r5
 8008996:	6021      	streq	r1, [r4, #0]
 8008998:	6054      	str	r4, [r2, #4]
 800899a:	e7ca      	b.n	8008932 <_free_r+0x26>
 800899c:	b003      	add	sp, #12
 800899e:	bd30      	pop	{r4, r5, pc}
 80089a0:	2000034c 	.word	0x2000034c

080089a4 <sbrk_aligned>:
 80089a4:	b570      	push	{r4, r5, r6, lr}
 80089a6:	4e0e      	ldr	r6, [pc, #56]	; (80089e0 <sbrk_aligned+0x3c>)
 80089a8:	460c      	mov	r4, r1
 80089aa:	6831      	ldr	r1, [r6, #0]
 80089ac:	4605      	mov	r5, r0
 80089ae:	b911      	cbnz	r1, 80089b6 <sbrk_aligned+0x12>
 80089b0:	f000 f9e8 	bl	8008d84 <_sbrk_r>
 80089b4:	6030      	str	r0, [r6, #0]
 80089b6:	4621      	mov	r1, r4
 80089b8:	4628      	mov	r0, r5
 80089ba:	f000 f9e3 	bl	8008d84 <_sbrk_r>
 80089be:	1c43      	adds	r3, r0, #1
 80089c0:	d00a      	beq.n	80089d8 <sbrk_aligned+0x34>
 80089c2:	1cc4      	adds	r4, r0, #3
 80089c4:	f024 0403 	bic.w	r4, r4, #3
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d007      	beq.n	80089dc <sbrk_aligned+0x38>
 80089cc:	1a21      	subs	r1, r4, r0
 80089ce:	4628      	mov	r0, r5
 80089d0:	f000 f9d8 	bl	8008d84 <_sbrk_r>
 80089d4:	3001      	adds	r0, #1
 80089d6:	d101      	bne.n	80089dc <sbrk_aligned+0x38>
 80089d8:	f04f 34ff 	mov.w	r4, #4294967295
 80089dc:	4620      	mov	r0, r4
 80089de:	bd70      	pop	{r4, r5, r6, pc}
 80089e0:	20000350 	.word	0x20000350

080089e4 <_malloc_r>:
 80089e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e8:	1ccd      	adds	r5, r1, #3
 80089ea:	f025 0503 	bic.w	r5, r5, #3
 80089ee:	3508      	adds	r5, #8
 80089f0:	2d0c      	cmp	r5, #12
 80089f2:	bf38      	it	cc
 80089f4:	250c      	movcc	r5, #12
 80089f6:	2d00      	cmp	r5, #0
 80089f8:	4607      	mov	r7, r0
 80089fa:	db01      	blt.n	8008a00 <_malloc_r+0x1c>
 80089fc:	42a9      	cmp	r1, r5
 80089fe:	d905      	bls.n	8008a0c <_malloc_r+0x28>
 8008a00:	230c      	movs	r3, #12
 8008a02:	603b      	str	r3, [r7, #0]
 8008a04:	2600      	movs	r6, #0
 8008a06:	4630      	mov	r0, r6
 8008a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a0c:	4e2e      	ldr	r6, [pc, #184]	; (8008ac8 <_malloc_r+0xe4>)
 8008a0e:	f000 fa25 	bl	8008e5c <__malloc_lock>
 8008a12:	6833      	ldr	r3, [r6, #0]
 8008a14:	461c      	mov	r4, r3
 8008a16:	bb34      	cbnz	r4, 8008a66 <_malloc_r+0x82>
 8008a18:	4629      	mov	r1, r5
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	f7ff ffc2 	bl	80089a4 <sbrk_aligned>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	4604      	mov	r4, r0
 8008a24:	d14d      	bne.n	8008ac2 <_malloc_r+0xde>
 8008a26:	6834      	ldr	r4, [r6, #0]
 8008a28:	4626      	mov	r6, r4
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	d140      	bne.n	8008ab0 <_malloc_r+0xcc>
 8008a2e:	6823      	ldr	r3, [r4, #0]
 8008a30:	4631      	mov	r1, r6
 8008a32:	4638      	mov	r0, r7
 8008a34:	eb04 0803 	add.w	r8, r4, r3
 8008a38:	f000 f9a4 	bl	8008d84 <_sbrk_r>
 8008a3c:	4580      	cmp	r8, r0
 8008a3e:	d13a      	bne.n	8008ab6 <_malloc_r+0xd2>
 8008a40:	6821      	ldr	r1, [r4, #0]
 8008a42:	3503      	adds	r5, #3
 8008a44:	1a6d      	subs	r5, r5, r1
 8008a46:	f025 0503 	bic.w	r5, r5, #3
 8008a4a:	3508      	adds	r5, #8
 8008a4c:	2d0c      	cmp	r5, #12
 8008a4e:	bf38      	it	cc
 8008a50:	250c      	movcc	r5, #12
 8008a52:	4629      	mov	r1, r5
 8008a54:	4638      	mov	r0, r7
 8008a56:	f7ff ffa5 	bl	80089a4 <sbrk_aligned>
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	d02b      	beq.n	8008ab6 <_malloc_r+0xd2>
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	442b      	add	r3, r5
 8008a62:	6023      	str	r3, [r4, #0]
 8008a64:	e00e      	b.n	8008a84 <_malloc_r+0xa0>
 8008a66:	6822      	ldr	r2, [r4, #0]
 8008a68:	1b52      	subs	r2, r2, r5
 8008a6a:	d41e      	bmi.n	8008aaa <_malloc_r+0xc6>
 8008a6c:	2a0b      	cmp	r2, #11
 8008a6e:	d916      	bls.n	8008a9e <_malloc_r+0xba>
 8008a70:	1961      	adds	r1, r4, r5
 8008a72:	42a3      	cmp	r3, r4
 8008a74:	6025      	str	r5, [r4, #0]
 8008a76:	bf18      	it	ne
 8008a78:	6059      	strne	r1, [r3, #4]
 8008a7a:	6863      	ldr	r3, [r4, #4]
 8008a7c:	bf08      	it	eq
 8008a7e:	6031      	streq	r1, [r6, #0]
 8008a80:	5162      	str	r2, [r4, r5]
 8008a82:	604b      	str	r3, [r1, #4]
 8008a84:	4638      	mov	r0, r7
 8008a86:	f104 060b 	add.w	r6, r4, #11
 8008a8a:	f000 f9ed 	bl	8008e68 <__malloc_unlock>
 8008a8e:	f026 0607 	bic.w	r6, r6, #7
 8008a92:	1d23      	adds	r3, r4, #4
 8008a94:	1af2      	subs	r2, r6, r3
 8008a96:	d0b6      	beq.n	8008a06 <_malloc_r+0x22>
 8008a98:	1b9b      	subs	r3, r3, r6
 8008a9a:	50a3      	str	r3, [r4, r2]
 8008a9c:	e7b3      	b.n	8008a06 <_malloc_r+0x22>
 8008a9e:	6862      	ldr	r2, [r4, #4]
 8008aa0:	42a3      	cmp	r3, r4
 8008aa2:	bf0c      	ite	eq
 8008aa4:	6032      	streq	r2, [r6, #0]
 8008aa6:	605a      	strne	r2, [r3, #4]
 8008aa8:	e7ec      	b.n	8008a84 <_malloc_r+0xa0>
 8008aaa:	4623      	mov	r3, r4
 8008aac:	6864      	ldr	r4, [r4, #4]
 8008aae:	e7b2      	b.n	8008a16 <_malloc_r+0x32>
 8008ab0:	4634      	mov	r4, r6
 8008ab2:	6876      	ldr	r6, [r6, #4]
 8008ab4:	e7b9      	b.n	8008a2a <_malloc_r+0x46>
 8008ab6:	230c      	movs	r3, #12
 8008ab8:	603b      	str	r3, [r7, #0]
 8008aba:	4638      	mov	r0, r7
 8008abc:	f000 f9d4 	bl	8008e68 <__malloc_unlock>
 8008ac0:	e7a1      	b.n	8008a06 <_malloc_r+0x22>
 8008ac2:	6025      	str	r5, [r4, #0]
 8008ac4:	e7de      	b.n	8008a84 <_malloc_r+0xa0>
 8008ac6:	bf00      	nop
 8008ac8:	2000034c 	.word	0x2000034c

08008acc <__ssputs_r>:
 8008acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad0:	688e      	ldr	r6, [r1, #8]
 8008ad2:	429e      	cmp	r6, r3
 8008ad4:	4682      	mov	sl, r0
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	4690      	mov	r8, r2
 8008ada:	461f      	mov	r7, r3
 8008adc:	d838      	bhi.n	8008b50 <__ssputs_r+0x84>
 8008ade:	898a      	ldrh	r2, [r1, #12]
 8008ae0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ae4:	d032      	beq.n	8008b4c <__ssputs_r+0x80>
 8008ae6:	6825      	ldr	r5, [r4, #0]
 8008ae8:	6909      	ldr	r1, [r1, #16]
 8008aea:	eba5 0901 	sub.w	r9, r5, r1
 8008aee:	6965      	ldr	r5, [r4, #20]
 8008af0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008af4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008af8:	3301      	adds	r3, #1
 8008afa:	444b      	add	r3, r9
 8008afc:	106d      	asrs	r5, r5, #1
 8008afe:	429d      	cmp	r5, r3
 8008b00:	bf38      	it	cc
 8008b02:	461d      	movcc	r5, r3
 8008b04:	0553      	lsls	r3, r2, #21
 8008b06:	d531      	bpl.n	8008b6c <__ssputs_r+0xa0>
 8008b08:	4629      	mov	r1, r5
 8008b0a:	f7ff ff6b 	bl	80089e4 <_malloc_r>
 8008b0e:	4606      	mov	r6, r0
 8008b10:	b950      	cbnz	r0, 8008b28 <__ssputs_r+0x5c>
 8008b12:	230c      	movs	r3, #12
 8008b14:	f8ca 3000 	str.w	r3, [sl]
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b1e:	81a3      	strh	r3, [r4, #12]
 8008b20:	f04f 30ff 	mov.w	r0, #4294967295
 8008b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b28:	6921      	ldr	r1, [r4, #16]
 8008b2a:	464a      	mov	r2, r9
 8008b2c:	f7ff fb46 	bl	80081bc <memcpy>
 8008b30:	89a3      	ldrh	r3, [r4, #12]
 8008b32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b3a:	81a3      	strh	r3, [r4, #12]
 8008b3c:	6126      	str	r6, [r4, #16]
 8008b3e:	6165      	str	r5, [r4, #20]
 8008b40:	444e      	add	r6, r9
 8008b42:	eba5 0509 	sub.w	r5, r5, r9
 8008b46:	6026      	str	r6, [r4, #0]
 8008b48:	60a5      	str	r5, [r4, #8]
 8008b4a:	463e      	mov	r6, r7
 8008b4c:	42be      	cmp	r6, r7
 8008b4e:	d900      	bls.n	8008b52 <__ssputs_r+0x86>
 8008b50:	463e      	mov	r6, r7
 8008b52:	6820      	ldr	r0, [r4, #0]
 8008b54:	4632      	mov	r2, r6
 8008b56:	4641      	mov	r1, r8
 8008b58:	f000 f966 	bl	8008e28 <memmove>
 8008b5c:	68a3      	ldr	r3, [r4, #8]
 8008b5e:	1b9b      	subs	r3, r3, r6
 8008b60:	60a3      	str	r3, [r4, #8]
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	4433      	add	r3, r6
 8008b66:	6023      	str	r3, [r4, #0]
 8008b68:	2000      	movs	r0, #0
 8008b6a:	e7db      	b.n	8008b24 <__ssputs_r+0x58>
 8008b6c:	462a      	mov	r2, r5
 8008b6e:	f000 f981 	bl	8008e74 <_realloc_r>
 8008b72:	4606      	mov	r6, r0
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d1e1      	bne.n	8008b3c <__ssputs_r+0x70>
 8008b78:	6921      	ldr	r1, [r4, #16]
 8008b7a:	4650      	mov	r0, sl
 8008b7c:	f7ff fec6 	bl	800890c <_free_r>
 8008b80:	e7c7      	b.n	8008b12 <__ssputs_r+0x46>
	...

08008b84 <_svfiprintf_r>:
 8008b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b88:	4698      	mov	r8, r3
 8008b8a:	898b      	ldrh	r3, [r1, #12]
 8008b8c:	061b      	lsls	r3, r3, #24
 8008b8e:	b09d      	sub	sp, #116	; 0x74
 8008b90:	4607      	mov	r7, r0
 8008b92:	460d      	mov	r5, r1
 8008b94:	4614      	mov	r4, r2
 8008b96:	d50e      	bpl.n	8008bb6 <_svfiprintf_r+0x32>
 8008b98:	690b      	ldr	r3, [r1, #16]
 8008b9a:	b963      	cbnz	r3, 8008bb6 <_svfiprintf_r+0x32>
 8008b9c:	2140      	movs	r1, #64	; 0x40
 8008b9e:	f7ff ff21 	bl	80089e4 <_malloc_r>
 8008ba2:	6028      	str	r0, [r5, #0]
 8008ba4:	6128      	str	r0, [r5, #16]
 8008ba6:	b920      	cbnz	r0, 8008bb2 <_svfiprintf_r+0x2e>
 8008ba8:	230c      	movs	r3, #12
 8008baa:	603b      	str	r3, [r7, #0]
 8008bac:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb0:	e0d1      	b.n	8008d56 <_svfiprintf_r+0x1d2>
 8008bb2:	2340      	movs	r3, #64	; 0x40
 8008bb4:	616b      	str	r3, [r5, #20]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8008bba:	2320      	movs	r3, #32
 8008bbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008bc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bc4:	2330      	movs	r3, #48	; 0x30
 8008bc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008d70 <_svfiprintf_r+0x1ec>
 8008bca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008bce:	f04f 0901 	mov.w	r9, #1
 8008bd2:	4623      	mov	r3, r4
 8008bd4:	469a      	mov	sl, r3
 8008bd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bda:	b10a      	cbz	r2, 8008be0 <_svfiprintf_r+0x5c>
 8008bdc:	2a25      	cmp	r2, #37	; 0x25
 8008bde:	d1f9      	bne.n	8008bd4 <_svfiprintf_r+0x50>
 8008be0:	ebba 0b04 	subs.w	fp, sl, r4
 8008be4:	d00b      	beq.n	8008bfe <_svfiprintf_r+0x7a>
 8008be6:	465b      	mov	r3, fp
 8008be8:	4622      	mov	r2, r4
 8008bea:	4629      	mov	r1, r5
 8008bec:	4638      	mov	r0, r7
 8008bee:	f7ff ff6d 	bl	8008acc <__ssputs_r>
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	f000 80aa 	beq.w	8008d4c <_svfiprintf_r+0x1c8>
 8008bf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bfa:	445a      	add	r2, fp
 8008bfc:	9209      	str	r2, [sp, #36]	; 0x24
 8008bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f000 80a2 	beq.w	8008d4c <_svfiprintf_r+0x1c8>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c12:	f10a 0a01 	add.w	sl, sl, #1
 8008c16:	9304      	str	r3, [sp, #16]
 8008c18:	9307      	str	r3, [sp, #28]
 8008c1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c1e:	931a      	str	r3, [sp, #104]	; 0x68
 8008c20:	4654      	mov	r4, sl
 8008c22:	2205      	movs	r2, #5
 8008c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c28:	4851      	ldr	r0, [pc, #324]	; (8008d70 <_svfiprintf_r+0x1ec>)
 8008c2a:	f7f7 fad9 	bl	80001e0 <memchr>
 8008c2e:	9a04      	ldr	r2, [sp, #16]
 8008c30:	b9d8      	cbnz	r0, 8008c6a <_svfiprintf_r+0xe6>
 8008c32:	06d0      	lsls	r0, r2, #27
 8008c34:	bf44      	itt	mi
 8008c36:	2320      	movmi	r3, #32
 8008c38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c3c:	0711      	lsls	r1, r2, #28
 8008c3e:	bf44      	itt	mi
 8008c40:	232b      	movmi	r3, #43	; 0x2b
 8008c42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c46:	f89a 3000 	ldrb.w	r3, [sl]
 8008c4a:	2b2a      	cmp	r3, #42	; 0x2a
 8008c4c:	d015      	beq.n	8008c7a <_svfiprintf_r+0xf6>
 8008c4e:	9a07      	ldr	r2, [sp, #28]
 8008c50:	4654      	mov	r4, sl
 8008c52:	2000      	movs	r0, #0
 8008c54:	f04f 0c0a 	mov.w	ip, #10
 8008c58:	4621      	mov	r1, r4
 8008c5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c5e:	3b30      	subs	r3, #48	; 0x30
 8008c60:	2b09      	cmp	r3, #9
 8008c62:	d94e      	bls.n	8008d02 <_svfiprintf_r+0x17e>
 8008c64:	b1b0      	cbz	r0, 8008c94 <_svfiprintf_r+0x110>
 8008c66:	9207      	str	r2, [sp, #28]
 8008c68:	e014      	b.n	8008c94 <_svfiprintf_r+0x110>
 8008c6a:	eba0 0308 	sub.w	r3, r0, r8
 8008c6e:	fa09 f303 	lsl.w	r3, r9, r3
 8008c72:	4313      	orrs	r3, r2
 8008c74:	9304      	str	r3, [sp, #16]
 8008c76:	46a2      	mov	sl, r4
 8008c78:	e7d2      	b.n	8008c20 <_svfiprintf_r+0x9c>
 8008c7a:	9b03      	ldr	r3, [sp, #12]
 8008c7c:	1d19      	adds	r1, r3, #4
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	9103      	str	r1, [sp, #12]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	bfbb      	ittet	lt
 8008c86:	425b      	neglt	r3, r3
 8008c88:	f042 0202 	orrlt.w	r2, r2, #2
 8008c8c:	9307      	strge	r3, [sp, #28]
 8008c8e:	9307      	strlt	r3, [sp, #28]
 8008c90:	bfb8      	it	lt
 8008c92:	9204      	strlt	r2, [sp, #16]
 8008c94:	7823      	ldrb	r3, [r4, #0]
 8008c96:	2b2e      	cmp	r3, #46	; 0x2e
 8008c98:	d10c      	bne.n	8008cb4 <_svfiprintf_r+0x130>
 8008c9a:	7863      	ldrb	r3, [r4, #1]
 8008c9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c9e:	d135      	bne.n	8008d0c <_svfiprintf_r+0x188>
 8008ca0:	9b03      	ldr	r3, [sp, #12]
 8008ca2:	1d1a      	adds	r2, r3, #4
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	9203      	str	r2, [sp, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bfb8      	it	lt
 8008cac:	f04f 33ff 	movlt.w	r3, #4294967295
 8008cb0:	3402      	adds	r4, #2
 8008cb2:	9305      	str	r3, [sp, #20]
 8008cb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d80 <_svfiprintf_r+0x1fc>
 8008cb8:	7821      	ldrb	r1, [r4, #0]
 8008cba:	2203      	movs	r2, #3
 8008cbc:	4650      	mov	r0, sl
 8008cbe:	f7f7 fa8f 	bl	80001e0 <memchr>
 8008cc2:	b140      	cbz	r0, 8008cd6 <_svfiprintf_r+0x152>
 8008cc4:	2340      	movs	r3, #64	; 0x40
 8008cc6:	eba0 000a 	sub.w	r0, r0, sl
 8008cca:	fa03 f000 	lsl.w	r0, r3, r0
 8008cce:	9b04      	ldr	r3, [sp, #16]
 8008cd0:	4303      	orrs	r3, r0
 8008cd2:	3401      	adds	r4, #1
 8008cd4:	9304      	str	r3, [sp, #16]
 8008cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cda:	4826      	ldr	r0, [pc, #152]	; (8008d74 <_svfiprintf_r+0x1f0>)
 8008cdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ce0:	2206      	movs	r2, #6
 8008ce2:	f7f7 fa7d 	bl	80001e0 <memchr>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d038      	beq.n	8008d5c <_svfiprintf_r+0x1d8>
 8008cea:	4b23      	ldr	r3, [pc, #140]	; (8008d78 <_svfiprintf_r+0x1f4>)
 8008cec:	bb1b      	cbnz	r3, 8008d36 <_svfiprintf_r+0x1b2>
 8008cee:	9b03      	ldr	r3, [sp, #12]
 8008cf0:	3307      	adds	r3, #7
 8008cf2:	f023 0307 	bic.w	r3, r3, #7
 8008cf6:	3308      	adds	r3, #8
 8008cf8:	9303      	str	r3, [sp, #12]
 8008cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfc:	4433      	add	r3, r6
 8008cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8008d00:	e767      	b.n	8008bd2 <_svfiprintf_r+0x4e>
 8008d02:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d06:	460c      	mov	r4, r1
 8008d08:	2001      	movs	r0, #1
 8008d0a:	e7a5      	b.n	8008c58 <_svfiprintf_r+0xd4>
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	3401      	adds	r4, #1
 8008d10:	9305      	str	r3, [sp, #20]
 8008d12:	4619      	mov	r1, r3
 8008d14:	f04f 0c0a 	mov.w	ip, #10
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d1e:	3a30      	subs	r2, #48	; 0x30
 8008d20:	2a09      	cmp	r2, #9
 8008d22:	d903      	bls.n	8008d2c <_svfiprintf_r+0x1a8>
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d0c5      	beq.n	8008cb4 <_svfiprintf_r+0x130>
 8008d28:	9105      	str	r1, [sp, #20]
 8008d2a:	e7c3      	b.n	8008cb4 <_svfiprintf_r+0x130>
 8008d2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d30:	4604      	mov	r4, r0
 8008d32:	2301      	movs	r3, #1
 8008d34:	e7f0      	b.n	8008d18 <_svfiprintf_r+0x194>
 8008d36:	ab03      	add	r3, sp, #12
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	462a      	mov	r2, r5
 8008d3c:	4b0f      	ldr	r3, [pc, #60]	; (8008d7c <_svfiprintf_r+0x1f8>)
 8008d3e:	a904      	add	r1, sp, #16
 8008d40:	4638      	mov	r0, r7
 8008d42:	f7fd ffcb 	bl	8006cdc <_printf_float>
 8008d46:	1c42      	adds	r2, r0, #1
 8008d48:	4606      	mov	r6, r0
 8008d4a:	d1d6      	bne.n	8008cfa <_svfiprintf_r+0x176>
 8008d4c:	89ab      	ldrh	r3, [r5, #12]
 8008d4e:	065b      	lsls	r3, r3, #25
 8008d50:	f53f af2c 	bmi.w	8008bac <_svfiprintf_r+0x28>
 8008d54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d56:	b01d      	add	sp, #116	; 0x74
 8008d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d5c:	ab03      	add	r3, sp, #12
 8008d5e:	9300      	str	r3, [sp, #0]
 8008d60:	462a      	mov	r2, r5
 8008d62:	4b06      	ldr	r3, [pc, #24]	; (8008d7c <_svfiprintf_r+0x1f8>)
 8008d64:	a904      	add	r1, sp, #16
 8008d66:	4638      	mov	r0, r7
 8008d68:	f7fe fa5c 	bl	8007224 <_printf_i>
 8008d6c:	e7eb      	b.n	8008d46 <_svfiprintf_r+0x1c2>
 8008d6e:	bf00      	nop
 8008d70:	08009f6c 	.word	0x08009f6c
 8008d74:	08009f76 	.word	0x08009f76
 8008d78:	08006cdd 	.word	0x08006cdd
 8008d7c:	08008acd 	.word	0x08008acd
 8008d80:	08009f72 	.word	0x08009f72

08008d84 <_sbrk_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d06      	ldr	r5, [pc, #24]	; (8008da0 <_sbrk_r+0x1c>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7f9 fa5e 	bl	8002250 <_sbrk>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_sbrk_r+0x1a>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_sbrk_r+0x1a>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	20000354 	.word	0x20000354

08008da4 <__assert_func>:
 8008da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008da6:	4614      	mov	r4, r2
 8008da8:	461a      	mov	r2, r3
 8008daa:	4b09      	ldr	r3, [pc, #36]	; (8008dd0 <__assert_func+0x2c>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4605      	mov	r5, r0
 8008db0:	68d8      	ldr	r0, [r3, #12]
 8008db2:	b14c      	cbz	r4, 8008dc8 <__assert_func+0x24>
 8008db4:	4b07      	ldr	r3, [pc, #28]	; (8008dd4 <__assert_func+0x30>)
 8008db6:	9100      	str	r1, [sp, #0]
 8008db8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008dbc:	4906      	ldr	r1, [pc, #24]	; (8008dd8 <__assert_func+0x34>)
 8008dbe:	462b      	mov	r3, r5
 8008dc0:	f000 f80e 	bl	8008de0 <fiprintf>
 8008dc4:	f000 faac 	bl	8009320 <abort>
 8008dc8:	4b04      	ldr	r3, [pc, #16]	; (8008ddc <__assert_func+0x38>)
 8008dca:	461c      	mov	r4, r3
 8008dcc:	e7f3      	b.n	8008db6 <__assert_func+0x12>
 8008dce:	bf00      	nop
 8008dd0:	20000010 	.word	0x20000010
 8008dd4:	08009f7d 	.word	0x08009f7d
 8008dd8:	08009f8a 	.word	0x08009f8a
 8008ddc:	08009fb8 	.word	0x08009fb8

08008de0 <fiprintf>:
 8008de0:	b40e      	push	{r1, r2, r3}
 8008de2:	b503      	push	{r0, r1, lr}
 8008de4:	4601      	mov	r1, r0
 8008de6:	ab03      	add	r3, sp, #12
 8008de8:	4805      	ldr	r0, [pc, #20]	; (8008e00 <fiprintf+0x20>)
 8008dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dee:	6800      	ldr	r0, [r0, #0]
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	f000 f897 	bl	8008f24 <_vfiprintf_r>
 8008df6:	b002      	add	sp, #8
 8008df8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dfc:	b003      	add	sp, #12
 8008dfe:	4770      	bx	lr
 8008e00:	20000010 	.word	0x20000010

08008e04 <__ascii_mbtowc>:
 8008e04:	b082      	sub	sp, #8
 8008e06:	b901      	cbnz	r1, 8008e0a <__ascii_mbtowc+0x6>
 8008e08:	a901      	add	r1, sp, #4
 8008e0a:	b142      	cbz	r2, 8008e1e <__ascii_mbtowc+0x1a>
 8008e0c:	b14b      	cbz	r3, 8008e22 <__ascii_mbtowc+0x1e>
 8008e0e:	7813      	ldrb	r3, [r2, #0]
 8008e10:	600b      	str	r3, [r1, #0]
 8008e12:	7812      	ldrb	r2, [r2, #0]
 8008e14:	1e10      	subs	r0, r2, #0
 8008e16:	bf18      	it	ne
 8008e18:	2001      	movne	r0, #1
 8008e1a:	b002      	add	sp, #8
 8008e1c:	4770      	bx	lr
 8008e1e:	4610      	mov	r0, r2
 8008e20:	e7fb      	b.n	8008e1a <__ascii_mbtowc+0x16>
 8008e22:	f06f 0001 	mvn.w	r0, #1
 8008e26:	e7f8      	b.n	8008e1a <__ascii_mbtowc+0x16>

08008e28 <memmove>:
 8008e28:	4288      	cmp	r0, r1
 8008e2a:	b510      	push	{r4, lr}
 8008e2c:	eb01 0402 	add.w	r4, r1, r2
 8008e30:	d902      	bls.n	8008e38 <memmove+0x10>
 8008e32:	4284      	cmp	r4, r0
 8008e34:	4623      	mov	r3, r4
 8008e36:	d807      	bhi.n	8008e48 <memmove+0x20>
 8008e38:	1e43      	subs	r3, r0, #1
 8008e3a:	42a1      	cmp	r1, r4
 8008e3c:	d008      	beq.n	8008e50 <memmove+0x28>
 8008e3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e46:	e7f8      	b.n	8008e3a <memmove+0x12>
 8008e48:	4402      	add	r2, r0
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	428a      	cmp	r2, r1
 8008e4e:	d100      	bne.n	8008e52 <memmove+0x2a>
 8008e50:	bd10      	pop	{r4, pc}
 8008e52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e5a:	e7f7      	b.n	8008e4c <memmove+0x24>

08008e5c <__malloc_lock>:
 8008e5c:	4801      	ldr	r0, [pc, #4]	; (8008e64 <__malloc_lock+0x8>)
 8008e5e:	f000 bc1f 	b.w	80096a0 <__retarget_lock_acquire_recursive>
 8008e62:	bf00      	nop
 8008e64:	20000358 	.word	0x20000358

08008e68 <__malloc_unlock>:
 8008e68:	4801      	ldr	r0, [pc, #4]	; (8008e70 <__malloc_unlock+0x8>)
 8008e6a:	f000 bc1a 	b.w	80096a2 <__retarget_lock_release_recursive>
 8008e6e:	bf00      	nop
 8008e70:	20000358 	.word	0x20000358

08008e74 <_realloc_r>:
 8008e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e78:	4680      	mov	r8, r0
 8008e7a:	4614      	mov	r4, r2
 8008e7c:	460e      	mov	r6, r1
 8008e7e:	b921      	cbnz	r1, 8008e8a <_realloc_r+0x16>
 8008e80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e84:	4611      	mov	r1, r2
 8008e86:	f7ff bdad 	b.w	80089e4 <_malloc_r>
 8008e8a:	b92a      	cbnz	r2, 8008e98 <_realloc_r+0x24>
 8008e8c:	f7ff fd3e 	bl	800890c <_free_r>
 8008e90:	4625      	mov	r5, r4
 8008e92:	4628      	mov	r0, r5
 8008e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e98:	f000 fc6a 	bl	8009770 <_malloc_usable_size_r>
 8008e9c:	4284      	cmp	r4, r0
 8008e9e:	4607      	mov	r7, r0
 8008ea0:	d802      	bhi.n	8008ea8 <_realloc_r+0x34>
 8008ea2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ea6:	d812      	bhi.n	8008ece <_realloc_r+0x5a>
 8008ea8:	4621      	mov	r1, r4
 8008eaa:	4640      	mov	r0, r8
 8008eac:	f7ff fd9a 	bl	80089e4 <_malloc_r>
 8008eb0:	4605      	mov	r5, r0
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	d0ed      	beq.n	8008e92 <_realloc_r+0x1e>
 8008eb6:	42bc      	cmp	r4, r7
 8008eb8:	4622      	mov	r2, r4
 8008eba:	4631      	mov	r1, r6
 8008ebc:	bf28      	it	cs
 8008ebe:	463a      	movcs	r2, r7
 8008ec0:	f7ff f97c 	bl	80081bc <memcpy>
 8008ec4:	4631      	mov	r1, r6
 8008ec6:	4640      	mov	r0, r8
 8008ec8:	f7ff fd20 	bl	800890c <_free_r>
 8008ecc:	e7e1      	b.n	8008e92 <_realloc_r+0x1e>
 8008ece:	4635      	mov	r5, r6
 8008ed0:	e7df      	b.n	8008e92 <_realloc_r+0x1e>

08008ed2 <__sfputc_r>:
 8008ed2:	6893      	ldr	r3, [r2, #8]
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	b410      	push	{r4}
 8008eda:	6093      	str	r3, [r2, #8]
 8008edc:	da08      	bge.n	8008ef0 <__sfputc_r+0x1e>
 8008ede:	6994      	ldr	r4, [r2, #24]
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	db01      	blt.n	8008ee8 <__sfputc_r+0x16>
 8008ee4:	290a      	cmp	r1, #10
 8008ee6:	d103      	bne.n	8008ef0 <__sfputc_r+0x1e>
 8008ee8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eec:	f000 b94a 	b.w	8009184 <__swbuf_r>
 8008ef0:	6813      	ldr	r3, [r2, #0]
 8008ef2:	1c58      	adds	r0, r3, #1
 8008ef4:	6010      	str	r0, [r2, #0]
 8008ef6:	7019      	strb	r1, [r3, #0]
 8008ef8:	4608      	mov	r0, r1
 8008efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <__sfputs_r>:
 8008f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f02:	4606      	mov	r6, r0
 8008f04:	460f      	mov	r7, r1
 8008f06:	4614      	mov	r4, r2
 8008f08:	18d5      	adds	r5, r2, r3
 8008f0a:	42ac      	cmp	r4, r5
 8008f0c:	d101      	bne.n	8008f12 <__sfputs_r+0x12>
 8008f0e:	2000      	movs	r0, #0
 8008f10:	e007      	b.n	8008f22 <__sfputs_r+0x22>
 8008f12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f16:	463a      	mov	r2, r7
 8008f18:	4630      	mov	r0, r6
 8008f1a:	f7ff ffda 	bl	8008ed2 <__sfputc_r>
 8008f1e:	1c43      	adds	r3, r0, #1
 8008f20:	d1f3      	bne.n	8008f0a <__sfputs_r+0xa>
 8008f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f24 <_vfiprintf_r>:
 8008f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f28:	460d      	mov	r5, r1
 8008f2a:	b09d      	sub	sp, #116	; 0x74
 8008f2c:	4614      	mov	r4, r2
 8008f2e:	4698      	mov	r8, r3
 8008f30:	4606      	mov	r6, r0
 8008f32:	b118      	cbz	r0, 8008f3c <_vfiprintf_r+0x18>
 8008f34:	6983      	ldr	r3, [r0, #24]
 8008f36:	b90b      	cbnz	r3, 8008f3c <_vfiprintf_r+0x18>
 8008f38:	f000 fb14 	bl	8009564 <__sinit>
 8008f3c:	4b89      	ldr	r3, [pc, #548]	; (8009164 <_vfiprintf_r+0x240>)
 8008f3e:	429d      	cmp	r5, r3
 8008f40:	d11b      	bne.n	8008f7a <_vfiprintf_r+0x56>
 8008f42:	6875      	ldr	r5, [r6, #4]
 8008f44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f46:	07d9      	lsls	r1, r3, #31
 8008f48:	d405      	bmi.n	8008f56 <_vfiprintf_r+0x32>
 8008f4a:	89ab      	ldrh	r3, [r5, #12]
 8008f4c:	059a      	lsls	r2, r3, #22
 8008f4e:	d402      	bmi.n	8008f56 <_vfiprintf_r+0x32>
 8008f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f52:	f000 fba5 	bl	80096a0 <__retarget_lock_acquire_recursive>
 8008f56:	89ab      	ldrh	r3, [r5, #12]
 8008f58:	071b      	lsls	r3, r3, #28
 8008f5a:	d501      	bpl.n	8008f60 <_vfiprintf_r+0x3c>
 8008f5c:	692b      	ldr	r3, [r5, #16]
 8008f5e:	b9eb      	cbnz	r3, 8008f9c <_vfiprintf_r+0x78>
 8008f60:	4629      	mov	r1, r5
 8008f62:	4630      	mov	r0, r6
 8008f64:	f000 f96e 	bl	8009244 <__swsetup_r>
 8008f68:	b1c0      	cbz	r0, 8008f9c <_vfiprintf_r+0x78>
 8008f6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f6c:	07dc      	lsls	r4, r3, #31
 8008f6e:	d50e      	bpl.n	8008f8e <_vfiprintf_r+0x6a>
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	b01d      	add	sp, #116	; 0x74
 8008f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f7a:	4b7b      	ldr	r3, [pc, #492]	; (8009168 <_vfiprintf_r+0x244>)
 8008f7c:	429d      	cmp	r5, r3
 8008f7e:	d101      	bne.n	8008f84 <_vfiprintf_r+0x60>
 8008f80:	68b5      	ldr	r5, [r6, #8]
 8008f82:	e7df      	b.n	8008f44 <_vfiprintf_r+0x20>
 8008f84:	4b79      	ldr	r3, [pc, #484]	; (800916c <_vfiprintf_r+0x248>)
 8008f86:	429d      	cmp	r5, r3
 8008f88:	bf08      	it	eq
 8008f8a:	68f5      	ldreq	r5, [r6, #12]
 8008f8c:	e7da      	b.n	8008f44 <_vfiprintf_r+0x20>
 8008f8e:	89ab      	ldrh	r3, [r5, #12]
 8008f90:	0598      	lsls	r0, r3, #22
 8008f92:	d4ed      	bmi.n	8008f70 <_vfiprintf_r+0x4c>
 8008f94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f96:	f000 fb84 	bl	80096a2 <__retarget_lock_release_recursive>
 8008f9a:	e7e9      	b.n	8008f70 <_vfiprintf_r+0x4c>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008fa0:	2320      	movs	r3, #32
 8008fa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008faa:	2330      	movs	r3, #48	; 0x30
 8008fac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009170 <_vfiprintf_r+0x24c>
 8008fb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fb4:	f04f 0901 	mov.w	r9, #1
 8008fb8:	4623      	mov	r3, r4
 8008fba:	469a      	mov	sl, r3
 8008fbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fc0:	b10a      	cbz	r2, 8008fc6 <_vfiprintf_r+0xa2>
 8008fc2:	2a25      	cmp	r2, #37	; 0x25
 8008fc4:	d1f9      	bne.n	8008fba <_vfiprintf_r+0x96>
 8008fc6:	ebba 0b04 	subs.w	fp, sl, r4
 8008fca:	d00b      	beq.n	8008fe4 <_vfiprintf_r+0xc0>
 8008fcc:	465b      	mov	r3, fp
 8008fce:	4622      	mov	r2, r4
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f7ff ff94 	bl	8008f00 <__sfputs_r>
 8008fd8:	3001      	adds	r0, #1
 8008fda:	f000 80aa 	beq.w	8009132 <_vfiprintf_r+0x20e>
 8008fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fe0:	445a      	add	r2, fp
 8008fe2:	9209      	str	r2, [sp, #36]	; 0x24
 8008fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 80a2 	beq.w	8009132 <_vfiprintf_r+0x20e>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ff8:	f10a 0a01 	add.w	sl, sl, #1
 8008ffc:	9304      	str	r3, [sp, #16]
 8008ffe:	9307      	str	r3, [sp, #28]
 8009000:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009004:	931a      	str	r3, [sp, #104]	; 0x68
 8009006:	4654      	mov	r4, sl
 8009008:	2205      	movs	r2, #5
 800900a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800900e:	4858      	ldr	r0, [pc, #352]	; (8009170 <_vfiprintf_r+0x24c>)
 8009010:	f7f7 f8e6 	bl	80001e0 <memchr>
 8009014:	9a04      	ldr	r2, [sp, #16]
 8009016:	b9d8      	cbnz	r0, 8009050 <_vfiprintf_r+0x12c>
 8009018:	06d1      	lsls	r1, r2, #27
 800901a:	bf44      	itt	mi
 800901c:	2320      	movmi	r3, #32
 800901e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009022:	0713      	lsls	r3, r2, #28
 8009024:	bf44      	itt	mi
 8009026:	232b      	movmi	r3, #43	; 0x2b
 8009028:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800902c:	f89a 3000 	ldrb.w	r3, [sl]
 8009030:	2b2a      	cmp	r3, #42	; 0x2a
 8009032:	d015      	beq.n	8009060 <_vfiprintf_r+0x13c>
 8009034:	9a07      	ldr	r2, [sp, #28]
 8009036:	4654      	mov	r4, sl
 8009038:	2000      	movs	r0, #0
 800903a:	f04f 0c0a 	mov.w	ip, #10
 800903e:	4621      	mov	r1, r4
 8009040:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009044:	3b30      	subs	r3, #48	; 0x30
 8009046:	2b09      	cmp	r3, #9
 8009048:	d94e      	bls.n	80090e8 <_vfiprintf_r+0x1c4>
 800904a:	b1b0      	cbz	r0, 800907a <_vfiprintf_r+0x156>
 800904c:	9207      	str	r2, [sp, #28]
 800904e:	e014      	b.n	800907a <_vfiprintf_r+0x156>
 8009050:	eba0 0308 	sub.w	r3, r0, r8
 8009054:	fa09 f303 	lsl.w	r3, r9, r3
 8009058:	4313      	orrs	r3, r2
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	46a2      	mov	sl, r4
 800905e:	e7d2      	b.n	8009006 <_vfiprintf_r+0xe2>
 8009060:	9b03      	ldr	r3, [sp, #12]
 8009062:	1d19      	adds	r1, r3, #4
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	9103      	str	r1, [sp, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	bfbb      	ittet	lt
 800906c:	425b      	neglt	r3, r3
 800906e:	f042 0202 	orrlt.w	r2, r2, #2
 8009072:	9307      	strge	r3, [sp, #28]
 8009074:	9307      	strlt	r3, [sp, #28]
 8009076:	bfb8      	it	lt
 8009078:	9204      	strlt	r2, [sp, #16]
 800907a:	7823      	ldrb	r3, [r4, #0]
 800907c:	2b2e      	cmp	r3, #46	; 0x2e
 800907e:	d10c      	bne.n	800909a <_vfiprintf_r+0x176>
 8009080:	7863      	ldrb	r3, [r4, #1]
 8009082:	2b2a      	cmp	r3, #42	; 0x2a
 8009084:	d135      	bne.n	80090f2 <_vfiprintf_r+0x1ce>
 8009086:	9b03      	ldr	r3, [sp, #12]
 8009088:	1d1a      	adds	r2, r3, #4
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	9203      	str	r2, [sp, #12]
 800908e:	2b00      	cmp	r3, #0
 8009090:	bfb8      	it	lt
 8009092:	f04f 33ff 	movlt.w	r3, #4294967295
 8009096:	3402      	adds	r4, #2
 8009098:	9305      	str	r3, [sp, #20]
 800909a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009180 <_vfiprintf_r+0x25c>
 800909e:	7821      	ldrb	r1, [r4, #0]
 80090a0:	2203      	movs	r2, #3
 80090a2:	4650      	mov	r0, sl
 80090a4:	f7f7 f89c 	bl	80001e0 <memchr>
 80090a8:	b140      	cbz	r0, 80090bc <_vfiprintf_r+0x198>
 80090aa:	2340      	movs	r3, #64	; 0x40
 80090ac:	eba0 000a 	sub.w	r0, r0, sl
 80090b0:	fa03 f000 	lsl.w	r0, r3, r0
 80090b4:	9b04      	ldr	r3, [sp, #16]
 80090b6:	4303      	orrs	r3, r0
 80090b8:	3401      	adds	r4, #1
 80090ba:	9304      	str	r3, [sp, #16]
 80090bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c0:	482c      	ldr	r0, [pc, #176]	; (8009174 <_vfiprintf_r+0x250>)
 80090c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090c6:	2206      	movs	r2, #6
 80090c8:	f7f7 f88a 	bl	80001e0 <memchr>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d03f      	beq.n	8009150 <_vfiprintf_r+0x22c>
 80090d0:	4b29      	ldr	r3, [pc, #164]	; (8009178 <_vfiprintf_r+0x254>)
 80090d2:	bb1b      	cbnz	r3, 800911c <_vfiprintf_r+0x1f8>
 80090d4:	9b03      	ldr	r3, [sp, #12]
 80090d6:	3307      	adds	r3, #7
 80090d8:	f023 0307 	bic.w	r3, r3, #7
 80090dc:	3308      	adds	r3, #8
 80090de:	9303      	str	r3, [sp, #12]
 80090e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090e2:	443b      	add	r3, r7
 80090e4:	9309      	str	r3, [sp, #36]	; 0x24
 80090e6:	e767      	b.n	8008fb8 <_vfiprintf_r+0x94>
 80090e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ec:	460c      	mov	r4, r1
 80090ee:	2001      	movs	r0, #1
 80090f0:	e7a5      	b.n	800903e <_vfiprintf_r+0x11a>
 80090f2:	2300      	movs	r3, #0
 80090f4:	3401      	adds	r4, #1
 80090f6:	9305      	str	r3, [sp, #20]
 80090f8:	4619      	mov	r1, r3
 80090fa:	f04f 0c0a 	mov.w	ip, #10
 80090fe:	4620      	mov	r0, r4
 8009100:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009104:	3a30      	subs	r2, #48	; 0x30
 8009106:	2a09      	cmp	r2, #9
 8009108:	d903      	bls.n	8009112 <_vfiprintf_r+0x1ee>
 800910a:	2b00      	cmp	r3, #0
 800910c:	d0c5      	beq.n	800909a <_vfiprintf_r+0x176>
 800910e:	9105      	str	r1, [sp, #20]
 8009110:	e7c3      	b.n	800909a <_vfiprintf_r+0x176>
 8009112:	fb0c 2101 	mla	r1, ip, r1, r2
 8009116:	4604      	mov	r4, r0
 8009118:	2301      	movs	r3, #1
 800911a:	e7f0      	b.n	80090fe <_vfiprintf_r+0x1da>
 800911c:	ab03      	add	r3, sp, #12
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	462a      	mov	r2, r5
 8009122:	4b16      	ldr	r3, [pc, #88]	; (800917c <_vfiprintf_r+0x258>)
 8009124:	a904      	add	r1, sp, #16
 8009126:	4630      	mov	r0, r6
 8009128:	f7fd fdd8 	bl	8006cdc <_printf_float>
 800912c:	4607      	mov	r7, r0
 800912e:	1c78      	adds	r0, r7, #1
 8009130:	d1d6      	bne.n	80090e0 <_vfiprintf_r+0x1bc>
 8009132:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009134:	07d9      	lsls	r1, r3, #31
 8009136:	d405      	bmi.n	8009144 <_vfiprintf_r+0x220>
 8009138:	89ab      	ldrh	r3, [r5, #12]
 800913a:	059a      	lsls	r2, r3, #22
 800913c:	d402      	bmi.n	8009144 <_vfiprintf_r+0x220>
 800913e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009140:	f000 faaf 	bl	80096a2 <__retarget_lock_release_recursive>
 8009144:	89ab      	ldrh	r3, [r5, #12]
 8009146:	065b      	lsls	r3, r3, #25
 8009148:	f53f af12 	bmi.w	8008f70 <_vfiprintf_r+0x4c>
 800914c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800914e:	e711      	b.n	8008f74 <_vfiprintf_r+0x50>
 8009150:	ab03      	add	r3, sp, #12
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	462a      	mov	r2, r5
 8009156:	4b09      	ldr	r3, [pc, #36]	; (800917c <_vfiprintf_r+0x258>)
 8009158:	a904      	add	r1, sp, #16
 800915a:	4630      	mov	r0, r6
 800915c:	f7fe f862 	bl	8007224 <_printf_i>
 8009160:	e7e4      	b.n	800912c <_vfiprintf_r+0x208>
 8009162:	bf00      	nop
 8009164:	0800a0e4 	.word	0x0800a0e4
 8009168:	0800a104 	.word	0x0800a104
 800916c:	0800a0c4 	.word	0x0800a0c4
 8009170:	08009f6c 	.word	0x08009f6c
 8009174:	08009f76 	.word	0x08009f76
 8009178:	08006cdd 	.word	0x08006cdd
 800917c:	08008f01 	.word	0x08008f01
 8009180:	08009f72 	.word	0x08009f72

08009184 <__swbuf_r>:
 8009184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009186:	460e      	mov	r6, r1
 8009188:	4614      	mov	r4, r2
 800918a:	4605      	mov	r5, r0
 800918c:	b118      	cbz	r0, 8009196 <__swbuf_r+0x12>
 800918e:	6983      	ldr	r3, [r0, #24]
 8009190:	b90b      	cbnz	r3, 8009196 <__swbuf_r+0x12>
 8009192:	f000 f9e7 	bl	8009564 <__sinit>
 8009196:	4b21      	ldr	r3, [pc, #132]	; (800921c <__swbuf_r+0x98>)
 8009198:	429c      	cmp	r4, r3
 800919a:	d12b      	bne.n	80091f4 <__swbuf_r+0x70>
 800919c:	686c      	ldr	r4, [r5, #4]
 800919e:	69a3      	ldr	r3, [r4, #24]
 80091a0:	60a3      	str	r3, [r4, #8]
 80091a2:	89a3      	ldrh	r3, [r4, #12]
 80091a4:	071a      	lsls	r2, r3, #28
 80091a6:	d52f      	bpl.n	8009208 <__swbuf_r+0x84>
 80091a8:	6923      	ldr	r3, [r4, #16]
 80091aa:	b36b      	cbz	r3, 8009208 <__swbuf_r+0x84>
 80091ac:	6923      	ldr	r3, [r4, #16]
 80091ae:	6820      	ldr	r0, [r4, #0]
 80091b0:	1ac0      	subs	r0, r0, r3
 80091b2:	6963      	ldr	r3, [r4, #20]
 80091b4:	b2f6      	uxtb	r6, r6
 80091b6:	4283      	cmp	r3, r0
 80091b8:	4637      	mov	r7, r6
 80091ba:	dc04      	bgt.n	80091c6 <__swbuf_r+0x42>
 80091bc:	4621      	mov	r1, r4
 80091be:	4628      	mov	r0, r5
 80091c0:	f000 f93c 	bl	800943c <_fflush_r>
 80091c4:	bb30      	cbnz	r0, 8009214 <__swbuf_r+0x90>
 80091c6:	68a3      	ldr	r3, [r4, #8]
 80091c8:	3b01      	subs	r3, #1
 80091ca:	60a3      	str	r3, [r4, #8]
 80091cc:	6823      	ldr	r3, [r4, #0]
 80091ce:	1c5a      	adds	r2, r3, #1
 80091d0:	6022      	str	r2, [r4, #0]
 80091d2:	701e      	strb	r6, [r3, #0]
 80091d4:	6963      	ldr	r3, [r4, #20]
 80091d6:	3001      	adds	r0, #1
 80091d8:	4283      	cmp	r3, r0
 80091da:	d004      	beq.n	80091e6 <__swbuf_r+0x62>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	07db      	lsls	r3, r3, #31
 80091e0:	d506      	bpl.n	80091f0 <__swbuf_r+0x6c>
 80091e2:	2e0a      	cmp	r6, #10
 80091e4:	d104      	bne.n	80091f0 <__swbuf_r+0x6c>
 80091e6:	4621      	mov	r1, r4
 80091e8:	4628      	mov	r0, r5
 80091ea:	f000 f927 	bl	800943c <_fflush_r>
 80091ee:	b988      	cbnz	r0, 8009214 <__swbuf_r+0x90>
 80091f0:	4638      	mov	r0, r7
 80091f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091f4:	4b0a      	ldr	r3, [pc, #40]	; (8009220 <__swbuf_r+0x9c>)
 80091f6:	429c      	cmp	r4, r3
 80091f8:	d101      	bne.n	80091fe <__swbuf_r+0x7a>
 80091fa:	68ac      	ldr	r4, [r5, #8]
 80091fc:	e7cf      	b.n	800919e <__swbuf_r+0x1a>
 80091fe:	4b09      	ldr	r3, [pc, #36]	; (8009224 <__swbuf_r+0xa0>)
 8009200:	429c      	cmp	r4, r3
 8009202:	bf08      	it	eq
 8009204:	68ec      	ldreq	r4, [r5, #12]
 8009206:	e7ca      	b.n	800919e <__swbuf_r+0x1a>
 8009208:	4621      	mov	r1, r4
 800920a:	4628      	mov	r0, r5
 800920c:	f000 f81a 	bl	8009244 <__swsetup_r>
 8009210:	2800      	cmp	r0, #0
 8009212:	d0cb      	beq.n	80091ac <__swbuf_r+0x28>
 8009214:	f04f 37ff 	mov.w	r7, #4294967295
 8009218:	e7ea      	b.n	80091f0 <__swbuf_r+0x6c>
 800921a:	bf00      	nop
 800921c:	0800a0e4 	.word	0x0800a0e4
 8009220:	0800a104 	.word	0x0800a104
 8009224:	0800a0c4 	.word	0x0800a0c4

08009228 <__ascii_wctomb>:
 8009228:	b149      	cbz	r1, 800923e <__ascii_wctomb+0x16>
 800922a:	2aff      	cmp	r2, #255	; 0xff
 800922c:	bf85      	ittet	hi
 800922e:	238a      	movhi	r3, #138	; 0x8a
 8009230:	6003      	strhi	r3, [r0, #0]
 8009232:	700a      	strbls	r2, [r1, #0]
 8009234:	f04f 30ff 	movhi.w	r0, #4294967295
 8009238:	bf98      	it	ls
 800923a:	2001      	movls	r0, #1
 800923c:	4770      	bx	lr
 800923e:	4608      	mov	r0, r1
 8009240:	4770      	bx	lr
	...

08009244 <__swsetup_r>:
 8009244:	4b32      	ldr	r3, [pc, #200]	; (8009310 <__swsetup_r+0xcc>)
 8009246:	b570      	push	{r4, r5, r6, lr}
 8009248:	681d      	ldr	r5, [r3, #0]
 800924a:	4606      	mov	r6, r0
 800924c:	460c      	mov	r4, r1
 800924e:	b125      	cbz	r5, 800925a <__swsetup_r+0x16>
 8009250:	69ab      	ldr	r3, [r5, #24]
 8009252:	b913      	cbnz	r3, 800925a <__swsetup_r+0x16>
 8009254:	4628      	mov	r0, r5
 8009256:	f000 f985 	bl	8009564 <__sinit>
 800925a:	4b2e      	ldr	r3, [pc, #184]	; (8009314 <__swsetup_r+0xd0>)
 800925c:	429c      	cmp	r4, r3
 800925e:	d10f      	bne.n	8009280 <__swsetup_r+0x3c>
 8009260:	686c      	ldr	r4, [r5, #4]
 8009262:	89a3      	ldrh	r3, [r4, #12]
 8009264:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009268:	0719      	lsls	r1, r3, #28
 800926a:	d42c      	bmi.n	80092c6 <__swsetup_r+0x82>
 800926c:	06dd      	lsls	r5, r3, #27
 800926e:	d411      	bmi.n	8009294 <__swsetup_r+0x50>
 8009270:	2309      	movs	r3, #9
 8009272:	6033      	str	r3, [r6, #0]
 8009274:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009278:	81a3      	strh	r3, [r4, #12]
 800927a:	f04f 30ff 	mov.w	r0, #4294967295
 800927e:	e03e      	b.n	80092fe <__swsetup_r+0xba>
 8009280:	4b25      	ldr	r3, [pc, #148]	; (8009318 <__swsetup_r+0xd4>)
 8009282:	429c      	cmp	r4, r3
 8009284:	d101      	bne.n	800928a <__swsetup_r+0x46>
 8009286:	68ac      	ldr	r4, [r5, #8]
 8009288:	e7eb      	b.n	8009262 <__swsetup_r+0x1e>
 800928a:	4b24      	ldr	r3, [pc, #144]	; (800931c <__swsetup_r+0xd8>)
 800928c:	429c      	cmp	r4, r3
 800928e:	bf08      	it	eq
 8009290:	68ec      	ldreq	r4, [r5, #12]
 8009292:	e7e6      	b.n	8009262 <__swsetup_r+0x1e>
 8009294:	0758      	lsls	r0, r3, #29
 8009296:	d512      	bpl.n	80092be <__swsetup_r+0x7a>
 8009298:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800929a:	b141      	cbz	r1, 80092ae <__swsetup_r+0x6a>
 800929c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092a0:	4299      	cmp	r1, r3
 80092a2:	d002      	beq.n	80092aa <__swsetup_r+0x66>
 80092a4:	4630      	mov	r0, r6
 80092a6:	f7ff fb31 	bl	800890c <_free_r>
 80092aa:	2300      	movs	r3, #0
 80092ac:	6363      	str	r3, [r4, #52]	; 0x34
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	2300      	movs	r3, #0
 80092b8:	6063      	str	r3, [r4, #4]
 80092ba:	6923      	ldr	r3, [r4, #16]
 80092bc:	6023      	str	r3, [r4, #0]
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	f043 0308 	orr.w	r3, r3, #8
 80092c4:	81a3      	strh	r3, [r4, #12]
 80092c6:	6923      	ldr	r3, [r4, #16]
 80092c8:	b94b      	cbnz	r3, 80092de <__swsetup_r+0x9a>
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092d4:	d003      	beq.n	80092de <__swsetup_r+0x9a>
 80092d6:	4621      	mov	r1, r4
 80092d8:	4630      	mov	r0, r6
 80092da:	f000 fa09 	bl	80096f0 <__smakebuf_r>
 80092de:	89a0      	ldrh	r0, [r4, #12]
 80092e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092e4:	f010 0301 	ands.w	r3, r0, #1
 80092e8:	d00a      	beq.n	8009300 <__swsetup_r+0xbc>
 80092ea:	2300      	movs	r3, #0
 80092ec:	60a3      	str	r3, [r4, #8]
 80092ee:	6963      	ldr	r3, [r4, #20]
 80092f0:	425b      	negs	r3, r3
 80092f2:	61a3      	str	r3, [r4, #24]
 80092f4:	6923      	ldr	r3, [r4, #16]
 80092f6:	b943      	cbnz	r3, 800930a <__swsetup_r+0xc6>
 80092f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092fc:	d1ba      	bne.n	8009274 <__swsetup_r+0x30>
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
 8009300:	0781      	lsls	r1, r0, #30
 8009302:	bf58      	it	pl
 8009304:	6963      	ldrpl	r3, [r4, #20]
 8009306:	60a3      	str	r3, [r4, #8]
 8009308:	e7f4      	b.n	80092f4 <__swsetup_r+0xb0>
 800930a:	2000      	movs	r0, #0
 800930c:	e7f7      	b.n	80092fe <__swsetup_r+0xba>
 800930e:	bf00      	nop
 8009310:	20000010 	.word	0x20000010
 8009314:	0800a0e4 	.word	0x0800a0e4
 8009318:	0800a104 	.word	0x0800a104
 800931c:	0800a0c4 	.word	0x0800a0c4

08009320 <abort>:
 8009320:	b508      	push	{r3, lr}
 8009322:	2006      	movs	r0, #6
 8009324:	f000 fa54 	bl	80097d0 <raise>
 8009328:	2001      	movs	r0, #1
 800932a:	f7f8 ff19 	bl	8002160 <_exit>
	...

08009330 <__sflush_r>:
 8009330:	898a      	ldrh	r2, [r1, #12]
 8009332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009336:	4605      	mov	r5, r0
 8009338:	0710      	lsls	r0, r2, #28
 800933a:	460c      	mov	r4, r1
 800933c:	d458      	bmi.n	80093f0 <__sflush_r+0xc0>
 800933e:	684b      	ldr	r3, [r1, #4]
 8009340:	2b00      	cmp	r3, #0
 8009342:	dc05      	bgt.n	8009350 <__sflush_r+0x20>
 8009344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009346:	2b00      	cmp	r3, #0
 8009348:	dc02      	bgt.n	8009350 <__sflush_r+0x20>
 800934a:	2000      	movs	r0, #0
 800934c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009352:	2e00      	cmp	r6, #0
 8009354:	d0f9      	beq.n	800934a <__sflush_r+0x1a>
 8009356:	2300      	movs	r3, #0
 8009358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800935c:	682f      	ldr	r7, [r5, #0]
 800935e:	602b      	str	r3, [r5, #0]
 8009360:	d032      	beq.n	80093c8 <__sflush_r+0x98>
 8009362:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009364:	89a3      	ldrh	r3, [r4, #12]
 8009366:	075a      	lsls	r2, r3, #29
 8009368:	d505      	bpl.n	8009376 <__sflush_r+0x46>
 800936a:	6863      	ldr	r3, [r4, #4]
 800936c:	1ac0      	subs	r0, r0, r3
 800936e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009370:	b10b      	cbz	r3, 8009376 <__sflush_r+0x46>
 8009372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009374:	1ac0      	subs	r0, r0, r3
 8009376:	2300      	movs	r3, #0
 8009378:	4602      	mov	r2, r0
 800937a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800937c:	6a21      	ldr	r1, [r4, #32]
 800937e:	4628      	mov	r0, r5
 8009380:	47b0      	blx	r6
 8009382:	1c43      	adds	r3, r0, #1
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	d106      	bne.n	8009396 <__sflush_r+0x66>
 8009388:	6829      	ldr	r1, [r5, #0]
 800938a:	291d      	cmp	r1, #29
 800938c:	d82c      	bhi.n	80093e8 <__sflush_r+0xb8>
 800938e:	4a2a      	ldr	r2, [pc, #168]	; (8009438 <__sflush_r+0x108>)
 8009390:	40ca      	lsrs	r2, r1
 8009392:	07d6      	lsls	r6, r2, #31
 8009394:	d528      	bpl.n	80093e8 <__sflush_r+0xb8>
 8009396:	2200      	movs	r2, #0
 8009398:	6062      	str	r2, [r4, #4]
 800939a:	04d9      	lsls	r1, r3, #19
 800939c:	6922      	ldr	r2, [r4, #16]
 800939e:	6022      	str	r2, [r4, #0]
 80093a0:	d504      	bpl.n	80093ac <__sflush_r+0x7c>
 80093a2:	1c42      	adds	r2, r0, #1
 80093a4:	d101      	bne.n	80093aa <__sflush_r+0x7a>
 80093a6:	682b      	ldr	r3, [r5, #0]
 80093a8:	b903      	cbnz	r3, 80093ac <__sflush_r+0x7c>
 80093aa:	6560      	str	r0, [r4, #84]	; 0x54
 80093ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093ae:	602f      	str	r7, [r5, #0]
 80093b0:	2900      	cmp	r1, #0
 80093b2:	d0ca      	beq.n	800934a <__sflush_r+0x1a>
 80093b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093b8:	4299      	cmp	r1, r3
 80093ba:	d002      	beq.n	80093c2 <__sflush_r+0x92>
 80093bc:	4628      	mov	r0, r5
 80093be:	f7ff faa5 	bl	800890c <_free_r>
 80093c2:	2000      	movs	r0, #0
 80093c4:	6360      	str	r0, [r4, #52]	; 0x34
 80093c6:	e7c1      	b.n	800934c <__sflush_r+0x1c>
 80093c8:	6a21      	ldr	r1, [r4, #32]
 80093ca:	2301      	movs	r3, #1
 80093cc:	4628      	mov	r0, r5
 80093ce:	47b0      	blx	r6
 80093d0:	1c41      	adds	r1, r0, #1
 80093d2:	d1c7      	bne.n	8009364 <__sflush_r+0x34>
 80093d4:	682b      	ldr	r3, [r5, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d0c4      	beq.n	8009364 <__sflush_r+0x34>
 80093da:	2b1d      	cmp	r3, #29
 80093dc:	d001      	beq.n	80093e2 <__sflush_r+0xb2>
 80093de:	2b16      	cmp	r3, #22
 80093e0:	d101      	bne.n	80093e6 <__sflush_r+0xb6>
 80093e2:	602f      	str	r7, [r5, #0]
 80093e4:	e7b1      	b.n	800934a <__sflush_r+0x1a>
 80093e6:	89a3      	ldrh	r3, [r4, #12]
 80093e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093ec:	81a3      	strh	r3, [r4, #12]
 80093ee:	e7ad      	b.n	800934c <__sflush_r+0x1c>
 80093f0:	690f      	ldr	r7, [r1, #16]
 80093f2:	2f00      	cmp	r7, #0
 80093f4:	d0a9      	beq.n	800934a <__sflush_r+0x1a>
 80093f6:	0793      	lsls	r3, r2, #30
 80093f8:	680e      	ldr	r6, [r1, #0]
 80093fa:	bf08      	it	eq
 80093fc:	694b      	ldreq	r3, [r1, #20]
 80093fe:	600f      	str	r7, [r1, #0]
 8009400:	bf18      	it	ne
 8009402:	2300      	movne	r3, #0
 8009404:	eba6 0807 	sub.w	r8, r6, r7
 8009408:	608b      	str	r3, [r1, #8]
 800940a:	f1b8 0f00 	cmp.w	r8, #0
 800940e:	dd9c      	ble.n	800934a <__sflush_r+0x1a>
 8009410:	6a21      	ldr	r1, [r4, #32]
 8009412:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009414:	4643      	mov	r3, r8
 8009416:	463a      	mov	r2, r7
 8009418:	4628      	mov	r0, r5
 800941a:	47b0      	blx	r6
 800941c:	2800      	cmp	r0, #0
 800941e:	dc06      	bgt.n	800942e <__sflush_r+0xfe>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009426:	81a3      	strh	r3, [r4, #12]
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	e78e      	b.n	800934c <__sflush_r+0x1c>
 800942e:	4407      	add	r7, r0
 8009430:	eba8 0800 	sub.w	r8, r8, r0
 8009434:	e7e9      	b.n	800940a <__sflush_r+0xda>
 8009436:	bf00      	nop
 8009438:	20400001 	.word	0x20400001

0800943c <_fflush_r>:
 800943c:	b538      	push	{r3, r4, r5, lr}
 800943e:	690b      	ldr	r3, [r1, #16]
 8009440:	4605      	mov	r5, r0
 8009442:	460c      	mov	r4, r1
 8009444:	b913      	cbnz	r3, 800944c <_fflush_r+0x10>
 8009446:	2500      	movs	r5, #0
 8009448:	4628      	mov	r0, r5
 800944a:	bd38      	pop	{r3, r4, r5, pc}
 800944c:	b118      	cbz	r0, 8009456 <_fflush_r+0x1a>
 800944e:	6983      	ldr	r3, [r0, #24]
 8009450:	b90b      	cbnz	r3, 8009456 <_fflush_r+0x1a>
 8009452:	f000 f887 	bl	8009564 <__sinit>
 8009456:	4b14      	ldr	r3, [pc, #80]	; (80094a8 <_fflush_r+0x6c>)
 8009458:	429c      	cmp	r4, r3
 800945a:	d11b      	bne.n	8009494 <_fflush_r+0x58>
 800945c:	686c      	ldr	r4, [r5, #4]
 800945e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d0ef      	beq.n	8009446 <_fflush_r+0xa>
 8009466:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009468:	07d0      	lsls	r0, r2, #31
 800946a:	d404      	bmi.n	8009476 <_fflush_r+0x3a>
 800946c:	0599      	lsls	r1, r3, #22
 800946e:	d402      	bmi.n	8009476 <_fflush_r+0x3a>
 8009470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009472:	f000 f915 	bl	80096a0 <__retarget_lock_acquire_recursive>
 8009476:	4628      	mov	r0, r5
 8009478:	4621      	mov	r1, r4
 800947a:	f7ff ff59 	bl	8009330 <__sflush_r>
 800947e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009480:	07da      	lsls	r2, r3, #31
 8009482:	4605      	mov	r5, r0
 8009484:	d4e0      	bmi.n	8009448 <_fflush_r+0xc>
 8009486:	89a3      	ldrh	r3, [r4, #12]
 8009488:	059b      	lsls	r3, r3, #22
 800948a:	d4dd      	bmi.n	8009448 <_fflush_r+0xc>
 800948c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800948e:	f000 f908 	bl	80096a2 <__retarget_lock_release_recursive>
 8009492:	e7d9      	b.n	8009448 <_fflush_r+0xc>
 8009494:	4b05      	ldr	r3, [pc, #20]	; (80094ac <_fflush_r+0x70>)
 8009496:	429c      	cmp	r4, r3
 8009498:	d101      	bne.n	800949e <_fflush_r+0x62>
 800949a:	68ac      	ldr	r4, [r5, #8]
 800949c:	e7df      	b.n	800945e <_fflush_r+0x22>
 800949e:	4b04      	ldr	r3, [pc, #16]	; (80094b0 <_fflush_r+0x74>)
 80094a0:	429c      	cmp	r4, r3
 80094a2:	bf08      	it	eq
 80094a4:	68ec      	ldreq	r4, [r5, #12]
 80094a6:	e7da      	b.n	800945e <_fflush_r+0x22>
 80094a8:	0800a0e4 	.word	0x0800a0e4
 80094ac:	0800a104 	.word	0x0800a104
 80094b0:	0800a0c4 	.word	0x0800a0c4

080094b4 <std>:
 80094b4:	2300      	movs	r3, #0
 80094b6:	b510      	push	{r4, lr}
 80094b8:	4604      	mov	r4, r0
 80094ba:	e9c0 3300 	strd	r3, r3, [r0]
 80094be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094c2:	6083      	str	r3, [r0, #8]
 80094c4:	8181      	strh	r1, [r0, #12]
 80094c6:	6643      	str	r3, [r0, #100]	; 0x64
 80094c8:	81c2      	strh	r2, [r0, #14]
 80094ca:	6183      	str	r3, [r0, #24]
 80094cc:	4619      	mov	r1, r3
 80094ce:	2208      	movs	r2, #8
 80094d0:	305c      	adds	r0, #92	; 0x5c
 80094d2:	f7fd fb5b 	bl	8006b8c <memset>
 80094d6:	4b05      	ldr	r3, [pc, #20]	; (80094ec <std+0x38>)
 80094d8:	6263      	str	r3, [r4, #36]	; 0x24
 80094da:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <std+0x3c>)
 80094dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80094de:	4b05      	ldr	r3, [pc, #20]	; (80094f4 <std+0x40>)
 80094e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094e2:	4b05      	ldr	r3, [pc, #20]	; (80094f8 <std+0x44>)
 80094e4:	6224      	str	r4, [r4, #32]
 80094e6:	6323      	str	r3, [r4, #48]	; 0x30
 80094e8:	bd10      	pop	{r4, pc}
 80094ea:	bf00      	nop
 80094ec:	08009809 	.word	0x08009809
 80094f0:	0800982b 	.word	0x0800982b
 80094f4:	08009863 	.word	0x08009863
 80094f8:	08009887 	.word	0x08009887

080094fc <_cleanup_r>:
 80094fc:	4901      	ldr	r1, [pc, #4]	; (8009504 <_cleanup_r+0x8>)
 80094fe:	f000 b8af 	b.w	8009660 <_fwalk_reent>
 8009502:	bf00      	nop
 8009504:	0800943d 	.word	0x0800943d

08009508 <__sfmoreglue>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	2268      	movs	r2, #104	; 0x68
 800950c:	1e4d      	subs	r5, r1, #1
 800950e:	4355      	muls	r5, r2
 8009510:	460e      	mov	r6, r1
 8009512:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009516:	f7ff fa65 	bl	80089e4 <_malloc_r>
 800951a:	4604      	mov	r4, r0
 800951c:	b140      	cbz	r0, 8009530 <__sfmoreglue+0x28>
 800951e:	2100      	movs	r1, #0
 8009520:	e9c0 1600 	strd	r1, r6, [r0]
 8009524:	300c      	adds	r0, #12
 8009526:	60a0      	str	r0, [r4, #8]
 8009528:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800952c:	f7fd fb2e 	bl	8006b8c <memset>
 8009530:	4620      	mov	r0, r4
 8009532:	bd70      	pop	{r4, r5, r6, pc}

08009534 <__sfp_lock_acquire>:
 8009534:	4801      	ldr	r0, [pc, #4]	; (800953c <__sfp_lock_acquire+0x8>)
 8009536:	f000 b8b3 	b.w	80096a0 <__retarget_lock_acquire_recursive>
 800953a:	bf00      	nop
 800953c:	20000359 	.word	0x20000359

08009540 <__sfp_lock_release>:
 8009540:	4801      	ldr	r0, [pc, #4]	; (8009548 <__sfp_lock_release+0x8>)
 8009542:	f000 b8ae 	b.w	80096a2 <__retarget_lock_release_recursive>
 8009546:	bf00      	nop
 8009548:	20000359 	.word	0x20000359

0800954c <__sinit_lock_acquire>:
 800954c:	4801      	ldr	r0, [pc, #4]	; (8009554 <__sinit_lock_acquire+0x8>)
 800954e:	f000 b8a7 	b.w	80096a0 <__retarget_lock_acquire_recursive>
 8009552:	bf00      	nop
 8009554:	2000035a 	.word	0x2000035a

08009558 <__sinit_lock_release>:
 8009558:	4801      	ldr	r0, [pc, #4]	; (8009560 <__sinit_lock_release+0x8>)
 800955a:	f000 b8a2 	b.w	80096a2 <__retarget_lock_release_recursive>
 800955e:	bf00      	nop
 8009560:	2000035a 	.word	0x2000035a

08009564 <__sinit>:
 8009564:	b510      	push	{r4, lr}
 8009566:	4604      	mov	r4, r0
 8009568:	f7ff fff0 	bl	800954c <__sinit_lock_acquire>
 800956c:	69a3      	ldr	r3, [r4, #24]
 800956e:	b11b      	cbz	r3, 8009578 <__sinit+0x14>
 8009570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009574:	f7ff bff0 	b.w	8009558 <__sinit_lock_release>
 8009578:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800957c:	6523      	str	r3, [r4, #80]	; 0x50
 800957e:	4b13      	ldr	r3, [pc, #76]	; (80095cc <__sinit+0x68>)
 8009580:	4a13      	ldr	r2, [pc, #76]	; (80095d0 <__sinit+0x6c>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	62a2      	str	r2, [r4, #40]	; 0x28
 8009586:	42a3      	cmp	r3, r4
 8009588:	bf04      	itt	eq
 800958a:	2301      	moveq	r3, #1
 800958c:	61a3      	streq	r3, [r4, #24]
 800958e:	4620      	mov	r0, r4
 8009590:	f000 f820 	bl	80095d4 <__sfp>
 8009594:	6060      	str	r0, [r4, #4]
 8009596:	4620      	mov	r0, r4
 8009598:	f000 f81c 	bl	80095d4 <__sfp>
 800959c:	60a0      	str	r0, [r4, #8]
 800959e:	4620      	mov	r0, r4
 80095a0:	f000 f818 	bl	80095d4 <__sfp>
 80095a4:	2200      	movs	r2, #0
 80095a6:	60e0      	str	r0, [r4, #12]
 80095a8:	2104      	movs	r1, #4
 80095aa:	6860      	ldr	r0, [r4, #4]
 80095ac:	f7ff ff82 	bl	80094b4 <std>
 80095b0:	68a0      	ldr	r0, [r4, #8]
 80095b2:	2201      	movs	r2, #1
 80095b4:	2109      	movs	r1, #9
 80095b6:	f7ff ff7d 	bl	80094b4 <std>
 80095ba:	68e0      	ldr	r0, [r4, #12]
 80095bc:	2202      	movs	r2, #2
 80095be:	2112      	movs	r1, #18
 80095c0:	f7ff ff78 	bl	80094b4 <std>
 80095c4:	2301      	movs	r3, #1
 80095c6:	61a3      	str	r3, [r4, #24]
 80095c8:	e7d2      	b.n	8009570 <__sinit+0xc>
 80095ca:	bf00      	nop
 80095cc:	08009d48 	.word	0x08009d48
 80095d0:	080094fd 	.word	0x080094fd

080095d4 <__sfp>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	4607      	mov	r7, r0
 80095d8:	f7ff ffac 	bl	8009534 <__sfp_lock_acquire>
 80095dc:	4b1e      	ldr	r3, [pc, #120]	; (8009658 <__sfp+0x84>)
 80095de:	681e      	ldr	r6, [r3, #0]
 80095e0:	69b3      	ldr	r3, [r6, #24]
 80095e2:	b913      	cbnz	r3, 80095ea <__sfp+0x16>
 80095e4:	4630      	mov	r0, r6
 80095e6:	f7ff ffbd 	bl	8009564 <__sinit>
 80095ea:	3648      	adds	r6, #72	; 0x48
 80095ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80095f0:	3b01      	subs	r3, #1
 80095f2:	d503      	bpl.n	80095fc <__sfp+0x28>
 80095f4:	6833      	ldr	r3, [r6, #0]
 80095f6:	b30b      	cbz	r3, 800963c <__sfp+0x68>
 80095f8:	6836      	ldr	r6, [r6, #0]
 80095fa:	e7f7      	b.n	80095ec <__sfp+0x18>
 80095fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009600:	b9d5      	cbnz	r5, 8009638 <__sfp+0x64>
 8009602:	4b16      	ldr	r3, [pc, #88]	; (800965c <__sfp+0x88>)
 8009604:	60e3      	str	r3, [r4, #12]
 8009606:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800960a:	6665      	str	r5, [r4, #100]	; 0x64
 800960c:	f000 f847 	bl	800969e <__retarget_lock_init_recursive>
 8009610:	f7ff ff96 	bl	8009540 <__sfp_lock_release>
 8009614:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009618:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800961c:	6025      	str	r5, [r4, #0]
 800961e:	61a5      	str	r5, [r4, #24]
 8009620:	2208      	movs	r2, #8
 8009622:	4629      	mov	r1, r5
 8009624:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009628:	f7fd fab0 	bl	8006b8c <memset>
 800962c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009630:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009634:	4620      	mov	r0, r4
 8009636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009638:	3468      	adds	r4, #104	; 0x68
 800963a:	e7d9      	b.n	80095f0 <__sfp+0x1c>
 800963c:	2104      	movs	r1, #4
 800963e:	4638      	mov	r0, r7
 8009640:	f7ff ff62 	bl	8009508 <__sfmoreglue>
 8009644:	4604      	mov	r4, r0
 8009646:	6030      	str	r0, [r6, #0]
 8009648:	2800      	cmp	r0, #0
 800964a:	d1d5      	bne.n	80095f8 <__sfp+0x24>
 800964c:	f7ff ff78 	bl	8009540 <__sfp_lock_release>
 8009650:	230c      	movs	r3, #12
 8009652:	603b      	str	r3, [r7, #0]
 8009654:	e7ee      	b.n	8009634 <__sfp+0x60>
 8009656:	bf00      	nop
 8009658:	08009d48 	.word	0x08009d48
 800965c:	ffff0001 	.word	0xffff0001

08009660 <_fwalk_reent>:
 8009660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009664:	4606      	mov	r6, r0
 8009666:	4688      	mov	r8, r1
 8009668:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800966c:	2700      	movs	r7, #0
 800966e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009672:	f1b9 0901 	subs.w	r9, r9, #1
 8009676:	d505      	bpl.n	8009684 <_fwalk_reent+0x24>
 8009678:	6824      	ldr	r4, [r4, #0]
 800967a:	2c00      	cmp	r4, #0
 800967c:	d1f7      	bne.n	800966e <_fwalk_reent+0xe>
 800967e:	4638      	mov	r0, r7
 8009680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009684:	89ab      	ldrh	r3, [r5, #12]
 8009686:	2b01      	cmp	r3, #1
 8009688:	d907      	bls.n	800969a <_fwalk_reent+0x3a>
 800968a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800968e:	3301      	adds	r3, #1
 8009690:	d003      	beq.n	800969a <_fwalk_reent+0x3a>
 8009692:	4629      	mov	r1, r5
 8009694:	4630      	mov	r0, r6
 8009696:	47c0      	blx	r8
 8009698:	4307      	orrs	r7, r0
 800969a:	3568      	adds	r5, #104	; 0x68
 800969c:	e7e9      	b.n	8009672 <_fwalk_reent+0x12>

0800969e <__retarget_lock_init_recursive>:
 800969e:	4770      	bx	lr

080096a0 <__retarget_lock_acquire_recursive>:
 80096a0:	4770      	bx	lr

080096a2 <__retarget_lock_release_recursive>:
 80096a2:	4770      	bx	lr

080096a4 <__swhatbuf_r>:
 80096a4:	b570      	push	{r4, r5, r6, lr}
 80096a6:	460e      	mov	r6, r1
 80096a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ac:	2900      	cmp	r1, #0
 80096ae:	b096      	sub	sp, #88	; 0x58
 80096b0:	4614      	mov	r4, r2
 80096b2:	461d      	mov	r5, r3
 80096b4:	da08      	bge.n	80096c8 <__swhatbuf_r+0x24>
 80096b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	602a      	str	r2, [r5, #0]
 80096be:	061a      	lsls	r2, r3, #24
 80096c0:	d410      	bmi.n	80096e4 <__swhatbuf_r+0x40>
 80096c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096c6:	e00e      	b.n	80096e6 <__swhatbuf_r+0x42>
 80096c8:	466a      	mov	r2, sp
 80096ca:	f000 f903 	bl	80098d4 <_fstat_r>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	dbf1      	blt.n	80096b6 <__swhatbuf_r+0x12>
 80096d2:	9a01      	ldr	r2, [sp, #4]
 80096d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80096d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80096dc:	425a      	negs	r2, r3
 80096de:	415a      	adcs	r2, r3
 80096e0:	602a      	str	r2, [r5, #0]
 80096e2:	e7ee      	b.n	80096c2 <__swhatbuf_r+0x1e>
 80096e4:	2340      	movs	r3, #64	; 0x40
 80096e6:	2000      	movs	r0, #0
 80096e8:	6023      	str	r3, [r4, #0]
 80096ea:	b016      	add	sp, #88	; 0x58
 80096ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080096f0 <__smakebuf_r>:
 80096f0:	898b      	ldrh	r3, [r1, #12]
 80096f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096f4:	079d      	lsls	r5, r3, #30
 80096f6:	4606      	mov	r6, r0
 80096f8:	460c      	mov	r4, r1
 80096fa:	d507      	bpl.n	800970c <__smakebuf_r+0x1c>
 80096fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009700:	6023      	str	r3, [r4, #0]
 8009702:	6123      	str	r3, [r4, #16]
 8009704:	2301      	movs	r3, #1
 8009706:	6163      	str	r3, [r4, #20]
 8009708:	b002      	add	sp, #8
 800970a:	bd70      	pop	{r4, r5, r6, pc}
 800970c:	ab01      	add	r3, sp, #4
 800970e:	466a      	mov	r2, sp
 8009710:	f7ff ffc8 	bl	80096a4 <__swhatbuf_r>
 8009714:	9900      	ldr	r1, [sp, #0]
 8009716:	4605      	mov	r5, r0
 8009718:	4630      	mov	r0, r6
 800971a:	f7ff f963 	bl	80089e4 <_malloc_r>
 800971e:	b948      	cbnz	r0, 8009734 <__smakebuf_r+0x44>
 8009720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009724:	059a      	lsls	r2, r3, #22
 8009726:	d4ef      	bmi.n	8009708 <__smakebuf_r+0x18>
 8009728:	f023 0303 	bic.w	r3, r3, #3
 800972c:	f043 0302 	orr.w	r3, r3, #2
 8009730:	81a3      	strh	r3, [r4, #12]
 8009732:	e7e3      	b.n	80096fc <__smakebuf_r+0xc>
 8009734:	4b0d      	ldr	r3, [pc, #52]	; (800976c <__smakebuf_r+0x7c>)
 8009736:	62b3      	str	r3, [r6, #40]	; 0x28
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	6020      	str	r0, [r4, #0]
 800973c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009740:	81a3      	strh	r3, [r4, #12]
 8009742:	9b00      	ldr	r3, [sp, #0]
 8009744:	6163      	str	r3, [r4, #20]
 8009746:	9b01      	ldr	r3, [sp, #4]
 8009748:	6120      	str	r0, [r4, #16]
 800974a:	b15b      	cbz	r3, 8009764 <__smakebuf_r+0x74>
 800974c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009750:	4630      	mov	r0, r6
 8009752:	f000 f8d1 	bl	80098f8 <_isatty_r>
 8009756:	b128      	cbz	r0, 8009764 <__smakebuf_r+0x74>
 8009758:	89a3      	ldrh	r3, [r4, #12]
 800975a:	f023 0303 	bic.w	r3, r3, #3
 800975e:	f043 0301 	orr.w	r3, r3, #1
 8009762:	81a3      	strh	r3, [r4, #12]
 8009764:	89a0      	ldrh	r0, [r4, #12]
 8009766:	4305      	orrs	r5, r0
 8009768:	81a5      	strh	r5, [r4, #12]
 800976a:	e7cd      	b.n	8009708 <__smakebuf_r+0x18>
 800976c:	080094fd 	.word	0x080094fd

08009770 <_malloc_usable_size_r>:
 8009770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009774:	1f18      	subs	r0, r3, #4
 8009776:	2b00      	cmp	r3, #0
 8009778:	bfbc      	itt	lt
 800977a:	580b      	ldrlt	r3, [r1, r0]
 800977c:	18c0      	addlt	r0, r0, r3
 800977e:	4770      	bx	lr

08009780 <_raise_r>:
 8009780:	291f      	cmp	r1, #31
 8009782:	b538      	push	{r3, r4, r5, lr}
 8009784:	4604      	mov	r4, r0
 8009786:	460d      	mov	r5, r1
 8009788:	d904      	bls.n	8009794 <_raise_r+0x14>
 800978a:	2316      	movs	r3, #22
 800978c:	6003      	str	r3, [r0, #0]
 800978e:	f04f 30ff 	mov.w	r0, #4294967295
 8009792:	bd38      	pop	{r3, r4, r5, pc}
 8009794:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009796:	b112      	cbz	r2, 800979e <_raise_r+0x1e>
 8009798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800979c:	b94b      	cbnz	r3, 80097b2 <_raise_r+0x32>
 800979e:	4620      	mov	r0, r4
 80097a0:	f000 f830 	bl	8009804 <_getpid_r>
 80097a4:	462a      	mov	r2, r5
 80097a6:	4601      	mov	r1, r0
 80097a8:	4620      	mov	r0, r4
 80097aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ae:	f000 b817 	b.w	80097e0 <_kill_r>
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d00a      	beq.n	80097cc <_raise_r+0x4c>
 80097b6:	1c59      	adds	r1, r3, #1
 80097b8:	d103      	bne.n	80097c2 <_raise_r+0x42>
 80097ba:	2316      	movs	r3, #22
 80097bc:	6003      	str	r3, [r0, #0]
 80097be:	2001      	movs	r0, #1
 80097c0:	e7e7      	b.n	8009792 <_raise_r+0x12>
 80097c2:	2400      	movs	r4, #0
 80097c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097c8:	4628      	mov	r0, r5
 80097ca:	4798      	blx	r3
 80097cc:	2000      	movs	r0, #0
 80097ce:	e7e0      	b.n	8009792 <_raise_r+0x12>

080097d0 <raise>:
 80097d0:	4b02      	ldr	r3, [pc, #8]	; (80097dc <raise+0xc>)
 80097d2:	4601      	mov	r1, r0
 80097d4:	6818      	ldr	r0, [r3, #0]
 80097d6:	f7ff bfd3 	b.w	8009780 <_raise_r>
 80097da:	bf00      	nop
 80097dc:	20000010 	.word	0x20000010

080097e0 <_kill_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d07      	ldr	r5, [pc, #28]	; (8009800 <_kill_r+0x20>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	4611      	mov	r1, r2
 80097ec:	602b      	str	r3, [r5, #0]
 80097ee:	f7f8 fca7 	bl	8002140 <_kill>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	d102      	bne.n	80097fc <_kill_r+0x1c>
 80097f6:	682b      	ldr	r3, [r5, #0]
 80097f8:	b103      	cbz	r3, 80097fc <_kill_r+0x1c>
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
 80097fe:	bf00      	nop
 8009800:	20000354 	.word	0x20000354

08009804 <_getpid_r>:
 8009804:	f7f8 bc94 	b.w	8002130 <_getpid>

08009808 <__sread>:
 8009808:	b510      	push	{r4, lr}
 800980a:	460c      	mov	r4, r1
 800980c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009810:	f000 f894 	bl	800993c <_read_r>
 8009814:	2800      	cmp	r0, #0
 8009816:	bfab      	itete	ge
 8009818:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800981a:	89a3      	ldrhlt	r3, [r4, #12]
 800981c:	181b      	addge	r3, r3, r0
 800981e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009822:	bfac      	ite	ge
 8009824:	6563      	strge	r3, [r4, #84]	; 0x54
 8009826:	81a3      	strhlt	r3, [r4, #12]
 8009828:	bd10      	pop	{r4, pc}

0800982a <__swrite>:
 800982a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800982e:	461f      	mov	r7, r3
 8009830:	898b      	ldrh	r3, [r1, #12]
 8009832:	05db      	lsls	r3, r3, #23
 8009834:	4605      	mov	r5, r0
 8009836:	460c      	mov	r4, r1
 8009838:	4616      	mov	r6, r2
 800983a:	d505      	bpl.n	8009848 <__swrite+0x1e>
 800983c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009840:	2302      	movs	r3, #2
 8009842:	2200      	movs	r2, #0
 8009844:	f000 f868 	bl	8009918 <_lseek_r>
 8009848:	89a3      	ldrh	r3, [r4, #12]
 800984a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800984e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009852:	81a3      	strh	r3, [r4, #12]
 8009854:	4632      	mov	r2, r6
 8009856:	463b      	mov	r3, r7
 8009858:	4628      	mov	r0, r5
 800985a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800985e:	f000 b817 	b.w	8009890 <_write_r>

08009862 <__sseek>:
 8009862:	b510      	push	{r4, lr}
 8009864:	460c      	mov	r4, r1
 8009866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800986a:	f000 f855 	bl	8009918 <_lseek_r>
 800986e:	1c43      	adds	r3, r0, #1
 8009870:	89a3      	ldrh	r3, [r4, #12]
 8009872:	bf15      	itete	ne
 8009874:	6560      	strne	r0, [r4, #84]	; 0x54
 8009876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800987a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800987e:	81a3      	strheq	r3, [r4, #12]
 8009880:	bf18      	it	ne
 8009882:	81a3      	strhne	r3, [r4, #12]
 8009884:	bd10      	pop	{r4, pc}

08009886 <__sclose>:
 8009886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800988a:	f000 b813 	b.w	80098b4 <_close_r>
	...

08009890 <_write_r>:
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4d07      	ldr	r5, [pc, #28]	; (80098b0 <_write_r+0x20>)
 8009894:	4604      	mov	r4, r0
 8009896:	4608      	mov	r0, r1
 8009898:	4611      	mov	r1, r2
 800989a:	2200      	movs	r2, #0
 800989c:	602a      	str	r2, [r5, #0]
 800989e:	461a      	mov	r2, r3
 80098a0:	f7f8 fc85 	bl	80021ae <_write>
 80098a4:	1c43      	adds	r3, r0, #1
 80098a6:	d102      	bne.n	80098ae <_write_r+0x1e>
 80098a8:	682b      	ldr	r3, [r5, #0]
 80098aa:	b103      	cbz	r3, 80098ae <_write_r+0x1e>
 80098ac:	6023      	str	r3, [r4, #0]
 80098ae:	bd38      	pop	{r3, r4, r5, pc}
 80098b0:	20000354 	.word	0x20000354

080098b4 <_close_r>:
 80098b4:	b538      	push	{r3, r4, r5, lr}
 80098b6:	4d06      	ldr	r5, [pc, #24]	; (80098d0 <_close_r+0x1c>)
 80098b8:	2300      	movs	r3, #0
 80098ba:	4604      	mov	r4, r0
 80098bc:	4608      	mov	r0, r1
 80098be:	602b      	str	r3, [r5, #0]
 80098c0:	f7f8 fc91 	bl	80021e6 <_close>
 80098c4:	1c43      	adds	r3, r0, #1
 80098c6:	d102      	bne.n	80098ce <_close_r+0x1a>
 80098c8:	682b      	ldr	r3, [r5, #0]
 80098ca:	b103      	cbz	r3, 80098ce <_close_r+0x1a>
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	bd38      	pop	{r3, r4, r5, pc}
 80098d0:	20000354 	.word	0x20000354

080098d4 <_fstat_r>:
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	4d07      	ldr	r5, [pc, #28]	; (80098f4 <_fstat_r+0x20>)
 80098d8:	2300      	movs	r3, #0
 80098da:	4604      	mov	r4, r0
 80098dc:	4608      	mov	r0, r1
 80098de:	4611      	mov	r1, r2
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	f7f8 fc8c 	bl	80021fe <_fstat>
 80098e6:	1c43      	adds	r3, r0, #1
 80098e8:	d102      	bne.n	80098f0 <_fstat_r+0x1c>
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	b103      	cbz	r3, 80098f0 <_fstat_r+0x1c>
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	bd38      	pop	{r3, r4, r5, pc}
 80098f2:	bf00      	nop
 80098f4:	20000354 	.word	0x20000354

080098f8 <_isatty_r>:
 80098f8:	b538      	push	{r3, r4, r5, lr}
 80098fa:	4d06      	ldr	r5, [pc, #24]	; (8009914 <_isatty_r+0x1c>)
 80098fc:	2300      	movs	r3, #0
 80098fe:	4604      	mov	r4, r0
 8009900:	4608      	mov	r0, r1
 8009902:	602b      	str	r3, [r5, #0]
 8009904:	f7f8 fc8b 	bl	800221e <_isatty>
 8009908:	1c43      	adds	r3, r0, #1
 800990a:	d102      	bne.n	8009912 <_isatty_r+0x1a>
 800990c:	682b      	ldr	r3, [r5, #0]
 800990e:	b103      	cbz	r3, 8009912 <_isatty_r+0x1a>
 8009910:	6023      	str	r3, [r4, #0]
 8009912:	bd38      	pop	{r3, r4, r5, pc}
 8009914:	20000354 	.word	0x20000354

08009918 <_lseek_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4d07      	ldr	r5, [pc, #28]	; (8009938 <_lseek_r+0x20>)
 800991c:	4604      	mov	r4, r0
 800991e:	4608      	mov	r0, r1
 8009920:	4611      	mov	r1, r2
 8009922:	2200      	movs	r2, #0
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	f7f8 fc84 	bl	8002234 <_lseek>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_lseek_r+0x1e>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b103      	cbz	r3, 8009936 <_lseek_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	20000354 	.word	0x20000354

0800993c <_read_r>:
 800993c:	b538      	push	{r3, r4, r5, lr}
 800993e:	4d07      	ldr	r5, [pc, #28]	; (800995c <_read_r+0x20>)
 8009940:	4604      	mov	r4, r0
 8009942:	4608      	mov	r0, r1
 8009944:	4611      	mov	r1, r2
 8009946:	2200      	movs	r2, #0
 8009948:	602a      	str	r2, [r5, #0]
 800994a:	461a      	mov	r2, r3
 800994c:	f7f8 fc12 	bl	8002174 <_read>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d102      	bne.n	800995a <_read_r+0x1e>
 8009954:	682b      	ldr	r3, [r5, #0]
 8009956:	b103      	cbz	r3, 800995a <_read_r+0x1e>
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	bd38      	pop	{r3, r4, r5, pc}
 800995c:	20000354 	.word	0x20000354

08009960 <atan>:
 8009960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	ec55 4b10 	vmov	r4, r5, d0
 8009968:	4bc3      	ldr	r3, [pc, #780]	; (8009c78 <atan+0x318>)
 800996a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800996e:	429e      	cmp	r6, r3
 8009970:	46ab      	mov	fp, r5
 8009972:	dd18      	ble.n	80099a6 <atan+0x46>
 8009974:	4bc1      	ldr	r3, [pc, #772]	; (8009c7c <atan+0x31c>)
 8009976:	429e      	cmp	r6, r3
 8009978:	dc01      	bgt.n	800997e <atan+0x1e>
 800997a:	d109      	bne.n	8009990 <atan+0x30>
 800997c:	b144      	cbz	r4, 8009990 <atan+0x30>
 800997e:	4622      	mov	r2, r4
 8009980:	462b      	mov	r3, r5
 8009982:	4620      	mov	r0, r4
 8009984:	4629      	mov	r1, r5
 8009986:	f7f6 fc81 	bl	800028c <__adddf3>
 800998a:	4604      	mov	r4, r0
 800998c:	460d      	mov	r5, r1
 800998e:	e006      	b.n	800999e <atan+0x3e>
 8009990:	f1bb 0f00 	cmp.w	fp, #0
 8009994:	f300 8131 	bgt.w	8009bfa <atan+0x29a>
 8009998:	a59b      	add	r5, pc, #620	; (adr r5, 8009c08 <atan+0x2a8>)
 800999a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800999e:	ec45 4b10 	vmov	d0, r4, r5
 80099a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a6:	4bb6      	ldr	r3, [pc, #728]	; (8009c80 <atan+0x320>)
 80099a8:	429e      	cmp	r6, r3
 80099aa:	dc14      	bgt.n	80099d6 <atan+0x76>
 80099ac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80099b0:	429e      	cmp	r6, r3
 80099b2:	dc0d      	bgt.n	80099d0 <atan+0x70>
 80099b4:	a396      	add	r3, pc, #600	; (adr r3, 8009c10 <atan+0x2b0>)
 80099b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ba:	ee10 0a10 	vmov	r0, s0
 80099be:	4629      	mov	r1, r5
 80099c0:	f7f6 fc64 	bl	800028c <__adddf3>
 80099c4:	4baf      	ldr	r3, [pc, #700]	; (8009c84 <atan+0x324>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	f7f7 f8a6 	bl	8000b18 <__aeabi_dcmpgt>
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d1e6      	bne.n	800999e <atan+0x3e>
 80099d0:	f04f 3aff 	mov.w	sl, #4294967295
 80099d4:	e02b      	b.n	8009a2e <atan+0xce>
 80099d6:	f000 f963 	bl	8009ca0 <fabs>
 80099da:	4bab      	ldr	r3, [pc, #684]	; (8009c88 <atan+0x328>)
 80099dc:	429e      	cmp	r6, r3
 80099de:	ec55 4b10 	vmov	r4, r5, d0
 80099e2:	f300 80bf 	bgt.w	8009b64 <atan+0x204>
 80099e6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80099ea:	429e      	cmp	r6, r3
 80099ec:	f300 80a0 	bgt.w	8009b30 <atan+0x1d0>
 80099f0:	ee10 2a10 	vmov	r2, s0
 80099f4:	ee10 0a10 	vmov	r0, s0
 80099f8:	462b      	mov	r3, r5
 80099fa:	4629      	mov	r1, r5
 80099fc:	f7f6 fc46 	bl	800028c <__adddf3>
 8009a00:	4ba0      	ldr	r3, [pc, #640]	; (8009c84 <atan+0x324>)
 8009a02:	2200      	movs	r2, #0
 8009a04:	f7f6 fc40 	bl	8000288 <__aeabi_dsub>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	4606      	mov	r6, r0
 8009a0c:	460f      	mov	r7, r1
 8009a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a12:	4620      	mov	r0, r4
 8009a14:	4629      	mov	r1, r5
 8009a16:	f7f6 fc39 	bl	800028c <__adddf3>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4630      	mov	r0, r6
 8009a20:	4639      	mov	r1, r7
 8009a22:	f7f6 ff13 	bl	800084c <__aeabi_ddiv>
 8009a26:	f04f 0a00 	mov.w	sl, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	460d      	mov	r5, r1
 8009a2e:	4622      	mov	r2, r4
 8009a30:	462b      	mov	r3, r5
 8009a32:	4620      	mov	r0, r4
 8009a34:	4629      	mov	r1, r5
 8009a36:	f7f6 fddf 	bl	80005f8 <__aeabi_dmul>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	4680      	mov	r8, r0
 8009a40:	4689      	mov	r9, r1
 8009a42:	f7f6 fdd9 	bl	80005f8 <__aeabi_dmul>
 8009a46:	a374      	add	r3, pc, #464	; (adr r3, 8009c18 <atan+0x2b8>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	460f      	mov	r7, r1
 8009a50:	f7f6 fdd2 	bl	80005f8 <__aeabi_dmul>
 8009a54:	a372      	add	r3, pc, #456	; (adr r3, 8009c20 <atan+0x2c0>)
 8009a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5a:	f7f6 fc17 	bl	800028c <__adddf3>
 8009a5e:	4632      	mov	r2, r6
 8009a60:	463b      	mov	r3, r7
 8009a62:	f7f6 fdc9 	bl	80005f8 <__aeabi_dmul>
 8009a66:	a370      	add	r3, pc, #448	; (adr r3, 8009c28 <atan+0x2c8>)
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	f7f6 fc0e 	bl	800028c <__adddf3>
 8009a70:	4632      	mov	r2, r6
 8009a72:	463b      	mov	r3, r7
 8009a74:	f7f6 fdc0 	bl	80005f8 <__aeabi_dmul>
 8009a78:	a36d      	add	r3, pc, #436	; (adr r3, 8009c30 <atan+0x2d0>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	f7f6 fc05 	bl	800028c <__adddf3>
 8009a82:	4632      	mov	r2, r6
 8009a84:	463b      	mov	r3, r7
 8009a86:	f7f6 fdb7 	bl	80005f8 <__aeabi_dmul>
 8009a8a:	a36b      	add	r3, pc, #428	; (adr r3, 8009c38 <atan+0x2d8>)
 8009a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a90:	f7f6 fbfc 	bl	800028c <__adddf3>
 8009a94:	4632      	mov	r2, r6
 8009a96:	463b      	mov	r3, r7
 8009a98:	f7f6 fdae 	bl	80005f8 <__aeabi_dmul>
 8009a9c:	a368      	add	r3, pc, #416	; (adr r3, 8009c40 <atan+0x2e0>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	f7f6 fbf3 	bl	800028c <__adddf3>
 8009aa6:	4642      	mov	r2, r8
 8009aa8:	464b      	mov	r3, r9
 8009aaa:	f7f6 fda5 	bl	80005f8 <__aeabi_dmul>
 8009aae:	a366      	add	r3, pc, #408	; (adr r3, 8009c48 <atan+0x2e8>)
 8009ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab4:	4680      	mov	r8, r0
 8009ab6:	4689      	mov	r9, r1
 8009ab8:	4630      	mov	r0, r6
 8009aba:	4639      	mov	r1, r7
 8009abc:	f7f6 fd9c 	bl	80005f8 <__aeabi_dmul>
 8009ac0:	a363      	add	r3, pc, #396	; (adr r3, 8009c50 <atan+0x2f0>)
 8009ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac6:	f7f6 fbdf 	bl	8000288 <__aeabi_dsub>
 8009aca:	4632      	mov	r2, r6
 8009acc:	463b      	mov	r3, r7
 8009ace:	f7f6 fd93 	bl	80005f8 <__aeabi_dmul>
 8009ad2:	a361      	add	r3, pc, #388	; (adr r3, 8009c58 <atan+0x2f8>)
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	f7f6 fbd6 	bl	8000288 <__aeabi_dsub>
 8009adc:	4632      	mov	r2, r6
 8009ade:	463b      	mov	r3, r7
 8009ae0:	f7f6 fd8a 	bl	80005f8 <__aeabi_dmul>
 8009ae4:	a35e      	add	r3, pc, #376	; (adr r3, 8009c60 <atan+0x300>)
 8009ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aea:	f7f6 fbcd 	bl	8000288 <__aeabi_dsub>
 8009aee:	4632      	mov	r2, r6
 8009af0:	463b      	mov	r3, r7
 8009af2:	f7f6 fd81 	bl	80005f8 <__aeabi_dmul>
 8009af6:	a35c      	add	r3, pc, #368	; (adr r3, 8009c68 <atan+0x308>)
 8009af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afc:	f7f6 fbc4 	bl	8000288 <__aeabi_dsub>
 8009b00:	4632      	mov	r2, r6
 8009b02:	463b      	mov	r3, r7
 8009b04:	f7f6 fd78 	bl	80005f8 <__aeabi_dmul>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4640      	mov	r0, r8
 8009b0e:	4649      	mov	r1, r9
 8009b10:	f7f6 fbbc 	bl	800028c <__adddf3>
 8009b14:	4622      	mov	r2, r4
 8009b16:	462b      	mov	r3, r5
 8009b18:	f7f6 fd6e 	bl	80005f8 <__aeabi_dmul>
 8009b1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	d14b      	bne.n	8009bbe <atan+0x25e>
 8009b26:	4620      	mov	r0, r4
 8009b28:	4629      	mov	r1, r5
 8009b2a:	f7f6 fbad 	bl	8000288 <__aeabi_dsub>
 8009b2e:	e72c      	b.n	800998a <atan+0x2a>
 8009b30:	ee10 0a10 	vmov	r0, s0
 8009b34:	4b53      	ldr	r3, [pc, #332]	; (8009c84 <atan+0x324>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	4629      	mov	r1, r5
 8009b3a:	f7f6 fba5 	bl	8000288 <__aeabi_dsub>
 8009b3e:	4b51      	ldr	r3, [pc, #324]	; (8009c84 <atan+0x324>)
 8009b40:	4606      	mov	r6, r0
 8009b42:	460f      	mov	r7, r1
 8009b44:	2200      	movs	r2, #0
 8009b46:	4620      	mov	r0, r4
 8009b48:	4629      	mov	r1, r5
 8009b4a:	f7f6 fb9f 	bl	800028c <__adddf3>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	460b      	mov	r3, r1
 8009b52:	4630      	mov	r0, r6
 8009b54:	4639      	mov	r1, r7
 8009b56:	f7f6 fe79 	bl	800084c <__aeabi_ddiv>
 8009b5a:	f04f 0a01 	mov.w	sl, #1
 8009b5e:	4604      	mov	r4, r0
 8009b60:	460d      	mov	r5, r1
 8009b62:	e764      	b.n	8009a2e <atan+0xce>
 8009b64:	4b49      	ldr	r3, [pc, #292]	; (8009c8c <atan+0x32c>)
 8009b66:	429e      	cmp	r6, r3
 8009b68:	da1d      	bge.n	8009ba6 <atan+0x246>
 8009b6a:	ee10 0a10 	vmov	r0, s0
 8009b6e:	4b48      	ldr	r3, [pc, #288]	; (8009c90 <atan+0x330>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	4629      	mov	r1, r5
 8009b74:	f7f6 fb88 	bl	8000288 <__aeabi_dsub>
 8009b78:	4b45      	ldr	r3, [pc, #276]	; (8009c90 <atan+0x330>)
 8009b7a:	4606      	mov	r6, r0
 8009b7c:	460f      	mov	r7, r1
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4620      	mov	r0, r4
 8009b82:	4629      	mov	r1, r5
 8009b84:	f7f6 fd38 	bl	80005f8 <__aeabi_dmul>
 8009b88:	4b3e      	ldr	r3, [pc, #248]	; (8009c84 <atan+0x324>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f7f6 fb7e 	bl	800028c <__adddf3>
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	4630      	mov	r0, r6
 8009b96:	4639      	mov	r1, r7
 8009b98:	f7f6 fe58 	bl	800084c <__aeabi_ddiv>
 8009b9c:	f04f 0a02 	mov.w	sl, #2
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	460d      	mov	r5, r1
 8009ba4:	e743      	b.n	8009a2e <atan+0xce>
 8009ba6:	462b      	mov	r3, r5
 8009ba8:	ee10 2a10 	vmov	r2, s0
 8009bac:	4939      	ldr	r1, [pc, #228]	; (8009c94 <atan+0x334>)
 8009bae:	2000      	movs	r0, #0
 8009bb0:	f7f6 fe4c 	bl	800084c <__aeabi_ddiv>
 8009bb4:	f04f 0a03 	mov.w	sl, #3
 8009bb8:	4604      	mov	r4, r0
 8009bba:	460d      	mov	r5, r1
 8009bbc:	e737      	b.n	8009a2e <atan+0xce>
 8009bbe:	4b36      	ldr	r3, [pc, #216]	; (8009c98 <atan+0x338>)
 8009bc0:	4e36      	ldr	r6, [pc, #216]	; (8009c9c <atan+0x33c>)
 8009bc2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009bc6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009bca:	e9da 2300 	ldrd	r2, r3, [sl]
 8009bce:	f7f6 fb5b 	bl	8000288 <__aeabi_dsub>
 8009bd2:	4622      	mov	r2, r4
 8009bd4:	462b      	mov	r3, r5
 8009bd6:	f7f6 fb57 	bl	8000288 <__aeabi_dsub>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009be2:	f7f6 fb51 	bl	8000288 <__aeabi_dsub>
 8009be6:	f1bb 0f00 	cmp.w	fp, #0
 8009bea:	4604      	mov	r4, r0
 8009bec:	460d      	mov	r5, r1
 8009bee:	f6bf aed6 	bge.w	800999e <atan+0x3e>
 8009bf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bf6:	461d      	mov	r5, r3
 8009bf8:	e6d1      	b.n	800999e <atan+0x3e>
 8009bfa:	a51d      	add	r5, pc, #116	; (adr r5, 8009c70 <atan+0x310>)
 8009bfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009c00:	e6cd      	b.n	800999e <atan+0x3e>
 8009c02:	bf00      	nop
 8009c04:	f3af 8000 	nop.w
 8009c08:	54442d18 	.word	0x54442d18
 8009c0c:	bff921fb 	.word	0xbff921fb
 8009c10:	8800759c 	.word	0x8800759c
 8009c14:	7e37e43c 	.word	0x7e37e43c
 8009c18:	e322da11 	.word	0xe322da11
 8009c1c:	3f90ad3a 	.word	0x3f90ad3a
 8009c20:	24760deb 	.word	0x24760deb
 8009c24:	3fa97b4b 	.word	0x3fa97b4b
 8009c28:	a0d03d51 	.word	0xa0d03d51
 8009c2c:	3fb10d66 	.word	0x3fb10d66
 8009c30:	c54c206e 	.word	0xc54c206e
 8009c34:	3fb745cd 	.word	0x3fb745cd
 8009c38:	920083ff 	.word	0x920083ff
 8009c3c:	3fc24924 	.word	0x3fc24924
 8009c40:	5555550d 	.word	0x5555550d
 8009c44:	3fd55555 	.word	0x3fd55555
 8009c48:	2c6a6c2f 	.word	0x2c6a6c2f
 8009c4c:	bfa2b444 	.word	0xbfa2b444
 8009c50:	52defd9a 	.word	0x52defd9a
 8009c54:	3fadde2d 	.word	0x3fadde2d
 8009c58:	af749a6d 	.word	0xaf749a6d
 8009c5c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009c60:	fe231671 	.word	0xfe231671
 8009c64:	3fbc71c6 	.word	0x3fbc71c6
 8009c68:	9998ebc4 	.word	0x9998ebc4
 8009c6c:	3fc99999 	.word	0x3fc99999
 8009c70:	54442d18 	.word	0x54442d18
 8009c74:	3ff921fb 	.word	0x3ff921fb
 8009c78:	440fffff 	.word	0x440fffff
 8009c7c:	7ff00000 	.word	0x7ff00000
 8009c80:	3fdbffff 	.word	0x3fdbffff
 8009c84:	3ff00000 	.word	0x3ff00000
 8009c88:	3ff2ffff 	.word	0x3ff2ffff
 8009c8c:	40038000 	.word	0x40038000
 8009c90:	3ff80000 	.word	0x3ff80000
 8009c94:	bff00000 	.word	0xbff00000
 8009c98:	0800a148 	.word	0x0800a148
 8009c9c:	0800a128 	.word	0x0800a128

08009ca0 <fabs>:
 8009ca0:	ec51 0b10 	vmov	r0, r1, d0
 8009ca4:	ee10 2a10 	vmov	r2, s0
 8009ca8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009cac:	ec43 2b10 	vmov	d0, r2, r3
 8009cb0:	4770      	bx	lr
	...

08009cb4 <_init>:
 8009cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb6:	bf00      	nop
 8009cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cba:	bc08      	pop	{r3}
 8009cbc:	469e      	mov	lr, r3
 8009cbe:	4770      	bx	lr

08009cc0 <_fini>:
 8009cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc2:	bf00      	nop
 8009cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cc6:	bc08      	pop	{r3}
 8009cc8:	469e      	mov	lr, r3
 8009cca:	4770      	bx	lr
