JDF B
// Created by Version 1.7 
PROJECT lab7step4
DESIGN lab7step4 Normal
DEVKIT GAL22V10C-10LP
ENTRY ABEL/Schematic
MODULE lab7c3.abl
MODSTYLE lab7c3 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lab7c3
