//-----------------------------------------------------------------
//                        USB Full Speed Host
//                              V0.1
//                        Ultra-Embedded.com
//                          Copyright 2015
//
//                 Email: admin@ultra-embedded.com
//
//                         License: GPL
// If you would like a version with a more permissive license for
// use in closed source commercial applications please contact me
// for details.
//-----------------------------------------------------------------
//
// This file is open source HDL; you can redistribute it and/or 
// modify it under the terms of the GNU General Public License as 
// published by the Free Software Foundation; either version 2 of 
// the License, or (at your option) any later version.
//
// This file is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public 
// License along with this file; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
// USA
//-----------------------------------------------------------------

`include "timescale.v"

//-----------------------------------------------------------------
// Module: USB host serial interface engine
//-----------------------------------------------------------------
module usbh_sie
(
    // Clocking (48MHz) & Reset
    input               clk_i,
    input               rst_i,    

    // Control
    input               start_i,
    input               in_transfer_i,
    input               sof_transfer_i,
    input               resp_expected_i,    
    output              ack_o,

    // Token packet    
    input [7:0]         token_pid_i,
    input [6:0]         token_dev_i,
    input [3:0]         token_ep_i,

    // Data packet
    input [15:0]        data_len_i,
    input               data_idx_i,

    // Tx Data FIFO
    input [7:0]         tx_data_i,
    output              tx_pop_o,

    // Rx Data FIFO
    output [7:0]        rx_data_o,
    output              rx_push_o,

    // Status
    output              tx_done_o,
    output              rx_done_o,
    output              crc_err_o,
    output              timeout_o,
    output [7:0]        response_o,
    output [15:0]       rx_count_o,
    output              idle_o,

    // UTMI Interface
    output [7:0]        utmi_data_o,
    output              utmi_txvalid_o,
    input               utmi_txready_i,
    input [7:0]         utmi_data_i,
    input               utmi_rxvalid_i,
    input               utmi_rxactive_i
);

//-----------------------------------------------------------------
// Registers / Wires
//-----------------------------------------------------------------
reg                 start_ack_q;
reg                 tx_pop_q;

// Status
reg                 status_tx_done_q;
reg                 status_rx_done_q;
reg                 status_crc_err_q;
reg                 status_timeout_q;
reg [7:0]           status_response_q;

reg                 utmi_txvalid_q;

reg                 pid_byte_q;
reg [15:0]          byte_count_q;
reg                 in_transfer_q;

reg [2:0]           rx_time_q;
reg                 rx_time_en_q;
reg [7:0]           last_tx_time_q;

reg                 send_data1_q;
reg                 send_sof_q;
reg                 send_ack_q;

// CRC16
reg [15:0]          crc_sum_q;
wire [15:0]         crc_out_w;
wire [7:0]          crc_data_in_w;

// CRC5
wire [4:0]          crc5_out_w;
wire [4:0]          crc5_next_w = crc5_out_w ^ 5'h1F;

reg [15:0]          token_q;

reg                 wait_resp_q;

//-----------------------------------------------------------------
// Definitions
//-----------------------------------------------------------------
localparam RX_TIMEOUT       = 8'd255; // ~5uS

localparam PID_OUT          = 8'hE1;
localparam PID_IN           = 8'h69;
localparam PID_SOF          = 8'hA5;
localparam PID_SETUP        = 8'h2D;

localparam PID_DATA0        = 8'hC3;
localparam PID_DATA1        = 8'h4B;

localparam PID_ACK          = 8'hD2;
localparam PID_NAK          = 8'h5A;
localparam PID_STALL        = 8'h1E;

// States
localparam STATE_IDLE       = 5'd0;
localparam STATE_RX_DATA    = 5'd1;
localparam STATE_TX_DATA    = 5'd2;
localparam STATE_TX_CRC     = 5'd3;
localparam STATE_TX_CRC1    = 5'd4;
localparam STATE_TX_CRC2    = 5'd5;
localparam STATE_TX_TOKEN1  = 5'd6;
localparam STATE_TX_TOKEN2  = 5'd7;
localparam STATE_TX_TOKEN3  = 5'd8;
localparam STATE_TX_ACKNAK  = 5'd9;
localparam STATE_TX_WAIT    = 5'd10;
localparam STATE_RX_WAIT    = 5'd11;
localparam STATE_TX_DATA_WAIT1 = 5'd12;
localparam STATE_TX_DATA_WAIT2 = 5'd13;
localparam STATE_TX_DATA_WAIT3 = 5'd14;
localparam STATE_TX_DATA_WAIT4 = 5'd15;
localparam STATE_TX_ACKNAK_1  = 5'd16;
localparam STATE_ZERO_LENGTH1 = 5'd17;
localparam STATE_ZERO_LENGTH2 = 5'd18;
localparam STATE_ZERO_LENGTH3 = 5'd19;

localparam RX_TIME_ZERO     = 3'd0;
localparam RX_TIME_INC      = 3'd1;
localparam RX_TIME_READY    = 3'd7; // 2-bit times

//-----------------------------------------------------------------
// Wires
//-----------------------------------------------------------------

// New byte received
wire data_ready_w     = (utmi_rxvalid_i & utmi_rxactive_i);

// 2-bit times after last RX (inter-packet delay)?
wire autoresp_thresh_w = send_ack_q & rx_time_en_q & (rx_time_q == RX_TIME_READY);

// Response timeout (no response after 500uS from transmit)
wire rx_resp_timeout_w = (last_tx_time_q >= RX_TIMEOUT) & wait_resp_q;

//-----------------------------------------------------------------
// State Machine
//-----------------------------------------------------------------

// Current state
reg [4:0] state_q;
reg [4:0] next_state_r;

always @ *
begin
    next_state_r = state_q;
        
    //-----------------------------------------
    // Tx State Machine
    //-----------------------------------------
    case (state_q)

        //-----------------------------------------
        // TX_TOKEN1 (byte 1 of token)
        //-----------------------------------------
        STATE_TX_TOKEN1 :
        begin
            // Data sent?
            if (utmi_txready_i)
                next_state_r = STATE_TX_TOKEN2;
        end
        //-----------------------------------------
        // TX_TOKEN2 (byte 2 of token)
        //-----------------------------------------
        STATE_TX_TOKEN2 :
        begin
            // Data sent?
            if (utmi_txready_i)
                next_state_r = STATE_TX_TOKEN3;        
        end
        //-----------------------------------------
        // TX_TOKEN3 (byte 3 of token)
        //-----------------------------------------
        STATE_TX_TOKEN3 :
        begin
            // Data sent?
            if (utmi_txready_i)
            begin
                // SOF - no data packet
                if (send_sof_q)
                    next_state_r = STATE_IDLE;
                // IN - wait for data
                else if (in_transfer_q)
                    next_state_r = STATE_RX_WAIT;
                // OUT/SETUP - Send data or ZLP
                else begin
                    next_state_r = STATE_TX_DATA_WAIT1;
                end
            end
        end
        //-----------------------------------------
        // TX_DATA
        //-----------------------------------------

        STATE_TX_DATA_WAIT1 :
        begin
               next_state_r = STATE_TX_DATA_WAIT2;
        end

        STATE_TX_DATA_WAIT2 :
        begin
                next_state_r = STATE_TX_DATA_WAIT3;
        end

        STATE_TX_DATA_WAIT3 :
        begin
                next_state_r = STATE_TX_DATA_WAIT4;
        end

        STATE_TX_DATA_WAIT4 :
        begin
             if(data_len_i != 16'd0)   
               next_state_r = STATE_TX_DATA;
             else
               next_state_r = STATE_ZERO_LENGTH1;
        end

        STATE_ZERO_LENGTH1 :
        begin
             next_state_r = STATE_ZERO_LENGTH2;
        end

        STATE_ZERO_LENGTH2 :
        begin
             next_state_r = STATE_ZERO_LENGTH3;
        end

        STATE_ZERO_LENGTH3 :
        begin
             next_state_r = STATE_IDLE;
        end

        STATE_TX_DATA :
        begin
            // Last data byte sent?
            if (utmi_txready_i && (byte_count_q == 16'b0))
                next_state_r = STATE_TX_CRC;
        end
        //-----------------------------------------
        // TX_CRC (generate)
        //-----------------------------------------
        STATE_TX_CRC :
        begin
            next_state_r  = STATE_TX_CRC1;
        end
        //-----------------------------------------
        // TX_CRC1 (first byte)
        //-----------------------------------------
        STATE_TX_CRC1 :
        begin
            // Data sent?
            if (utmi_txready_i)
                next_state_r = STATE_TX_CRC2;
        end
        //-----------------------------------------
        // TX_CRC (second byte)
        //-----------------------------------------
        STATE_TX_CRC2 :
        begin
            // Data sent?
            if (utmi_txready_i)
            begin
               // If a response is expected
               if (wait_resp_q)
                  next_state_r = STATE_RX_WAIT;
                // No response expected (e.g ISO transfer)
               else
                  next_state_r = STATE_IDLE;                
            end
        end
        //-----------------------------------------
        // STATE_TX_WAIT
        //-----------------------------------------
        STATE_TX_WAIT :
        begin
            // Waited long enough?
            if (autoresp_thresh_w)
                next_state_r = STATE_TX_ACKNAK;
        end        
        //-----------------------------------------
        // STATE_TX_ACKNAK
        //-----------------------------------------
        STATE_TX_ACKNAK :
        begin
            // Data sent?
            if (utmi_txready_i)
                next_state_r = STATE_TX_ACKNAK_1;
        end

        STATE_TX_ACKNAK_1 :
        begin
            // Data sent?
            if (utmi_txready_i)
                next_state_r = STATE_IDLE;
        end


        //-----------------------------------------
        // STATE_RX_WAIT
        //-----------------------------------------
        STATE_RX_WAIT :
        begin
           // Data received?
           if (data_ready_w)
              next_state_r = STATE_RX_DATA;
            // Waited long enough?
           else if (rx_resp_timeout_w)
              next_state_r = STATE_IDLE;
        end
        //-----------------------------------------
        // RX_DATA
        //-----------------------------------------
        STATE_RX_DATA :
        begin
            // Receive complete
            if (~utmi_rxvalid_i & ~utmi_rxactive_i)
            begin
                // Send an ACK/NAK response without CPU interaction?
                if (send_ack_q && (status_response_q == PID_DATA0 || status_response_q == PID_DATA1))
                    next_state_r = STATE_TX_WAIT;
                else
                    next_state_r = STATE_IDLE;
            end
        end
        //-----------------------------------------
        // IDLE / RECEIVE BEGIN
        //-----------------------------------------
        STATE_IDLE :
        begin
           // Token transfer request
           if (start_i)
              next_state_r  = STATE_TX_TOKEN1;
        end
        default :
           ;
    endcase
end

// Update state
always @ (posedge rst_i or posedge clk_i)
if (rst_i == 1'b1)
    state_q   <= STATE_IDLE;
else
    state_q   <= next_state_r;

//-----------------------------------------------------------------
// Tx Enable
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
begin
   if (rst_i == 1'b1)
   begin
       utmi_txvalid_q     <= 1'b0;
   end
   else
   begin
        case (state_q)

            //-----------------------------------------
            // TX_TOKEN1 (byte 1 of token)
            //-----------------------------------------
            
            STATE_IDLE:
            begin
              if(next_state_r == STATE_TX_TOKEN1)
                utmi_txvalid_q <= 1'b1;
            end


            STATE_TX_TOKEN1:
            begin
                utmi_txvalid_q  <= 1'b1;
            end
            //-----------------------------------------
            // TX_TOKEN3 (byte 3 of token)
            //-----------------------------------------
            STATE_TX_TOKEN3:
            begin
                // Data sent?
                if (utmi_txready_i)
                    utmi_txvalid_q  <= 1'b0;
            end
            //-----------------------------------------
            // TX_DATA
            //-----------------------------------------
            
            STATE_TX_DATA_WAIT4:
            begin
                // Data sent?
                if (utmi_txready_i)
                    utmi_txvalid_q  <= 1'b1;
            end

            STATE_TX_DATA :
            begin
                // Tx active
                utmi_txvalid_q  <= 1'b1;
            end
            //-----------------------------------------
            // TX_CRC (second byte)
            //-----------------------------------------
            STATE_TX_CRC2 :
            begin
                // Data sent?
                if (utmi_txready_i)
                    utmi_txvalid_q  <= 1'b0;
            end

            STATE_ZERO_LENGTH3 :
            begin
                // Data sent?
                if (utmi_txready_i)
                    utmi_txvalid_q  <= 1'b0;
            end

            STATE_TX_WAIT :
            begin
              if (autoresp_thresh_w)
                  utmi_txvalid_q <= 1'b1;
            end
 
            //-----------------------------------------
            // STATE_TX_ACKNAK
            //-----------------------------------------
            STATE_TX_ACKNAK :
            begin
                // Data sent?
                if (utmi_txready_i)
                    utmi_txvalid_q  <= 1'b0;
                else
                    utmi_txvalid_q  <= 1'b1;
            end

           default :
               ;
        endcase
   end
end

//-----------------------------------------------------------------
// Tx Token
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    token_q         <= 16'h0000;
else if (state_q == STATE_IDLE)
    token_q         <= {token_dev_i, token_ep_i, 5'b0};
// PID of token sent, capture calculated CRC for token packet
else if (state_q == STATE_TX_TOKEN1 && utmi_txready_i)
    token_q[4:0]    <= crc5_next_w;

//-----------------------------------------------------------------
// Tx Timer
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    last_tx_time_q <= 8'd0;
// Start counting from last Tx
else if (state_q == STATE_IDLE || utmi_txvalid_q)
    last_tx_time_q <= 8'd0;
// Increment the Tx timeout
else if (last_tx_time_q != RX_TIMEOUT)
    last_tx_time_q <= last_tx_time_q + 8'd1;

//-----------------------------------------------------------------
// Transmit / Receive counter
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    byte_count_q     <= 16'h0000;
// New transfer request (not automatic SOF request)
else if (state_q == STATE_IDLE && start_i && !sof_transfer_i)begin
    if(data_len_i != 16'd0)
      byte_count_q <= data_len_i - 16'd1;
    else
      byte_count_q <= 16'd0;
end
// Transmit byte
else if (state_q == STATE_TX_DATA && utmi_txready_i)
begin
    // Count down data left to send
    if (byte_count_q != 16'd0)
        byte_count_q <= byte_count_q - 16'd1;
end
// Received byte
else if ((state_q == STATE_RX_WAIT || state_q == STATE_RX_DATA) && data_ready_w)
    byte_count_q <= byte_count_q + 16'd1;

// Recognise first byte in the Tx data packet
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    pid_byte_q       <= 1'b0;
// New transfer request, first byte sent in TX_DATA state is the PID
else if (state_q == STATE_IDLE && start_i)
    pid_byte_q   <= 1'b1;
// Transmit byte
else if (state_q == STATE_TX_DATA && utmi_txready_i)
    pid_byte_q   <= 1'b0;

//-----------------------------------------------------------------
// Transfer start ack
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    start_ack_q  <= 1'b0;
// First byte of PID sent, ack transfer request
else if (state_q == STATE_TX_TOKEN1 && utmi_txready_i)
    start_ack_q  <= 1'b1;
else
    start_ack_q  <= 1'b0;

//-----------------------------------------------------------------
// Record request details
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
begin
    in_transfer_q   <= 1'b0;
    send_ack_q      <= 1'b0;
    send_data1_q    <= 1'b0;
    send_sof_q      <= 1'b0;
end
// Start of new request
else if (state_q == STATE_IDLE && start_i)
begin
    // Transfer request
    // e.g. (H)SOF                                   [sof_transfer_i]
    //      (H)OUT + (H)DATA + (F)ACK/NACK/STALL     [data_len_i >= 0 && !in_transfer_i]
    //      (H)IN  + (F)DATA + (H)ACK                [in_transfer_i]
    //      (H)IN  + (F)NAK/STALL                    [in_transfer_i]
    in_transfer_q   <= in_transfer_i;

    // Send ACK in response to IN DATA
    send_ack_q      <= in_transfer_i && resp_expected_i;

    // DATA0/1
    send_data1_q    <= data_idx_i;

    send_sof_q      <= sof_transfer_i;
end

//-----------------------------------------------------------------
// Response delay timer
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
begin
    rx_time_q       <= RX_TIME_ZERO;
    rx_time_en_q    <= 1'b0;
end
else if (state_q == STATE_IDLE)
begin
    rx_time_q       <= RX_TIME_ZERO;
    rx_time_en_q    <= 1'b0;
end
// Receive complete
else if (state_q == STATE_RX_DATA && !utmi_rxactive_i)
begin
    // Reset time since end of last data byte
    rx_time_q       <= RX_TIME_ZERO;
    rx_time_en_q    <= 1'b1;
end
// Increment timer if enabled (and less than the threshold)
else if (rx_time_en_q && rx_time_q != RX_TIME_READY)
    rx_time_q       <= rx_time_q + RX_TIME_INC;

// Response expected
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    wait_resp_q <= 1'b0;
// Incoming data
else if (state_q == STATE_RX_WAIT && data_ready_w)
    wait_resp_q <= 1'b0;
else if (state_q == STATE_IDLE && start_i)
    wait_resp_q <= resp_expected_i;

//-----------------------------------------------------------------
// Status
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
begin
   if (rst_i == 1'b1)
   begin
       status_response_q    <= 8'h00;
       status_timeout_q     <= 1'b0;
       status_rx_done_q     <= 1'b0;
       status_tx_done_q     <= 1'b0;
   end
   else
   begin
        case (state_q)

        //-----------------------------------------
        // RX_WAIT
        //-----------------------------------------
        STATE_RX_WAIT :
        begin
           // Store response PID
           if (data_ready_w)
               status_response_q   <= utmi_data_i;

           // Waited long enough?
           if (rx_resp_timeout_w)
               status_timeout_q    <= 1'b1;

            status_tx_done_q     <= 1'b0;
        end
        //-----------------------------------------
        // RX_DATA
        //-----------------------------------------
        STATE_RX_DATA :
        begin
           // Receive complete
           if (!utmi_rxactive_i)
                status_rx_done_q   <= 1'b1;
           else
                status_rx_done_q   <= 1'b0;
        end
        //-----------------------------------------
        // TX_CRC (second byte)
        //-----------------------------------------
        STATE_TX_CRC2 :
        begin
            // Data sent?
            if (utmi_txready_i && !wait_resp_q)
            begin
                // Transfer now complete
                status_tx_done_q    <= 1'b1;
            end
        end
        //-----------------------------------------
        // IDLE / RECEIVE BEGIN
        //-----------------------------------------
        STATE_IDLE :
        begin
            // Transfer request
            // e.g. (H)SOF                                   [sof_transfer_i]
            //      (H)OUT + (H)DATA + (F)ACK/NACK/STALL     [data_len_i >= 0 && !in_transfer_i]
            //      (H)IN  + (F)DATA + (H)ACK                [in_transfer_i]
            //      (H)IN  + (F)NAK/STALL                    [in_transfer_i]
            if (start_i && !sof_transfer_i) // (not automatic SOF request)
            begin
                // Clear status
                status_response_q       <= 8'h00;
                status_timeout_q        <= 1'b0;
            end

            status_rx_done_q     <= 1'b0;
            status_tx_done_q     <= 1'b0;
        end
        //-----------------------------------------
        // DEFAULT
        //-----------------------------------------        
        default :
        begin
            status_rx_done_q     <= 1'b0;
            status_tx_done_q     <= 1'b0;
        end
       endcase
   end
end

//-----------------------------------------------------------------
// FIFO access
//-----------------------------------------------------------------
always @ (posedge rst_i or posedge clk_i )
if (rst_i == 1'b1)
    tx_pop_q    <= 1'b0;
// Data byte unload (not PID)
else if (state_q == STATE_TX_DATA && utmi_txready_i)
    tx_pop_q    <= 1'b1;
else
    tx_pop_q    <= 1'b0;

//-----------------------------------------------------------------
// CRC
//-----------------------------------------------------------------

// CRC16 (Data) // host
usbh_crc16
u_crc16
(
  .crc_i(crc_sum_q),
//  .data_i({crc_data_in_w[0],crc_data_in_w[1],crc_data_in_w[2],crc_data_in_w[3],crc_data_in_w[4],crc_data_in_w[5],crc_data_in_w[6],crc_data_in_w[7]}),
  .data_i(crc_data_in_w),
//  .data_i(crc_data_in_w),
  .crc_o(crc_out_w)
);


// // CRC16 (Data) // core
// usbf_crc16
// u_crc16
// (
//     .crc_in(crc_sum_q),
// //    .din({crc_data_in_w[0],crc_data_in_w[1],crc_data_in_w[2],crc_data_in_w[3],crc_data_in_w[4],crc_data_in_w[5],crc_data_in_w[6],crc_data_in_w[7]}),
//     .din(crc_data_in_w),
//     .crc_out(crc_out_w)
// );

// CRC5 (Token)
usbh_crc5
u_crc5
(
    .crc_i(5'h1F),
    .data_i(token_q[15:5]),
    .crc_o(crc5_out_w)
);

// CRC control / check
always @ (posedge rst_i or posedge clk_i )
begin
   if (rst_i == 1'b1)
   begin
       crc_sum_q          <= 16'hFFFF;
       status_crc_err_q   <= 1'b0;
   end
   else
   begin
        case (state_q)
            //-----------------------------------------
            // TX_DATA
            //-----------------------------------------
            STATE_TX_DATA :
            begin
                // Data sent?
                if (utmi_txready_i)
                begin
                   // First byte is PID (not CRC'd), reset CRC16
                   if (pid_byte_q)
                        crc_sum_q      <= 16'hFFFF;
                   // Next CRC start value
                   else
                        crc_sum_q      <= crc_out_w;
                end
            end
            //-----------------------------------------
            // TX_CRC (generate)
            //-----------------------------------------
            STATE_TX_CRC :
            begin
                // Next CRC start value
                crc_sum_q   <= crc_out_w ^ 16'hFFFF;
            end
            //-----------------------------------------
            // RX_WAIT
            //-----------------------------------------
            STATE_RX_WAIT :
            begin
                // Reset CRC16
                crc_sum_q   <= 16'hFFFF;
            end            
            //-----------------------------------------
            // RX_DATA
            //-----------------------------------------
            STATE_RX_DATA :
            begin
               // Data received?
               if (data_ready_w)
               begin
                   // Next CRC start value
                   crc_sum_q          <= crc_out_w;
               end
               // Receive complete
               else if (utmi_rxactive_i == 1'b0)
               begin
                    // If some data received, check CRC
                    if (crc_sum_q != 16'hB001 && in_transfer_q && byte_count_q != 16'd1)
                        status_crc_err_q   <= 1'b1;
                    else
                        status_crc_err_q   <= 1'b0;
               end
            end

            //-----------------------------------------
            // IDLE / RECEIVE BEGIN
            //-----------------------------------------
            STATE_IDLE :
            begin
               // Start transfer request
               if (start_i && !sof_transfer_i)
               begin
                  // Clear error flag!
                  status_crc_err_q  <= 1'b0;
               end
            end
           default :
               ;
        endcase
   end
end


//-----------------------------------------------------------------
// Assignments
//-----------------------------------------------------------------
wire [15:0] token_rev_w;

genvar i;
generate
for (i=0; i < 16; i=i+1) 
begin : LOOP
    assign token_rev_w[i] = token_q[15-i];
end
endgenerate

// Transmit data
assign utmi_data_o = (state_q == STATE_TX_CRC1)   ? crc_sum_q[7:0] :
                     (state_q == STATE_TX_CRC2)   ? crc_sum_q[15:8] :
                     (state_q == STATE_TX_TOKEN1) ? token_pid_i :
                     (state_q == STATE_TX_TOKEN2) ? token_rev_w[7:0] :
                     (state_q == STATE_TX_TOKEN3) ? token_rev_w[15:8] :
                     (state_q == STATE_TX_DATA_WAIT1 || state_q == STATE_TX_DATA_WAIT2) ? 8'h0 :
                     (state_q == STATE_TX_DATA_WAIT3 || state_q == STATE_TX_DATA_WAIT4) ? 8'h0 :
                     (state_q == STATE_TX_DATA && pid_byte_q && send_data1_q)  ? PID_DATA1 :
                     (state_q == STATE_TX_DATA && pid_byte_q && ~send_data1_q) ? PID_DATA0 :
                     (state_q == STATE_TX_ACKNAK || state_q == STATE_TX_ACKNAK_1) ? PID_ACK :
                     (state_q == STATE_ZERO_LENGTH1 && send_data1_q)  ? PID_DATA1 :
                     (state_q == STATE_ZERO_LENGTH1 && ~send_data1_q) ? PID_DATA0 :
                     (state_q == STATE_ZERO_LENGTH2 || state_q == STATE_ZERO_LENGTH3) ? 8'h0 :
                     tx_data_i;
assign utmi_txvalid_o = utmi_txvalid_q;

// Push incoming data into FIFO (not PID or CRC)
assign rx_data_o    = utmi_data_i;
assign rx_push_o    = (state_q != STATE_IDLE && state_q != STATE_RX_WAIT) & data_ready_w;

assign crc_data_in_w = (state_q == STATE_RX_DATA || state_q == STATE_RX_WAIT) ? utmi_data_i : tx_data_i;

assign rx_count_o   = byte_count_q;
assign idle_o       = (state_q == STATE_IDLE);

assign ack_o        = start_ack_q;

assign tx_pop_o     = tx_pop_q;

assign tx_done_o    = status_tx_done_q;
assign rx_done_o    = status_rx_done_q;
assign crc_err_o    = status_crc_err_q;
assign timeout_o    = status_timeout_q;
assign response_o   = status_response_q;

endmodule
