
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/fpadd/src/mkStage_2.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/src/mkStage_2.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\mkStage_2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/fpadd/src/mkStage_3.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/src/mkStage_3.v' to AST representation.
Generating RTLIL representation for module `\mkStage_3'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/fpadd/src/FIFOL1.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/src/FIFOL1.v' to AST representation.
Generating RTLIL representation for module `\FIFOL1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/fpadd/src/mkStage_4.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/src/mkStage_4.v' to AST representation.
Generating RTLIL representation for module `\mkStage_4'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/fpadd/src/mkStage_1.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/src/mkStage_1.v' to AST representation.
Generating RTLIL representation for module `\mkStage_1'.
Successfully finished Verilog frontend.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/hierarchy.dot'.
Dumping module mkStage_1 to page 1.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 \FIFOL1
Parameter 1 (\width) = 151

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 151
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Parameter 1 (\width) = 128

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 128
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Parameter 1 (\width) = 65

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 65
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Parameter 1 (\width) = 69

7.5. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 69
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Parameter 1 (\width) = 1

7.6. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 1
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Parameter 1 (\width) = 64

7.7. Executing AST frontend in derive mode using pre-parsed AST for module `\FIFOL1'.
Parameter 1 (\width) = 64
Generating RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Parameter 1 (\width) = 64
Found cached RTLIL representation for module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.

7.8. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000

7.9. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000
Removing unused module `\FIFOL1'.
Removed 1 unused modules.
Renaming module mkStage_1 to mkStage_1.

8. Executing TRIBUF pass.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000

9.2. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000
Removed 0 unused modules.

10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$233 in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$228 in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$223 in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$218 in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$238 in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/fpadd/src/FIFOL1.v:74$243 in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Removed a total of 0 dead cases.

12. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

13. Executing PROC_INIT pass (extract init attributes).

14. Executing PROC_ARST pass (detect async resets in processes).

15. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~30 debug messages>

16. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$235'.
     1/1: $0\D_OUT[68:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$233'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$230'.
     1/1: $0\D_OUT[64:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$228'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$225'.
     1/1: $0\D_OUT[127:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$223'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$220'.
     1/1: $0\D_OUT[150:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$218'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$240'.
     1/1: $0\D_OUT[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$238'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$245'.
     1/1: $0\D_OUT[63:0]
Creating decoders for process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$243'.
     1/1: $0\empty_reg[0:0]

17. Executing PROC_DLATCH pass (convert process syncs to latches).

18. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$235'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000101.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$233'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$230'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000001.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$228'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$225'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000010000000.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$223'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$220'.
  created $dff cell `$procdff$330' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000010010111.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$218'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000000000001.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$240'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000000000001.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$238'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$245'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `$paramod\FIFOL1\width=32'00000000000000000000000001000000.\empty_reg' using process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$243'.
  created $dff cell `$procdff$335' with positive edge clock.

19. Executing PROC_MEMWR pass (convert process memory writes to cells).

20. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$235'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$235'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$233'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000101.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$233'.
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$230'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$230'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$228'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$228'.
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$225'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$225'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$223'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000010000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$223'.
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$220'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$220'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$218'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000010010111.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$218'.
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$240'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$240'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$238'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000000000001.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$238'.
Found and cleaned up 1 empty switch in `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$245'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:97$245'.
Found and cleaned up 4 empty switches in `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$243'.
Removing empty process `$paramod\FIFOL1\width=32'00000000000000000000000001000000.$proc$/openlane/designs/fpadd/src/FIFOL1.v:74$243'.
Cleaned up 30 empty switches.

21. Executing CHECK pass (checking for obvious problems).
Checking module mkStage_1...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000101...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000001...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010000000...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010010111...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000000000001...
Checking module mkStage_4...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000000...
Checking module mkStage_3...
Checking module mkStage_2...
Found and reported 0 problems.

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.
<suppressed ~10 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
<suppressed ~2 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
<suppressed ~2 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
<suppressed ~2 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
<suppressed ~2 debug messages>
Optimizing module mkStage_4.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
<suppressed ~2 debug messages>
Optimizing module mkStage_3.
Optimizing module mkStage_2.

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module mkStage_4.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module mkStage_3.
Optimizing module mkStage_2.

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module \mkStage_4..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_2..
Removed 6 unused cells and 100 unused wires.
<suppressed ~16 debug messages>

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
<suppressed ~45 debug messages>
Finding identical cells in module `\mkStage_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mkStage_3'.
<suppressed ~21 debug messages>
Finding identical cells in module `\mkStage_4'.
<suppressed ~6 debug messages>
Removed a total of 25 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 0 unused cells and 19 unused wires.
<suppressed ~3 debug messages>

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

25.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

25.13. Executing OPT_DFF pass (perform DFF optimizations).

25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

25.16. Finished OPT passes. (There is nothing left to do.)

26. Executing FSM pass (extract and optimize FSM).

26.1. Executing FSM_DETECT pass (finding FSMs in design).

26.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

26.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

27. Executing OPT pass (performing simple optimizations).

27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$333 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000000000001 (D = $procmux$303_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$336 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000000000001 (D = $procmux$303_Y, Q = \empty_reg).
Adding EN signal on $procdff$332 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000000000001 (D = \D_IN, Q = \D_OUT).
Adding SRST signal on $procdff$335 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000000 (D = $procmux$316_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$345 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000000 (D = $procmux$316_Y, Q = \empty_reg).
Adding EN signal on $procdff$334 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000000 (D = \D_IN, Q = \D_OUT).
Adding SRST signal on $procdff$327 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000001 (D = $procmux$264_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$354 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000001 (D = $procmux$264_Y, Q = \empty_reg).
Adding EN signal on $procdff$326 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000001 (D = \D_IN, Q = \D_OUT).
Adding SRST signal on $procdff$325 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000101 (D = $procmux$251_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$363 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000101 (D = $procmux$251_Y, Q = \empty_reg).
Adding EN signal on $procdff$324 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000001000101 (D = \D_IN, Q = \D_OUT).
Adding SRST signal on $procdff$329 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000010000000 (D = $procmux$277_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$372 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000010000000 (D = $procmux$277_Y, Q = \empty_reg).
Adding EN signal on $procdff$328 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000010000000 (D = \D_IN, Q = \D_OUT).
Adding SRST signal on $procdff$331 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000010010111 (D = $procmux$290_Y, Q = \empty_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$381 ($sdff) from module $paramod\FIFOL1\width=32'00000000000000000000000010010111 (D = $procmux$290_Y, Q = \empty_reg).
Adding EN signal on $procdff$330 ($dff) from module $paramod\FIFOL1\width=32'00000000000000000000000010010111 (D = \D_IN, Q = \D_OUT).

27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 18 unused cells and 18 unused wires.
<suppressed ~24 debug messages>

27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
<suppressed ~1 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
<suppressed ~1 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
<suppressed ~1 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
<suppressed ~1 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
<suppressed ~1 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
<suppressed ~1 debug messages>
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

27.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

27.13. Executing OPT_DFF pass (perform DFF optimizations).

27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

27.16. Finished OPT passes. (There is nothing left to do.)

28. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from mux cell mkStage_1.$ternary$/openlane/designs/fpadd/src/mkStage_1.v:202$213 ($mux).
Removed top 2 bits (of 3) from mux cell mkStage_1.$ternary$/openlane/designs/fpadd/src/mkStage_1.v:205$215 ($mux).
Removed top 2 bits (of 55) from wire mkStage_1.x__h1025.
Removed top 2 bits (of 55) from wire mkStage_1.x__h1028.
Removed top 1 bits (of 55) from port Y of cell mkStage_3.$neg$/openlane/designs/fpadd/src/mkStage_3.v:111$16 ($neg).
Removed top 1 bits (of 55) from port A of cell mkStage_3.$neg$/openlane/designs/fpadd/src/mkStage_3.v:111$16 ($neg).
Removed top 1 bits (of 55) from wire mkStage_3.NEG_sum_temp59__q1.
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:304$111 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:302$112 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:300$113 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:298$114 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:296$115 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:294$116 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:292$117 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:290$118 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:288$119 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:286$120 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:284$121 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:282$122 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:280$123 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:278$124 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:276$125 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:274$126 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:272$127 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:270$128 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:268$129 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:266$130 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:264$131 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:262$132 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:260$133 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:258$134 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:256$135 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:254$136 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:252$137 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:250$138 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:248$139 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:246$140 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:244$141 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:242$142 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:240$143 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:238$144 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:236$145 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:234$146 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:232$147 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:230$148 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:228$149 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:226$150 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:224$151 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:222$152 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:220$153 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:218$154 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:216$155 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:214$156 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:212$157 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:210$158 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:208$159 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:206$160 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:204$161 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:202$162 ($mux).
Removed top 5 bits (of 11) from mux cell mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:198$163 ($mux).
Removed top 5 bits (of 11) from port B of cell mkStage_4.$sub$/openlane/designs/fpadd/src/mkStage_4.v:315$166 ($sub).
Removed top 10 bits (of 11) from port B of cell mkStage_4.$add$/openlane/designs/fpadd/src/mkStage_4.v:318$167 ($add).
Removed top 5 bits (of 11) from port B of cell mkStage_4.$shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170 ($shl).
Removed top 2 bits (of 54) from port Y of cell mkStage_4.$shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170 ($shl).
Removed top 2 bits (of 54) from port Y of cell mkStage_4.$shl$/openlane/designs/fpadd/src/mkStage_4.v:327$171 ($shl).
Removed top 10 bits (of 11) from port B of cell mkStage_4.$sub$/openlane/designs/fpadd/src/mkStage_4.v:328$172 ($sub).
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:202$162_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:204$161_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:206$160_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:208$159_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:210$158_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:212$157_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:214$156_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:216$155_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:218$154_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:220$153_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:222$152_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:224$151_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:226$150_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:228$149_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:230$148_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:232$147_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:234$146_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:236$145_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:238$144_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:240$143_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:242$142_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:244$141_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:246$140_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:248$139_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:250$138_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:252$137_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:254$136_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:256$135_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:258$134_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:260$133_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:262$132_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:264$131_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:266$130_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:268$129_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:270$128_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:272$127_Y.
Removed top 5 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:274$126_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:276$125_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:278$124_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:280$123_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:282$122_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:284$121_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:286$120_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:288$119_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:290$118_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:292$117_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:294$116_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:296$115_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:298$114_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:300$113_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:302$112_Y.
Removed top 6 bits (of 11) from wire mkStage_4.$ternary$/openlane/designs/fpadd/src/mkStage_4.v:304$111_Y.
Removed top 5 bits (of 11) from wire mkStage_4.IF_input_fifo_first_BIT_2_OR_input_fifo_first__ETC___d176.
Removed top 2 bits (of 54) from wire mkStage_4.input_fifoD_OUT_BITS_56_TO_3_SL_IF_input_fifo_ETC__q1.

29. Executing PEEPOPT pass (run peephole optimizers).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 0 unused cells and 57 unused wires.
<suppressed ~3 debug messages>

31. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mkStage_1:
  creating $macc model for $sub$/openlane/designs/fpadd/src/mkStage_1.v:197$209 ($sub).
  creating $macc model for $sub$/openlane/designs/fpadd/src/mkStage_1.v:199$210 ($sub).
  creating $alu model for $macc $sub$/openlane/designs/fpadd/src/mkStage_1.v:199$210.
  creating $alu model for $macc $sub$/openlane/designs/fpadd/src/mkStage_1.v:197$209.
  creating $alu model for $lt$/openlane/designs/fpadd/src/mkStage_1.v:177$200 ($lt): merged with $sub$/openlane/designs/fpadd/src/mkStage_1.v:197$209.
  creating $alu cell for $sub$/openlane/designs/fpadd/src/mkStage_1.v:197$209, $lt$/openlane/designs/fpadd/src/mkStage_1.v:177$200: $auto$alumacc.cc:485:replace_alu$447
  creating $alu cell for $sub$/openlane/designs/fpadd/src/mkStage_1.v:199$210: $auto$alumacc.cc:485:replace_alu$458
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mkStage_2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mkStage_3:
  creating $macc model for $add$/openlane/designs/fpadd/src/mkStage_3.v:136$36 ($add).
  creating $macc model for $neg$/openlane/designs/fpadd/src/mkStage_3.v:111$16 ($neg).
  creating $macc model for $neg$/openlane/designs/fpadd/src/mkStage_3.v:133$32 ($neg).
  creating $macc model for $neg$/openlane/designs/fpadd/src/mkStage_3.v:134$33 ($neg).
  creating $alu model for $macc $neg$/openlane/designs/fpadd/src/mkStage_3.v:134$33.
  creating $alu model for $macc $neg$/openlane/designs/fpadd/src/mkStage_3.v:133$32.
  creating $alu model for $macc $neg$/openlane/designs/fpadd/src/mkStage_3.v:111$16.
  creating $alu model for $macc $add$/openlane/designs/fpadd/src/mkStage_3.v:136$36.
  creating $alu cell for $add$/openlane/designs/fpadd/src/mkStage_3.v:136$36: $auto$alumacc.cc:485:replace_alu$461
  creating $alu cell for $neg$/openlane/designs/fpadd/src/mkStage_3.v:111$16: $auto$alumacc.cc:485:replace_alu$464
  creating $alu cell for $neg$/openlane/designs/fpadd/src/mkStage_3.v:133$32: $auto$alumacc.cc:485:replace_alu$467
  creating $alu cell for $neg$/openlane/designs/fpadd/src/mkStage_3.v:134$33: $auto$alumacc.cc:485:replace_alu$470
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mkStage_4:
  creating $macc model for $add$/openlane/designs/fpadd/src/mkStage_4.v:318$167 ($add).
  creating $macc model for $sub$/openlane/designs/fpadd/src/mkStage_4.v:315$166 ($sub).
  creating $macc model for $sub$/openlane/designs/fpadd/src/mkStage_4.v:328$172 ($sub).
  creating $alu model for $macc $sub$/openlane/designs/fpadd/src/mkStage_4.v:328$172.
  creating $alu model for $macc $sub$/openlane/designs/fpadd/src/mkStage_4.v:315$166.
  creating $alu model for $macc $add$/openlane/designs/fpadd/src/mkStage_4.v:318$167.
  creating $alu model for $lt$/openlane/designs/fpadd/src/mkStage_4.v:133$44 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/fpadd/src/mkStage_4.v:133$44: $auto$alumacc.cc:485:replace_alu$474
  creating $alu cell for $add$/openlane/designs/fpadd/src/mkStage_4.v:318$167: $auto$alumacc.cc:485:replace_alu$485
  creating $alu cell for $sub$/openlane/designs/fpadd/src/mkStage_4.v:315$166: $auto$alumacc.cc:485:replace_alu$488
  creating $alu cell for $sub$/openlane/designs/fpadd/src/mkStage_4.v:328$172: $auto$alumacc.cc:485:replace_alu$491
  created 4 $alu and 0 $macc cells.

32. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module mkStage_2 that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$/openlane/designs/fpadd/src/mkStage_2.v:113$6 ($shr):
    Found 1 activation_patterns using ctrl signal \input_fifo$D_OUT [115].
    Found 1 candidates: $shr$/openlane/designs/fpadd/src/mkStage_2.v:110$4
    Analyzing resource sharing with $shr$/openlane/designs/fpadd/src/mkStage_2.v:110$4 ($shr):
      Found 1 activation_patterns using ctrl signal \input_fifo$D_OUT [115].
      Activation pattern for cell $shr$/openlane/designs/fpadd/src/mkStage_2.v:113$6: \input_fifo$D_OUT [115] = 1'1
      Activation pattern for cell $shr$/openlane/designs/fpadd/src/mkStage_2.v:110$4: \input_fifo$D_OUT [115] = 1'0
      Size of SAT problem: 0 cells, 8 variables, 19 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$/openlane/designs/fpadd/src/mkStage_2.v:113$6: $auto$share.cc:977:make_cell_activation_logic$494
      New cell: $auto$share.cc:667:make_supercell$501 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$501 ($shr):
    Cell is always active. Therefore no sharing is possible.
Removing 2 cells in module mkStage_2:
  Removing cell $shr$/openlane/designs/fpadd/src/mkStage_2.v:110$4 ($shr).
  Removing cell $shr$/openlane/designs/fpadd/src/mkStage_2.v:113$6 ($shr).
Found 2 cells in module mkStage_4 that may be considered for resource sharing.
  Analyzing resource sharing options for $shl$/openlane/designs/fpadd/src/mkStage_4.v:327$171 ($shl):
    Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2461:Not$484 $logic_and$/openlane/designs/fpadd/src/mkStage_4.v:139$104_Y }.
    Found 1 candidates: $shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170
    Analyzing resource sharing with $shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170 ($shl):
      Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2461:Not$484 $logic_and$/openlane/designs/fpadd/src/mkStage_4.v:139$104_Y }.
      Activation pattern for cell $shl$/openlane/designs/fpadd/src/mkStage_4.v:327$171: { $auto$rtlil.cc:2461:Not$484 $logic_and$/openlane/designs/fpadd/src/mkStage_4.v:139$104_Y } = 2'01
      Activation pattern for cell $shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170: { $auto$rtlil.cc:2461:Not$484 $logic_and$/openlane/designs/fpadd/src/mkStage_4.v:139$104_Y } = 2'11
      Size of SAT problem: 0 cells, 2569 variables, 6690 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shl$/openlane/designs/fpadd/src/mkStage_4.v:327$171: $auto$share.cc:977:make_cell_activation_logic$504
      New cell: $auto$share.cc:667:make_supercell$511 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$511 ($shl):
    Found 1 activation_patterns using ctrl signal $logic_and$/openlane/designs/fpadd/src/mkStage_4.v:139$104_Y.
    No candidates found.
Removing 2 cells in module mkStage_4:
  Removing cell $shl$/openlane/designs/fpadd/src/mkStage_4.v:324$170 ($shl).
  Removing cell $shl$/openlane/designs/fpadd/src/mkStage_4.v:327$171 ($shl).

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
<suppressed ~2 debug messages>
Optimizing module mkStage_2.
<suppressed ~2 debug messages>
Optimizing module mkStage_3.
Optimizing module mkStage_4.
<suppressed ~2 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
<suppressed ~3 debug messages>
Removed a total of 2 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 1 unused cells and 10 unused wires.
<suppressed ~7 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing MEMORY pass.

34.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
<suppressed ~3 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
<suppressed ~3 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
<suppressed ~3 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
<suppressed ~3 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
<suppressed ~3 debug messages>
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
<suppressed ~3 debug messages>
Optimizing module mkStage_1.
<suppressed ~2 debug messages>
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.
<suppressed ~1 debug messages>

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

36.3. Executing OPT_DFF pass (perform DFF optimizations).

36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 0 unused cells and 12 unused wires.
<suppressed ~6 debug messages>

36.5. Finished fast OPT passes.

37. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:133$45:
      Old ports: A={ \_theResult_____1_fst_final_sum_exponent__h2324 \input_fifoD_OUT_BITS_56_TO_3_SL_IF_input_fifo_ETC__q1 }, B={ 11'00000000000 \input_fifoD_OUT_BITS_56_TO_3_SL_IF_input_fifo_ETC__q1 }, Y=\IF_IF_input_fifo_first_BIT_2_OR_input_fifo_fir_ETC___d188
      New ports: A=\_theResult_____1_fst_final_sum_exponent__h2324, B=11'00000000000, Y=\IF_IF_input_fifo_first_BIT_2_OR_input_fifo_fir_ETC___d188 [62:52]
      New connections: \IF_IF_input_fifo_first_BIT_2_OR_input_fifo_fir_ETC___d188 [51:0] = \input_fifoD_OUT_BITS_56_TO_3_SL_IF_input_fifo_ETC__q1
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:304$111:
      Old ports: A=6'000000, B=6'110100, Y=$auto$wreduce.cc:461:run$444 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$444 [2]
      New connections: { $auto$wreduce.cc:461:run$444 [5:3] $auto$wreduce.cc:461:run$444 [1:0] } = { $auto$wreduce.cc:461:run$444 [2] $auto$wreduce.cc:461:run$444 [2] 3'000 }
  Optimizing cells in module \mkStage_4.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:302$112:
      Old ports: A=$auto$wreduce.cc:461:run$444 [5:0], B=6'110011, Y=$auto$wreduce.cc:461:run$443 [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$444 [2] $auto$wreduce.cc:461:run$444 [2] 1'0 }, B=3'101, Y={ $auto$wreduce.cc:461:run$443 [4] $auto$wreduce.cc:461:run$443 [2] $auto$wreduce.cc:461:run$443 [0] }
      New connections: { $auto$wreduce.cc:461:run$443 [5] $auto$wreduce.cc:461:run$443 [3] $auto$wreduce.cc:461:run$443 [1] } = { $auto$wreduce.cc:461:run$443 [4] 1'0 $auto$wreduce.cc:461:run$443 [0] }
  Optimizing cells in module \mkStage_4.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:300$113:
      Old ports: A=$auto$wreduce.cc:461:run$443 [5:0], B=6'110010, Y=$auto$wreduce.cc:461:run$442 [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$443 [4] $auto$wreduce.cc:461:run$443 [2] $auto$wreduce.cc:461:run$443 [0] $auto$wreduce.cc:461:run$443 [0] }, B=4'1010, Y={ $auto$wreduce.cc:461:run$442 [4] $auto$wreduce.cc:461:run$442 [2:0] }
      New connections: { $auto$wreduce.cc:461:run$442 [5] $auto$wreduce.cc:461:run$442 [3] } = { $auto$wreduce.cc:461:run$442 [4] 1'0 }
  Optimizing cells in module \mkStage_4.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:298$114:
      Old ports: A=$auto$wreduce.cc:461:run$442 [5:0], B=6'110001, Y=$auto$wreduce.cc:461:run$441 [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$442 [4] $auto$wreduce.cc:461:run$442 [2:0] }, B=4'1001, Y={ $auto$wreduce.cc:461:run$441 [4] $auto$wreduce.cc:461:run$441 [2:0] }
      New connections: { $auto$wreduce.cc:461:run$441 [5] $auto$wreduce.cc:461:run$441 [3] } = { $auto$wreduce.cc:461:run$441 [4] 1'0 }
  Optimizing cells in module \mkStage_4.
    Consolidated identical input bits for $mux cell $ternary$/openlane/designs/fpadd/src/mkStage_4.v:296$115:
      Old ports: A=$auto$wreduce.cc:461:run$441 [5:0], B=6'110000, Y=$auto$wreduce.cc:461:run$440 [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$441 [4] $auto$wreduce.cc:461:run$441 [2:0] }, B=4'1000, Y={ $auto$wreduce.cc:461:run$440 [4] $auto$wreduce.cc:461:run$440 [2:0] }
      New connections: { $auto$wreduce.cc:461:run$440 [5] $auto$wreduce.cc:461:run$440 [3] } = { $auto$wreduce.cc:461:run$440 [4] 1'0 }
  Optimizing cells in module \mkStage_4.
Performed a total of 6 changes.

38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

38.6. Executing OPT_SHARE pass.

38.7. Executing OPT_DFF pass (perform DFF optimizations).

38.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

38.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.
<suppressed ~1 debug messages>

38.10. Rerunning OPT passes. (Maybe there is more to do..)

38.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

38.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

38.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

38.14. Executing OPT_SHARE pass.

38.15. Executing OPT_DFF pass (perform DFF optimizations).

38.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

38.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

38.18. Rerunning OPT passes. (Maybe there is more to do..)

38.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

38.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

38.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

38.22. Executing OPT_SHARE pass.

38.23. Executing OPT_DFF pass (perform DFF optimizations).

38.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

38.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

38.26. Finished OPT passes. (There is nothing left to do.)

39. Executing TECHMAP pass (map to technology primitives).

39.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

39.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:21fbc513b88d3b1adbe48276b7a2fddd1c4bcc22$paramod$d75809d6b712adf6b70c179c83e74e2524e06099\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_90_alu for cells of type $alu.
Using template $paramod$85a98df914316ae048f3e857948a8f14195594ee\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$1f4894e91c506198be6530778ca2fb7875835f94\_90_alu for cells of type $alu.
Using template $paramod$eb9f70af72509895cd1a2b6e15159b78591ad185\_90_alu for cells of type $alu.
Using template $paramod$c946eda38aee5f25c2e283fac204818e2eb79102\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110110 for cells of type $lcu.
Using template $paramod$constmap:25ba5afb90ae70bee64e7ceb9adfa88f4ddd30c8$paramod$af624cc6a311e92f3126157cd58ef36cb939fe14\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
No more expansions possible.
<suppressed ~3600 debug messages>

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
<suppressed ~96 debug messages>
Optimizing module mkStage_2.
Optimizing module mkStage_3.
<suppressed ~1000 debug messages>
Optimizing module mkStage_4.
<suppressed ~241 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
<suppressed ~321 debug messages>
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mkStage_4'.
<suppressed ~324 debug messages>
Removed a total of 216 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 71 unused cells and 844 unused wires.
<suppressed ~81 debug messages>

40.5. Finished fast OPT passes.

41. Executing ABC pass (technology mapping using ABC).

41.1. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000000000001' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.1.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.2. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000000' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.2.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.3. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000001' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.3.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.4. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000101' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.4.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.5. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.5.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.6. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000010010111' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

41.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.6.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

41.7. Extracting gate netlist of module `\mkStage_1' to `<abc-temp-dir>/input.blif'..
Extracted 396 gates and 531 wires to a netlist network with 133 inputs and 42 outputs.

41.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:       18
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:                OR cells:      139
ABC RESULTS:               NOT cells:       26
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:       88
ABC RESULTS:               XOR cells:       26
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:      356
ABC RESULTS:           input signals:      133
ABC RESULTS:          output signals:       42
Removing temp directory.

41.8. Extracting gate netlist of module `\mkStage_2' to `<abc-temp-dir>/input.blif'..
Extracted 620 gates and 767 wires to a netlist network with 146 inputs and 122 outputs.

41.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:       55
ABC RESULTS:                OR cells:       66
ABC RESULTS:            ANDNOT cells:       55
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               MUX cells:      443
ABC RESULTS:        internal signals:      499
ABC RESULTS:           input signals:      146
ABC RESULTS:          output signals:      122
Removing temp directory.

41.9. Extracting gate netlist of module `\mkStage_3' to `<abc-temp-dir>/input.blif'..
Extracted 1313 gates and 1444 wires to a netlist network with 129 inputs and 69 outputs.

41.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        9
ABC RESULTS:               NOR cells:       54
ABC RESULTS:               NOT cells:      168
ABC RESULTS:              NAND cells:       36
ABC RESULTS:              XNOR cells:       50
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:               XOR cells:      220
ABC RESULTS:               MUX cells:      163
ABC RESULTS:            ANDNOT cells:      340
ABC RESULTS:                OR cells:      264
ABC RESULTS:        internal signals:     1246
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       69
Removing temp directory.

41.10. Extracting gate netlist of module `\mkStage_4' to `<abc-temp-dir>/input.blif'..
Extracted 1266 gates and 1337 wires to a netlist network with 69 inputs and 64 outputs.

41.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

41.10.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:      376
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOT cells:       62
ABC RESULTS:               NOR cells:       14
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       76
ABC RESULTS:               XOR cells:       35
ABC RESULTS:            ANDNOT cells:      259
ABC RESULTS:               MUX cells:      444
ABC RESULTS:        internal signals:     1204
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       64
Removing temp directory.

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
<suppressed ~322 debug messages>
Optimizing module mkStage_3.
<suppressed ~108 debug messages>
Optimizing module mkStage_4.
<suppressed ~62 debug messages>

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

42.3. Executing OPT_DFF pass (perform DFF optimizations).

42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 7 unused cells and 1516 unused wires.
<suppressed ~29 debug messages>

42.5. Finished fast OPT passes.

43. Executing HIERARCHY pass (managing design hierarchy).

43.1. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     \mkStage_2
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:         \mkStage_3
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001

43.2. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000001000000
Used module:     $paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     \mkStage_2
Used module:         $paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:         \mkStage_3
Used module:             $paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:             \mkStage_4
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:                 $paramod\FIFOL1\width=32'00000000000000000000000001000001
Removed 0 unused modules.

44. Printing statistics.

=== $paramod\FIFOL1\width=32'00000000000000000000000000000001 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_DFFE_PP_                      1
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000000 ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:          10
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_DFFE_PP_                     64
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000001 ===

   Number of wires:                 12
   Number of wire bits:            140
   Number of public wires:          10
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP_                     65
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000101 ===

   Number of wires:                 12
   Number of wire bits:            148
   Number of public wires:          10
   Number of public wire bits:     146
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $_DFFE_PP_                     69
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000010000000 ===

   Number of wires:                 12
   Number of wire bits:            266
   Number of public wires:          10
   Number of public wire bits:     264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $_DFFE_PP_                    128
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000010010111 ===

   Number of wires:                 12
   Number of wire bits:            312
   Number of public wires:          10
   Number of public wire bits:     310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $_DFFE_PP_                    151
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== mkStage_1 ===

   Number of wires:                348
   Number of wire bits:           1010
   Number of public wires:          36
   Number of public wire bits:     698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                358
     $_ANDNOT_                      88
     $_AND_                          8
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                          4
     $_NOT_                         26
     $_ORNOT_                        7
     $_OR_                         139
     $_XNOR_                         6
     $_XOR_                         26
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1

=== mkStage_2 ===

   Number of wires:                517
   Number of wire bits:           1212
   Number of public wires:          18
   Number of public wire bits:     713
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $_ANDNOT_                      55
     $_AND_                          1
     $_MUX_                        443
     $_NOT_                          1
     $_ORNOT_                       55
     $_OR_                          66
     $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
     mkStage_3                       1

=== mkStage_3 ===

   Number of wires:               1265
   Number of wire bits:           1885
   Number of public wires:          20
   Number of public wire bits:     640
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1316
     $_ANDNOT_                     340
     $_AND_                          9
     $_MUX_                        163
     $_NAND_                        36
     $_NOR_                         54
     $_NOT_                        168
     $_ORNOT_                       10
     $_OR_                         264
     $_XNOR_                        50
     $_XOR_                        220
     $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
     mkStage_4                       1

=== mkStage_4 ===

   Number of wires:               1238
   Number of wire bits:           1749
   Number of public wires:          23
   Number of public wire bits:     534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1281
     $_ANDNOT_                     259
     $_AND_                         76
     $_MUX_                        444
     $_NAND_                         6
     $_NOR_                         11
     $_NOT_                         62
     $_ORNOT_                        9
     $_OR_                         376
     $_XNOR_                         1
     $_XOR_                         35
     $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

=== design hierarchy ===

   mkStage_1                         1
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1
       $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
       mkStage_3                     1
         $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
         mkStage_4                   1
           $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
           $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

   Number of wires:               3452
   Number of wire bits:           7010
   Number of public wires:         167
   Number of public wire bits:    3725
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4138
     $_ANDNOT_                     742
     $_AND_                         94
     $_DFFE_PP_                    542
     $_MUX_                       1082
     $_NAND_                        60
     $_NOR_                         69
     $_NOT_                        257
     $_ORNOT_                       95
     $_OR_                         852
     $_SDFFE_PP0P_                   7
     $_XNOR_                        57
     $_XOR_                        281

45. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\FIFOL1\width=32'00000000000000000000000000000001...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000000...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000001...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000101...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010000000...
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010010111...
Checking module mkStage_1...
Checking module mkStage_2...
Checking module mkStage_3...
Checking module mkStage_4...
Found and reported 0 problems.

46. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/post_techmap.dot'.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000000000001 to page 1.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000001000000 to page 2.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000001000001 to page 3.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000001000101 to page 4.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000010000000 to page 5.
Dumping module $paramod\FIFOL1\width=32'00000000000000000000000010010111 to page 6.
Dumping module mkStage_1 to page 7.
Dumping module mkStage_2 to page 8.
Dumping module mkStage_3 to page 9.
Dumping module mkStage_4 to page 10.

47. Executing SHARE pass (SAT-based resource sharing).

48. Executing OPT pass (performing simple optimizations).

48.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

48.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

48.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkStage_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

48.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
  Optimizing cells in module \mkStage_1.
  Optimizing cells in module \mkStage_2.
  Optimizing cells in module \mkStage_3.
  Optimizing cells in module \mkStage_4.
Performed a total of 0 changes.

48.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Finding identical cells in module `\mkStage_1'.
Finding identical cells in module `\mkStage_2'.
Finding identical cells in module `\mkStage_3'.
Finding identical cells in module `\mkStage_4'.
Removed a total of 0 cells.

48.6. Executing OPT_DFF pass (perform DFF optimizations).

48.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..

48.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000000000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module $paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module mkStage_1.
Optimizing module mkStage_2.
Optimizing module mkStage_3.
Optimizing module mkStage_4.

48.9. Finished OPT passes. (There is nothing left to do.)

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 0 unused cells and 45 unused wires.
<suppressed ~45 debug messages>

50. Printing statistics.

=== $paramod\FIFOL1\width=32'00000000000000000000000000000001 ===

   Number of wires:                 11
   Number of wire bits:             11
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_DFFE_PP_                      1
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000000 ===

   Number of wires:                 11
   Number of wire bits:            137
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_DFFE_PP_                     64
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000001 ===

   Number of wires:                 11
   Number of wire bits:            139
   Number of public wires:           9
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP_                     65
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000001000101 ===

   Number of wires:                 11
   Number of wire bits:            147
   Number of public wires:           9
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $_DFFE_PP_                     69
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000010000000 ===

   Number of wires:                 11
   Number of wire bits:            265
   Number of public wires:           9
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $_DFFE_PP_                    128
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== $paramod\FIFOL1\width=32'00000000000000000000000010010111 ===

   Number of wires:                 11
   Number of wire bits:            311
   Number of public wires:           9
   Number of public wire bits:     309
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $_DFFE_PP_                    151
     $_ORNOT_                        2
     $_OR_                           1
     $_SDFFE_PP0P_                   1

=== mkStage_1 ===

   Number of wires:                333
   Number of wire bits:            755
   Number of public wires:          21
   Number of public wire bits:     443
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                358
     $_ANDNOT_                      88
     $_AND_                          8
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                          4
     $_NOT_                         26
     $_ORNOT_                        7
     $_OR_                         139
     $_XNOR_                         6
     $_XOR_                         26
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1

=== mkStage_2 ===

   Number of wires:                511
   Number of wire bits:            929
   Number of public wires:          12
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $_ANDNOT_                      55
     $_AND_                          1
     $_MUX_                        443
     $_NOT_                          1
     $_ORNOT_                       55
     $_OR_                          66
     $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
     mkStage_3                       1

=== mkStage_3 ===

   Number of wires:               1258
   Number of wire bits:           1643
   Number of public wires:          13
   Number of public wire bits:     398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1316
     $_ANDNOT_                     340
     $_AND_                          9
     $_MUX_                        163
     $_NAND_                        36
     $_NOR_                         54
     $_NOT_                        168
     $_ORNOT_                       10
     $_OR_                         264
     $_XNOR_                        50
     $_XOR_                        220
     $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
     mkStage_4                       1

=== mkStage_4 ===

   Number of wires:               1227
   Number of wire bits:           1489
   Number of public wires:          12
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1281
     $_ANDNOT_                     259
     $_AND_                         76
     $_MUX_                        444
     $_NAND_                         6
     $_NOR_                         11
     $_NOT_                         62
     $_ORNOT_                        9
     $_OR_                         376
     $_XNOR_                         1
     $_XOR_                         35
     $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

=== design hierarchy ===

   mkStage_1                         1
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1
       $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
       mkStage_3                     1
         $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
         mkStage_4                   1
           $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
           $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

   Number of wires:               3406
   Number of wire bits:           5963
   Number of public wires:         121
   Number of public wire bits:    2678
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4138
     $_ANDNOT_                     742
     $_AND_                         94
     $_DFFE_PP_                    542
     $_MUX_                       1082
     $_NAND_                        60
     $_NOR_                         69
     $_NOT_                        257
     $_ORNOT_                       95
     $_OR_                         852
     $_SDFFE_PP0P_                   7
     $_XNOR_                        57
     $_XOR_                        281

mapping tbuf

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing TECHMAP pass (map to technology primitives).

53.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

53.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

54. Executing SIMPLEMAP pass (map simple cells to gate primitives).

55. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

55.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000000000001':
  mapped 2 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000000':
  mapped 65 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000001':
  mapped 66 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000001000101':
  mapped 70 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010000000':
  mapped 129 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod\FIFOL1\width=32'00000000000000000000000010010111':
  mapped 152 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\mkStage_1':
Mapping DFF cells in module `\mkStage_2':
Mapping DFF cells in module `\mkStage_3':
Mapping DFF cells in module `\mkStage_4':

56. Printing statistics.

=== $paramod\FIFOL1\width=32'00000000000000000000000000000001 ===

   Number of wires:                 14
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_MUX_                          3
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2        2

=== $paramod\FIFOL1\width=32'00000000000000000000000001000000 ===

   Number of wires:                 77
   Number of wire bits:            203
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                134
     $_MUX_                         66
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2       65

=== $paramod\FIFOL1\width=32'00000000000000000000000001000001 ===

   Number of wires:                 78
   Number of wire bits:            206
   Number of public wires:           9
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $_MUX_                         67
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2       66

=== $paramod\FIFOL1\width=32'00000000000000000000000001000101 ===

   Number of wires:                 82
   Number of wire bits:            218
   Number of public wires:           9
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     $_MUX_                         71
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2       70

=== $paramod\FIFOL1\width=32'00000000000000000000000010000000 ===

   Number of wires:                141
   Number of wire bits:            395
   Number of public wires:           9
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                262
     $_MUX_                        130
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2      129

=== $paramod\FIFOL1\width=32'00000000000000000000000010010111 ===

   Number of wires:                164
   Number of wire bits:            464
   Number of public wires:           9
   Number of public wire bits:     309
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                308
     $_MUX_                        153
     $_ORNOT_                        2
     $_OR_                           1
     sky130_fd_sc_hd__dfxtp_2      152

=== mkStage_1 ===

   Number of wires:                333
   Number of wire bits:            755
   Number of public wires:          21
   Number of public wire bits:     443
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                358
     $_ANDNOT_                      88
     $_AND_                          8
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                          4
     $_NOT_                         26
     $_ORNOT_                        7
     $_OR_                         139
     $_XNOR_                         6
     $_XOR_                         26
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1

=== mkStage_2 ===

   Number of wires:                511
   Number of wire bits:            929
   Number of public wires:          12
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $_ANDNOT_                      55
     $_AND_                          1
     $_MUX_                        443
     $_NOT_                          1
     $_ORNOT_                       55
     $_OR_                          66
     $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
     mkStage_3                       1

=== mkStage_3 ===

   Number of wires:               1258
   Number of wire bits:           1643
   Number of public wires:          13
   Number of public wire bits:     398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1316
     $_ANDNOT_                     340
     $_AND_                          9
     $_MUX_                        163
     $_NAND_                        36
     $_NOR_                         54
     $_NOT_                        168
     $_ORNOT_                       10
     $_OR_                         264
     $_XNOR_                        50
     $_XOR_                        220
     $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
     mkStage_4                       1

=== mkStage_4 ===

   Number of wires:               1227
   Number of wire bits:           1489
   Number of public wires:          12
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1281
     $_ANDNOT_                     259
     $_AND_                         76
     $_MUX_                        444
     $_NAND_                         6
     $_NOR_                         11
     $_NOT_                         62
     $_ORNOT_                        9
     $_OR_                         376
     $_XNOR_                         1
     $_XOR_                         35
     $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

=== design hierarchy ===

   mkStage_1                         1
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1
       $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
       mkStage_3                     1
         $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
         mkStage_4                   1
           $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
           $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

   Number of wires:               3962
   Number of wire bits:           6519
   Number of public wires:         121
   Number of public wire bits:    2678
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4694
     $_ANDNOT_                     742
     $_AND_                         94
     $_MUX_                       1638
     $_NAND_                        60
     $_NOR_                         69
     $_NOT_                        257
     $_ORNOT_                       95
     $_OR_                         852
     $_XNOR_                        57
     $_XOR_                        281
     sky130_fd_sc_hd__dfxtp_2      549

[INFO]: USING STRATEGY AREA 0

57. Executing ABC pass (technology mapping using ABC).

57.1. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000000000001' to `/tmp/yosys-abc-gAHiMZ/input.blif'..
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

57.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-gAHiMZ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-gAHiMZ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-gAHiMZ/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.76 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.80 sec
ABC: Memory =    9.54 MB. Time =     0.80 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (987.93 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      7 ( 57.1 %)   Cap = 10.1 ff ( 10.7 %)   Area =       47.55 ( 42.9 %)   Delay =  1126.17 ps  ( 42.9 %)               
ABC: Path  0 --       1 : 0    1 pi                        A =   0.00  Df =   5.6   -3.6 ps  S =  14.5 ps  Cin =  0.0 ff  Cout =   1.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      11 : 2    1 sky130_fd_sc_hd__or2b_2   A =   8.76  Df = 273.1 -137.8 ps  S =  48.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 312.2 ff  G =  134  
ABC: Path  2 --      12 : 1    2 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 510.9  -24.1 ps  S = 448.0 ps  Cin =  2.1 ff  Cout =  38.0 ff  Cmax = 130.0 ff  G = 1798  
ABC: Path  3 --      17 : 4    1 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =1126.2 -381.8 ps  S = 619.0 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  88.8 ff  G =  767  
ABC: Start-point = pi0 (\EMPTY_N).  End-point = po2 ($auto$rtlil.cc:2669:MuxGate$11939).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    7/    3  lat =    0  nd =     7  edge =     13  area =47.53  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-gAHiMZ/output.blif 

57.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

57.2. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000000' to `/tmp/yosys-abc-bCU1lH/input.blif'..
Extracted 69 gates and 203 wires to a netlist network with 133 inputs and 66 outputs.

57.2.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-bCU1lH/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-bCU1lH/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-bCU1lH/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     4.36 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     4.40 sec
ABC: Memory =    9.54 MB. Time =     4.40 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (987.93 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    140 ( 52.9 %)   Cap = 10.3 ff ( 13.0 %)   Area =     1019.73 ( 47.1 %)   Delay =  1327.01 ps  ( 75.7 %)               
ABC: Path  0 --       2 : 0    2 pi                      A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     202 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 297.2 -114.5 ps  S = 345.2 ps  Cin =  2.1 ff  Cout =  29.0 ff  Cmax = 130.0 ff  G = 1323  
ABC: Path  2 --     203 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 670.0 -233.4 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  3 --     204 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1006.1 -222.4 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     205 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1327.0 -324.4 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\ENQ).  End-point = po1 ($auto$rtlil.cc:2669:MuxGate$11941).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  133/   66  lat =    0  nd =   140  edge =    272  area =1019.41  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-bCU1lH/output.blif 

57.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:      133
ABC RESULTS:          output signals:       66
Removing temp directory.

57.3. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000001' to `/tmp/yosys-abc-3HSKRu/input.blif'..
Extracted 70 gates and 206 wires to a netlist network with 135 inputs and 67 outputs.

57.3.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-3HSKRu/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-3HSKRu/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-3HSKRu/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.13 sec
ABC: Memory =    9.54 MB. Time =     0.13 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (987.93 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    142 ( 52.8 %)   Cap = 10.3 ff ( 13.0 %)   Area =     1034.74 ( 47.2 %)   Delay =  1348.14 ps  ( 59.9 %)               
ABC: Path  0 --       2 : 0    3 pi                      A =   0.00  Df =  22.9  -13.1 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     205 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 317.4 -125.2 ps  S = 358.9 ps  Cin =  2.1 ff  Cout =  30.2 ff  Cmax = 130.0 ff  G = 1376  
ABC: Path  2 --     209 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 691.1 -243.0 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  3 --     210 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1027.3 -232.1 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     211 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1348.1 -334.0 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\ENQ).  End-point = po2 ($auto$rtlil.cc:2669:MuxGate$12077).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  135/   67  lat =    0  nd =   142  edge =    276  area =1034.42  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-3HSKRu/output.blif 

57.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       73
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:      135
ABC RESULTS:          output signals:       67
Removing temp directory.

57.4. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000001000101' to `/tmp/yosys-abc-PLGMKi/input.blif'..
Extracted 74 gates and 218 wires to a netlist network with 143 inputs and 71 outputs.

57.4.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-PLGMKi/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-PLGMKi/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-PLGMKi/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.15 sec
ABC: Memory =    9.54 MB. Time =     0.15 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (987.93 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    150 ( 52.7 %)   Cap = 10.4 ff ( 13.0 %)   Area =     1094.80 ( 47.3 %)   Delay =  1126.17 ps  (  2.0 %)               
ABC: Path  0 --       1 : 0    1 pi                        A =   0.00  Df =   5.6   -3.6 ps  S =  14.5 ps  Cin =  0.0 ff  Cout =   1.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     215 : 2    1 sky130_fd_sc_hd__or2b_2   A =   8.76  Df = 273.1 -137.8 ps  S =  48.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 312.2 ff  G =  134  
ABC: Path  2 --     216 : 1    2 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 510.9  -24.1 ps  S = 448.0 ps  Cin =  2.1 ff  Cout =  38.0 ff  Cmax = 130.0 ff  G = 1798  
ABC: Path  3 --     220 : 4    1 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =1126.2 -381.8 ps  S = 619.0 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  88.8 ff  G =  767  
ABC: Start-point = pi0 (\EMPTY_N).  End-point = po1 ($auto$rtlil.cc:2669:MuxGate$12209).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  143/   71  lat =    0  nd =   150  edge =    292  area =1094.46  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-PLGMKi/output.blif 

57.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       77
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:      143
ABC RESULTS:          output signals:       71
Removing temp directory.

57.5. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000010000000' to `/tmp/yosys-abc-pNcl56/input.blif'..
Extracted 133 gates and 395 wires to a netlist network with 261 inputs and 130 outputs.

57.5.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-pNcl56/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-pNcl56/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-pNcl56/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.14 sec
ABC: Memory =    9.54 MB. Time =     0.14 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (987.93 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    275 ( 52.7 %)   Cap = 10.4 ff ( 13.1 %)   Area =     2006.92 ( 47.3 %)   Delay =  1378.30 ps  (  8.0 %)               
ABC: Path  0 --       2 : 0    3 pi                      A =   0.00  Df =  22.9  -13.1 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     394 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 344.9 -139.4 ps  S = 398.7 ps  Cin =  2.1 ff  Cout =  33.6 ff  Cmax = 130.0 ff  G = 1535  
ABC: Path  2 --     395 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 721.3 -253.7 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  3 --     396 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1057.4 -242.8 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     397 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1378.3 -344.7 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\ENQ).  End-point = po1 ($auto$rtlil.cc:2669:MuxGate$12349).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  261/  130  lat =    0  nd =   275  edge =    535  area =2006.30  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-pNcl56/output.blif 

57.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      143
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:      261
ABC RESULTS:          output signals:      130
Removing temp directory.

57.6. Extracting gate netlist of module `$paramod\FIFOL1\width=32'00000000000000000000000010010111' to `/tmp/yosys-abc-cGIERV/input.blif'..
Extracted 156 gates and 464 wires to a netlist network with 307 inputs and 153 outputs.

57.6.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-cGIERV/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-cGIERV/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-cGIERV/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.14 sec
ABC: Memory =    9.54 MB. Time =     0.14 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (991.89 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    323 ( 52.6 %)   Cap = 10.4 ff ( 13.1 %)   Area =     2359.76 ( 47.4 %)   Delay =  1358.10 ps  ( 52.3 %)               
ABC: Path  0 --       2 : 0    8 pi                      A =   0.00  Df =  57.8  -31.8 ps  S =  86.4 ps  Cin =  0.0 ff  Cout =  17.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     463 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 330.9 -131.0 ps  S = 306.4 ps  Cin =  2.1 ff  Cout =  25.5 ff  Cmax = 130.0 ff  G = 1164  
ABC: Path  2 --     464 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 701.1 -253.5 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.5 ff  Cmax = 130.0 ff  G = 1528  
ABC: Path  3 --     465 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1037.2 -242.6 ps  S =  45.7 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  4 --     466 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1358.1 -344.5 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\ENQ).  End-point = po1 ($auto$rtlil.cc:2669:MuxGate$12609).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  307/  153  lat =    0  nd =   323  edge =    629  area =2359.03  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-cGIERV/output.blif 

57.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      151
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      168
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:      307
ABC RESULTS:          output signals:      153
Removing temp directory.

57.7. Extracting gate netlist of module `\mkStage_1' to `/tmp/yosys-abc-BUsU7K/input.blif'..
Extracted 354 gates and 487 wires to a netlist network with 133 inputs and 42 outputs.

57.7.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-BUsU7K/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-BUsU7K/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-BUsU7K/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.13 sec
ABC: Memory =    9.54 MB. Time =     0.13 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (4214.22 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    230 ( 27.8 %)   Cap =  7.5 ff (  6.5 %)   Area =     1766.69 ( 72.6 %)   Delay =  4484.65 ps  ( 23.0 %)               
ABC: Path  0 --      94 : 0    1 pi                      A =   0.00  Df =   5.8   -3.8 ps  S =  14.6 ps  Cin =  0.0 ff  Cout =   1.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     216 : 4    1 sky130_fd_sc_hd__or4_2  A =   8.76  Df = 630.7 -537.6 ps  S =  90.7 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   95  
ABC: Path  2 --     220 : 4    1 sky130_fd_sc_hd__or4_2  A =   8.76  Df =1283.8-1097.8 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path  3 --     230 : 4    3 sky130_fd_sc_hd__or4_2  A =   8.76  Df =1950.0-1656.7 ps  S = 111.1 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax = 310.4 ff  G =  354  
ABC: Path  4 --     263 : 3    1 sky130_fd_sc_hd__a21o_2 A =   8.76  Df =2172.7 -725.2 ps  S =  30.5 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 309.5 ff  G =   73  
ABC: Path  5 --     264 : 1    5 sky130_fd_sc_hd__buf_2  A =   5.00  Df =2365.7 -685.7 ps  S = 232.3 ps  Cin =  1.7 ff  Cout =  46.9 ff  Cmax = 315.9 ff  G = 2668  
ABC: Path  6 --     324 : 2    2 sky130_fd_sc_hd__and2_2 A =   7.51  Df =2603.3 -146.6 ps  S =  76.9 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 303.0 ff  G =  716  
ABC: Path  7 --     326 : 2    1 sky130_fd_sc_hd__or2_2  A =   6.26  Df =2888.2 -291.4 ps  S =  51.7 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =  144  
ABC: Path  8 --     327 : 1    2 sky130_fd_sc_hd__buf_1  A =   3.75  Df =3116.2 -189.8 ps  S = 415.2 ps  Cin =  2.1 ff  Cout =  35.1 ff  Cmax = 130.0 ff  G = 1667  
ABC: Path  9 --     333 : 3    1 sky130_fd_sc_hd__or3_2  A =   7.51  Df =3605.2 -488.2 ps  S =  73.4 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 10 --     334 : 4   10 sky130_fd_sc_hd__a31o_2 A =   8.76  Df =3934.3 -304.0 ps  S = 206.3 ps  Cin =  2.4 ff  Cout =  34.8 ff  Cmax = 271.9 ff  G = 1418  
ABC: Path 11 --     340 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =4265.8 -359.2 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 12 --     341 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =4484.7 -258.0 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi93 (\input_1$D_OUT [13]).  End-point = po32 (\stage_2$feed_output_stage_1 [117]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  133/   42  lat =    0  nd =   230  edge =    544  area =1766.80  delay =13.00  lev = 13
ABC: + write_blif /tmp/yosys-abc-BUsU7K/output.blif 

57.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:        internal signals:      312
ABC RESULTS:           input signals:      133
ABC RESULTS:          output signals:       42
Removing temp directory.

57.8. Extracting gate netlist of module `\mkStage_2' to `/tmp/yosys-abc-md61aB/input.blif'..
Extracted 621 gates and 767 wires to a netlist network with 146 inputs and 122 outputs.

57.8.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-md61aB/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-md61aB/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-md61aB/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.14 sec
ABC: Memory =    9.54 MB. Time =     0.14 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: Current delay (2834.60 ps) does not exceed the target delay (4750.00 ps). Upsizing is not performed.
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    707 ( 26.7 %)   Cap = 10.9 ff ( 13.5 %)   Area =     6865.33 ( 59.4 %)   Delay =  3146.29 ps  ( 22.9 %)               
ABC: Path  0 --      29 : 0    2 pi                       A =   0.00  Df =  21.3  -12.5 ps  S =  35.2 ps  Cin =  0.0 ff  Cout =   6.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     301 : 4    4 sky130_fd_sc_hd__nor4_2  A =  12.51  Df = 343.3 -274.6 ps  S = 310.3 ps  Cin =  4.3 ff  Cout =   8.8 ff  Cmax =  64.1 ff  G =  194  
ABC: Path  2 --     306 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 607.1 -383.6 ps  S = 242.3 ps  Cin =  2.1 ff  Cout =  20.0 ff  Cmax = 130.0 ff  G =  924  
ABC: Path  3 --     333 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1065.2 -552.7 ps  S = 534.6 ps  Cin =  2.1 ff  Cout =  45.6 ff  Cmax = 130.0 ff  G = 2106  
ABC: Path  4 --     336 : 2    4 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1168.0 -484.2 ps  S = 114.0 ps  Cin =  4.4 ff  Cout =   7.3 ff  Cmax = 295.7 ff  G =  158  
ABC: Path  5 --     564 : 6    4 sky130_fd_sc_hd__mux4_2  A =  22.52  Df =1675.2 -464.4 ps  S =  95.4 ps  Cin =  2.6 ff  Cout =   7.4 ff  Cmax = 301.2 ff  G =  270  
ABC: Path  6 --     616 : 6    3 sky130_fd_sc_hd__mux4_2  A =  22.52  Df =2179.9 -705.2 ps  S =  98.0 ps  Cin =  2.6 ff  Cout =   8.6 ff  Cmax = 301.2 ff  G =  307  
ABC: Path  7 --     617 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =2609.1-1014.9 ps  S =  83.6 ps  Cin =  1.5 ff  Cout =   4.5 ff  Cmax = 310.4 ff  G =  288  
ABC: Path  8 --     618 : 3    2 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =2676.1-1009.2 ps  S = 102.7 ps  Cin =  4.5 ff  Cout =   3.6 ff  Cmax = 139.2 ff  G =   74  
ABC: Path  9 --     877 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =2825.4 -892.3 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 10 --     878 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =3146.3 -994.3 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi28 (\input_fifo$D_OUT [124]).  End-point = po74 (\get_stage_2_mantissa_input_2__h239 [7]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  146/  122  lat =    0  nd =   707  edge =   1960  area =6864.90  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-md61aB/output.blif 

57.8.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       83
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      196
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      183
ABC RESULTS:        internal signals:      499
ABC RESULTS:           input signals:      146
ABC RESULTS:          output signals:      122
Removing temp directory.

57.9. Extracting gate netlist of module `\mkStage_3' to `/tmp/yosys-abc-gVgJft/input.blif'..
Extracted 1314 gates and 1443 wires to a netlist network with 129 inputs and 69 outputs.

57.9.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-gVgJft/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-gVgJft/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-gVgJft/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.15 sec
ABC: Memory =    9.54 MB. Time =     0.15 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    932 (  7.1 %)   Cap = 10.8 ff (  5.2 %)   Area =     9196.32 ( 86.1 %)   Delay =  5971.49 ps  ( 25.6 %)               
ABC: Path  0 --       3 : 0    5 pi                        A =   0.00  Df =  59.7  -33.2 ps  S =  89.2 ps  Cin =  0.0 ff  Cout =  18.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     207 : 4    3 sky130_fd_sc_hd__or4_4    A =  11.26  Df = 563.5 -361.8 ps  S =  92.5 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 534.7 ff  G =  374  
ABC: Path  2 --     208 : 4    7 sky130_fd_sc_hd__or4_4    A =  11.26  Df =1032.4 -690.2 ps  S = 111.4 ps  Cin =  2.4 ff  Cout =  19.8 ff  Cmax = 534.7 ff  G =  774  
ABC: Path  3 --     472 : 5    3 sky130_fd_sc_hd__o41a_4   A =  21.27  Df =1426.9 -811.0 ps  S =  82.5 ps  Cin =  4.4 ff  Cout =  16.0 ff  Cmax = 544.7 ff  G =  354  
ABC: Path  4 --     479 : 3    2 sky130_fd_sc_hd__or3_4    A =  11.26  Df =1807.3-1066.8 ps  S =  70.7 ps  Cin =  2.4 ff  Cout =   7.5 ff  Cmax = 531.9 ff  G =  306  
ABC: Path  5 --     483 : 3    3 sky130_fd_sc_hd__and3_4   A =  11.26  Df =1988.2 -192.5 ps  S =  57.0 ps  Cin =  2.4 ff  Cout =   8.8 ff  Cmax = 532.8 ff  G =  342  
ABC: Path  6 --     485 : 3    3 sky130_fd_sc_hd__or3_4    A =  11.26  Df =2358.5 -244.9 ps  S =  74.2 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 531.9 ff  G =  393  
ABC: Path  7 --     650 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df =2880.1 -362.7 ps  S =  88.2 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 534.7 ff  G =  281  
ABC: Path  8 --     908 : 4    3 sky130_fd_sc_hd__a31o_4   A =  17.52  Df =3105.2 -493.8 ps  S =  52.0 ps  Cin =  4.6 ff  Cout =   9.5 ff  Cmax = 499.0 ff  G =  196  
ABC: Path  9 --     921 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3320.5 -273.4 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  286  
ABC: Path 10 --     929 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3536.9 -360.1 ps  S =  50.4 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path 11 --     931 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3743.2 -448.7 ps  S =  37.1 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  164  
ABC: Path 12 --     936 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4188.0 -466.9 ps  S =  58.8 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 324.1 ff  G =  101  
ABC: Path 13 --     937 : 4    5 sky130_fd_sc_hd__or4b_4   A =  13.76  Df =4711.4 -853.2 ps  S = 110.5 ps  Cin =  2.2 ff  Cout =  18.4 ff  Cmax = 533.8 ff  G =  800  
ABC: Path 14 --    1034 : 4    7 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =5101.6 -350.3 ps  S = 157.3 ps  Cin =  1.6 ff  Cout =  24.9 ff  Cmax = 297.6 ff  G = 1542  
ABC: Path 15 --    1089 : 4    7 sky130_fd_sc_hd__nand4_4  A =  21.27  Df =5221.8 -370.2 ps  S = 116.6 ps  Cin =  8.6 ff  Cout =  16.2 ff  Cmax = 358.0 ff  G =  181  
ABC: Path 16 --    1095 : 2    2 sky130_fd_sc_hd__or2_4    A =   8.76  Df =5483.9 -495.5 ps  S =  54.3 ps  Cin =  2.4 ff  Cout =  10.2 ff  Cmax = 514.5 ff  G =  408  
ABC: Path 17 --    1099 : 4    1 sky130_fd_sc_hd__a31o_4   A =  17.52  Df =5728.0 -184.3 ps  S =  52.6 ps  Cin =  4.6 ff  Cout =   9.1 ff  Cmax = 499.0 ff  G =  184  
ABC: Path 18 --    1100 : 3    1 sky130_fd_sc_hd__o21ai_4  A =  16.27  Df =5971.5 -184.0 ps  S = 280.5 ps  Cin =  8.8 ff  Cout =  33.4 ff  Cmax = 224.3 ff  G =  381  
ABC: Start-point = pi2 (\input_fifo$D_OUT [70]).  End-point = po62 (\get_stage_3_mantissa_sum__h315 [49]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  129/   69  lat =    0  nd =   932  edge =   2531  area =9197.92  delay =23.00  lev = 23
ABC: + write_blif /tmp/yosys-abc-gVgJft/output.blif 

57.9.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nand4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a31o_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      106
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       42
ABC RESULTS:        internal signals:     1245
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       69
Removing temp directory.

57.10. Extracting gate netlist of module `\mkStage_4' to `/tmp/yosys-abc-tgN2up/input.blif'..
Extracted 1279 gates and 1348 wires to a netlist network with 69 inputs and 64 outputs.

57.10.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-tgN2up/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-tgN2up/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-tgN2up/input.blif 
ABC: + read_lib -w /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 4750.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 4750.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 4750.0 
ABC: + dnsize -D 4750.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    721 ( 12.6 %)   Cap = 10.1 ff (  5.4 %)   Area =     6653.88 ( 82.9 %)   Delay =  7597.86 ps  ( 55.9 %)               
ABC: Path  0 --      17 : 0    6 pi                        A =   0.00  Df =  57.6  -32.1 ps  S =  86.1 ps  Cin =  0.0 ff  Cout =  17.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     191 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 111.7  -11.8 ps  S =  59.2 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax = 141.9 ff  G =   52  
ABC: Path  2 --     193 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df = 365.8 -126.4 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path  3 --     195 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df = 638.4 -293.0 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path  4 --     197 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df = 911.1 -459.6 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path  5 --     199 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =1195.3 -626.9 ps  S =  55.7 ps  Cin =  2.3 ff  Cout =   4.8 ff  Cmax = 285.7 ff  G =  189  
ABC: Path  6 --     201 : 5    1 sky130_fd_sc_hd__o311a_4  A =  21.27  Df =1487.8 -777.0 ps  S =  45.8 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   53  
ABC: Path  7 --     203 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =1805.9 -957.5 ps  S =  52.8 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 293.9 ff  G =   98  
ABC: Path  8 --     206 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2079.8-1123.9 ps  S =  48.8 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path  9 --     208 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =2398.8-1305.6 ps  S =  52.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 293.9 ff  G =   98  
ABC: Path 10 --     210 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2672.6-1472.1 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path 11 --     212 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2945.2-1638.6 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path 12 --     214 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =3217.9-1805.2 ps  S =  48.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   99  
ABC: Path 13 --     216 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =3490.3-1971.7 ps  S =  48.6 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 285.7 ff  G =   98  
ABC: Path 14 --     217 : 3    3 sky130_fd_sc_hd__or3_4    A =  11.26  Df =3826.4-2193.7 ps  S =  73.9 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 531.9 ff  G =  388  
ABC: Path 15 --     219 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =3921.6-2256.8 ps  S =  82.9 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 141.9 ff  G =  100  
ABC: Path 16 --     220 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =4176.7 -192.9 ps  S = 190.4 ps  Cin =  4.4 ff  Cout =  15.4 ff  Cmax = 141.9 ff  G =  336  
ABC: Path 17 --     280 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =4360.9 -149.0 ps  S =  69.0 ps  Cin =  2.4 ff  Cout =  11.1 ff  Cmax = 309.5 ff  G =  446  
ABC: Path 18 --     282 : 5    3 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =4625.6  -56.3 ps  S = 121.0 ps  Cin =  2.3 ff  Cout =  20.6 ff  Cmax = 299.4 ff  G =  845  
ABC: Path 19 --     284 : 4    4 sky130_fd_sc_hd__a211oi_4 A =  20.02  Df =4984.5 -317.8 ps  S = 315.4 ps  Cin =  8.8 ff  Cout =  20.6 ff  Cmax = 141.9 ff  G =  223  
ABC: Path 20 --     292 : 5   10 sky130_fd_sc_hd__o2111a_4 A =  20.02  Df =5295.3 -296.5 ps  S = 126.5 ps  Cin =  4.5 ff  Cout =  35.0 ff  Cmax = 551.2 ff  G =  749  
ABC: Path 21 --     356 : 3    1 sky130_fd_sc_hd__mux2_4   A =  15.01  Df =5524.7 -218.5 ps  S =  51.8 ps  Cin =  3.2 ff  Cout =   4.9 ff  Cmax = 536.5 ff  G =  142  
ABC: Path 22 --     357 : 1    8 sky130_fd_sc_hd__buf_6    A =  11.26  Df =5663.3 -213.1 ps  S =  97.7 ps  Cin =  4.6 ff  Cout =  44.3 ff  Cmax = 785.5 ff  G =  910  
ABC: Path 23 --     358 : 1   10 sky130_fd_sc_hd__buf_8    A =  15.01  Df =5820.6 -222.9 ps  S = 100.2 ps  Cin =  7.0 ff  Cout =  55.9 ff  Cmax =5000.0 ff  G =  756  
ABC: Path 24 --     542 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =5971.8 -233.5 ps  S =  88.7 ps  Cin =  4.6 ff  Cout =  39.4 ff  Cmax = 785.5 ff  G =  814  
ABC: Path 25 --     592 : 4    2 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =6240.7  -54.3 ps  S =  33.0 ps  Cin =  4.6 ff  Cout =   3.8 ff  Cmax = 502.6 ff  G =   77  
ABC: Path 26 --     593 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =6747.2 -304.3 ps  S =  50.9 ps  Cin =  2.3 ff  Cout =   3.8 ff  Cmax = 297.6 ff  G =  158  
ABC: Path 27 --     626 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =6898.3 -184.4 ps  S =  58.6 ps  Cin =  2.3 ff  Cout =   6.4 ff  Cmax = 297.6 ff  G =  270  
ABC: Path 28 --     627 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =7047.8  -62.6 ps  S =  54.7 ps  Cin =  2.3 ff  Cout =   5.0 ff  Cmax = 297.6 ff  G =  207  
ABC: Path 29 --     775 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =7370.7 -175.6 ps  S =  58.2 ps  Cin =  2.3 ff  Cout =   4.8 ff  Cmax = 299.4 ff  G =  189  
ABC: Path 30 --     776 : 3    1 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =7597.9 -223.4 ps  S = 103.6 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 568.6 ff  G =  737  
ABC: Start-point = pi16 (\input_fifo$D_OUT [4]).  End-point = po50 (\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199 [49]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   69/   64  lat =    0  nd =   721  edge =   2107  area =6654.28  delay =41.00  lev = 41
ABC: + write_blif /tmp/yosys-abc-tgN2up/output.blif 

57.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__mux2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       12
ABC RESULTS:        internal signals:     1215
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       64
Removing temp directory.

58. Executing SETUNDEF pass (replace undef values with defined constants).

59. Executing HILOMAP pass (mapping to constant drivers).

60. Executing SPLITNETS pass (splitting up multi-bit signals).

61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000000000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000001..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000001000101..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\FIFOL1\width=32'00000000000000000000000010010111..
Finding unused cells or wires in module \mkStage_1..
Finding unused cells or wires in module \mkStage_2..
Finding unused cells or wires in module \mkStage_3..
Finding unused cells or wires in module \mkStage_4..
Removed 4 unused cells and 5743 unused wires.
<suppressed ~214 debug messages>

62. Executing INSBUF pass (insert buffer cells for connected wires).

63. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\FIFOL1\width=32'00000000000000000000000000000001...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000000000001.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000000000001.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000000000001.\D_OUT is used but has no driver.
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000000...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [63] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [62] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [61] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [60] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [59] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [58] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [57] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [56] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [55] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [54] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [53] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [52] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [51] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [50] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [49] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [48] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [47] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [46] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [45] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [44] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [43] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [42] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [41] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [40] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [39] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [38] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [37] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [36] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [35] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [34] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [33] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [32] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [31] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [30] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [29] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [28] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [27] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [26] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [25] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [24] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [23] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [22] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [21] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [20] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [19] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [18] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [17] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [16] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [15] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [14] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [13] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [12] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [11] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [10] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [9] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [8] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [7] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [6] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [5] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [4] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [3] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [2] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [1] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000000.\D_OUT [0] is used but has no driver.
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000001...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [64] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [63] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [62] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [61] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [60] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [59] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [58] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [57] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [56] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [55] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [54] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [53] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [52] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [51] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [50] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [49] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [48] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [47] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [46] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [45] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [44] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [43] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [42] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [41] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [40] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [39] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [38] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [37] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [36] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [35] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [34] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [33] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [32] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [31] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [30] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [29] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [28] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [27] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [26] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [25] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [24] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [23] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [22] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [21] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [20] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [19] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [18] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [17] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [16] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [15] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [14] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [13] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [12] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [11] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [10] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [9] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [8] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [7] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [6] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [5] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [4] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [3] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [2] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [1] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000001.\D_OUT [0] is used but has no driver.
Checking module $paramod\FIFOL1\width=32'00000000000000000000000001000101...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [68] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [67] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [66] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [65] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [64] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [63] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [62] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [61] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [60] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [59] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [58] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [57] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [56] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [55] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [54] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [53] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [52] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [51] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [50] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [49] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [48] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [47] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [46] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [45] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [44] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [43] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [42] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [41] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [40] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [39] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [38] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [37] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [36] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [35] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [34] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [33] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [32] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [31] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [30] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [29] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [28] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [27] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [26] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [25] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [24] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [23] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [22] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [21] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [20] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [19] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [18] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [17] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [16] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [15] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [14] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [13] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [12] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [11] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [10] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [9] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [8] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [7] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [6] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [5] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [4] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [3] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [2] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [1] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000001000101.\D_OUT [0] is used but has no driver.
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010000000...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [127] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [126] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [125] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [124] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [123] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [122] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [121] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [120] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [119] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [118] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [117] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [116] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [115] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [114] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [113] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [112] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [111] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [110] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [109] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [108] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [107] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [106] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [105] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [104] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [103] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [102] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [101] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [100] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [99] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [98] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [97] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [96] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [95] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [94] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [93] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [92] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [91] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [90] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [89] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [88] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [87] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [86] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [85] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [84] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [83] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [82] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [81] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [80] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [79] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [78] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [77] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [76] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [75] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [74] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [73] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [72] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [71] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [70] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [69] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [68] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [67] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [66] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [65] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [64] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [63] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [62] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [61] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [60] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [59] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [58] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [57] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [56] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [55] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [54] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [53] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [52] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [51] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [50] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [49] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [48] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [47] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [46] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [45] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [44] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [43] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [42] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [41] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [40] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [39] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [38] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [37] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [36] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [35] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [34] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [33] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [32] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [31] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [30] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [29] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [28] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [27] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [26] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [25] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [24] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [23] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [22] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [21] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [20] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [19] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [18] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [17] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [16] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [15] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [14] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [13] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [12] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [11] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [10] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [9] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [8] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [7] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [6] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [5] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [4] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [3] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [2] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [1] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010000000.\D_OUT [0] is used but has no driver.
Checking module $paramod\FIFOL1\width=32'00000000000000000000000010010111...
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\FULL_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\EMPTY_N is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [150] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [149] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [148] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [147] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [146] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [145] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [144] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [143] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [142] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [141] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [140] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [139] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [138] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [137] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [136] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [135] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [134] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [133] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [132] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [131] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [130] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [129] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [128] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [127] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [126] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [125] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [124] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [123] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [122] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [121] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [120] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [119] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [118] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [117] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [116] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [115] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [114] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [113] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [112] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [111] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [110] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [109] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [108] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [107] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [106] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [105] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [104] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [103] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [102] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [101] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [100] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [99] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [98] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [97] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [96] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [95] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [94] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [93] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [92] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [91] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [90] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [89] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [88] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [87] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [86] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [85] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [84] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [83] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [82] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [81] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [80] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [79] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [78] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [77] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [76] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [75] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [74] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [73] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [72] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [71] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [70] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [69] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [68] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [67] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [66] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [65] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [64] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [63] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [62] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [61] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [60] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [59] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [58] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [57] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [56] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [55] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [54] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [53] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [52] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [51] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [50] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [49] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [48] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [47] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [46] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [45] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [44] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [43] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [42] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [41] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [40] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [39] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [38] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [37] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [36] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [35] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [34] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [33] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [32] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [31] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [30] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [29] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [28] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [27] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [26] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [25] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [24] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [23] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [22] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [21] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [20] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [19] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [18] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [17] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [16] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [15] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [14] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [13] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [12] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [11] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [10] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [9] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [8] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [7] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [6] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [5] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [4] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [3] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [2] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [1] is used but has no driver.
Warning: Wire $paramod\FIFOL1\width=32'00000000000000000000000010010111.\D_OUT [0] is used but has no driver.
Checking module mkStage_1...
Warning: Wire mkStage_1.\RDY_feed is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[10] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[9] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[8] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[7] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[6] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[5] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[4] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[3] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[2] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[1] is used but has no driver.
Warning: Wire mkStage_1.\output_stage_1___1_exponent_input_1__h965[0] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[10] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[9] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[8] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[7] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[6] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[5] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[4] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[3] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[2] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[1] is used but has no driver.
Warning: Wire mkStage_1.\_theResult_____1_exponent_input_2__h385[0] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[126] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[125] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[124] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[123] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[122] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[121] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[120] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[119] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[118] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[117] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[116] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[115] is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16563 is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16561 is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[112] is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16559 is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16557 is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[57] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[4] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[3] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[2] is used but has no driver.
Warning: Wire mkStage_1.\stage_2$feed_output_stage_1[1] is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16555 is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16553 is used but has no driver.
Warning: Wire mkStage_1.\input_1$DEQ is used but has no driver.
Warning: Wire mkStage_1.$auto$hilomap.cc:47:hilomap_worker$16551 is used but has no driver.
Checking module mkStage_2...
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[10] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[9] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[8] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[7] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[6] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[5] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[4] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[3] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[2] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[1] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_exponent__h237[0] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[54] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[53] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[52] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[51] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[50] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[49] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[48] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[47] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[46] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[45] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[44] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[43] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[42] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[41] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[40] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[39] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[38] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[37] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[36] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[35] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[34] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[33] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[32] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[31] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[30] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[29] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[28] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[27] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[26] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[25] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[24] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[23] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[22] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[21] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[20] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[19] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[18] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[17] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[16] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[15] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[14] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[13] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[12] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[11] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[10] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[9] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[8] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[7] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[6] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[5] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[4] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[3] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[2] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[1] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_1__h238[0] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[54] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[53] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[52] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[51] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[50] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[49] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[48] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[47] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[46] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[45] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[44] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[43] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[42] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[41] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[40] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[39] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[38] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[37] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[36] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[35] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[34] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[33] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[32] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[31] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[30] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[29] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[28] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[27] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[26] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[25] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[24] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[23] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[22] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[21] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[20] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[19] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[18] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[17] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[16] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[15] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[14] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[13] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[12] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[11] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[10] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[9] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[8] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[7] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[6] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[5] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[4] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[3] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[2] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[1] is used but has no driver.
Warning: Wire mkStage_2.\get_stage_2_mantissa_input_2__h239[0] is used but has no driver.
Warning: Wire mkStage_2.\input_fifo$DEQ is used but has no driver.
Warning: Wire mkStage_2.$auto$hilomap.cc:47:hilomap_worker$16573 is used but has no driver.
Checking module mkStage_3...
Warning: Wire mkStage_3.\get_stage_3_sign_sum__h313 is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[10] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[9] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[8] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[7] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[6] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[5] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[4] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[3] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[2] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[1] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_exponent_sum__h314[0] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[53] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[52] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[51] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[50] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[49] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[48] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[47] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[46] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[45] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[44] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[43] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[42] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[41] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[40] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[39] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[38] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[37] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[36] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[35] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[34] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[33] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[32] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[31] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[30] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[29] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[28] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[27] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[26] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[25] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[24] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[23] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[22] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[21] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[20] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[19] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[18] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[17] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[16] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[15] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[14] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[13] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[12] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[11] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[10] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[9] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[8] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[7] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[6] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[5] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[4] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[3] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[2] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[1] is used but has no driver.
Warning: Wire mkStage_3.\get_stage_3_mantissa_sum__h315[0] is used but has no driver.
Warning: Wire mkStage_3.\stage_4$feed_output_stage_3[2] is used but has no driver.
Warning: Wire mkStage_3.\stage_4$feed_output_stage_3[1] is used but has no driver.
Warning: Wire mkStage_3.\input_fifo$DEQ is used but has no driver.
Warning: Wire mkStage_3.$auto$hilomap.cc:47:hilomap_worker$16575 is used but has no driver.
Checking module mkStage_4...
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[62] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[61] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[60] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[59] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[58] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[57] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[56] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[55] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[54] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[53] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[52] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[51] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[50] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[49] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[48] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[47] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[46] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[45] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[44] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[43] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[42] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[41] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[40] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[39] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[38] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[37] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[36] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[35] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[34] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[33] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[32] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[31] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[30] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[29] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[28] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[27] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[26] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[25] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[24] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[23] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[22] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[21] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[20] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[19] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[18] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[17] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[16] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[15] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[14] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[13] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[12] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[11] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[10] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[9] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[8] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[7] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[6] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[5] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[4] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[3] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[2] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[1] is used but has no driver.
Warning: Wire mkStage_4.\IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[0] is used but has no driver.
Warning: Wire mkStage_4.$auto$hilomap.cc:47:hilomap_worker$16579 is used but has no driver.
Warning: Wire mkStage_4.\input_fifo$DEQ is used but has no driver.
Warning: Wire mkStage_4.$auto$hilomap.cc:47:hilomap_worker$16577 is used but has no driver.
Found and reported 798 problems.

64. Printing statistics.

=== $paramod\FIFOL1\width=32'00000000000000000000000000000001 ===

   Number of wires:                 15
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1          2
     sky130_fd_sc_hd__dfxtp_2        2
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2         1
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000000000001': 90.086400

=== $paramod\FIFOL1\width=32'00000000000000000000000001000000 ===

   Number of wires:                148
   Number of wire bits:            274
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                205
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1         72
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2        64
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000001000000': 2402.304000

=== $paramod\FIFOL1\width=32'00000000000000000000000001000001 ===

   Number of wires:                150
   Number of wire bits:            278
   Number of public wires:           9
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                208
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1         73
     sky130_fd_sc_hd__dfxtp_2       66
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2        65
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000001000001': 2438.588800

=== $paramod\FIFOL1\width=32'00000000000000000000000001000101 ===

   Number of wires:                158
   Number of wire bits:            294
   Number of public wires:           9
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1         77
     sky130_fd_sc_hd__dfxtp_2       70
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2        69
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000001000101': 2583.728000

=== $paramod\FIFOL1\width=32'00000000000000000000000010000000 ===

   Number of wires:                283
   Number of wire bits:            537
   Number of public wires:           9
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                404
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1        143
     sky130_fd_sc_hd__dfxtp_2      129
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2       128
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000010000000': 4750.806400

=== $paramod\FIFOL1\width=32'00000000000000000000000010010111 ===

   Number of wires:                331
   Number of wire bits:            631
   Number of public wires:           9
   Number of public wire bits:     309
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                475
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__buf_1        168
     sky130_fd_sc_hd__dfxtp_2      152
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_2       151
     sky130_fd_sc_hd__or2b_2         1

   Chip area for module '$paramod\FIFOL1\width=32'00000000000000000000000010010111': 5592.864000

=== mkStage_1 ===

   Number of wires:                379
   Number of wire bits:            505
   Number of public wires:         184
   Number of public wire bits:     310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         6
     sky130_fd_sc_hd__a21oi_2        6
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and2b_2       21
     sky130_fd_sc_hd__and3_2         7
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         56
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1         7
     sky130_fd_sc_hd__inv_2          7
     sky130_fd_sc_hd__mux2_2         9
     sky130_fd_sc_hd__nand2_2        4
     sky130_fd_sc_hd__nor2_2        15
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__or2_2          7
     sky130_fd_sc_hd__or2b_2         7
     sky130_fd_sc_hd__or3_2          6
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2         39
     sky130_fd_sc_hd__xnor2_2       10
     sky130_fd_sc_hd__xor2_2         4

   Area for cell type \mkStage_2 is unknown!
   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000000000001 is unknown!
   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000001000000 is unknown!

   Chip area for module '\mkStage_1': 1792.969600

=== mkStage_2 ===

   Number of wires:                866
   Number of wire bits:           1016
   Number of public wires:         280
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                710
     $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
     mkStage_3                       1
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21o_2         7
     sky130_fd_sc_hd__a21oi_2        5
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2        12
     sky130_fd_sc_hd__and2_2        26
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__buf_1        183
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2          6
     sky130_fd_sc_hd__mux2_2       196
     sky130_fd_sc_hd__mux4_2        97
     sky130_fd_sc_hd__nand2_2       83
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nor2_2        16
     sky130_fd_sc_hd__nor3_2         5
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2        6
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        9
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o22ai_2        4
     sky130_fd_sc_hd__o31a_2         4
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or3_2          7
     sky130_fd_sc_hd__or3b_2         5
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4b_2         1

   Area for cell type \mkStage_3 is unknown!
   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000010010111 is unknown!

   Chip area for module '\mkStage_2': 6869.088000

=== mkStage_3 ===

   Number of wires:               1068
   Number of wire bits:           1195
   Number of public wires:         204
   Number of public wire bits:     331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                935
     $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
     mkStage_4                       1
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2        4
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2       11
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        21
     sky130_fd_sc_hd__a21oi_2       46
     sky130_fd_sc_hd__a221o_2        3
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        62
     sky130_fd_sc_hd__a31o_4         2
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        39
     sky130_fd_sc_hd__and2b_2       11
     sky130_fd_sc_hd__and3_2        21
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2         4
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1         42
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__buf_6          1
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__inv_2         15
     sky130_fd_sc_hd__mux2_2         1
     sky130_fd_sc_hd__nand2_2       56
     sky130_fd_sc_hd__nand3_2        5
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nand4_4        1
     sky130_fd_sc_hd__nand4bb_2      1
     sky130_fd_sc_hd__nor2_2        60
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         7
     sky130_fd_sc_hd__nor4_4         1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2        4
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2        25
     sky130_fd_sc_hd__o21ai_2       55
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       9
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_2         3
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2a_4       1
     sky130_fd_sc_hd__o311a_2        3
     sky130_fd_sc_hd__o31a_2        30
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o41a_2        28
     sky130_fd_sc_hd__o41a_4         1
     sky130_fd_sc_hd__o41ai_4        1
     sky130_fd_sc_hd__or2_2         52
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or2b_2         4
     sky130_fd_sc_hd__or3_2         13
     sky130_fd_sc_hd__or3_4         33
     sky130_fd_sc_hd__or3b_2         6
     sky130_fd_sc_hd__or3b_4         3
     sky130_fd_sc_hd__or4_2         10
     sky130_fd_sc_hd__or4_4         17
     sky130_fd_sc_hd__or4b_4         2
     sky130_fd_sc_hd__or4bb_4        1
     sky130_fd_sc_hd__xnor2_2      106
     sky130_fd_sc_hd__xnor2_4        2
     sky130_fd_sc_hd__xor2_2        55

   Area for cell type \mkStage_4 is unknown!
   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000010000000 is unknown!

   Chip area for module '\mkStage_3': 9200.073600

=== mkStage_4 ===

   Number of wires:                801
   Number of wire bits:            933
   Number of public wires:         142
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                725
     $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000101      1
     sky130_fd_sc_hd__a211o_2       21
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2        5
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2        39
     sky130_fd_sc_hd__a21o_4         1
     sky130_fd_sc_hd__a21oi_2       13
     sky130_fd_sc_hd__a221o_2       33
     sky130_fd_sc_hd__a22o_2        49
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a2bb2o_4       6
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2         9
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2        16
     sky130_fd_sc_hd__and2_4         2
     sky130_fd_sc_hd__and2b_2        4
     sky130_fd_sc_hd__and3_2        11
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__buf_1         37
     sky130_fd_sc_hd__buf_2         11
     sky130_fd_sc_hd__buf_4          1
     sky130_fd_sc_hd__buf_6          3
     sky130_fd_sc_hd__buf_8          2
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__inv_2         37
     sky130_fd_sc_hd__mux2_1         2
     sky130_fd_sc_hd__mux2_2        93
     sky130_fd_sc_hd__mux2_4         2
     sky130_fd_sc_hd__mux4_2        23
     sky130_fd_sc_hd__nand2_2       40
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        58
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o2111a_4       1
     sky130_fd_sc_hd__o211a_2       15
     sky130_fd_sc_hd__o211ai_2       5
     sky130_fd_sc_hd__o21a_2        17
     sky130_fd_sc_hd__o21ai_2       20
     sky130_fd_sc_hd__o21ba_2       21
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o311a_4        1
     sky130_fd_sc_hd__o31a_2        12
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         32
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__or3_2         11
     sky130_fd_sc_hd__or3_4          2
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2         14
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__xnor2_2        3
     sky130_fd_sc_hd__xor2_2         7

   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000001000001 is unknown!
   Area for cell type $paramod\FIFOL1\width=32'00000000000000000000000001000101 is unknown!

   Chip area for module '\mkStage_4': 6661.388800

=== design hierarchy ===

   mkStage_1                         1
     $paramod\FIFOL1\width=32'00000000000000000000000000000001      1
     $paramod\FIFOL1\width=32'00000000000000000000000001000000      2
     mkStage_2                       1
       $paramod\FIFOL1\width=32'00000000000000000000000010010111      1
       mkStage_3                     1
         $paramod\FIFOL1\width=32'00000000000000000000000010000000      1
         mkStage_4                   1
           $paramod\FIFOL1\width=32'00000000000000000000000001000001      1
           $paramod\FIFOL1\width=32'00000000000000000000000001000101      1

   Number of wires:               4347
   Number of wire bits:           5952
   Number of public wires:         873
   Number of public wire bits:    2478
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4327
     sky130_fd_sc_hd__a2111o_2       3
     sky130_fd_sc_hd__a211o_2       27
     sky130_fd_sc_hd__a211oi_2      13
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2       16
     sky130_fd_sc_hd__a21boi_2      18
     sky130_fd_sc_hd__a21o_2        73
     sky130_fd_sc_hd__a21o_4         1
     sky130_fd_sc_hd__a21oi_2       70
     sky130_fd_sc_hd__a221o_2       36
     sky130_fd_sc_hd__a22o_2        49
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a2bb2o_4       6
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        74
     sky130_fd_sc_hd__a31o_4         2
     sky130_fd_sc_hd__a31oi_2        6
     sky130_fd_sc_hd__a32o_2        15
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        84
     sky130_fd_sc_hd__and2_4         2
     sky130_fd_sc_hd__and2b_2       37
     sky130_fd_sc_hd__and3_2        48
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and3b_2        8
     sky130_fd_sc_hd__and4_2        10
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1        925
     sky130_fd_sc_hd__buf_2         20
     sky130_fd_sc_hd__buf_4          1
     sky130_fd_sc_hd__buf_6          4
     sky130_fd_sc_hd__buf_8          2
     sky130_fd_sc_hd__conb_1        11
     sky130_fd_sc_hd__dfxtp_2      549
     sky130_fd_sc_hd__inv_2         79
     sky130_fd_sc_hd__mux2_1         2
     sky130_fd_sc_hd__mux2_2       841
     sky130_fd_sc_hd__mux2_4         2
     sky130_fd_sc_hd__mux4_2       120
     sky130_fd_sc_hd__nand2_2      183
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2        5
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nand4_4        1
     sky130_fd_sc_hd__nand4bb_2      1
     sky130_fd_sc_hd__nor2_2       149
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2         8
     sky130_fd_sc_hd__nor4_2         8
     sky130_fd_sc_hd__nor4_4         1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111a_4       1
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2       25
     sky130_fd_sc_hd__o211ai_2       6
     sky130_fd_sc_hd__o21a_2        47
     sky130_fd_sc_hd__o21ai_2       86
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21ba_2       27
     sky130_fd_sc_hd__o21bai_2      14
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_2        7
     sky130_fd_sc_hd__o2bb2a_4       1
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o311a_4        1
     sky130_fd_sc_hd__o31a_2        46
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o41a_2        29
     sky130_fd_sc_hd__o41a_4         1
     sky130_fd_sc_hd__o41ai_4        1
     sky130_fd_sc_hd__or2_2         96
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or2b_2        20
     sky130_fd_sc_hd__or3_2         37
     sky130_fd_sc_hd__or3_4         35
     sky130_fd_sc_hd__or3b_2        13
     sky130_fd_sc_hd__or3b_4         3
     sky130_fd_sc_hd__or4_2         64
     sky130_fd_sc_hd__or4_4         17
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4b_4         2
     sky130_fd_sc_hd__or4bb_4        1
     sky130_fd_sc_hd__xnor2_2      119
     sky130_fd_sc_hd__xnor2_4        2
     sky130_fd_sc_hd__xor2_2        66

   Chip area for top module '\mkStage_1': 44784.201600

65. Executing Verilog backend.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Dumping module `$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Dumping module `\mkStage_1'.
Dumping module `\mkStage_2'.
Dumping module `\mkStage_3'.
Dumping module `\mkStage_4'.

66. Executing Liberty frontend: /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
Imported 428 cell types from liberty file.

67. Executing Verilog-2005 frontend: /openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/results/synthesis/mkStage_1.v
Parsing SystemVerilog input from `/openlane/designs/fpadd/runs/RUN_2023.12.13_10.58.58/results/synthesis/mkStage_1.v' to AST representation.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000001000000'.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000001000001'.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000001000101'.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000010000000'.
Generating RTLIL representation for module `\$paramod\FIFOL1\width=32'00000000000000000000000010010111'.
Generating RTLIL representation for module `\mkStage_1'.
Generating RTLIL representation for module `\mkStage_2'.
Generating RTLIL representation for module `\mkStage_3'.
Generating RTLIL representation for module `\mkStage_4'.
Successfully finished Verilog frontend.

68. Executing SYNTH pass.

68.1. Executing HIERARCHY pass (managing design hierarchy).

68.1.1. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 \$paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 \$paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             \$paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         \$paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     \$paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     \$paramod\FIFOL1\width=32'00000000000000000000000001000000

68.1.2. Analyzing design hierarchy..
Top module:  \mkStage_1
Used module:     \mkStage_2
Used module:         \mkStage_3
Used module:             \mkStage_4
Used module:                 \$paramod\FIFOL1\width=32'00000000000000000000000001000001
Used module:                 \$paramod\FIFOL1\width=32'00000000000000000000000001000101
Used module:             \$paramod\FIFOL1\width=32'00000000000000000000000010000000
Used module:         \$paramod\FIFOL1\width=32'00000000000000000000000010010111
Used module:     \$paramod\FIFOL1\width=32'00000000000000000000000000000001
Used module:     \$paramod\FIFOL1\width=32'00000000000000000000000001000000
Removed 0 unused modules.

68.2. Executing PROC pass (convert processes to netlists).

68.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

68.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

68.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

68.2.4. Executing PROC_INIT pass (extract init attributes).

68.2.5. Executing PROC_ARST pass (detect async resets in processes).

68.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

68.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

68.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

68.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

68.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

68.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

68.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_4.
Optimizing module mkStage_3.
Optimizing module mkStage_2.
Optimizing module mkStage_1.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000010010111.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000010000000.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000001000101.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000001000001.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000001000000.
Optimizing module \$paramod\FIFOL1\width=32'00000000000000000000000000000001.

68.3. Executing FLATTEN pass (flatten design).
Deleting now unused module mkStage_4.
Deleting now unused module mkStage_3.
Deleting now unused module mkStage_2.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000010010111.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000010000000.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000001000101.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000001000001.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000001000000.
Deleting now unused module \$paramod\FIFOL1\width=32'00000000000000000000000000000001.
<suppressed ~10 debug messages>

68.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..
Removed 4262 unused cells and 3908 unused wires.
<suppressed ~7978 debug messages>

68.6. Executing CHECK pass (checking for obvious problems).
Checking module mkStage_1...
Found and reported 0 problems.

68.7. Executing OPT pass (performing simple optimizations).

68.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mkStage_1.
Performed a total of 0 changes.

68.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.7.6. Executing OPT_DFF pass (perform DFF optimizations).

68.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..
Removed 0 unused cells and 133 unused wires.
<suppressed ~133 debug messages>

68.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.7.9. Rerunning OPT passes. (Maybe there is more to do..)

68.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mkStage_1.
Performed a total of 0 changes.

68.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.7.13. Executing OPT_DFF pass (perform DFF optimizations).

68.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.7.16. Finished OPT passes. (There is nothing left to do.)

68.8. Executing FSM pass (extract and optimize FSM).

68.8.1. Executing FSM_DETECT pass (finding FSMs in design).

68.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

68.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

68.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

68.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

68.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

68.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

68.9. Executing OPT pass (performing simple optimizations).

68.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mkStage_1.
Performed a total of 0 changes.

68.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.9.6. Executing OPT_DFF pass (perform DFF optimizations).

68.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.9.9. Finished OPT passes. (There is nothing left to do.)

68.10. Executing WREDUCE pass (reducing word size of cells).

68.11. Executing PEEPOPT pass (run peephole optimizers).

68.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mkStage_1:
  created 0 $alu and 0 $macc cells.

68.14. Executing SHARE pass (SAT-based resource sharing).

68.15. Executing OPT pass (performing simple optimizations).

68.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mkStage_1.
Performed a total of 0 changes.

68.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.15.6. Executing OPT_DFF pass (perform DFF optimizations).

68.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.15.9. Finished OPT passes. (There is nothing left to do.)

68.16. Executing MEMORY pass.

68.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

68.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

68.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

68.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

68.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

68.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

68.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

68.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

68.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.18. Executing OPT pass (performing simple optimizations).

68.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.
<suppressed ~78 debug messages>

68.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.18.3. Executing OPT_DFF pass (perform DFF optimizations).

68.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.18.5. Finished fast OPT passes.

68.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

68.20. Executing OPT pass (performing simple optimizations).

68.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mkStage_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mkStage_1.
Performed a total of 0 changes.

68.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.20.6. Executing OPT_SHARE pass.

68.20.7. Executing OPT_DFF pass (perform DFF optimizations).

68.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.20.10. Finished OPT passes. (There is nothing left to do.)

68.21. Executing TECHMAP pass (map to technology primitives).

68.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

68.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

68.22. Executing OPT pass (performing simple optimizations).

68.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.22.3. Executing OPT_DFF pass (perform DFF optimizations).

68.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.22.5. Finished fast OPT passes.

68.23. Executing ABC pass (technology mapping using ABC).

68.23.1. Extracting gate netlist of module `\mkStage_1' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

68.24. Executing OPT pass (performing simple optimizations).

68.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mkStage_1.

68.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mkStage_1'.
Removed a total of 0 cells.

68.24.3. Executing OPT_DFF pass (perform DFF optimizations).

68.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..

68.24.5. Finished fast OPT passes.

68.25. Executing HIERARCHY pass (managing design hierarchy).

68.25.1. Analyzing design hierarchy..
Top module:  \mkStage_1

68.25.2. Analyzing design hierarchy..
Top module:  \mkStage_1
Removed 0 unused modules.

68.26. Printing statistics.

=== mkStage_1 ===

   Number of wires:                306
   Number of wire bits:            984
   Number of public wires:         306
   Number of public wire bits:     984
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     sky130_fd_sc_hd__a211oi_2       7
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_1         18
     sky130_fd_sc_hd__conb_1         7
     sky130_fd_sc_hd__dfxtp_2        7
     sky130_fd_sc_hd__inv_2         14
     sky130_fd_sc_hd__or2b_2         7

68.27. Executing CHECK pass (checking for obvious problems).
Checking module mkStage_1...
Found and reported 0 problems.
[INFO]: USING STRATEGY AREA 0

69. Executing ABC pass (technology mapping using ABC).

69.1. Extracting gate netlist of module `\mkStage_1' to `/tmp/yosys-abc-hJ51Rv/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

70. Executing SETUNDEF pass (replace undef values with defined constants).

71. Executing HILOMAP pass (mapping to constant drivers).

72. Executing SPLITNETS pass (splitting up multi-bit signals).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mkStage_1..
Removed 600 unused cells and 1387 unused wires.
<suppressed ~1388 debug messages>

74. Executing INSBUF pass (insert buffer cells for connected wires).

75. Executing CHECK pass (checking for obvious problems).
Checking module mkStage_1...
Found and reported 0 problems.

76. Printing statistics.

=== mkStage_1 ===

   Number of wires:                 71
   Number of wire bits:            197
   Number of public wires:          71
   Number of public wire bits:     197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     sky130_fd_sc_hd__a211oi_2       7
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_1         18
     sky130_fd_sc_hd__conb_1         7
     sky130_fd_sc_hd__dfxtp_2        7
     sky130_fd_sc_hd__inv_2         14
     sky130_fd_sc_hd__or2b_2         7

   Chip area for module '\mkStage_1': 484.214400

77. Executing Verilog backend.
Dumping module `\mkStage_1'.

Warnings: 799 unique messages, 799 total
End of script. Logfile hash: 5686824927, CPU: user 6.33s system 0.16s, MEM: 105.58 MB peak
Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)
Time spent: 76% 4x abc (19 sec), 4% 44x opt_expr (1 sec), ...
