/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [34:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [25:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [20:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[82] ? in_data[18] : in_data[87];
  assign celloutsig_0_25z = celloutsig_0_1z ? celloutsig_0_10z : celloutsig_0_0z;
  assign celloutsig_0_11z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_1_1z = ~in_data[140];
  assign celloutsig_1_5z = ~celloutsig_1_2z;
  assign celloutsig_0_16z = ~celloutsig_0_6z;
  assign celloutsig_0_30z = ~celloutsig_0_15z;
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_7z | celloutsig_1_8z[0]));
  assign celloutsig_0_18z = celloutsig_0_8z | celloutsig_0_11z;
  assign celloutsig_0_29z = ~(celloutsig_0_14z ^ celloutsig_0_20z[11]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= { in_data[65:60], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3:2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z } / { 1'h1, celloutsig_1_6z[9:5] };
  assign celloutsig_1_15z = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_9z } / { 1'h1, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_7z = { _00_[5:2], celloutsig_0_1z, _00_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, in_data[55:47], celloutsig_0_0z, _00_, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_7z[16:10], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, _00_[3], celloutsig_0_10z, celloutsig_0_16z, _00_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_19z[22:0], celloutsig_0_15z, celloutsig_0_6z } / { 1'h1, celloutsig_0_19z[23:0] };
  assign celloutsig_0_24z = { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_4z } / { 1'h1, celloutsig_0_17z[17:5], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_26z[6:2], celloutsig_0_6z, celloutsig_0_15z } / { 1'h1, celloutsig_0_17z[30:25] };
  assign celloutsig_0_32z = celloutsig_0_24z[12:3] / { 1'h1, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z } == { celloutsig_1_6z[6:4], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z } == { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[183:179] === in_data[137:133];
  assign celloutsig_1_13z = celloutsig_1_6z[8:1] === { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z } === { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_0_8z = in_data[24:22] === { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[44:25] === in_data[20:1];
  assign celloutsig_0_22z = celloutsig_0_19z[18:16] === { in_data[53], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_58z = { celloutsig_0_35z[0], celloutsig_0_36z, celloutsig_0_10z } > celloutsig_0_32z[6:0];
  assign celloutsig_1_19z = { celloutsig_1_8z[5:3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_7z } > { celloutsig_1_15z[5], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_3z = { _00_[6:5], _00_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } && { _00_[6:0], celloutsig_0_1z, _00_ };
  assign celloutsig_1_3z = in_data[132:122] && { in_data[184:177], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_7z[11:8], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z } && in_data[17:8];
  assign celloutsig_0_5z = ! { in_data[50:44], _00_, celloutsig_0_3z };
  assign celloutsig_1_16z = ! { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_1_11z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_14z = in_data[186] & ~(celloutsig_1_10z);
  assign celloutsig_0_59z = { celloutsig_0_17z[32:15], celloutsig_0_23z } % { 1'h1, celloutsig_0_7z[18:1], celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_36z = { celloutsig_0_21z[18:15], celloutsig_0_9z } % { 1'h1, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_4z };
  assign celloutsig_1_2z = ~^ { in_data[181:173], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { in_data[117:114], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ celloutsig_0_12z[10:1];
  assign celloutsig_0_15z = ^ { _00_[7:3], celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[133:124], celloutsig_1_2z } >> { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_23z = celloutsig_0_7z[6:4] >> { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_32z[7:4] <<< { celloutsig_0_17z[24:22], celloutsig_0_25z };
  assign celloutsig_0_20z = { celloutsig_0_17z[11:10], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z, _00_ } <<< { celloutsig_0_17z[22:12], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_17z[12:7], celloutsig_0_25z, celloutsig_0_25z } <<< { _00_[7:1], celloutsig_0_13z };
  assign celloutsig_0_12z = { celloutsig_0_7z[12:8], _00_ } - in_data[81:69];
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z } - { celloutsig_0_12z[4:2], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_6z = ~((_00_[4] & celloutsig_0_0z) | celloutsig_0_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_2z) | celloutsig_1_0z);
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
