Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 23 10:42:09 2023
| Host         : DESKTOP-QI4C2LA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_wrapper_timing_summary_routed.rpt -pb counter_wrapper_timing_summary_routed.pb -rpx counter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Divider_1/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.555        0.000                      0                   65        0.261        0.000                      0                   65        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.555        0.000                      0                   65        0.261        0.000                      0                   65        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.766ns (19.384%)  route 3.186ns (80.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.103     9.360    Divider_1/clk
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.950    Divider_1/clk_reg_0
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[29]/C
                         clock pessimism              0.429    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    Divider_1/count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.766ns (19.384%)  route 3.186ns (80.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.103     9.360    Divider_1/clk
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.950    Divider_1/clk_reg_0
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[30]/C
                         clock pessimism              0.429    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    Divider_1/count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.766ns (19.384%)  route 3.186ns (80.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.103     9.360    Divider_1/clk
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559    12.950    Divider_1/clk_reg_0
    SLICE_X43Y62         FDRE                                         r  Divider_1/count_reg_reg[31]/C
                         clock pessimism              0.429    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.429    12.915    Divider_1/count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.766ns (19.434%)  route 3.176ns (80.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.093     9.350    Divider_1/clk
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.951    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[25]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    12.916    Divider_1/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.766ns (19.434%)  route 3.176ns (80.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.093     9.350    Divider_1/clk
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.951    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[26]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    12.916    Divider_1/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.766ns (19.434%)  route 3.176ns (80.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.093     9.350    Divider_1/clk
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.951    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[27]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    12.916    Divider_1/count_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.766ns (19.434%)  route 3.176ns (80.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.093     9.350    Divider_1/clk
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560    12.951    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[28]/C
                         clock pessimism              0.429    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    12.916    Divider_1/count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.766ns (19.473%)  route 3.168ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.085     9.342    Divider_1/clk
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.561    12.952    Divider_1/clk_reg_0
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[17]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    Divider_1/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.766ns (19.473%)  route 3.168ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.085     9.342    Divider_1/clk
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.561    12.952    Divider_1/clk_reg_0
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[18]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    Divider_1/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Divider_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.766ns (19.473%)  route 3.168ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.408    Divider_1/clk_reg_0
    SLICE_X42Y56         FDRE                                         r  Divider_1/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  Divider_1/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.346    Divider_1/count_reg_reg_n_0_[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.470 r  Divider_1/count_reg[31]_i_2/O
                         net (fo=1, routed)           0.664     8.133    Divider_1/count_reg[31]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.257 r  Divider_1/count_reg[31]_i_1/O
                         net (fo=33, routed)          1.085     9.342    Divider_1/clk
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.561    12.952    Divider_1/clk_reg_0
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[19]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    Divider_1/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  3.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    Divider_1/clk_reg_0
    SLICE_X43Y57         FDRE                                         r  Divider_1/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Divider_1/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.117     1.757    Divider_1/count_reg_reg_n_0_[12]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  Divider_1/count_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.865    Divider_1/p_1_in[12]
    SLICE_X43Y57         FDRE                                         r  Divider_1/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    Divider_1/clk_reg_0
    SLICE_X43Y57         FDRE                                         r  Divider_1/count_reg_reg[12]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.105     1.604    Divider_1/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    Divider_1/clk_reg_0
    SLICE_X43Y58         FDRE                                         r  Divider_1/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Divider_1/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.117     1.757    Divider_1/count_reg_reg_n_0_[16]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  Divider_1/count_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.865    Divider_1/p_1_in[16]
    SLICE_X43Y58         FDRE                                         r  Divider_1/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    Divider_1/clk_reg_0
    SLICE_X43Y58         FDRE                                         r  Divider_1/count_reg_reg[16]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105     1.604    Divider_1/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Divider_1/count_reg_reg[28]/Q
                         net (fo=2, routed)           0.117     1.756    Divider_1/count_reg_reg_n_0_[28]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  Divider_1/count_reg0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.864    Divider_1/p_1_in[28]
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    Divider_1/clk_reg_0
    SLICE_X43Y61         FDRE                                         r  Divider_1/count_reg_reg[28]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.603    Divider_1/count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    Divider_1/clk_reg_0
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Divider_1/count_reg_reg[24]/Q
                         net (fo=2, routed)           0.119     1.758    Divider_1/count_reg_reg_n_0_[24]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  Divider_1/count_reg0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.866    Divider_1/p_1_in[24]
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    Divider_1/clk_reg_0
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[24]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.603    Divider_1/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Divider_1/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    Divider_1/clk_reg_0
    SLICE_X42Y60         FDRE                                         r  Divider_1/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Divider_1/clk_reg/Q
                         net (fo=5, routed)           0.175     1.837    Divider_1/CLK
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  Divider_1/clk_i_1/O
                         net (fo=1, routed)           0.000     1.882    Divider_1/clk_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  Divider_1/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    Divider_1/clk_reg_0
    SLICE_X42Y60         FDRE                                         r  Divider_1/clk_reg/C
                         clock pessimism             -0.517     1.498    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     1.618    Divider_1/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.499    Divider_1/clk_reg_0
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Divider_1/count_reg_reg[20]/Q
                         net (fo=2, routed)           0.120     1.760    Divider_1/count_reg_reg_n_0_[20]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  Divider_1/count_reg0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.868    Divider_1/p_1_in[20]
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     2.016    Divider_1/clk_reg_0
    SLICE_X43Y59         FDRE                                         r  Divider_1/count_reg_reg[20]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105     1.604    Divider_1/count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.500    Divider_1/clk_reg_0
    SLICE_X43Y55         FDRE                                         r  Divider_1/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Divider_1/count_reg_reg[4]/Q
                         net (fo=2, routed)           0.120     1.761    Divider_1/count_reg_reg_n_0_[4]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  Divider_1/count_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.869    Divider_1/p_1_in[4]
    SLICE_X43Y55         FDRE                                         r  Divider_1/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.017    Divider_1/clk_reg_0
    SLICE_X43Y55         FDRE                                         r  Divider_1/count_reg_reg[4]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.105     1.605    Divider_1/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.500    Divider_1/clk_reg_0
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Divider_1/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.120     1.761    Divider_1/count_reg_reg_n_0_[8]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  Divider_1/count_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.869    Divider_1/p_1_in[8]
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.017    Divider_1/clk_reg_0
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[8]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.105     1.605    Divider_1/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.498    Divider_1/clk_reg_0
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Divider_1/count_reg_reg[21]/Q
                         net (fo=2, routed)           0.114     1.753    Divider_1/count_reg_reg_n_0_[21]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  Divider_1/count_reg0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.868    Divider_1/p_1_in[21]
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     2.015    Divider_1/clk_reg_0
    SLICE_X43Y60         FDRE                                         r  Divider_1/count_reg_reg[21]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.603    Divider_1/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Divider_1/count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Divider_1/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.500    Divider_1/clk_reg_0
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Divider_1/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.114     1.755    Divider_1/count_reg_reg_n_0_[5]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  Divider_1/count_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.870    Divider_1/p_1_in[5]
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  board_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    board_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  board_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.017    Divider_1/clk_reg_0
    SLICE_X43Y56         FDRE                                         r  Divider_1/count_reg_reg[5]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.105     1.605    Divider_1/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  board_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y60    Divider_1/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    Divider_1/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    Divider_1/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    Divider_1/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    Divider_1/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    Divider_1/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    Divider_1/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    Divider_1/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    Divider_1/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    Divider_1/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    Divider_1/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    Divider_1/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    Divider_1/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    Divider_1/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    Divider_1/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    Divider_1/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    Divider_1/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    Divider_1/count_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_1/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.165ns (58.409%)  route 2.966ns (41.591%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[3]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Counter_1/count_reg_reg[3]/Q
                         net (fo=2, routed)           2.966     3.444    count_reg_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.687     7.130 r  count_reg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.130    count_reg[3]
    D18                                                               r  count_reg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.003ns (56.601%)  route 3.070ns (43.399%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[2]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_1/count_reg_reg[2]/Q
                         net (fo=3, routed)           3.070     3.588    count_reg_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.073 r  count_reg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.073    count_reg[2]
    G14                                                               r  count_reg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.188ns (68.965%)  route 1.885ns (31.035%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[1]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Counter_1/count_reg_reg[1]/Q
                         net (fo=4, routed)           1.885     2.363    count_reg_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.710     6.073 r  count_reg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.073    count_reg[1]
    M15                                                               r  count_reg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.049ns (68.347%)  route 1.875ns (31.653%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_1/count_reg_reg[0]/Q
                         net (fo=5, routed)           1.875     2.393    count_reg_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.924 r  count_reg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.924    count_reg[0]
    M14                                                               r  count_reg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 1.451ns (37.749%)  route 2.392ns (62.251%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  incr_IBUF_inst/O
                         net (fo=4, routed)           2.392     3.843    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 1.451ns (37.749%)  route 2.392ns (62.251%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  incr_IBUF_inst/O
                         net (fo=4, routed)           2.392     3.843    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 1.451ns (37.749%)  route 2.392ns (62.251%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  incr_IBUF_inst/O
                         net (fo=4, routed)           2.392     3.843    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 1.451ns (37.749%)  route 2.392ns (62.251%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  incr_IBUF_inst/O
                         net (fo=4, routed)           2.392     3.843    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.511ns  (logic 1.452ns (57.845%)  route 1.058ns (42.155%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.058     2.511    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.511ns  (logic 1.452ns (57.845%)  route 1.058ns (42.155%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.058     2.511    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_1/count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_1/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.189     0.353    Counter_1/out[0]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.043     0.396 r  Counter_1/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    Counter_1/p_0_in[1]
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_1/count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_1/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.189     0.353    Counter_1/out[0]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.043     0.396 r  Counter_1/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    Counter_1/p_0_in[3]
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_1/count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Counter_1/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.189     0.353    Counter_1/out[0]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  Counter_1/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    Counter_1/p_0_in[0]
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_1/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_1/count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  Counter_1/count_reg_reg[0]/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_1/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.189     0.353    Counter_1/out[0]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.398 r  Counter_1/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    Counter_1/p_0_in[2]
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.220ns (34.837%)  route 0.412ns (65.163%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.412     0.633    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.220ns (34.837%)  route 0.412ns (65.163%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.412     0.633    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.220ns (34.837%)  route 0.412ns (65.163%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.412     0.633    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Counter_1/count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.220ns (34.837%)  route 0.412ns (65.163%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.412     0.633    Counter_1/clear
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.219ns (18.897%)  route 0.939ns (81.103%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  incr_IBUF_inst/O
                         net (fo=4, routed)           0.939     1.158    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr
                            (input port)
  Destination:            Counter_1/count_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.219ns (18.897%)  route 0.939ns (81.103%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  incr (IN)
                         net (fo=0)                   0.000     0.000    incr
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  incr_IBUF_inst/O
                         net (fo=4, routed)           0.939     1.158    Counter_1/sel
    SLICE_X42Y59         FDRE                                         r  Counter_1/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





