{"vcs1":{"timestamp_begin":1677651057.898000230, "rt":0.35, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1677651058.310879820, "rt":0.40, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1677651058.760746769, "rt":0.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677651057.570670315}
{"VCS_COMP_START_TIME": 1677651057.570670315}
{"VCS_COMP_END_TIME": 1677651059.020928911}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338548}}
{"stitch_vcselab": {"peak_mem": 238976}}
