{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675637612192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675637612193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 19:53:32 2023 " "Processing started: Sun Feb  5 19:53:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675637612193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637612193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637612193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675637612622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675637612622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/Aldec Files/Image_filter_quartus/Image_Filter_Tool.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/Documents/Aldec Files/Image_filter_quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623650 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623653 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_double_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623655 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_double_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/register.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623658 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/register.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image_tb.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623660 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image_tb.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623663 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/RAM_block.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623666 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/RAM_block.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/kernel_multiply_adder.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623669 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/kernel_multiply_adder.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623672 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/image_filter.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623674 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/fifo.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/erosion.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623677 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/erosion.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/dilation.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623680 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/dilation.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/repos/digital-image-processing/tpf_wafer_rotation/vhdl/images_in_fpga/src/binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/binarization.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623683 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "../../repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/binarization.vhd" "" { Text "D:/Documents/repos/Digital-Image-Processing/TPF_Wafer_Rotation/VHDL/images_in_fpga/src/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Documents/Aldec Files/Image_filter_quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675637623684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675637623768 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "pixel_in\[(data_width-1)..0\] Image_Filter_Tool inst " "Port \"pixel_in\[(data_width-1)..0\]\" of type Image_Filter_Tool of instance \"inst\" is missing source signal" {  } { { "top.bdf" "" { Schematic "D:/Documents/Aldec Files/Image_filter_quartus/top.bdf" { { 512 392 464 512 "" "" } { 448 464 768 560 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1675637623770 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675637623770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675637623951 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb  5 19:53:43 2023 " "Processing ended: Sun Feb  5 19:53:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675637623951 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675637623951 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675637623951 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637623951 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675637624559 ""}
