
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  00002f8a  0000301e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f8a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ea  00800104  00800104  00003022  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003024  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  000036f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000970  00000000  00000000  00003787  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000020b2  00000000  00000000  000040f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005b1e  00000000  00000000  000061a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001754  00000000  00000000  0000bcc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008d98  00000000  00000000  0000d41b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001020  00000000  00000000  000161b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003271  00000000  00000000  000171d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002a44  00000000  00000000  0001a445  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000ad549  00000000  00000000  0001ce89  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 00000af8  00000000  00000000  000ca3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001408  00000000  00000000  000caeca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 2d 0a 	jmp	0x145a	; 0x145a <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 a8 0d 	jmp	0x1b50	; 0x1b50 <__vector_20>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e8       	ldi	r30, 0x8A	; 138
      a0:	ff e2       	ldi	r31, 0x2F	; 47
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 30       	cpi	r26, 0x04	; 4
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	11 e0       	ldi	r17, 0x01	; 1
      b4:	a4 e0       	ldi	r26, 0x04	; 4
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 3e       	cpi	r26, 0xEE	; 238
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 52 16 	call	0x2ca4	; 0x2ca4 <main>
      c6:	0c 94 c3 17 	jmp	0x2f86	; 0x2f86 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CtrlEye>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
	//on active les yeux
	DrvLed();
      ce:	0e 94 c6 07 	call	0xf8c	; 0xf8c <DrvLed>
}
      d2:	08 95       	ret

000000d4 <CtrlEyeDispatcher>:

void CtrlEyeDispatcher( Event_t event )
{
      d4:	1f 93       	push	r17
      d6:	cf 93       	push	r28
      d8:	df 93       	push	r29
      da:	ec 01       	movw	r28, r24
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_1S ))
      dc:	62 e0       	ldi	r22, 0x02	; 2
      de:	0e 94 42 05 	call	0xa84	; 0xa84 <DrvEventTestEvent>
      e2:	88 23       	and	r24, r24
      e4:	21 f0       	breq	.+8      	; 0xee <CtrlEyeDispatcher+0x1a>
	{
		if(hearbeat_enable == TRUE)
      e6:	10 91 04 01 	lds	r17, 0x0104
      ea:	11 30       	cpi	r17, 0x01	; 1
      ec:	e1 f0       	breq	.+56     	; 0x126 <CtrlEyeDispatcher+0x52>
		{
			CtrlEyeHeartBeat(hearbeat_enable);
		}
	}
	if ( DrvEventTestEvent( event, CONF_EVENT_US_ALARM_PROX ))
      ee:	ce 01       	movw	r24, r28
      f0:	68 e0       	ldi	r22, 0x08	; 8
      f2:	0e 94 42 05 	call	0xa84	; 0xa84 <DrvEventTestEvent>
      f6:	88 23       	and	r24, r24
      f8:	91 f0       	breq	.+36     	; 0x11e <CtrlEyeDispatcher+0x4a>
	{
		CtrlEyeBlinkSpeed( 5 ,CtrlUltraSonReadMesure());
      fa:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <CtrlUltraSonReadMesure>
}

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
      fe:	86 95       	lsr	r24
     100:	c8 2f       	mov	r28, r24
     102:	d0 e0       	ldi	r29, 0x00	; 0
     104:	21 96       	adiw	r28, 0x01	; 1
     106:	80 e0       	ldi	r24, 0x00	; 0
     108:	65 e0       	ldi	r22, 0x05	; 5
     10a:	ae 01       	movw	r20, r28
     10c:	9e 01       	movw	r18, r28
     10e:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     112:	81 e0       	ldi	r24, 0x01	; 1
     114:	65 e0       	ldi	r22, 0x05	; 5
     116:	ae 01       	movw	r20, r28
     118:	9e 01       	movw	r18, r28
     11a:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	}
	if ( DrvEventTestEvent( event, CONF_EVENT_US_ALARM_PROX ))
	{
		CtrlEyeBlinkSpeed( 5 ,CtrlUltraSonReadMesure());
	}
}			
     11e:	df 91       	pop	r29
     120:	cf 91       	pop	r28
     122:	1f 91       	pop	r17
     124:	08 95       	ret
}

//on active ou non le hearbeat sur les leds
void CtrlEyeHeartBeat ( Boolean enable )
{
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, 2 ,5,10);
     126:	80 e0       	ldi	r24, 0x00	; 0
     128:	62 e0       	ldi	r22, 0x02	; 2
     12a:	45 e0       	ldi	r20, 0x05	; 5
     12c:	50 e0       	ldi	r21, 0x00	; 0
     12e:	2a e0       	ldi	r18, 0x0A	; 10
     130:	30 e0       	ldi	r19, 0x00	; 0
     132:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, 2 ,5,10);
     136:	81 e0       	ldi	r24, 0x01	; 1
     138:	62 e0       	ldi	r22, 0x02	; 2
     13a:	45 e0       	ldi	r20, 0x05	; 5
     13c:	50 e0       	ldi	r21, 0x00	; 0
     13e:	2a e0       	ldi	r18, 0x0A	; 10
     140:	30 e0       	ldi	r19, 0x00	; 0
     142:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	hearbeat_enable = enable;
     146:	10 93 04 01 	sts	0x0104, r17
     14a:	d1 cf       	rjmp	.-94     	; 0xee <CtrlEyeDispatcher+0x1a>

0000014c <CtrlEyeState>:
}			

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
	if(eye == LEFT)
     14c:	81 30       	cpi	r24, 0x01	; 1
     14e:	51 f0       	breq	.+20     	; 0x164 <CtrlEyeState+0x18>
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
		}
	}
	else if(eye == RIGHT)
     150:	82 30       	cpi	r24, 0x02	; 2
     152:	09 f0       	breq	.+2      	; 0x156 <CtrlEyeState+0xa>
     154:	08 95       	ret
	{
		if (state == STATE_LED_ON)
     156:	61 15       	cp	r22, r1
     158:	71 05       	cpc	r23, r1
     15a:	79 f0       	breq	.+30     	; 0x17a <CtrlEyeState+0x2e>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     15c:	81 e0       	ldi	r24, 0x01	; 1
     15e:	0e 94 91 08 	call	0x1122	; 0x1122 <DrvLedOff>
     162:	08 95       	ret
//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
	if(eye == LEFT)
	{
		if (state == STATE_LED_ON)
     164:	61 15       	cp	r22, r1
     166:	71 05       	cpc	r23, r1
     168:	21 f4       	brne	.+8      	; 0x172 <CtrlEyeState+0x26>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
     16a:	80 e0       	ldi	r24, 0x00	; 0
     16c:	0e 94 71 08 	call	0x10e2	; 0x10e2 <DrvLedOn>
     170:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
     172:	80 e0       	ldi	r24, 0x00	; 0
     174:	0e 94 91 08 	call	0x1122	; 0x1122 <DrvLedOff>
     178:	08 95       	ret
	}
	else if(eye == RIGHT)
	{
		if (state == STATE_LED_ON)
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
     17a:	81 e0       	ldi	r24, 0x01	; 1
     17c:	0e 94 71 08 	call	0x10e2	; 0x10e2 <DrvLedOn>
     180:	08 95       	ret

00000182 <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
	if(eye == LEFT)
     182:	81 30       	cpi	r24, 0x01	; 1
     184:	39 f0       	breq	.+14     	; 0x194 <CtrlEyeToggle+0x12>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
	}
	else if(eye == RIGHT)
     186:	82 30       	cpi	r24, 0x02	; 2
     188:	09 f0       	breq	.+2      	; 0x18c <CtrlEyeToggle+0xa>
     18a:	08 95       	ret
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     18c:	81 e0       	ldi	r24, 0x01	; 1
     18e:	0e 94 b1 08 	call	0x1162	; 0x1162 <DrvLedToggle>
     192:	08 95       	ret
//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
	if(eye == LEFT)
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     194:	80 e0       	ldi	r24, 0x00	; 0
     196:	0e 94 b1 08 	call	0x1162	; 0x1162 <DrvLedToggle>
     19a:	08 95       	ret

0000019c <CtrlEyeLeftBlink>:
	}
}

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     19c:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     19e:	80 e0       	ldi	r24, 0x00	; 0
     1a0:	45 e0       	ldi	r20, 0x05	; 5
     1a2:	50 e0       	ldi	r21, 0x00	; 0
     1a4:	2a e0       	ldi	r18, 0x0A	; 10
     1a6:	30 e0       	ldi	r19, 0x00	; 0
     1a8:	0e 94 c7 08 	call	0x118e	; 0x118e <DrvLedFlash>
}
     1ac:	08 95       	ret

000001ae <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     1ae:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	45 e0       	ldi	r20, 0x05	; 5
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	2a e0       	ldi	r18, 0x0A	; 10
     1b8:	30 e0       	ldi	r19, 0x00	; 0
     1ba:	0e 94 c7 08 	call	0x118e	; 0x118e <DrvLedFlash>
}
     1be:	08 95       	ret

000001c0 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     1c0:	1f 93       	push	r17
     1c2:	18 2f       	mov	r17, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     1c4:	80 e0       	ldi	r24, 0x00	; 0
     1c6:	61 2f       	mov	r22, r17
     1c8:	45 e0       	ldi	r20, 0x05	; 5
     1ca:	50 e0       	ldi	r21, 0x00	; 0
     1cc:	2a e0       	ldi	r18, 0x0A	; 10
     1ce:	30 e0       	ldi	r19, 0x00	; 0
     1d0:	0e 94 c7 08 	call	0x118e	; 0x118e <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     1d4:	81 e0       	ldi	r24, 0x01	; 1
     1d6:	61 2f       	mov	r22, r17
     1d8:	45 e0       	ldi	r20, 0x05	; 5
     1da:	50 e0       	ldi	r21, 0x00	; 0
     1dc:	2a e0       	ldi	r18, 0x0A	; 10
     1de:	30 e0       	ldi	r19, 0x00	; 0
     1e0:	0e 94 c7 08 	call	0x118e	; 0x118e <DrvLedFlash>
}
     1e4:	1f 91       	pop	r17
     1e6:	08 95       	ret

000001e8 <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     1e8:	1f 93       	push	r17
     1ea:	cf 93       	push	r28
     1ec:	df 93       	push	r29
     1ee:	18 2f       	mov	r17, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     1f0:	66 95       	lsr	r22
     1f2:	c6 2f       	mov	r28, r22
     1f4:	d0 e0       	ldi	r29, 0x00	; 0
     1f6:	21 96       	adiw	r28, 0x01	; 1
     1f8:	80 e0       	ldi	r24, 0x00	; 0
     1fa:	61 2f       	mov	r22, r17
     1fc:	ae 01       	movw	r20, r28
     1fe:	9e 01       	movw	r18, r28
     200:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	61 2f       	mov	r22, r17
     208:	ae 01       	movw	r20, r28
     20a:	9e 01       	movw	r18, r28
     20c:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
}
     210:	df 91       	pop	r29
     212:	cf 91       	pop	r28
     214:	1f 91       	pop	r17
     216:	08 95       	ret

00000218 <CtrlEyeHeartBeat>:

//on active ou non le hearbeat sur les leds
void CtrlEyeHeartBeat ( Boolean enable )
{
     218:	1f 93       	push	r17
     21a:	18 2f       	mov	r17, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, 2 ,5,10);
     21c:	80 e0       	ldi	r24, 0x00	; 0
     21e:	62 e0       	ldi	r22, 0x02	; 2
     220:	45 e0       	ldi	r20, 0x05	; 5
     222:	50 e0       	ldi	r21, 0x00	; 0
     224:	2a e0       	ldi	r18, 0x0A	; 10
     226:	30 e0       	ldi	r19, 0x00	; 0
     228:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, 2 ,5,10);
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	62 e0       	ldi	r22, 0x02	; 2
     230:	45 e0       	ldi	r20, 0x05	; 5
     232:	50 e0       	ldi	r21, 0x00	; 0
     234:	2a e0       	ldi	r18, 0x0A	; 10
     236:	30 e0       	ldi	r19, 0x00	; 0
     238:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <DrvLedDirectFlash>
	hearbeat_enable = enable;
     23c:	10 93 04 01 	sts	0x0104, r17
}
     240:	1f 91       	pop	r17
     242:	08 95       	ret

00000244 <CtrlEyeGetState>:

// return the led state
void CtrlEyeGetState ( ELedState *left_eye_state, ELedState *right_eye_state)
{
     244:	0f 93       	push	r16
     246:	1f 93       	push	r17
     248:	cf 93       	push	r28
     24a:	df 93       	push	r29
     24c:	ec 01       	movw	r28, r24
     24e:	8b 01       	movw	r16, r22
	*left_eye_state = DrvLedGetState(CONF_INDEX_EYE_LEFT);
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	0e 94 06 09 	call	0x120c	; 0x120c <DrvLedGetState>
     256:	99 83       	std	Y+1, r25	; 0x01
     258:	88 83       	st	Y, r24
	*right_eye_state = DrvLedGetState(CONF_INDEX_EYE_RIGHT);
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	0e 94 06 09 	call	0x120c	; 0x120c <DrvLedGetState>
     260:	f8 01       	movw	r30, r16
     262:	91 83       	std	Z+1, r25	; 0x01
     264:	80 83       	st	Z, r24
}
     266:	df 91       	pop	r29
     268:	cf 91       	pop	r28
     26a:	1f 91       	pop	r17
     26c:	0f 91       	pop	r16
     26e:	08 95       	ret

00000270 <CtrlEyeSendUartStateEyes>:

//permet d'envoyer sur l'uart 
void CtrlEyeSendUartStateEyes( void ) 
{
     270:	1f 93       	push	r17
     272:	df 93       	push	r29
     274:	cf 93       	push	r28
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	28 97       	sbiw	r28, 0x08	; 8
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
}

// return the led state
void CtrlEyeGetState ( ELedState *left_eye_state, ELedState *right_eye_state)
{
	*left_eye_state = DrvLedGetState(CONF_INDEX_EYE_LEFT);
     286:	80 e0       	ldi	r24, 0x00	; 0
     288:	0e 94 06 09 	call	0x120c	; 0x120c <DrvLedGetState>
     28c:	18 2f       	mov	r17, r24
	*right_eye_state = DrvLedGetState(CONF_INDEX_EYE_RIGHT);
     28e:	81 e0       	ldi	r24, 0x01	; 1
     290:	0e 94 06 09 	call	0x120c	; 0x120c <DrvLedGetState>
{
	ELedState left_eye_state = STATE_LED_OFF, right_eye_state = STATE_LED_OFF;
	CtrlEyeGetState ( &left_eye_state, &right_eye_state);
	Char buffer[8U];
	
	buffer[0U] = '*';
     294:	9a e2       	ldi	r25, 0x2A	; 42
     296:	99 83       	std	Y+1, r25	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     298:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_EYES;
     29a:	93 e0       	ldi	r25, 0x03	; 3
     29c:	9b 83       	std	Y+3, r25	; 0x03
	buffer[3U] = E_PROTOCOLE_CMD_EYES_STATE;
     29e:	97 e0       	ldi	r25, 0x07	; 7
     2a0:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = left_eye_state;
     2a2:	1d 83       	std	Y+5, r17	; 0x05
	buffer[5U] = right_eye_state;
     2a4:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     2a6:	83 e2       	ldi	r24, 0x23	; 35
     2a8:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     2aa:	88 87       	std	Y+8, r24	; 0x08
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,8U);
     2ac:	80 e0       	ldi	r24, 0x00	; 0
     2ae:	be 01       	movw	r22, r28
     2b0:	6f 5f       	subi	r22, 0xFF	; 255
     2b2:	7f 4f       	sbci	r23, 0xFF	; 255
     2b4:	48 e0       	ldi	r20, 0x08	; 8
     2b6:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <DrvUartDirectSendBytes>
}
     2ba:	28 96       	adiw	r28, 0x08	; 8
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	f8 94       	cli
     2c0:	de bf       	out	0x3e, r29	; 62
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	cd bf       	out	0x3d, r28	; 61
     2c6:	cf 91       	pop	r28
     2c8:	df 91       	pop	r29
     2ca:	1f 91       	pop	r17
     2cc:	08 95       	ret

000002ce <CtrlLight>:
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
	nb_ldr_mesures = 0U;
     2ce:	10 92 0e 01 	sts	0x010E, r1
     2d2:	10 92 0d 01 	sts	0x010D, r1
	mesure_ldr_gauche = 0U;
     2d6:	10 92 06 01 	sts	0x0106, r1
     2da:	10 92 05 01 	sts	0x0105, r1
	mesure_ldr_droite = 0U;
     2de:	10 92 08 01 	sts	0x0108, r1
     2e2:	10 92 07 01 	sts	0x0107, r1
	mesure_ldr_gauche_moy = 0U;
     2e6:	10 92 0a 01 	sts	0x010A, r1
     2ea:	10 92 09 01 	sts	0x0109, r1
	mesure_ldr_droite_moy = 0U;
     2ee:	10 92 0c 01 	sts	0x010C, r1
     2f2:	10 92 0b 01 	sts	0x010B, r1
}
     2f6:	08 95       	ret

000002f8 <CtrlLightDispatcher>:

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
     2f8:	df 93       	push	r29
     2fa:	cf 93       	push	r28
     2fc:	cd b7       	in	r28, 0x3d	; 61
     2fe:	de b7       	in	r29, 0x3e	; 62
     300:	29 97       	sbiw	r28, 0x09	; 9
     302:	0f b6       	in	r0, 0x3f	; 63
     304:	f8 94       	cli
     306:	de bf       	out	0x3e, r29	; 62
     308:	0f be       	out	0x3f, r0	; 63
     30a:	cd bf       	out	0x3d, r28	; 61
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     30c:	61 e0       	ldi	r22, 0x01	; 1
     30e:	0e 94 42 05 	call	0xa84	; 0xa84 <DrvEventTestEvent>
     312:	88 23       	and	r24, r24
     314:	49 f4       	brne	.+18     	; 0x328 <CtrlLightDispatcher+0x30>
			mesure_ldr_gauche = 0;
			mesure_ldr_droite = 0;
			CtrlLightSendUartLightMesure();			
		}
	}		
}
     316:	29 96       	adiw	r28, 0x09	; 9
     318:	0f b6       	in	r0, 0x3f	; 63
     31a:	f8 94       	cli
     31c:	de bf       	out	0x3e, r29	; 62
     31e:	0f be       	out	0x3f, r0	; 63
     320:	cd bf       	out	0x3d, r28	; 61
     322:	cf 91       	pop	r28
     324:	df 91       	pop	r29
     326:	08 95       	ret
void CtrlLightDispatcher( Event_t event )  
{
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     328:	82 e0       	ldi	r24, 0x02	; 2
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	0e 94 1e 05 	call	0xa3c	; 0xa3c <DrvAdcReadChannel>
     330:	20 91 05 01 	lds	r18, 0x0105
     334:	30 91 06 01 	lds	r19, 0x0106
     338:	28 0f       	add	r18, r24
     33a:	39 1f       	adc	r19, r25
     33c:	30 93 06 01 	sts	0x0106, r19
     340:	20 93 05 01 	sts	0x0105, r18
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     344:	83 e0       	ldi	r24, 0x03	; 3
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	0e 94 1e 05 	call	0xa3c	; 0xa3c <DrvAdcReadChannel>
     34c:	20 91 07 01 	lds	r18, 0x0107
     350:	30 91 08 01 	lds	r19, 0x0108
     354:	28 0f       	add	r18, r24
     356:	39 1f       	adc	r19, r25
     358:	30 93 08 01 	sts	0x0108, r19
     35c:	20 93 07 01 	sts	0x0107, r18
		
		nb_ldr_mesures++;
     360:	80 91 0d 01 	lds	r24, 0x010D
     364:	90 91 0e 01 	lds	r25, 0x010E
     368:	01 96       	adiw	r24, 0x01	; 1
     36a:	90 93 0e 01 	sts	0x010E, r25
     36e:	80 93 0d 01 	sts	0x010D, r24
		if(nb_ldr_mesures == 8)
     372:	88 30       	cpi	r24, 0x08	; 8
     374:	91 05       	cpc	r25, r1
     376:	79 f6       	brne	.-98     	; 0x316 <CtrlLightDispatcher+0x1e>
		{
			nb_ldr_mesures = 0;
     378:	10 92 0e 01 	sts	0x010E, r1
     37c:	10 92 0d 01 	sts	0x010D, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     380:	80 91 05 01 	lds	r24, 0x0105
     384:	90 91 06 01 	lds	r25, 0x0106
     388:	96 95       	lsr	r25
     38a:	87 95       	ror	r24
     38c:	96 95       	lsr	r25
     38e:	87 95       	ror	r24
     390:	96 95       	lsr	r25
     392:	87 95       	ror	r24
     394:	90 93 0a 01 	sts	0x010A, r25
     398:	80 93 09 01 	sts	0x0109, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     39c:	36 95       	lsr	r19
     39e:	27 95       	ror	r18
     3a0:	36 95       	lsr	r19
     3a2:	27 95       	ror	r18
     3a4:	36 95       	lsr	r19
     3a6:	27 95       	ror	r18
     3a8:	30 93 0c 01 	sts	0x010C, r19
     3ac:	20 93 0b 01 	sts	0x010B, r18
			mesure_ldr_gauche = 0;
     3b0:	10 92 06 01 	sts	0x0106, r1
     3b4:	10 92 05 01 	sts	0x0105, r1
			mesure_ldr_droite = 0;
     3b8:	10 92 08 01 	sts	0x0108, r1
     3bc:	10 92 07 01 	sts	0x0107, r1
//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
	Char buffer[9U];
	
	buffer[0U] = '*';
     3c0:	4a e2       	ldi	r20, 0x2A	; 42
     3c2:	49 83       	std	Y+1, r20	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     3c4:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     3c6:	42 e0       	ldi	r20, 0x02	; 2
     3c8:	4b 83       	std	Y+3, r20	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     3ca:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     3cc:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     3ce:	3e 83       	std	Y+6, r19	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     3d0:	2f 83       	std	Y+7, r18	; 0x07
	buffer[7U] = '#';
     3d2:	83 e2       	ldi	r24, 0x23	; 35
     3d4:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     3d6:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	be 01       	movw	r22, r28
     3dc:	6f 5f       	subi	r22, 0xFF	; 255
     3de:	7f 4f       	sbci	r23, 0xFF	; 255
     3e0:	49 e0       	ldi	r20, 0x09	; 9
     3e2:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <DrvUartDirectSendBytes>
     3e6:	97 cf       	rjmp	.-210    	; 0x316 <CtrlLightDispatcher+0x1e>

000003e8 <CtrlLightSendUartLightMesure>:
}


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     3e8:	df 93       	push	r29
     3ea:	cf 93       	push	r28
     3ec:	cd b7       	in	r28, 0x3d	; 61
     3ee:	de b7       	in	r29, 0x3e	; 62
     3f0:	29 97       	sbiw	r28, 0x09	; 9
     3f2:	0f b6       	in	r0, 0x3f	; 63
     3f4:	f8 94       	cli
     3f6:	de bf       	out	0x3e, r29	; 62
     3f8:	0f be       	out	0x3f, r0	; 63
     3fa:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     3fc:	8a e2       	ldi	r24, 0x2A	; 42
     3fe:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     400:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     402:	82 e0       	ldi	r24, 0x02	; 2
     404:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     406:	80 91 09 01 	lds	r24, 0x0109
     40a:	90 91 0a 01 	lds	r25, 0x010A
     40e:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     410:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     412:	80 91 0b 01 	lds	r24, 0x010B
     416:	90 91 0c 01 	lds	r25, 0x010C
     41a:	9e 83       	std	Y+6, r25	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     41c:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     41e:	83 e2       	ldi	r24, 0x23	; 35
     420:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     422:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	be 01       	movw	r22, r28
     428:	6f 5f       	subi	r22, 0xFF	; 255
     42a:	7f 4f       	sbci	r23, 0xFF	; 255
     42c:	49 e0       	ldi	r20, 0x09	; 9
     42e:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <DrvUartDirectSendBytes>
     432:	29 96       	adiw	r28, 0x09	; 9
     434:	0f b6       	in	r0, 0x3f	; 63
     436:	f8 94       	cli
     438:	de bf       	out	0x3e, r29	; 62
     43a:	0f be       	out	0x3f, r0	; 63
     43c:	cd bf       	out	0x3d, r28	; 61
     43e:	cf 91       	pop	r28
     440:	df 91       	pop	r29
     442:	08 95       	ret

00000444 <CtrlUartProtocole>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
}
     444:	08 95       	ret

00000446 <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     446:	64 e0       	ldi	r22, 0x04	; 4
     448:	0e 94 42 05 	call	0xa84	; 0xa84 <DrvEventTestEvent>
     44c:	88 23       	and	r24, r24
     44e:	09 f4       	brne	.+2      	; 0x452 <CtrlUartProtocoleDispatcher+0xc>
     450:	08 95       	ret
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     452:	80 e2       	ldi	r24, 0x20	; 32
     454:	91 e0       	ldi	r25, 0x01	; 1
     456:	6f e0       	ldi	r22, 0x0F	; 15
     458:	71 e0       	ldi	r23, 0x01	; 1
     45a:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     45e:	80 91 0f 01 	lds	r24, 0x010F
     462:	88 23       	and	r24, r24
     464:	a9 f3       	breq	.-22     	; 0x450 <CtrlUartProtocoleDispatcher+0xa>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     466:	80 91 22 01 	lds	r24, 0x0122
     46a:	83 30       	cpi	r24, 0x03	; 3
     46c:	39 f0       	breq	.+14     	; 0x47c <CtrlUartProtocoleDispatcher+0x36>
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_STATE )
				{
					CtrlEyeSendUartStateEyes();
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	51 f1       	breq	.+84     	; 0x4c6 <CtrlUartProtocoleDispatcher+0x80>
			{
				CtrlLightSendUartLightMesure();
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     472:	88 23       	and	r24, r24
     474:	69 f7       	brne	.-38     	; 0x450 <CtrlUartProtocoleDispatcher+0xa>
			{
				CtrlUltraSendUartProximity();
     476:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <CtrlUltraSendUartProximity>
     47a:	08 95       	ret
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     47c:	80 91 23 01 	lds	r24, 0x0123
     480:	81 30       	cpi	r24, 0x01	; 1
     482:	f1 f0       	breq	.+60     	; 0x4c0 <CtrlUartProtocoleDispatcher+0x7a>
				{
					CtrlEyeToggle( LEFT )	;
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     484:	82 30       	cpi	r24, 0x02	; 2
     486:	e1 f0       	breq	.+56     	; 0x4c0 <CtrlUartProtocoleDispatcher+0x7a>
				{
					CtrlEyeToggle( RIGHT )	;
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_ON )
     488:	83 30       	cpi	r24, 0x03	; 3
     48a:	59 f0       	breq	.+22     	; 0x4a2 <CtrlUartProtocoleDispatcher+0x5c>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_OFF )
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	f1 f0       	breq	.+60     	; 0x4cc <CtrlUartProtocoleDispatcher+0x86>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
					CtrlEyeState( RIGHT, STATE_LED_OFF );
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_TOGGLE )
     490:	85 30       	cpi	r24, 0x05	; 5
     492:	91 f0       	breq	.+36     	; 0x4b8 <CtrlUartProtocoleDispatcher+0x72>
				{
					CtrlEyeToggle( LEFT );
					CtrlEyeToggle( RIGHT );
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_HEARBEAT )
     494:	86 30       	cpi	r24, 0x06	; 6
     496:	29 f1       	breq	.+74     	; 0x4e2 <CtrlUartProtocoleDispatcher+0x9c>
				{
					Boolean enable = ( Boolean ) i_message_from_body[ 4U ]; 
					CtrlEyeHeartBeat(enable);
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_STATE )
     498:	87 30       	cpi	r24, 0x07	; 7
     49a:	d1 f6       	brne	.-76     	; 0x450 <CtrlUartProtocoleDispatcher+0xa>
				{
					CtrlEyeSendUartStateEyes();
     49c:	0e 94 38 01 	call	0x270	; 0x270 <CtrlEyeSendUartStateEyes>
     4a0:	08 95       	ret
				{
					CtrlEyeToggle( RIGHT )	;
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_ON )
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	60 e0       	ldi	r22, 0x00	; 0
     4a6:	70 e0       	ldi	r23, 0x00	; 0
     4a8:	0e 94 a6 00 	call	0x14c	; 0x14c <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     4ac:	82 e0       	ldi	r24, 0x02	; 2
     4ae:	60 e0       	ldi	r22, 0x00	; 0
     4b0:	70 e0       	ldi	r23, 0x00	; 0
     4b2:	0e 94 a6 00 	call	0x14c	; 0x14c <CtrlEyeState>
     4b6:	08 95       	ret
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
					CtrlEyeState( RIGHT, STATE_LED_OFF );
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_TOGGLE )
				{
					CtrlEyeToggle( LEFT );
     4b8:	81 e0       	ldi	r24, 0x01	; 1
     4ba:	0e 94 c1 00 	call	0x182	; 0x182 <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     4be:	82 e0       	ldi	r24, 0x02	; 2
     4c0:	0e 94 c1 00 	call	0x182	; 0x182 <CtrlEyeToggle>
     4c4:	08 95       	ret
					CtrlEyeSendUartStateEyes();
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
			{
				CtrlLightSendUartLightMesure();
     4c6:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <CtrlLightSendUartLightMesure>
     4ca:	08 95       	ret
					CtrlEyeState( LEFT, STATE_LED_ON )	;
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_OFF )
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     4cc:	81 e0       	ldi	r24, 0x01	; 1
     4ce:	61 e0       	ldi	r22, 0x01	; 1
     4d0:	70 e0       	ldi	r23, 0x00	; 0
     4d2:	0e 94 a6 00 	call	0x14c	; 0x14c <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     4d6:	82 e0       	ldi	r24, 0x02	; 2
     4d8:	61 e0       	ldi	r22, 0x01	; 1
     4da:	70 e0       	ldi	r23, 0x00	; 0
     4dc:	0e 94 a6 00 	call	0x14c	; 0x14c <CtrlEyeState>
     4e0:	08 95       	ret
					CtrlEyeToggle( RIGHT );
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_HEARBEAT )
				{
					Boolean enable = ( Boolean ) i_message_from_body[ 4U ]; 
					CtrlEyeHeartBeat(enable);
     4e2:	80 91 24 01 	lds	r24, 0x0124
     4e6:	0e 94 0c 01 	call	0x218	; 0x218 <CtrlEyeHeartBeat>
     4ea:	08 95       	ret

000004ec <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     4ec:	9f 92       	push	r9
     4ee:	af 92       	push	r10
     4f0:	bf 92       	push	r11
     4f2:	cf 92       	push	r12
     4f4:	df 92       	push	r13
     4f6:	ef 92       	push	r14
     4f8:	ff 92       	push	r15
     4fa:	0f 93       	push	r16
     4fc:	1f 93       	push	r17
     4fe:	df 93       	push	r29
     500:	cf 93       	push	r28
     502:	0f 92       	push	r0
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	5c 01       	movw	r10, r24
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     50a:	e6 2e       	mov	r14, r22
     50c:	ff 24       	eor	r15, r15
     50e:	8e ef       	ldi	r24, 0xFE	; 254
     510:	9f ef       	ldi	r25, 0xFF	; 255
     512:	e8 0e       	add	r14, r24
     514:	f9 1e       	adc	r15, r25
     516:	e1 14       	cp	r14, r1
     518:	f1 04       	cpc	r15, r1
     51a:	61 f1       	breq	.+88     	; 0x574 <CtrlUartProtocoleValidAscii+0x88>
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	10 e0       	ldi	r17, 0x00	; 0
     520:	99 24       	eor	r9, r9
     522:	93 94       	inc	r9
     524:	6e 01       	movw	r12, r28
     526:	08 94       	sec
     528:	c1 1c       	adc	r12, r1
     52a:	d1 1c       	adc	r13, r1
     52c:	0c c0       	rjmp	.+24     	; 0x546 <CtrlUartProtocoleValidAscii+0x5a>
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     52e:	f8 01       	movw	r30, r16
     530:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     532:	8a 32       	cpi	r24, 0x2A	; 42
     534:	11 f0       	breq	.+4      	; 0x53a <CtrlUartProtocoleValidAscii+0x4e>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     536:	83 32       	cpi	r24, 0x23	; 35
     538:	59 f5       	brne	.+86     	; 0x590 <CtrlUartProtocoleValidAscii+0xa4>
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     53a:	93 94       	inc	r9
     53c:	09 2d       	mov	r16, r9
     53e:	10 e0       	ldi	r17, 0x00	; 0
     540:	e0 16       	cp	r14, r16
     542:	f1 06       	cpc	r15, r17
     544:	b8 f0       	brcs	.+46     	; 0x574 <CtrlUartProtocoleValidAscii+0x88>
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     546:	0a 0d       	add	r16, r10
     548:	1b 1d       	adc	r17, r11
     54a:	f8 01       	movw	r30, r16
     54c:	80 81       	ld	r24, Z
     54e:	b6 01       	movw	r22, r12
     550:	0e 94 52 17 	call	0x2ea4	; 0x2ea4 <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     554:	88 23       	and	r24, r24
     556:	59 f3       	breq	.-42     	; 0x52e <CtrlUartProtocoleValidAscii+0x42>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     558:	f8 01       	movw	r30, r16
     55a:	80 81       	ld	r24, Z
     55c:	8a 32       	cpi	r24, 0x2A	; 42
     55e:	69 f3       	breq	.-38     	; 0x53a <CtrlUartProtocoleValidAscii+0x4e>
     560:	83 32       	cpi	r24, 0x23	; 35
     562:	59 f3       	breq	.-42     	; 0x53a <CtrlUartProtocoleValidAscii+0x4e>
			{
				trame[ loop ] = caract_temp ;				
     564:	89 81       	ldd	r24, Y+1	; 0x01
     566:	80 83       	st	Z, r24
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     568:	93 94       	inc	r9
     56a:	09 2d       	mov	r16, r9
     56c:	10 e0       	ldi	r17, 0x00	; 0
     56e:	e0 16       	cp	r14, r16
     570:	f1 06       	cpc	r15, r17
     572:	48 f7       	brcc	.-46     	; 0x546 <CtrlUartProtocoleValidAscii+0x5a>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     574:	81 e0       	ldi	r24, 0x01	; 1
}
     576:	0f 90       	pop	r0
     578:	cf 91       	pop	r28
     57a:	df 91       	pop	r29
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	ff 90       	pop	r15
     582:	ef 90       	pop	r14
     584:	df 90       	pop	r13
     586:	cf 90       	pop	r12
     588:	bf 90       	pop	r11
     58a:	af 90       	pop	r10
     58c:	9f 90       	pop	r9
     58e:	08 95       	ret
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	f1 cf       	rjmp	.-30     	; 0x576 <CtrlUartProtocoleValidAscii+0x8a>

00000594 <CtrlUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
	DrvI2CUltraSon();
     594:	0e 94 59 05 	call	0xab2	; 0xab2 <DrvI2CUltraSon>
	send_pulse = FALSE;
     598:	10 92 10 01 	sts	0x0110, r1
	us_mesure = 0;
     59c:	10 92 12 01 	sts	0x0112, r1
     5a0:	10 92 11 01 	sts	0x0111, r1
}
     5a4:	08 95       	ret

000005a6 <CtrlUltraSonDispatcher>:

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
     5a6:	1f 93       	push	r17
     5a8:	df 93       	push	r29
     5aa:	cf 93       	push	r28
     5ac:	cd b7       	in	r28, 0x3d	; 61
     5ae:	de b7       	in	r29, 0x3e	; 62
     5b0:	a0 97       	sbiw	r28, 0x20	; 32
     5b2:	0f b6       	in	r0, 0x3f	; 63
     5b4:	f8 94       	cli
     5b6:	de bf       	out	0x3e, r29	; 62
     5b8:	0f be       	out	0x3f, r0	; 63
     5ba:	cd bf       	out	0x3d, r28	; 61
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
     5bc:	61 e0       	ldi	r22, 0x01	; 1
     5be:	0e 94 42 05 	call	0xa84	; 0xa84 <DrvEventTestEvent>
     5c2:	88 23       	and	r24, r24
     5c4:	09 f4       	brne	.+2      	; 0x5c8 <CtrlUltraSonDispatcher+0x22>
     5c6:	f1 c1       	rjmp	.+994    	; 0x9aa <CtrlUltraSonDispatcher+0x404>
	{
		if ( send_pulse == FALSE )
     5c8:	80 91 10 01 	lds	r24, 0x0110
     5cc:	88 23       	and	r24, r24
     5ce:	09 f4       	brne	.+2      	; 0x5d2 <CtrlUltraSonDispatcher+0x2c>
     5d0:	f6 c1       	rjmp	.+1004   	; 0x9be <CtrlUltraSonDispatcher+0x418>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     5d2:	80 ee       	ldi	r24, 0xE0	; 224
     5d4:	62 e0       	ldi	r22, 0x02	; 2
     5d6:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     5da:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     5dc:	80 ee       	ldi	r24, 0xE0	; 224
     5de:	63 e0       	ldi	r22, 0x03	; 3
     5e0:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     5e4:	31 2f       	mov	r19, r17
     5e6:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     5e8:	90 e0       	ldi	r25, 0x00	; 0
     5ea:	82 2b       	or	r24, r18
     5ec:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     5ee:	9a 83       	std	Y+2, r25	; 0x02
     5f0:	89 83       	std	Y+1, r24	; 0x01
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     5f2:	20 91 11 01 	lds	r18, 0x0111
     5f6:	30 91 12 01 	lds	r19, 0x0112
     5fa:	28 0f       	add	r18, r24
     5fc:	39 1f       	adc	r19, r25
     5fe:	30 93 12 01 	sts	0x0112, r19
     602:	20 93 11 01 	sts	0x0111, r18
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     606:	80 ee       	ldi	r24, 0xE0	; 224
     608:	64 e0       	ldi	r22, 0x04	; 4
     60a:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     60e:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     610:	80 ee       	ldi	r24, 0xE0	; 224
     612:	65 e0       	ldi	r22, 0x05	; 5
     614:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     618:	31 2f       	mov	r19, r17
     61a:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	82 2b       	or	r24, r18
     620:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     622:	96 95       	lsr	r25
     624:	87 95       	ror	r24
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     626:	20 91 11 01 	lds	r18, 0x0111
     62a:	30 91 12 01 	lds	r19, 0x0112
     62e:	28 0f       	add	r18, r24
     630:	39 1f       	adc	r19, r25
     632:	30 93 12 01 	sts	0x0112, r19
     636:	20 93 11 01 	sts	0x0111, r18
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     63a:	80 ee       	ldi	r24, 0xE0	; 224
     63c:	66 e0       	ldi	r22, 0x06	; 6
     63e:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     642:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     644:	80 ee       	ldi	r24, 0xE0	; 224
     646:	67 e0       	ldi	r22, 0x07	; 7
     648:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     64c:	31 2f       	mov	r19, r17
     64e:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     650:	90 e0       	ldi	r25, 0x00	; 0
     652:	82 2b       	or	r24, r18
     654:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     656:	63 e0       	ldi	r22, 0x03	; 3
     658:	70 e0       	ldi	r23, 0x00	; 0
     65a:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     65e:	80 91 11 01 	lds	r24, 0x0111
     662:	90 91 12 01 	lds	r25, 0x0112
     666:	86 0f       	add	r24, r22
     668:	97 1f       	adc	r25, r23
     66a:	90 93 12 01 	sts	0x0112, r25
     66e:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     672:	80 ee       	ldi	r24, 0xE0	; 224
     674:	68 e0       	ldi	r22, 0x08	; 8
     676:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     67a:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     67c:	80 ee       	ldi	r24, 0xE0	; 224
     67e:	69 e0       	ldi	r22, 0x09	; 9
     680:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     684:	31 2f       	mov	r19, r17
     686:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	82 2b       	or	r24, r18
     68c:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     68e:	96 95       	lsr	r25
     690:	87 95       	ror	r24
     692:	96 95       	lsr	r25
     694:	87 95       	ror	r24
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     696:	20 91 11 01 	lds	r18, 0x0111
     69a:	30 91 12 01 	lds	r19, 0x0112
     69e:	28 0f       	add	r18, r24
     6a0:	39 1f       	adc	r19, r25
     6a2:	30 93 12 01 	sts	0x0112, r19
     6a6:	20 93 11 01 	sts	0x0111, r18
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     6aa:	80 ee       	ldi	r24, 0xE0	; 224
     6ac:	6a e0       	ldi	r22, 0x0A	; 10
     6ae:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     6b2:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     6b4:	80 ee       	ldi	r24, 0xE0	; 224
     6b6:	6b e0       	ldi	r22, 0x0B	; 11
     6b8:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     6bc:	31 2f       	mov	r19, r17
     6be:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	82 2b       	or	r24, r18
     6c4:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     6c6:	65 e0       	ldi	r22, 0x05	; 5
     6c8:	70 e0       	ldi	r23, 0x00	; 0
     6ca:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     6ce:	80 91 11 01 	lds	r24, 0x0111
     6d2:	90 91 12 01 	lds	r25, 0x0112
     6d6:	86 0f       	add	r24, r22
     6d8:	97 1f       	adc	r25, r23
     6da:	90 93 12 01 	sts	0x0112, r25
     6de:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     6e2:	80 ee       	ldi	r24, 0xE0	; 224
     6e4:	6c e0       	ldi	r22, 0x0C	; 12
     6e6:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     6ea:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     6ec:	80 ee       	ldi	r24, 0xE0	; 224
     6ee:	6d e0       	ldi	r22, 0x0D	; 13
     6f0:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     6f4:	31 2f       	mov	r19, r17
     6f6:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	82 2b       	or	r24, r18
     6fc:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     6fe:	66 e0       	ldi	r22, 0x06	; 6
     700:	70 e0       	ldi	r23, 0x00	; 0
     702:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     706:	80 91 11 01 	lds	r24, 0x0111
     70a:	90 91 12 01 	lds	r25, 0x0112
     70e:	86 0f       	add	r24, r22
     710:	97 1f       	adc	r25, r23
     712:	90 93 12 01 	sts	0x0112, r25
     716:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     71a:	80 ee       	ldi	r24, 0xE0	; 224
     71c:	6e e0       	ldi	r22, 0x0E	; 14
     71e:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     722:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     724:	80 ee       	ldi	r24, 0xE0	; 224
     726:	6f e0       	ldi	r22, 0x0F	; 15
     728:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     72c:	31 2f       	mov	r19, r17
     72e:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	82 2b       	or	r24, r18
     734:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     736:	67 e0       	ldi	r22, 0x07	; 7
     738:	70 e0       	ldi	r23, 0x00	; 0
     73a:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     73e:	80 91 11 01 	lds	r24, 0x0111
     742:	90 91 12 01 	lds	r25, 0x0112
     746:	86 0f       	add	r24, r22
     748:	97 1f       	adc	r25, r23
     74a:	90 93 12 01 	sts	0x0112, r25
     74e:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     752:	80 ee       	ldi	r24, 0xE0	; 224
     754:	60 e1       	ldi	r22, 0x10	; 16
     756:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     75a:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     75c:	80 ee       	ldi	r24, 0xE0	; 224
     75e:	61 e1       	ldi	r22, 0x11	; 17
     760:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     764:	31 2f       	mov	r19, r17
     766:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	82 2b       	or	r24, r18
     76c:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     76e:	96 95       	lsr	r25
     770:	87 95       	ror	r24
     772:	96 95       	lsr	r25
     774:	87 95       	ror	r24
     776:	96 95       	lsr	r25
     778:	87 95       	ror	r24
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     77a:	20 91 11 01 	lds	r18, 0x0111
     77e:	30 91 12 01 	lds	r19, 0x0112
     782:	28 0f       	add	r18, r24
     784:	39 1f       	adc	r19, r25
     786:	30 93 12 01 	sts	0x0112, r19
     78a:	20 93 11 01 	sts	0x0111, r18
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     78e:	80 ee       	ldi	r24, 0xE0	; 224
     790:	62 e1       	ldi	r22, 0x12	; 18
     792:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     796:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     798:	80 ee       	ldi	r24, 0xE0	; 224
     79a:	63 e1       	ldi	r22, 0x13	; 19
     79c:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     7a0:	31 2f       	mov	r19, r17
     7a2:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	82 2b       	or	r24, r18
     7a8:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     7aa:	69 e0       	ldi	r22, 0x09	; 9
     7ac:	70 e0       	ldi	r23, 0x00	; 0
     7ae:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     7b2:	80 91 11 01 	lds	r24, 0x0111
     7b6:	90 91 12 01 	lds	r25, 0x0112
     7ba:	86 0f       	add	r24, r22
     7bc:	97 1f       	adc	r25, r23
     7be:	90 93 12 01 	sts	0x0112, r25
     7c2:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     7c6:	80 ee       	ldi	r24, 0xE0	; 224
     7c8:	64 e1       	ldi	r22, 0x14	; 20
     7ca:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     7ce:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     7d0:	80 ee       	ldi	r24, 0xE0	; 224
     7d2:	65 e1       	ldi	r22, 0x15	; 21
     7d4:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     7d8:	31 2f       	mov	r19, r17
     7da:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	82 2b       	or	r24, r18
     7e0:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     7e2:	6a e0       	ldi	r22, 0x0A	; 10
     7e4:	70 e0       	ldi	r23, 0x00	; 0
     7e6:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     7ea:	80 91 11 01 	lds	r24, 0x0111
     7ee:	90 91 12 01 	lds	r25, 0x0112
     7f2:	86 0f       	add	r24, r22
     7f4:	97 1f       	adc	r25, r23
     7f6:	90 93 12 01 	sts	0x0112, r25
     7fa:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     7fe:	80 ee       	ldi	r24, 0xE0	; 224
     800:	66 e1       	ldi	r22, 0x16	; 22
     802:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     806:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     808:	80 ee       	ldi	r24, 0xE0	; 224
     80a:	67 e1       	ldi	r22, 0x17	; 23
     80c:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     810:	31 2f       	mov	r19, r17
     812:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	82 2b       	or	r24, r18
     818:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     81a:	6b e0       	ldi	r22, 0x0B	; 11
     81c:	70 e0       	ldi	r23, 0x00	; 0
     81e:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     822:	80 91 11 01 	lds	r24, 0x0111
     826:	90 91 12 01 	lds	r25, 0x0112
     82a:	86 0f       	add	r24, r22
     82c:	97 1f       	adc	r25, r23
     82e:	90 93 12 01 	sts	0x0112, r25
     832:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     836:	80 ee       	ldi	r24, 0xE0	; 224
     838:	68 e1       	ldi	r22, 0x18	; 24
     83a:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     83e:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     840:	80 ee       	ldi	r24, 0xE0	; 224
     842:	69 e1       	ldi	r22, 0x19	; 25
     844:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     848:	31 2f       	mov	r19, r17
     84a:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	82 2b       	or	r24, r18
     850:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     852:	6c e0       	ldi	r22, 0x0C	; 12
     854:	70 e0       	ldi	r23, 0x00	; 0
     856:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     85a:	80 91 11 01 	lds	r24, 0x0111
     85e:	90 91 12 01 	lds	r25, 0x0112
     862:	86 0f       	add	r24, r22
     864:	97 1f       	adc	r25, r23
     866:	90 93 12 01 	sts	0x0112, r25
     86a:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     86e:	80 ee       	ldi	r24, 0xE0	; 224
     870:	6a e1       	ldi	r22, 0x1A	; 26
     872:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     876:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     878:	80 ee       	ldi	r24, 0xE0	; 224
     87a:	6b e1       	ldi	r22, 0x1B	; 27
     87c:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     880:	31 2f       	mov	r19, r17
     882:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	82 2b       	or	r24, r18
     888:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     88a:	6d e0       	ldi	r22, 0x0D	; 13
     88c:	70 e0       	ldi	r23, 0x00	; 0
     88e:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     892:	80 91 11 01 	lds	r24, 0x0111
     896:	90 91 12 01 	lds	r25, 0x0112
     89a:	86 0f       	add	r24, r22
     89c:	97 1f       	adc	r25, r23
     89e:	90 93 12 01 	sts	0x0112, r25
     8a2:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     8a6:	80 ee       	ldi	r24, 0xE0	; 224
     8a8:	6c e1       	ldi	r22, 0x1C	; 28
     8aa:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     8ae:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     8b0:	80 ee       	ldi	r24, 0xE0	; 224
     8b2:	6d e1       	ldi	r22, 0x1D	; 29
     8b4:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     8b8:	31 2f       	mov	r19, r17
     8ba:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	82 2b       	or	r24, r18
     8c0:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     8c2:	6e e0       	ldi	r22, 0x0E	; 14
     8c4:	70 e0       	ldi	r23, 0x00	; 0
     8c6:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     8ca:	80 91 11 01 	lds	r24, 0x0111
     8ce:	90 91 12 01 	lds	r25, 0x0112
     8d2:	86 0f       	add	r24, r22
     8d4:	97 1f       	adc	r25, r23
     8d6:	90 93 12 01 	sts	0x0112, r25
     8da:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     8de:	80 ee       	ldi	r24, 0xE0	; 224
     8e0:	6e e1       	ldi	r22, 0x1E	; 30
     8e2:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     8e6:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     8e8:	80 ee       	ldi	r24, 0xE0	; 224
     8ea:	6f e1       	ldi	r22, 0x1F	; 31
     8ec:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     8f0:	31 2f       	mov	r19, r17
     8f2:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	82 2b       	or	r24, r18
     8f8:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     8fa:	6f e0       	ldi	r22, 0x0F	; 15
     8fc:	70 e0       	ldi	r23, 0x00	; 0
     8fe:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     902:	80 91 11 01 	lds	r24, 0x0111
     906:	90 91 12 01 	lds	r25, 0x0112
     90a:	86 0f       	add	r24, r22
     90c:	97 1f       	adc	r25, r23
     90e:	90 93 12 01 	sts	0x0112, r25
     912:	80 93 11 01 	sts	0x0111, r24
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     916:	80 ee       	ldi	r24, 0xE0	; 224
     918:	60 e2       	ldi	r22, 0x20	; 32
     91a:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
     91e:	18 2f       	mov	r17, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     920:	80 ee       	ldi	r24, 0xE0	; 224
     922:	61 e2       	ldi	r22, 0x21	; 33
     924:	0e 94 df 05 	call	0xbbe	; 0xbbe <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     928:	31 2f       	mov	r19, r17
     92a:	20 e0       	ldi	r18, 0x00	; 0
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	82 2b       	or	r24, r18
     930:	93 2b       	or	r25, r19
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     932:	92 95       	swap	r25
     934:	82 95       	swap	r24
     936:	8f 70       	andi	r24, 0x0F	; 15
     938:	89 27       	eor	r24, r25
     93a:	9f 70       	andi	r25, 0x0F	; 15
     93c:	89 27       	eor	r24, r25
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     93e:	20 91 11 01 	lds	r18, 0x0111
     942:	30 91 12 01 	lds	r19, 0x0112
     946:	82 0f       	add	r24, r18
     948:	93 1f       	adc	r25, r19
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
     94a:	92 95       	swap	r25
     94c:	82 95       	swap	r24
     94e:	8f 70       	andi	r24, 0x0F	; 15
     950:	89 27       	eor	r24, r25
     952:	9f 70       	andi	r25, 0x0F	; 15
     954:	89 27       	eor	r24, r25
     956:	90 93 12 01 	sts	0x0112, r25
     95a:	80 93 11 01 	sts	0x0111, r24
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
     95e:	89 81       	ldd	r24, Y+1	; 0x01
     960:	9a 81       	ldd	r25, Y+2	; 0x02
     962:	8e 31       	cpi	r24, 0x1E	; 30
     964:	91 05       	cpc	r25, r1
     966:	58 f4       	brcc	.+22     	; 0x97e <CtrlUltraSonDispatcher+0x3d8>
	{
		us_mesure = us_mesure_tab_echo[0];
		//si inf  5cm on laisse 5 cm
		if(us_mesure_tab_echo[0] < 5 )
     968:	85 30       	cpi	r24, 0x05	; 5
     96a:	91 05       	cpc	r25, r1
     96c:	88 f1       	brcs	.+98     	; 0x9d0 <CtrlUltraSonDispatcher+0x42a>
		{
			us_mesure_tab_echo[0] = 5;
		}
		us_mesure = us_mesure_tab_echo[0];
     96e:	90 93 12 01 	sts	0x0112, r25
     972:	80 93 11 01 	sts	0x0111, r24
		//on envoie l'event
		DrvEventAddEvent( CONF_EVENT_US_ALARM_PROX );
     976:	88 e0       	ldi	r24, 0x08	; 8
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	0e 94 4b 05 	call	0xa96	; 0xa96 <DrvEventAddEvent>
			send_pulse = TRUE;
		}
		else
		{	
			CtrlUltraSonReadSensorMesure();	
			send_pulse = FALSE;
     97e:	10 92 10 01 	sts	0x0110, r1
//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
	Char buffer[7U];
	
	buffer[0U] = '*';
     982:	8a e2       	ldi	r24, 0x2A	; 42
     984:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     986:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
     988:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
     98a:	80 91 11 01 	lds	r24, 0x0111
     98e:	90 91 12 01 	lds	r25, 0x0112
     992:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = us_mesure;
     994:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
     996:	83 e2       	ldi	r24, 0x23	; 35
     998:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     99a:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	be 01       	movw	r22, r28
     9a0:	6f 5f       	subi	r22, 0xFF	; 255
     9a2:	7f 4f       	sbci	r23, 0xFF	; 255
     9a4:	47 e0       	ldi	r20, 0x07	; 7
     9a6:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <DrvUartDirectSendBytes>
			CtrlUltraSonReadSensorMesure();	
			send_pulse = FALSE;
			CtrlUltraSendUartProximity() ;
		}		
	}	
}
     9aa:	a0 96       	adiw	r28, 0x20	; 32
     9ac:	0f b6       	in	r0, 0x3f	; 63
     9ae:	f8 94       	cli
     9b0:	de bf       	out	0x3e, r29	; 62
     9b2:	0f be       	out	0x3f, r0	; 63
     9b4:	cd bf       	out	0x3d, r28	; 61
     9b6:	cf 91       	pop	r28
     9b8:	df 91       	pop	r29
     9ba:	1f 91       	pop	r17
     9bc:	08 95       	ret
}

//permet d'envoy un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
     9be:	80 ee       	ldi	r24, 0xE0	; 224
     9c0:	60 e0       	ldi	r22, 0x00	; 0
     9c2:	41 e5       	ldi	r20, 0x51	; 81
     9c4:	0e 94 5c 05 	call	0xab8	; 0xab8 <DrvI2CUltraSonTransmit>
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
	{
		if ( send_pulse == FALSE )
		{
			CtrlUltraSonSendPulse();
			send_pulse = TRUE;
     9c8:	81 e0       	ldi	r24, 0x01	; 1
     9ca:	80 93 10 01 	sts	0x0110, r24
     9ce:	ed cf       	rjmp	.-38     	; 0x9aa <CtrlUltraSonDispatcher+0x404>
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
	{
		us_mesure = us_mesure_tab_echo[0];
		//si inf  5cm on laisse 5 cm
		if(us_mesure_tab_echo[0] < 5 )
     9d0:	85 e0       	ldi	r24, 0x05	; 5
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	cc cf       	rjmp	.-104    	; 0x96e <CtrlUltraSonDispatcher+0x3c8>

000009d6 <CtrlUltraSonReadMesure>:

//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
	return us_mesure;
}
     9d6:	80 91 11 01 	lds	r24, 0x0111
     9da:	90 91 12 01 	lds	r25, 0x0112
     9de:	08 95       	ret

000009e0 <CtrlUltraSendUartProximity>:
}	


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
     9e0:	df 93       	push	r29
     9e2:	cf 93       	push	r28
     9e4:	cd b7       	in	r28, 0x3d	; 61
     9e6:	de b7       	in	r29, 0x3e	; 62
     9e8:	27 97       	sbiw	r28, 0x07	; 7
     9ea:	0f b6       	in	r0, 0x3f	; 63
     9ec:	f8 94       	cli
     9ee:	de bf       	out	0x3e, r29	; 62
     9f0:	0f be       	out	0x3f, r0	; 63
     9f2:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
     9f4:	8a e2       	ldi	r24, 0x2A	; 42
     9f6:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     9f8:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
     9fa:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
     9fc:	80 91 11 01 	lds	r24, 0x0111
     a00:	90 91 12 01 	lds	r25, 0x0112
     a04:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = us_mesure;
     a06:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
     a08:	83 e2       	ldi	r24, 0x23	; 35
     a0a:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     a0c:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	be 01       	movw	r22, r28
     a12:	6f 5f       	subi	r22, 0xFF	; 255
     a14:	7f 4f       	sbci	r23, 0xFF	; 255
     a16:	47 e0       	ldi	r20, 0x07	; 7
     a18:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <DrvUartDirectSendBytes>
}
     a1c:	27 96       	adiw	r28, 0x07	; 7
     a1e:	0f b6       	in	r0, 0x3f	; 63
     a20:	f8 94       	cli
     a22:	de bf       	out	0x3e, r29	; 62
     a24:	0f be       	out	0x3f, r0	; 63
     a26:	cd bf       	out	0x3d, r28	; 61
     a28:	cf 91       	pop	r28
     a2a:	df 91       	pop	r29
     a2c:	08 95       	ret

00000a2e <DrvAdc>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	0e 94 0e 0e 	call	0x1c1c	; 0x1c1c <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
     a36:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <micAdcSetAdcEnable>
}
     a3a:	08 95       	ret

00000a3c <DrvAdcReadChannel>:

//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
	Int16U o_adc_value = 0xffff;
	micAdcSetAnalogChannelandGainSelectionBits( channel );
     a3c:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
     a40:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
     a44:	80 91 7a 00 	lds	r24, 0x007A
     a48:	86 fd       	sbrc	r24, 6
     a4a:	fc cf       	rjmp	.-8      	; 0xa44 <DrvAdcReadChannel+0x8>
	o_adc_value = micAdcReadData16();
     a4c:	0e 94 8e 0e 	call	0x1d1c	; 0x1d1c <micAdcReadData16>
	return o_adc_value;	
}
     a50:	08 95       	ret

00000a52 <DrvEvent>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
	event_flags = 0;
     a52:	10 92 14 01 	sts	0x0114, r1
     a56:	10 92 13 01 	sts	0x0113, r1
}
     a5a:	08 95       	ret

00000a5c <DrvEventKillEvent>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
	ATOMIC(
     a5c:	f8 94       	cli
     a5e:	20 91 13 01 	lds	r18, 0x0113
     a62:	30 91 14 01 	lds	r19, 0x0114
     a66:	80 95       	com	r24
     a68:	90 95       	com	r25
     a6a:	82 23       	and	r24, r18
     a6c:	93 23       	and	r25, r19
     a6e:	90 93 14 01 	sts	0x0114, r25
     a72:	80 93 13 01 	sts	0x0113, r24
     a76:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
     a78:	08 95       	ret

00000a7a <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
  return event_flags;
}
     a7a:	80 91 13 01 	lds	r24, 0x0113
     a7e:	90 91 14 01 	lds	r25, 0x0114
     a82:	08 95       	ret

00000a84 <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
	if (( in_event & conf_event) > 0 )
     a84:	70 e0       	ldi	r23, 0x00	; 0
     a86:	68 23       	and	r22, r24
     a88:	79 23       	and	r23, r25
	{
		return TRUE;
     a8a:	81 e0       	ldi	r24, 0x01	; 1
     a8c:	61 15       	cp	r22, r1
     a8e:	71 05       	cpc	r23, r1
     a90:	09 f4       	brne	.+2      	; 0xa94 <DrvEventTestEvent+0x10>
     a92:	80 e0       	ldi	r24, 0x00	; 0
	}
	else
	{
		return FALSE;
	}
}
     a94:	08 95       	ret

00000a96 <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
	Boolean o_success = FALSE;
	ATOMIC(
     a96:	f8 94       	cli
     a98:	20 91 13 01 	lds	r18, 0x0113
     a9c:	30 91 14 01 	lds	r19, 0x0114
     aa0:	28 2b       	or	r18, r24
     aa2:	39 2b       	or	r19, r25
     aa4:	30 93 14 01 	sts	0x0114, r19
     aa8:	20 93 13 01 	sts	0x0113, r18
     aac:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
}
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	08 95       	ret

00000ab2 <DrvI2CUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{
	DrvTwi();
     ab2:	0e 94 00 0b 	call	0x1600	; 0x1600 <DrvTwi>
}
     ab6:	08 95       	ret

00000ab8 <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     ab8:	94 ea       	ldi	r25, 0xA4	; 164
     aba:	90 93 bc 00 	sts	0x00BC, r25
     abe:	20 91 15 01 	lds	r18, 0x0115
     ac2:	30 91 16 01 	lds	r19, 0x0116
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     ac6:	09 c0       	rjmp	.+18     	; 0xada <DrvI2CUltraSonTransmit+0x22>
     ac8:	2f 5f       	subi	r18, 0xFF	; 255
     aca:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     acc:	f9 01       	movw	r30, r18
     ace:	31 97       	sbiw	r30, 0x01	; 1
     ad0:	53 e0       	ldi	r21, 0x03	; 3
     ad2:	e9 3e       	cpi	r30, 0xE9	; 233
     ad4:	f5 07       	cpc	r31, r21
     ad6:	08 f0       	brcs	.+2      	; 0xada <DrvI2CUltraSonTransmit+0x22>
     ad8:	5b c0       	rjmp	.+182    	; 0xb90 <DrvI2CUltraSonTransmit+0xd8>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     ada:	90 91 bc 00 	lds	r25, 0x00BC
     ade:	97 ff       	sbrs	r25, 7
     ae0:	f3 cf       	rjmp	.-26     	; 0xac8 <DrvI2CUltraSonTransmit+0x10>
     ae2:	30 93 16 01 	sts	0x0116, r19
     ae6:	20 93 15 01 	sts	0x0115, r18
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
     aea:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit
     aee:	84 e8       	ldi	r24, 0x84	; 132
     af0:	80 93 bc 00 	sts	0x00BC, r24
     af4:	80 91 15 01 	lds	r24, 0x0115
     af8:	90 91 16 01 	lds	r25, 0x0116
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     afc:	09 c0       	rjmp	.+18     	; 0xb10 <DrvI2CUltraSonTransmit+0x58>
     afe:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     b00:	9c 01       	movw	r18, r24
     b02:	21 50       	subi	r18, 0x01	; 1
     b04:	30 40       	sbci	r19, 0x00	; 0
     b06:	53 e0       	ldi	r21, 0x03	; 3
     b08:	29 3e       	cpi	r18, 0xE9	; 233
     b0a:	35 07       	cpc	r19, r21
     b0c:	08 f0       	brcs	.+2      	; 0xb10 <DrvI2CUltraSonTransmit+0x58>
     b0e:	52 c0       	rjmp	.+164    	; 0xbb4 <DrvI2CUltraSonTransmit+0xfc>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     b10:	20 91 bc 00 	lds	r18, 0x00BC
     b14:	27 ff       	sbrs	r18, 7
     b16:	f3 cf       	rjmp	.-26     	; 0xafe <DrvI2CUltraSonTransmit+0x46>
     b18:	90 93 16 01 	sts	0x0116, r25
     b1c:	80 93 15 01 	sts	0x0115, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
     b20:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     b24:	84 e8       	ldi	r24, 0x84	; 132
     b26:	80 93 bc 00 	sts	0x00BC, r24
     b2a:	80 91 15 01 	lds	r24, 0x0115
     b2e:	90 91 16 01 	lds	r25, 0x0116
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     b32:	08 c0       	rjmp	.+16     	; 0xb44 <DrvI2CUltraSonTransmit+0x8c>
     b34:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     b36:	9c 01       	movw	r18, r24
     b38:	21 50       	subi	r18, 0x01	; 1
     b3a:	30 40       	sbci	r19, 0x00	; 0
     b3c:	53 e0       	ldi	r21, 0x03	; 3
     b3e:	29 3e       	cpi	r18, 0xE9	; 233
     b40:	35 07       	cpc	r19, r21
     b42:	98 f5       	brcc	.+102    	; 0xbaa <DrvI2CUltraSonTransmit+0xf2>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     b44:	20 91 bc 00 	lds	r18, 0x00BC
     b48:	27 ff       	sbrs	r18, 7
     b4a:	f4 cf       	rjmp	.-24     	; 0xb34 <DrvI2CUltraSonTransmit+0x7c>
     b4c:	90 93 16 01 	sts	0x0116, r25
     b50:	80 93 15 01 	sts	0x0115, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
     b54:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0x84;                                                  // transmit
     b58:	84 e8       	ldi	r24, 0x84	; 132
     b5a:	80 93 bc 00 	sts	0x00BC, r24
     b5e:	80 91 15 01 	lds	r24, 0x0115
     b62:	90 91 16 01 	lds	r25, 0x0116
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     b66:	08 c0       	rjmp	.+16     	; 0xb78 <DrvI2CUltraSonTransmit+0xc0>
     b68:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     b6a:	9c 01       	movw	r18, r24
     b6c:	21 50       	subi	r18, 0x01	; 1
     b6e:	30 40       	sbci	r19, 0x00	; 0
     b70:	43 e0       	ldi	r20, 0x03	; 3
     b72:	29 3e       	cpi	r18, 0xE9	; 233
     b74:	34 07       	cpc	r19, r20
     b76:	88 f4       	brcc	.+34     	; 0xb9a <DrvI2CUltraSonTransmit+0xe2>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     b78:	20 91 bc 00 	lds	r18, 0x00BC
     b7c:	27 ff       	sbrs	r18, 7
     b7e:	f4 cf       	rjmp	.-24     	; 0xb68 <DrvI2CUltraSonTransmit+0xb0>
     b80:	90 93 16 01 	sts	0x0116, r25
     b84:	80 93 15 01 	sts	0x0115, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
     b88:	84 e9       	ldi	r24, 0x94	; 148
     b8a:	80 93 bc 00 	sts	0x00BC, r24
}
     b8e:	08 95       	ret
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     b90:	10 92 16 01 	sts	0x0116, r1
     b94:	10 92 15 01 	sts	0x0115, r1
			break;
     b98:	a8 cf       	rjmp	.-176    	; 0xaea <DrvI2CUltraSonTransmit+0x32>
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     b9a:	10 92 16 01 	sts	0x0116, r1
     b9e:	10 92 15 01 	sts	0x0115, r1
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
     ba2:	84 e9       	ldi	r24, 0x94	; 148
     ba4:	80 93 bc 00 	sts	0x00BC, r24
}
     ba8:	08 95       	ret
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     baa:	10 92 16 01 	sts	0x0116, r1
     bae:	10 92 15 01 	sts	0x0115, r1
			break;
     bb2:	d0 cf       	rjmp	.-96     	; 0xb54 <DrvI2CUltraSonTransmit+0x9c>
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     bb4:	10 92 16 01 	sts	0x0116, r1
     bb8:	10 92 15 01 	sts	0x0115, r1
			break;
     bbc:	b1 cf       	rjmp	.-158    	; 0xb20 <DrvI2CUltraSonTransmit+0x68>

00000bbe <DrvI2CUltraSonRead>:
}

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
     bbe:	10 92 16 01 	sts	0x0116, r1
     bc2:	10 92 15 01 	sts	0x0115, r1
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     bc6:	94 ea       	ldi	r25, 0xA4	; 164
     bc8:	90 93 bc 00 	sts	0x00BC, r25
     bcc:	40 e0       	ldi	r20, 0x00	; 0
     bce:	50 e0       	ldi	r21, 0x00	; 0
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	09 c0       	rjmp	.+18     	; 0xbe8 <DrvI2CUltraSonRead+0x2a>
	{
		if(timeout_ic++ > 1000)
     bd6:	a9 01       	movw	r20, r18
     bd8:	4f 5f       	subi	r20, 0xFF	; 255
     bda:	5f 4f       	sbci	r21, 0xFF	; 255
     bdc:	93 e0       	ldi	r25, 0x03	; 3
     bde:	4a 3e       	cpi	r20, 0xEA	; 234
     be0:	59 07       	cpc	r21, r25
     be2:	09 f4       	brne	.+2      	; 0xbe6 <DrvI2CUltraSonRead+0x28>
     be4:	83 c0       	rjmp	.+262    	; 0xcec <DrvI2CUltraSonRead+0x12e>
     be6:	9a 01       	movw	r18, r20
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     be8:	90 91 bc 00 	lds	r25, 0x00BC
     bec:	97 ff       	sbrs	r25, 7
     bee:	f3 cf       	rjmp	.-26     	; 0xbd6 <DrvI2CUltraSonRead+0x18>
     bf0:	50 93 16 01 	sts	0x0116, r21
     bf4:	40 93 15 01 	sts	0x0115, r20
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
     bf8:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit 
     bfc:	94 e8       	ldi	r25, 0x84	; 132
     bfe:	90 93 bc 00 	sts	0x00BC, r25
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c02:	09 c0       	rjmp	.+18     	; 0xc16 <DrvI2CUltraSonRead+0x58>
	{
		if(timeout_ic++ > 1000)
     c04:	a9 01       	movw	r20, r18
     c06:	4f 5f       	subi	r20, 0xFF	; 255
     c08:	5f 4f       	sbci	r21, 0xFF	; 255
     c0a:	93 e0       	ldi	r25, 0x03	; 3
     c0c:	29 3e       	cpi	r18, 0xE9	; 233
     c0e:	39 07       	cpc	r19, r25
     c10:	08 f0       	brcs	.+2      	; 0xc14 <DrvI2CUltraSonRead+0x56>
     c12:	90 c0       	rjmp	.+288    	; 0xd34 <DrvI2CUltraSonRead+0x176>
     c14:	9a 01       	movw	r18, r20
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c16:	90 91 bc 00 	lds	r25, 0x00BC
     c1a:	97 ff       	sbrs	r25, 7
     c1c:	f3 cf       	rjmp	.-26     	; 0xc04 <DrvI2CUltraSonRead+0x46>
     c1e:	50 93 16 01 	sts	0x0116, r21
     c22:	40 93 15 01 	sts	0x0115, r20
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
     c26:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     c2a:	94 e8       	ldi	r25, 0x84	; 132
     c2c:	90 93 bc 00 	sts	0x00BC, r25
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c30:	09 c0       	rjmp	.+18     	; 0xc44 <DrvI2CUltraSonRead+0x86>
	{
		if(timeout_ic++ > 1000)
     c32:	a9 01       	movw	r20, r18
     c34:	4f 5f       	subi	r20, 0xFF	; 255
     c36:	5f 4f       	sbci	r21, 0xFF	; 255
     c38:	93 e0       	ldi	r25, 0x03	; 3
     c3a:	29 3e       	cpi	r18, 0xE9	; 233
     c3c:	39 07       	cpc	r19, r25
     c3e:	08 f0       	brcs	.+2      	; 0xc42 <DrvI2CUltraSonRead+0x84>
     c40:	6e c0       	rjmp	.+220    	; 0xd1e <DrvI2CUltraSonRead+0x160>
     c42:	9a 01       	movw	r18, r20
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c44:	90 91 bc 00 	lds	r25, 0x00BC
     c48:	97 ff       	sbrs	r25, 7
     c4a:	f3 cf       	rjmp	.-26     	; 0xc32 <DrvI2CUltraSonRead+0x74>
     c4c:	50 93 16 01 	sts	0x0116, r21
     c50:	40 93 15 01 	sts	0x0115, r20
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
     c54:	94 ea       	ldi	r25, 0xA4	; 164
     c56:	90 93 bc 00 	sts	0x00BC, r25
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c5a:	09 c0       	rjmp	.+18     	; 0xc6e <DrvI2CUltraSonRead+0xb0>
	{
		if(timeout_ic++ > 1000)
     c5c:	a9 01       	movw	r20, r18
     c5e:	4f 5f       	subi	r20, 0xFF	; 255
     c60:	5f 4f       	sbci	r21, 0xFF	; 255
     c62:	93 e0       	ldi	r25, 0x03	; 3
     c64:	29 3e       	cpi	r18, 0xE9	; 233
     c66:	39 07       	cpc	r19, r25
     c68:	08 f0       	brcs	.+2      	; 0xc6c <DrvI2CUltraSonRead+0xae>
     c6a:	52 c0       	rjmp	.+164    	; 0xd10 <DrvI2CUltraSonRead+0x152>
     c6c:	9a 01       	movw	r18, r20
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c6e:	90 91 bc 00 	lds	r25, 0x00BC
     c72:	97 ff       	sbrs	r25, 7
     c74:	f3 cf       	rjmp	.-26     	; 0xc5c <DrvI2CUltraSonRead+0x9e>
     c76:	50 93 16 01 	sts	0x0116, r21
     c7a:	40 93 15 01 	sts	0x0115, r20
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
     c7e:	8f 5f       	subi	r24, 0xFF	; 255
     c80:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0xC4;                                                  // clear transmit interupt flag
     c84:	84 ec       	ldi	r24, 0xC4	; 196
     c86:	80 93 bc 00 	sts	0x00BC, r24
     c8a:	80 91 15 01 	lds	r24, 0x0115
     c8e:	90 91 16 01 	lds	r25, 0x0116
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c92:	07 c0       	rjmp	.+14     	; 0xca2 <DrvI2CUltraSonRead+0xe4>
	{
		if(timeout_ic++ > 1000)
     c94:	c9 01       	movw	r24, r18
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	43 e0       	ldi	r20, 0x03	; 3
     c9a:	29 3e       	cpi	r18, 0xE9	; 233
     c9c:	34 07       	cpc	r19, r20
     c9e:	88 f5       	brcc	.+98     	; 0xd02 <DrvI2CUltraSonRead+0x144>
     ca0:	9c 01       	movw	r18, r24
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     ca2:	40 91 bc 00 	lds	r20, 0x00BC
     ca6:	47 ff       	sbrs	r20, 7
     ca8:	f5 cf       	rjmp	.-22     	; 0xc94 <DrvI2CUltraSonRead+0xd6>
     caa:	90 93 16 01 	sts	0x0116, r25
     cae:	80 93 15 01 	sts	0x0115, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
     cb2:	84 e8       	ldi	r24, 0x84	; 132
     cb4:	80 93 bc 00 	sts	0x00BC, r24
     cb8:	80 91 15 01 	lds	r24, 0x0115
     cbc:	90 91 16 01 	lds	r25, 0x0116
	while(!(TWCR & 0x80))
     cc0:	07 c0       	rjmp	.+14     	; 0xcd0 <DrvI2CUltraSonRead+0x112>
	{
		if(timeout_ic++ > 1000)
     cc2:	c9 01       	movw	r24, r18
     cc4:	01 96       	adiw	r24, 0x01	; 1
     cc6:	43 e0       	ldi	r20, 0x03	; 3
     cc8:	29 3e       	cpi	r18, 0xE9	; 233
     cca:	34 07       	cpc	r19, r20
     ccc:	28 f4       	brcc	.+10     	; 0xcd8 <DrvI2CUltraSonRead+0x11a>
     cce:	9c 01       	movw	r18, r24
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
     cd0:	40 91 bc 00 	lds	r20, 0x00BC
     cd4:	47 ff       	sbrs	r20, 7
     cd6:	f5 cf       	rjmp	.-22     	; 0xcc2 <DrvI2CUltraSonRead+0x104>
     cd8:	90 93 16 01 	sts	0x0116, r25
     cdc:	80 93 15 01 	sts	0x0115, r24
		if(timeout_ic++ > 1000)
		{
			break;
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
     ce0:	80 91 bb 00 	lds	r24, 0x00BB
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
     ce4:	94 e9       	ldi	r25, 0x94	; 148
     ce6:	90 93 bc 00 	sts	0x00BC, r25
	return read_data;	

}
     cea:	08 95       	ret
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     cec:	10 92 16 01 	sts	0x0116, r1
     cf0:	10 92 15 01 	sts	0x0115, r1
			break;
     cf4:	20 e0       	ldi	r18, 0x00	; 0
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	40 91 15 01 	lds	r20, 0x0115
     cfc:	50 91 16 01 	lds	r21, 0x0116
     d00:	7b cf       	rjmp	.-266    	; 0xbf8 <DrvI2CUltraSonRead+0x3a>
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     d02:	10 92 16 01 	sts	0x0116, r1
     d06:	10 92 15 01 	sts	0x0115, r1
			break;
     d0a:	20 e0       	ldi	r18, 0x00	; 0
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	d1 cf       	rjmp	.-94     	; 0xcb2 <DrvI2CUltraSonRead+0xf4>
	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     d10:	10 92 16 01 	sts	0x0116, r1
     d14:	10 92 15 01 	sts	0x0115, r1
			break;
     d18:	20 e0       	ldi	r18, 0x00	; 0
     d1a:	30 e0       	ldi	r19, 0x00	; 0
     d1c:	b0 cf       	rjmp	.-160    	; 0xc7e <DrvI2CUltraSonRead+0xc0>
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     d1e:	10 92 16 01 	sts	0x0116, r1
     d22:	10 92 15 01 	sts	0x0115, r1
			break;
     d26:	20 e0       	ldi	r18, 0x00	; 0
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	40 91 15 01 	lds	r20, 0x0115
     d2e:	50 91 16 01 	lds	r21, 0x0116
     d32:	90 cf       	rjmp	.-224    	; 0xc54 <DrvI2CUltraSonRead+0x96>
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
	{
		if(timeout_ic++ > 1000)
		{
			timeout_ic = 0;
     d34:	10 92 16 01 	sts	0x0116, r1
     d38:	10 92 15 01 	sts	0x0115, r1
			break;
     d3c:	20 e0       	ldi	r18, 0x00	; 0
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	40 91 15 01 	lds	r20, 0x0115
     d44:	50 91 16 01 	lds	r21, 0x0116
     d48:	6e cf       	rjmp	.-292    	; 0xc26 <DrvI2CUltraSonRead+0x68>

00000d4a <DrvInterruptClearAllInterrupts>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
	cli();
     d4a:	f8 94       	cli
}	
     d4c:	08 95       	ret

00000d4e <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
	sei();
     d4e:	78 94       	sei
}
     d50:	08 95       	ret

00000d52 <DrvLedFlash_ISR>:
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
     d52:	80 91 5a 01 	lds	r24, 0x015A
     d56:	81 30       	cpi	r24, 0x01	; 1
     d58:	09 f4       	brne	.+2      	; 0xd5c <DrvLedFlash_ISR+0xa>
     d5a:	42 c0       	rjmp	.+132    	; 0xde0 <DrvLedFlash_ISR+0x8e>
     d5c:	80 91 6d 01 	lds	r24, 0x016D
     d60:	81 30       	cpi	r24, 0x01	; 1
     d62:	09 f0       	breq	.+2      	; 0xd66 <DrvLedFlash_ISR+0x14>
     d64:	08 95       	ret
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
     d66:	90 91 77 01 	lds	r25, 0x0177
     d6a:	80 91 76 01 	lds	r24, 0x0176
     d6e:	98 17       	cp	r25, r24
     d70:	08 f0       	brcs	.+2      	; 0xd74 <DrvLedFlash_ISR+0x22>
     d72:	8a c0       	rjmp	.+276    	; 0xe88 <DrvLedFlash_ISR+0x136>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
     d74:	80 91 6b 01 	lds	r24, 0x016B
     d78:	90 91 6c 01 	lds	r25, 0x016C
     d7c:	81 30       	cpi	r24, 0x01	; 1
     d7e:	91 05       	cpc	r25, r1
     d80:	09 f4       	brne	.+2      	; 0xd84 <DrvLedFlash_ISR+0x32>
     d82:	99 c0       	rjmp	.+306    	; 0xeb6 <DrvLedFlash_ISR+0x164>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
     d84:	80 91 70 01 	lds	r24, 0x0170
     d88:	90 91 71 01 	lds	r25, 0x0171
     d8c:	01 96       	adiw	r24, 0x01	; 1
     d8e:	90 93 71 01 	sts	0x0171, r25
     d92:	80 93 70 01 	sts	0x0170, r24
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
     d96:	20 91 6e 01 	lds	r18, 0x016E
     d9a:	30 91 6f 01 	lds	r19, 0x016F
     d9e:	82 17       	cp	r24, r18
     da0:	93 07       	cpc	r25, r19
     da2:	01 f7       	brne	.-64     	; 0xd64 <DrvLedFlash_ISR+0x12>
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     da4:	80 91 67 01 	lds	r24, 0x0167
     da8:	90 91 68 01 	lds	r25, 0x0168
     dac:	81 30       	cpi	r24, 0x01	; 1
     dae:	91 05       	cpc	r25, r1
     db0:	09 f4       	brne	.+2      	; 0xdb4 <DrvLedFlash_ISR+0x62>
     db2:	d7 c0       	rjmp	.+430    	; 0xf62 <DrvLedFlash_ISR+0x210>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     db4:	80 91 65 01 	lds	r24, 0x0165
     db8:	90 91 66 01 	lds	r25, 0x0166
     dbc:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
					MesLeds[ loop_index ].cpt_time_on++;
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	90 93 6c 01 	sts	0x016C, r25
     dc8:	80 93 6b 01 	sts	0x016B, r24
						MesLeds[ loop_index ].cpt_time_on = 0;	
     dcc:	10 92 71 01 	sts	0x0171, r1
     dd0:	10 92 70 01 	sts	0x0170, r1
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
     dd4:	80 91 77 01 	lds	r24, 0x0177
     dd8:	8f 5f       	subi	r24, 0xFF	; 255
     dda:	80 93 77 01 	sts	0x0177, r24
     dde:	08 95       	ret
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
     de0:	90 91 63 01 	lds	r25, 0x0163
     de4:	80 91 64 01 	lds	r24, 0x0164
     de8:	89 17       	cp	r24, r25
     dea:	b8 f5       	brcc	.+110    	; 0xe5a <DrvLedFlash_ISR+0x108>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
     dec:	80 91 58 01 	lds	r24, 0x0158
     df0:	90 91 59 01 	lds	r25, 0x0159
     df4:	81 30       	cpi	r24, 0x01	; 1
     df6:	91 05       	cpc	r25, r1
     df8:	09 f4       	brne	.+2      	; 0xdfc <DrvLedFlash_ISR+0xaa>
     dfa:	85 c0       	rjmp	.+266    	; 0xf06 <DrvLedFlash_ISR+0x1b4>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
     dfc:	80 91 5d 01 	lds	r24, 0x015D
     e00:	90 91 5e 01 	lds	r25, 0x015E
     e04:	01 96       	adiw	r24, 0x01	; 1
     e06:	90 93 5e 01 	sts	0x015E, r25
     e0a:	80 93 5d 01 	sts	0x015D, r24
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
     e0e:	20 91 5b 01 	lds	r18, 0x015B
     e12:	30 91 5c 01 	lds	r19, 0x015C
     e16:	82 17       	cp	r24, r18
     e18:	93 07       	cpc	r25, r19
     e1a:	09 f0       	breq	.+2      	; 0xe1e <DrvLedFlash_ISR+0xcc>
     e1c:	9f cf       	rjmp	.-194    	; 0xd5c <DrvLedFlash_ISR+0xa>
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     e1e:	80 91 54 01 	lds	r24, 0x0154
     e22:	90 91 55 01 	lds	r25, 0x0155
     e26:	81 30       	cpi	r24, 0x01	; 1
     e28:	91 05       	cpc	r25, r1
     e2a:	09 f4       	brne	.+2      	; 0xe2e <DrvLedFlash_ISR+0xdc>
     e2c:	93 c0       	rjmp	.+294    	; 0xf54 <DrvLedFlash_ISR+0x202>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     e2e:	80 91 52 01 	lds	r24, 0x0152
     e32:	90 91 53 01 	lds	r25, 0x0153
     e36:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
					MesLeds[ loop_index ].cpt_time_on++;
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	90 93 59 01 	sts	0x0159, r25
     e42:	80 93 58 01 	sts	0x0158, r24
						MesLeds[ loop_index ].cpt_time_on = 0;	
     e46:	10 92 5e 01 	sts	0x015E, r1
     e4a:	10 92 5d 01 	sts	0x015D, r1
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
     e4e:	80 91 64 01 	lds	r24, 0x0164
     e52:	8f 5f       	subi	r24, 0xFF	; 255
     e54:	80 93 64 01 	sts	0x0164, r24
     e58:	81 cf       	rjmp	.-254    	; 0xd5c <DrvLedFlash_ISR+0xa>
				}	
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
     e5a:	10 92 5a 01 	sts	0x015A, r1
				MesLeds[ loop_index ].time_on		= 0U;
     e5e:	10 92 5c 01 	sts	0x015C, r1
     e62:	10 92 5b 01 	sts	0x015B, r1
				MesLeds[ loop_index ].cpt_time_on	= 0U;
     e66:	10 92 5e 01 	sts	0x015E, r1
     e6a:	10 92 5d 01 	sts	0x015D, r1
				MesLeds[ loop_index ].time_off		= 0U;
     e6e:	10 92 60 01 	sts	0x0160, r1
     e72:	10 92 5f 01 	sts	0x015F, r1
				MesLeds[ loop_index ].cpt_time_off	= 0U;
     e76:	10 92 62 01 	sts	0x0162, r1
     e7a:	10 92 61 01 	sts	0x0161, r1
				MesLeds[ loop_index ].nb_flash		= 0U;
     e7e:	10 92 63 01 	sts	0x0163, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
     e82:	10 92 64 01 	sts	0x0164, r1
     e86:	6a cf       	rjmp	.-300    	; 0xd5c <DrvLedFlash_ISR+0xa>
				}	
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
     e88:	10 92 6d 01 	sts	0x016D, r1
				MesLeds[ loop_index ].time_on		= 0U;
     e8c:	10 92 6f 01 	sts	0x016F, r1
     e90:	10 92 6e 01 	sts	0x016E, r1
				MesLeds[ loop_index ].cpt_time_on	= 0U;
     e94:	10 92 71 01 	sts	0x0171, r1
     e98:	10 92 70 01 	sts	0x0170, r1
				MesLeds[ loop_index ].time_off		= 0U;
     e9c:	10 92 73 01 	sts	0x0173, r1
     ea0:	10 92 72 01 	sts	0x0172, r1
				MesLeds[ loop_index ].cpt_time_off	= 0U;
     ea4:	10 92 75 01 	sts	0x0175, r1
     ea8:	10 92 74 01 	sts	0x0174, r1
				MesLeds[ loop_index ].nb_flash		= 0U;
     eac:	10 92 76 01 	sts	0x0176, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
     eb0:	10 92 77 01 	sts	0x0177, r1
     eb4:	08 95       	ret
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
				{
					MesLeds[ loop_index ].cpt_time_off++;
     eb6:	80 91 74 01 	lds	r24, 0x0174
     eba:	90 91 75 01 	lds	r25, 0x0175
     ebe:	01 96       	adiw	r24, 0x01	; 1
     ec0:	90 93 75 01 	sts	0x0175, r25
     ec4:	80 93 74 01 	sts	0x0174, r24
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
     ec8:	20 91 72 01 	lds	r18, 0x0172
     ecc:	30 91 73 01 	lds	r19, 0x0173
     ed0:	82 17       	cp	r24, r18
     ed2:	93 07       	cpc	r25, r19
     ed4:	09 f0       	breq	.+2      	; 0xed8 <DrvLedFlash_ISR+0x186>
     ed6:	46 cf       	rjmp	.-372    	; 0xd64 <DrvLedFlash_ISR+0x12>
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     ed8:	80 91 67 01 	lds	r24, 0x0167
     edc:	90 91 68 01 	lds	r25, 0x0168
     ee0:	81 30       	cpi	r24, 0x01	; 1
     ee2:	91 05       	cpc	r25, r1
     ee4:	09 f4       	brne	.+2      	; 0xee8 <DrvLedFlash_ISR+0x196>
     ee6:	4b c0       	rjmp	.+150    	; 0xf7e <DrvLedFlash_ISR+0x22c>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     ee8:	80 91 65 01 	lds	r24, 0x0165
     eec:	90 91 66 01 	lds	r25, 0x0166
     ef0:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
					MesLeds[ loop_index ].cpt_time_off++;
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
     ef4:	10 92 6c 01 	sts	0x016C, r1
     ef8:	10 92 6b 01 	sts	0x016B, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
     efc:	10 92 75 01 	sts	0x0175, r1
     f00:	10 92 74 01 	sts	0x0174, r1
     f04:	08 95       	ret
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
				{
					MesLeds[ loop_index ].cpt_time_off++;
     f06:	80 91 61 01 	lds	r24, 0x0161
     f0a:	90 91 62 01 	lds	r25, 0x0162
     f0e:	01 96       	adiw	r24, 0x01	; 1
     f10:	90 93 62 01 	sts	0x0162, r25
     f14:	80 93 61 01 	sts	0x0161, r24
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
     f18:	20 91 5f 01 	lds	r18, 0x015F
     f1c:	30 91 60 01 	lds	r19, 0x0160
     f20:	82 17       	cp	r24, r18
     f22:	93 07       	cpc	r25, r19
     f24:	09 f0       	breq	.+2      	; 0xf28 <DrvLedFlash_ISR+0x1d6>
     f26:	1a cf       	rjmp	.-460    	; 0xd5c <DrvLedFlash_ISR+0xa>
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     f28:	80 91 54 01 	lds	r24, 0x0154
     f2c:	90 91 55 01 	lds	r25, 0x0155
     f30:	81 30       	cpi	r24, 0x01	; 1
     f32:	91 05       	cpc	r25, r1
     f34:	e9 f0       	breq	.+58     	; 0xf70 <DrvLedFlash_ISR+0x21e>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     f36:	80 91 52 01 	lds	r24, 0x0152
     f3a:	90 91 53 01 	lds	r25, 0x0153
     f3e:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
					MesLeds[ loop_index ].cpt_time_off++;
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
     f42:	10 92 59 01 	sts	0x0159, r1
     f46:	10 92 58 01 	sts	0x0158, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
     f4a:	10 92 62 01 	sts	0x0162, r1
     f4e:	10 92 61 01 	sts	0x0161, r1
     f52:	04 cf       	rjmp	.-504    	; 0xd5c <DrvLedFlash_ISR+0xa>
// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     f54:	80 91 52 01 	lds	r24, 0x0152
     f58:	90 91 53 01 	lds	r25, 0x0153
     f5c:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
     f60:	6c cf       	rjmp	.-296    	; 0xe3a <DrvLedFlash_ISR+0xe8>
     f62:	80 91 65 01 	lds	r24, 0x0165
     f66:	90 91 66 01 	lds	r25, 0x0166
     f6a:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
     f6e:	28 cf       	rjmp	.-432    	; 0xdc0 <DrvLedFlash_ISR+0x6e>
// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     f70:	80 91 52 01 	lds	r24, 0x0152
     f74:	90 91 53 01 	lds	r25, 0x0153
     f78:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
     f7c:	e2 cf       	rjmp	.-60     	; 0xf42 <DrvLedFlash_ISR+0x1f0>
     f7e:	80 91 65 01 	lds	r24, 0x0165
     f82:	90 91 66 01 	lds	r25, 0x0166
     f86:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
     f8a:	b4 cf       	rjmp	.-152    	; 0xef4 <DrvLedFlash_ISR+0x1a2>

00000f8c <DrvLed>:
void DrvLed ( void )
{
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
     f8c:	80 91 00 01 	lds	r24, 0x0100
     f90:	90 91 01 01 	lds	r25, 0x0101
     f94:	90 93 53 01 	sts	0x0153, r25
     f98:	80 93 52 01 	sts	0x0152, r24
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     f9c:	21 e0       	ldi	r18, 0x01	; 1
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	30 93 55 01 	sts	0x0155, r19
     fa4:	20 93 54 01 	sts	0x0154, r18
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
     fa8:	30 93 57 01 	sts	0x0157, r19
     fac:	20 93 56 01 	sts	0x0156, r18
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
     fb0:	30 93 59 01 	sts	0x0159, r19
     fb4:	20 93 58 01 	sts	0x0158, r18
		MesLeds[ loop_led ].flash_active	= FALSE;
     fb8:	10 92 5a 01 	sts	0x015A, r1
		MesLeds[ loop_led ].time_on			= 0U;
     fbc:	10 92 5c 01 	sts	0x015C, r1
     fc0:	10 92 5b 01 	sts	0x015B, r1
		MesLeds[ loop_led ].cpt_time_on		= 0U;
     fc4:	10 92 5e 01 	sts	0x015E, r1
     fc8:	10 92 5d 01 	sts	0x015D, r1
		MesLeds[ loop_led ].time_off		= 0U;
     fcc:	10 92 60 01 	sts	0x0160, r1
     fd0:	10 92 5f 01 	sts	0x015F, r1
		MesLeds[ loop_led ].cpt_time_off	= 0U;
     fd4:	10 92 62 01 	sts	0x0162, r1
     fd8:	10 92 61 01 	sts	0x0161, r1
		MesLeds[ loop_led ].nb_flash		= 0U;
     fdc:	10 92 63 01 	sts	0x0163, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
     fe0:	10 92 64 01 	sts	0x0164, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
     fe4:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
     fe8:	80 91 56 01 	lds	r24, 0x0156
     fec:	90 91 57 01 	lds	r25, 0x0157
     ff0:	00 97       	sbiw	r24, 0x00	; 0
     ff2:	09 f4       	brne	.+2      	; 0xff6 <DrvLed+0x6a>
     ff4:	67 c0       	rjmp	.+206    	; 0x10c4 <DrvLed+0x138>
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     ff6:	80 91 54 01 	lds	r24, 0x0154
     ffa:	90 91 55 01 	lds	r25, 0x0155
     ffe:	81 30       	cpi	r24, 0x01	; 1
    1000:	91 05       	cpc	r25, r1
    1002:	09 f4       	brne	.+2      	; 0x1006 <DrvLed+0x7a>
    1004:	67 c0       	rjmp	.+206    	; 0x10d4 <DrvLed+0x148>
// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    1006:	80 91 52 01 	lds	r24, 0x0152
    100a:	90 91 53 01 	lds	r25, 0x0153
    100e:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
void DrvLed ( void )
{
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
    1012:	80 91 02 01 	lds	r24, 0x0102
    1016:	90 91 03 01 	lds	r25, 0x0103
    101a:	90 93 66 01 	sts	0x0166, r25
    101e:	80 93 65 01 	sts	0x0165, r24
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
    1022:	21 e0       	ldi	r18, 0x01	; 1
    1024:	30 e0       	ldi	r19, 0x00	; 0
    1026:	30 93 68 01 	sts	0x0168, r19
    102a:	20 93 67 01 	sts	0x0167, r18
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
    102e:	30 93 6a 01 	sts	0x016A, r19
    1032:	20 93 69 01 	sts	0x0169, r18
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
    1036:	30 93 6c 01 	sts	0x016C, r19
    103a:	20 93 6b 01 	sts	0x016B, r18
		MesLeds[ loop_led ].flash_active	= FALSE;
    103e:	10 92 6d 01 	sts	0x016D, r1
		MesLeds[ loop_led ].time_on			= 0U;
    1042:	10 92 6f 01 	sts	0x016F, r1
    1046:	10 92 6e 01 	sts	0x016E, r1
		MesLeds[ loop_led ].cpt_time_on		= 0U;
    104a:	10 92 71 01 	sts	0x0171, r1
    104e:	10 92 70 01 	sts	0x0170, r1
		MesLeds[ loop_led ].time_off		= 0U;
    1052:	10 92 73 01 	sts	0x0173, r1
    1056:	10 92 72 01 	sts	0x0172, r1
		MesLeds[ loop_led ].cpt_time_off	= 0U;
    105a:	10 92 75 01 	sts	0x0175, r1
    105e:	10 92 74 01 	sts	0x0174, r1
		MesLeds[ loop_led ].nb_flash		= 0U;
    1062:	10 92 76 01 	sts	0x0176, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
    1066:	10 92 77 01 	sts	0x0177, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
    106a:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
    106e:	80 91 69 01 	lds	r24, 0x0169
    1072:	90 91 6a 01 	lds	r25, 0x016A
    1076:	00 97       	sbiw	r24, 0x00	; 0
    1078:	b9 f4       	brne	.+46     	; 0x10a8 <DrvLed+0x11c>
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    107a:	80 91 67 01 	lds	r24, 0x0167
    107e:	90 91 68 01 	lds	r25, 0x0168
    1082:	81 30       	cpi	r24, 0x01	; 1
    1084:	91 05       	cpc	r25, r1
    1086:	b9 f0       	breq	.+46     	; 0x10b6 <DrvLed+0x12a>
// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1088:	80 91 65 01 	lds	r24, 0x0165
    108c:	90 91 66 01 	lds	r25, 0x0166
    1090:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
			DrvLedOff( loop_led );
		}
	}
	
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
    1094:	80 e0       	ldi	r24, 0x00	; 0
    1096:	61 e0       	ldi	r22, 0x01	; 1
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	41 e0       	ldi	r20, 0x01	; 1
    109c:	50 e0       	ldi	r21, 0x00	; 0
    109e:	29 ea       	ldi	r18, 0xA9	; 169
    10a0:	36 e0       	ldi	r19, 0x06	; 6
    10a2:	0e 94 3a 09 	call	0x1274	; 0x1274 <DrvTimerPlayTimer>
}
    10a6:	08 95       	ret
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    10a8:	80 91 67 01 	lds	r24, 0x0167
    10ac:	90 91 68 01 	lds	r25, 0x0168
    10b0:	81 30       	cpi	r24, 0x01	; 1
    10b2:	91 05       	cpc	r25, r1
    10b4:	49 f3       	breq	.-46     	; 0x1088 <DrvLed+0xfc>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    10b6:	80 91 65 01 	lds	r24, 0x0165
    10ba:	90 91 66 01 	lds	r25, 0x0166
    10be:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
    10c2:	e8 cf       	rjmp	.-48     	; 0x1094 <DrvLed+0x108>
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    10c4:	80 91 54 01 	lds	r24, 0x0154
    10c8:	90 91 55 01 	lds	r25, 0x0155
    10cc:	81 30       	cpi	r24, 0x01	; 1
    10ce:	91 05       	cpc	r25, r1
    10d0:	09 f4       	brne	.+2      	; 0x10d4 <DrvLed+0x148>
    10d2:	99 cf       	rjmp	.-206    	; 0x1006 <DrvLed+0x7a>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    10d4:	80 91 52 01 	lds	r24, 0x0152
    10d8:	90 91 53 01 	lds	r25, 0x0153
    10dc:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
    10e0:	98 cf       	rjmp	.-208    	; 0x1012 <DrvLed+0x86>

000010e2 <DrvLedOn>:
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	9c 01       	movw	r18, r24
    10e6:	22 0f       	add	r18, r18
    10e8:	33 1f       	adc	r19, r19
    10ea:	f9 01       	movw	r30, r18
    10ec:	ee 0f       	add	r30, r30
    10ee:	ff 1f       	adc	r31, r31
    10f0:	ee 0f       	add	r30, r30
    10f2:	ff 1f       	adc	r31, r31
    10f4:	ee 0f       	add	r30, r30
    10f6:	ff 1f       	adc	r31, r31
    10f8:	e2 0f       	add	r30, r18
    10fa:	f3 1f       	adc	r31, r19
    10fc:	e8 0f       	add	r30, r24
    10fe:	f9 1f       	adc	r31, r25
    1100:	ee 5a       	subi	r30, 0xAE	; 174
    1102:	fe 4f       	sbci	r31, 0xFE	; 254
    1104:	82 81       	ldd	r24, Z+2	; 0x02
    1106:	93 81       	ldd	r25, Z+3	; 0x03
    1108:	81 30       	cpi	r24, 0x01	; 1
    110a:	91 05       	cpc	r25, r1
    110c:	29 f0       	breq	.+10     	; 0x1118 <DrvLedOn+0x36>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    110e:	80 81       	ld	r24, Z
    1110:	91 81       	ldd	r25, Z+1	; 0x01
    1112:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
    1116:	08 95       	ret
// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    1118:	80 81       	ld	r24, Z
    111a:	91 81       	ldd	r25, Z+1	; 0x01
    111c:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
    1120:	08 95       	ret

00001122 <DrvLedOff>:
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	9c 01       	movw	r18, r24
    1126:	22 0f       	add	r18, r18
    1128:	33 1f       	adc	r19, r19
    112a:	f9 01       	movw	r30, r18
    112c:	ee 0f       	add	r30, r30
    112e:	ff 1f       	adc	r31, r31
    1130:	ee 0f       	add	r30, r30
    1132:	ff 1f       	adc	r31, r31
    1134:	ee 0f       	add	r30, r30
    1136:	ff 1f       	adc	r31, r31
    1138:	e2 0f       	add	r30, r18
    113a:	f3 1f       	adc	r31, r19
    113c:	e8 0f       	add	r30, r24
    113e:	f9 1f       	adc	r31, r25
    1140:	ee 5a       	subi	r30, 0xAE	; 174
    1142:	fe 4f       	sbci	r31, 0xFE	; 254
    1144:	82 81       	ldd	r24, Z+2	; 0x02
    1146:	93 81       	ldd	r25, Z+3	; 0x03
    1148:	81 30       	cpi	r24, 0x01	; 1
    114a:	91 05       	cpc	r25, r1
    114c:	29 f0       	breq	.+10     	; 0x1158 <DrvLedOff+0x36>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
    114e:	80 81       	ld	r24, Z
    1150:	91 81       	ldd	r25, Z+1	; 0x01
    1152:	0e 94 27 10 	call	0x204e	; 0x204e <micIoPortsConfigureToHighLevel>
    1156:	08 95       	ret
// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
    1158:	80 81       	ld	r24, Z
    115a:	91 81       	ldd	r25, Z+1	; 0x01
    115c:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
    1160:	08 95       	ret

00001162 <DrvLedToggle>:
}

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	9c 01       	movw	r18, r24
    1166:	22 0f       	add	r18, r18
    1168:	33 1f       	adc	r19, r19
    116a:	f9 01       	movw	r30, r18
    116c:	ee 0f       	add	r30, r30
    116e:	ff 1f       	adc	r31, r31
    1170:	ee 0f       	add	r30, r30
    1172:	ff 1f       	adc	r31, r31
    1174:	ee 0f       	add	r30, r30
    1176:	ff 1f       	adc	r31, r31
    1178:	e2 0f       	add	r30, r18
    117a:	f3 1f       	adc	r31, r19
    117c:	e8 0f       	add	r30, r24
    117e:	f9 1f       	adc	r31, r25
    1180:	ee 5a       	subi	r30, 0xAE	; 174
    1182:	fe 4f       	sbci	r31, 0xFE	; 254
    1184:	80 81       	ld	r24, Z
    1186:	91 81       	ldd	r25, Z+1	; 0x01
    1188:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <micIoPortsConfigureToToggleLevel>
}
    118c:	08 95       	ret

0000118e <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
	if(MesLeds[ led_name ].flash_active	!= TRUE)
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	dc 01       	movw	r26, r24
    1192:	aa 0f       	add	r26, r26
    1194:	bb 1f       	adc	r27, r27
    1196:	fd 01       	movw	r30, r26
    1198:	ee 0f       	add	r30, r30
    119a:	ff 1f       	adc	r31, r31
    119c:	ee 0f       	add	r30, r30
    119e:	ff 1f       	adc	r31, r31
    11a0:	ee 0f       	add	r30, r30
    11a2:	ff 1f       	adc	r31, r31
    11a4:	ea 0f       	add	r30, r26
    11a6:	fb 1f       	adc	r31, r27
    11a8:	e8 0f       	add	r30, r24
    11aa:	f9 1f       	adc	r31, r25
    11ac:	ee 5a       	subi	r30, 0xAE	; 174
    11ae:	fe 4f       	sbci	r31, 0xFE	; 254
    11b0:	80 85       	ldd	r24, Z+8	; 0x08
    11b2:	81 30       	cpi	r24, 0x01	; 1
    11b4:	61 f0       	breq	.+24     	; 0x11ce <DrvLedFlash+0x40>
	{
		MesLeds[ led_name ].time_on			= time_on;
    11b6:	52 87       	std	Z+10, r21	; 0x0a
    11b8:	41 87       	std	Z+9, r20	; 0x09
		MesLeds[ led_name ].cpt_time_on		= 0U;
    11ba:	14 86       	std	Z+12, r1	; 0x0c
    11bc:	13 86       	std	Z+11, r1	; 0x0b
		MesLeds[ led_name ].time_off		= time_off;
    11be:	36 87       	std	Z+14, r19	; 0x0e
    11c0:	25 87       	std	Z+13, r18	; 0x0d
		MesLeds[ led_name ].cpt_time_off	= 0U;
    11c2:	10 8a       	std	Z+16, r1	; 0x10
    11c4:	17 86       	std	Z+15, r1	; 0x0f
		MesLeds[ led_name ].nb_flash		= nb_flash;
    11c6:	61 8b       	std	Z+17, r22	; 0x11
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
    11c8:	12 8a       	std	Z+18, r1	; 0x12
		MesLeds[ led_name ].flash_active	= TRUE;
    11ca:	81 e0       	ldi	r24, 0x01	; 1
    11cc:	80 87       	std	Z+8, r24	; 0x08
    11ce:	08 95       	ret

000011d0 <DrvLedDirectFlash>:
}

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
	MesLeds[ led_name ].time_on			= time_on;
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	dc 01       	movw	r26, r24
    11d4:	aa 0f       	add	r26, r26
    11d6:	bb 1f       	adc	r27, r27
    11d8:	fd 01       	movw	r30, r26
    11da:	ee 0f       	add	r30, r30
    11dc:	ff 1f       	adc	r31, r31
    11de:	ee 0f       	add	r30, r30
    11e0:	ff 1f       	adc	r31, r31
    11e2:	ee 0f       	add	r30, r30
    11e4:	ff 1f       	adc	r31, r31
    11e6:	ea 0f       	add	r30, r26
    11e8:	fb 1f       	adc	r31, r27
    11ea:	e8 0f       	add	r30, r24
    11ec:	f9 1f       	adc	r31, r25
    11ee:	ee 5a       	subi	r30, 0xAE	; 174
    11f0:	fe 4f       	sbci	r31, 0xFE	; 254
    11f2:	52 87       	std	Z+10, r21	; 0x0a
    11f4:	41 87       	std	Z+9, r20	; 0x09
	MesLeds[ led_name ].cpt_time_on		= 0U;
    11f6:	14 86       	std	Z+12, r1	; 0x0c
    11f8:	13 86       	std	Z+11, r1	; 0x0b
	MesLeds[ led_name ].time_off		= time_off;
    11fa:	36 87       	std	Z+14, r19	; 0x0e
    11fc:	25 87       	std	Z+13, r18	; 0x0d
	MesLeds[ led_name ].cpt_time_off	= 0U;
    11fe:	10 8a       	std	Z+16, r1	; 0x10
    1200:	17 86       	std	Z+15, r1	; 0x0f
	MesLeds[ led_name ].nb_flash		= nb_flash;
    1202:	61 8b       	std	Z+17, r22	; 0x11
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1204:	12 8a       	std	Z+18, r1	; 0x12
	MesLeds[ led_name ].flash_active	= TRUE;
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	80 87       	std	Z+8, r24	; 0x08
}
    120a:	08 95       	ret

0000120c <DrvLedGetState>:

// return the led state
ELedState DrvLedGetState ( Int8U led_name )
{
	return MesLeds[ led_name ].actual_state;
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	9c 01       	movw	r18, r24
    1210:	22 0f       	add	r18, r18
    1212:	33 1f       	adc	r19, r19
    1214:	f9 01       	movw	r30, r18
    1216:	ee 0f       	add	r30, r30
    1218:	ff 1f       	adc	r31, r31
    121a:	ee 0f       	add	r30, r30
    121c:	ff 1f       	adc	r31, r31
    121e:	ee 0f       	add	r30, r30
    1220:	ff 1f       	adc	r31, r31
    1222:	e2 0f       	add	r30, r18
    1224:	f3 1f       	adc	r31, r19
    1226:	e8 0f       	add	r30, r24
    1228:	f9 1f       	adc	r31, r25
    122a:	ee 5a       	subi	r30, 0xAE	; 174
    122c:	fe 4f       	sbci	r31, 0xFE	; 254
}	
    122e:	86 81       	ldd	r24, Z+6	; 0x06
    1230:	97 81       	ldd	r25, Z+7	; 0x07
    1232:	08 95       	ret

00001234 <DrvTimer>:
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    1234:	10 92 78 01 	sts	0x0178, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    1238:	10 92 80 01 	sts	0x0180, r1
    123c:	10 92 7f 01 	sts	0x017F, r1
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    1240:	10 92 81 01 	sts	0x0181, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    1244:	10 92 89 01 	sts	0x0189, r1
    1248:	10 92 88 01 	sts	0x0188, r1
void DrvTimerInitSystemTimer( void )
{
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
	micTimer0SetOutputCompareRegisterA( 0x9C );
    124c:	8c e9       	ldi	r24, 0x9C	; 156
    124e:	0e 94 e9 13 	call	0x27d2	; 0x27d2 <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    1252:	85 e0       	ldi	r24, 0x05	; 5
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	0e 94 df 13 	call	0x27be	; 0x27be <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    125a:	82 e0       	ldi	r24, 0x02	; 2
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	0e 94 b9 13 	call	0x2772	; 0x2772 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    1262:	82 e0       	ldi	r24, 0x02	; 2
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	0e 94 00 14 	call	0x2800	; 0x2800 <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    126a:	82 e0       	ldi	r24, 0x02	; 2
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <micTimer0SetTimerCounterInterrupt>
		MesTimer[ loop_index ].enable = FALSE;
		MesTimer[ loop_index ].ptrfct = NULL;
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
}
    1272:	08 95       	ret

00001274 <DrvTimerPlayTimer>:

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
	MesTimer[ index_timer ].enable = TRUE;
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	fc 01       	movw	r30, r24
    1278:	ee 0f       	add	r30, r30
    127a:	ff 1f       	adc	r31, r31
    127c:	ee 0f       	add	r30, r30
    127e:	ff 1f       	adc	r31, r31
    1280:	ee 0f       	add	r30, r30
    1282:	ff 1f       	adc	r31, r31
    1284:	e8 0f       	add	r30, r24
    1286:	f9 1f       	adc	r31, r25
    1288:	e8 58       	subi	r30, 0x88	; 136
    128a:	fe 4f       	sbci	r31, 0xFE	; 254
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	80 83       	st	Z, r24
	MesTimer[ index_timer ].delay = delay;
    1290:	72 83       	std	Z+2, r23	; 0x02
    1292:	61 83       	std	Z+1, r22	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
    1294:	14 82       	std	Z+4, r1	; 0x04
    1296:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode = mode;
    1298:	56 83       	std	Z+6, r21	; 0x06
    129a:	45 83       	std	Z+5, r20	; 0x05
	MesTimer[ index_timer ].ptrfct = ptrfct;
    129c:	30 87       	std	Z+8, r19	; 0x08
    129e:	27 83       	std	Z+7, r18	; 0x07
}
    12a0:	08 95       	ret

000012a2 <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable = FALSE;
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	fc 01       	movw	r30, r24
    12a6:	ee 0f       	add	r30, r30
    12a8:	ff 1f       	adc	r31, r31
    12aa:	ee 0f       	add	r30, r30
    12ac:	ff 1f       	adc	r31, r31
    12ae:	ee 0f       	add	r30, r30
    12b0:	ff 1f       	adc	r31, r31
    12b2:	e8 0f       	add	r30, r24
    12b4:	f9 1f       	adc	r31, r25
    12b6:	e8 58       	subi	r30, 0x88	; 136
    12b8:	fe 4f       	sbci	r31, 0xFE	; 254
    12ba:	10 82       	st	Z, r1
}
    12bc:	08 95       	ret

000012be <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	fc 01       	movw	r30, r24
    12c2:	ee 0f       	add	r30, r30
    12c4:	ff 1f       	adc	r31, r31
    12c6:	ee 0f       	add	r30, r30
    12c8:	ff 1f       	adc	r31, r31
    12ca:	ee 0f       	add	r30, r30
    12cc:	ff 1f       	adc	r31, r31
    12ce:	e8 0f       	add	r30, r24
    12d0:	f9 1f       	adc	r31, r25
    12d2:	e8 58       	subi	r30, 0x88	; 136
    12d4:	fe 4f       	sbci	r31, 0xFE	; 254
    12d6:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
    12d8:	12 82       	std	Z+2, r1	; 0x02
    12da:	11 82       	std	Z+1, r1	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
    12dc:	14 82       	std	Z+4, r1	; 0x04
    12de:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    12e0:	82 e0       	ldi	r24, 0x02	; 2
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	96 83       	std	Z+6, r25	; 0x06
    12e6:	85 83       	std	Z+5, r24	; 0x05
	MesTimer[ index_timer ].ptrfct    = NULL;
    12e8:	10 86       	std	Z+8, r1	; 0x08
    12ea:	17 82       	std	Z+7, r1	; 0x07
}
    12ec:	08 95       	ret

000012ee <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	fc 01       	movw	r30, r24
    12f2:	ee 0f       	add	r30, r30
    12f4:	ff 1f       	adc	r31, r31
    12f6:	ee 0f       	add	r30, r30
    12f8:	ff 1f       	adc	r31, r31
    12fa:	ee 0f       	add	r30, r30
    12fc:	ff 1f       	adc	r31, r31
    12fe:	e8 0f       	add	r30, r24
    1300:	f9 1f       	adc	r31, r25
    1302:	e8 58       	subi	r30, 0x88	; 136
    1304:	fe 4f       	sbci	r31, 0xFE	; 254
    1306:	14 82       	std	Z+4, r1	; 0x04
    1308:	13 82       	std	Z+3, r1	; 0x03
}
    130a:	08 95       	ret

0000130c <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	fc 01       	movw	r30, r24
    1310:	ee 0f       	add	r30, r30
    1312:	ff 1f       	adc	r31, r31
    1314:	ee 0f       	add	r30, r30
    1316:	ff 1f       	adc	r31, r31
    1318:	ee 0f       	add	r30, r30
    131a:	ff 1f       	adc	r31, r31
    131c:	e8 0f       	add	r30, r24
    131e:	f9 1f       	adc	r31, r25
    1320:	e8 58       	subi	r30, 0x88	; 136
    1322:	fe 4f       	sbci	r31, 0xFE	; 254
    1324:	14 82       	std	Z+4, r1	; 0x04
    1326:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].delay	  = delay;
    1328:	72 83       	std	Z+2, r23	; 0x02
    132a:	61 83       	std	Z+1, r22	; 0x01
}
    132c:	08 95       	ret

0000132e <DrvTimerInitSystemTimer>:
void DrvTimerInitSystemTimer( void )
{
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
	micTimer0SetOutputCompareRegisterA( 0x9C );
    132e:	8c e9       	ldi	r24, 0x9C	; 156
    1330:	0e 94 e9 13 	call	0x27d2	; 0x27d2 <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    1334:	85 e0       	ldi	r24, 0x05	; 5
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	0e 94 df 13 	call	0x27be	; 0x27be <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    133c:	82 e0       	ldi	r24, 0x02	; 2
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	0e 94 b9 13 	call	0x2772	; 0x2772 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    1344:	82 e0       	ldi	r24, 0x02	; 2
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	0e 94 00 14 	call	0x2800	; 0x2800 <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    134c:	82 e0       	ldi	r24, 0x02	; 2
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <micTimer0SetTimerCounterInterrupt>
	
}
    1354:	08 95       	ret

00001356 <DrvTimerComputeOCR>:

//On calcule le registre OCR en fonction du temp souhait
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
    1356:	af 92       	push	r10
    1358:	bf 92       	push	r11
    135a:	cf 92       	push	r12
    135c:	df 92       	push	r13
    135e:	ef 92       	push	r14
    1360:	ff 92       	push	r15
    1362:	0f 93       	push	r16
    1364:	1f 93       	push	r17
    1366:	cf 93       	push	r28
    1368:	df 93       	push	r29
    136a:	7b 01       	movw	r14, r22
    136c:	8c 01       	movw	r16, r24
    136e:	ea 01       	movw	r28, r20
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
    1370:	20 e8       	ldi	r18, 0x80	; 128
    1372:	3e e3       	ldi	r19, 0x3E	; 62
    1374:	40 e0       	ldi	r20, 0x00	; 0
    1376:	50 e0       	ldi	r21, 0x00	; 0
    1378:	0e 94 6e 17 	call	0x2edc	; 0x2edc <__mulsi3>
    137c:	61 50       	subi	r22, 0x01	; 1
    137e:	78 41       	sbci	r23, 0x18	; 24
    1380:	8c 4f       	sbci	r24, 0xFC	; 252
    1382:	9f 4f       	sbci	r25, 0xFF	; 255
    1384:	20 e0       	ldi	r18, 0x00	; 0
    1386:	38 ee       	ldi	r19, 0xE8	; 232
    1388:	43 e0       	ldi	r20, 0x03	; 3
    138a:	50 e0       	ldi	r21, 0x00	; 0
    138c:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
	if(min_div >= 256)
    1390:	2f 3f       	cpi	r18, 0xFF	; 255
    1392:	31 05       	cpc	r19, r1
    1394:	11 f0       	breq	.+4      	; 0x139a <DrvTimerComputeOCR+0x44>
    1396:	08 f0       	brcs	.+2      	; 0x139a <DrvTimerComputeOCR+0x44>
    1398:	42 c0       	rjmp	.+132    	; 0x141e <DrvTimerComputeOCR+0xc8>
	{
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
    139a:	20 38       	cpi	r18, 0x80	; 128
    139c:	31 05       	cpc	r19, r1
    139e:	90 f4       	brcc	.+36     	; 0x13c4 <DrvTimerComputeOCR+0x6e>
	{
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
    13a0:	28 30       	cpi	r18, 0x08	; 8
    13a2:	31 05       	cpc	r19, r1
    13a4:	08 f0       	brcs	.+2      	; 0x13a8 <DrvTimerComputeOCR+0x52>
    13a6:	4f c0       	rjmp	.+158    	; 0x1446 <DrvTimerComputeOCR+0xf0>
	{
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
    13a8:	22 30       	cpi	r18, 0x02	; 2
    13aa:	31 05       	cpc	r19, r1
    13ac:	08 f4       	brcc	.+2      	; 0x13b0 <DrvTimerComputeOCR+0x5a>
    13ae:	41 c0       	rjmp	.+130    	; 0x1432 <DrvTimerComputeOCR+0xdc>
	{
		div = 8;
		*clock_div = TIMER_0_CLK_DIV_8;
    13b0:	82 e0       	ldi	r24, 0x02	; 2
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	99 83       	std	Y+1, r25	; 0x01
    13b6:	88 83       	st	Y, r24
    13b8:	e0 e1       	ldi	r30, 0x10	; 16
    13ba:	ae 2e       	mov	r10, r30
    13bc:	b1 2c       	mov	r11, r1
    13be:	c1 2c       	mov	r12, r1
    13c0:	d1 2c       	mov	r13, r1
    13c2:	09 c0       	rjmp	.+18     	; 0x13d6 <DrvTimerComputeOCR+0x80>
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
	{
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
    13c4:	84 e0       	ldi	r24, 0x04	; 4
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	99 83       	std	Y+1, r25	; 0x01
    13ca:	88 83       	st	Y, r24
    13cc:	a1 2c       	mov	r10, r1
    13ce:	a2 e0       	ldi	r26, 0x02	; 2
    13d0:	ba 2e       	mov	r11, r26
    13d2:	c1 2c       	mov	r12, r1
    13d4:	d1 2c       	mov	r13, r1
	{
		div = 1;
		*clock_div = TIMER_0_CLK_DIV_1;
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
    13d6:	60 e4       	ldi	r22, 0x40	; 64
    13d8:	72 e4       	ldi	r23, 0x42	; 66
    13da:	8f e0       	ldi	r24, 0x0F	; 15
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	a8 01       	movw	r20, r16
    13e0:	97 01       	movw	r18, r14
    13e2:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    13e6:	c6 01       	movw	r24, r12
    13e8:	b5 01       	movw	r22, r10
    13ea:	0e 94 6e 17 	call	0x2edc	; 0x2edc <__mulsi3>
    13ee:	9b 01       	movw	r18, r22
    13f0:	ac 01       	movw	r20, r24
    13f2:	60 e0       	ldi	r22, 0x00	; 0
    13f4:	74 e2       	ldi	r23, 0x24	; 36
    13f6:	84 ef       	ldi	r24, 0xF4	; 244
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
	ocr *= 2;
	ocr += 2;
    13fe:	22 0f       	add	r18, r18
    1400:	33 1f       	adc	r19, r19
    1402:	44 1f       	adc	r20, r20
    1404:	55 1f       	adc	r21, r21
  
  return ocr;
 
}
    1406:	c9 01       	movw	r24, r18
    1408:	df 91       	pop	r29
    140a:	cf 91       	pop	r28
    140c:	1f 91       	pop	r17
    140e:	0f 91       	pop	r16
    1410:	ff 90       	pop	r15
    1412:	ef 90       	pop	r14
    1414:	df 90       	pop	r13
    1416:	cf 90       	pop	r12
    1418:	bf 90       	pop	r11
    141a:	af 90       	pop	r10
    141c:	08 95       	ret
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
	if(min_div >= 256)
	{
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
    141e:	85 e0       	ldi	r24, 0x05	; 5
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	99 83       	std	Y+1, r25	; 0x01
    1424:	88 83       	st	Y, r24
    1426:	a1 2c       	mov	r10, r1
    1428:	b8 e0       	ldi	r27, 0x08	; 8
    142a:	bb 2e       	mov	r11, r27
    142c:	c1 2c       	mov	r12, r1
    142e:	d1 2c       	mov	r13, r1
    1430:	d2 cf       	rjmp	.-92     	; 0x13d6 <DrvTimerComputeOCR+0x80>
		*clock_div = TIMER_0_CLK_DIV_8;
	}
	else
	{
		div = 1;
		*clock_div = TIMER_0_CLK_DIV_1;
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	99 83       	std	Y+1, r25	; 0x01
    1438:	88 83       	st	Y, r24
    143a:	72 e0       	ldi	r23, 0x02	; 2
    143c:	a7 2e       	mov	r10, r23
    143e:	b1 2c       	mov	r11, r1
    1440:	c1 2c       	mov	r12, r1
    1442:	d1 2c       	mov	r13, r1
    1444:	c8 cf       	rjmp	.-112    	; 0x13d6 <DrvTimerComputeOCR+0x80>
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
	{
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
    1446:	83 e0       	ldi	r24, 0x03	; 3
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	99 83       	std	Y+1, r25	; 0x01
    144c:	88 83       	st	Y, r24
    144e:	f0 e8       	ldi	r31, 0x80	; 128
    1450:	af 2e       	mov	r10, r31
    1452:	b1 2c       	mov	r11, r1
    1454:	c1 2c       	mov	r12, r1
    1456:	d1 2c       	mov	r13, r1
    1458:	be cf       	rjmp	.-132    	; 0x13d6 <DrvTimerComputeOCR+0x80>

0000145a <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    145a:	1f 92       	push	r1
    145c:	0f 92       	push	r0
    145e:	0f b6       	in	r0, 0x3f	; 63
    1460:	0f 92       	push	r0
    1462:	0b b6       	in	r0, 0x3b	; 59
    1464:	0f 92       	push	r0
    1466:	11 24       	eor	r1, r1
    1468:	2f 93       	push	r18
    146a:	3f 93       	push	r19
    146c:	4f 93       	push	r20
    146e:	5f 93       	push	r21
    1470:	6f 93       	push	r22
    1472:	7f 93       	push	r23
    1474:	8f 93       	push	r24
    1476:	9f 93       	push	r25
    1478:	af 93       	push	r26
    147a:	bf 93       	push	r27
    147c:	ef 93       	push	r30
    147e:	ff 93       	push	r31
	//on gere l'evenement 100 ms
	timeout_ms++;
    1480:	80 91 17 01 	lds	r24, 0x0117
    1484:	8f 5f       	subi	r24, 0xFF	; 255
    1486:	80 93 17 01 	sts	0x0117, r24
	if(timeout_ms == 10)
    148a:	80 91 17 01 	lds	r24, 0x0117
    148e:	8a 30       	cpi	r24, 0x0A	; 10
    1490:	09 f4       	brne	.+2      	; 0x1494 <__vector_16+0x3a>
    1492:	9f c0       	rjmp	.+318    	; 0x15d2 <__vector_16+0x178>
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		//si le timer est activ
		if( MesTimer[ loop_index ].enable == TRUE )
    1494:	80 91 78 01 	lds	r24, 0x0178
    1498:	81 30       	cpi	r24, 0x01	; 1
    149a:	c9 f0       	breq	.+50     	; 0x14ce <__vector_16+0x74>
    149c:	80 91 81 01 	lds	r24, 0x0181
    14a0:	81 30       	cpi	r24, 0x01	; 1
    14a2:	09 f4       	brne	.+2      	; 0x14a6 <__vector_16+0x4c>
    14a4:	52 c0       	rjmp	.+164    	; 0x154a <__vector_16+0xf0>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    14a6:	16 bc       	out	0x26, r1	; 38
}
    14a8:	ff 91       	pop	r31
    14aa:	ef 91       	pop	r30
    14ac:	bf 91       	pop	r27
    14ae:	af 91       	pop	r26
    14b0:	9f 91       	pop	r25
    14b2:	8f 91       	pop	r24
    14b4:	7f 91       	pop	r23
    14b6:	6f 91       	pop	r22
    14b8:	5f 91       	pop	r21
    14ba:	4f 91       	pop	r20
    14bc:	3f 91       	pop	r19
    14be:	2f 91       	pop	r18
    14c0:	0f 90       	pop	r0
    14c2:	0b be       	out	0x3b, r0	; 59
    14c4:	0f 90       	pop	r0
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	0f 90       	pop	r0
    14ca:	1f 90       	pop	r1
    14cc:	18 95       	reti
	{
		//si le timer est activ
		if( MesTimer[ loop_index ].enable == TRUE )
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    14ce:	80 91 7b 01 	lds	r24, 0x017B
    14d2:	90 91 7c 01 	lds	r25, 0x017C
    14d6:	01 96       	adiw	r24, 0x01	; 1
    14d8:	90 93 7c 01 	sts	0x017C, r25
    14dc:	80 93 7b 01 	sts	0x017B, r24
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    14e0:	20 91 7b 01 	lds	r18, 0x017B
    14e4:	30 91 7c 01 	lds	r19, 0x017C
    14e8:	80 91 79 01 	lds	r24, 0x0179
    14ec:	90 91 7a 01 	lds	r25, 0x017A
    14f0:	28 17       	cp	r18, r24
    14f2:	39 07       	cpc	r19, r25
    14f4:	99 f6       	brne	.-90     	; 0x149c <__vector_16+0x42>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    14f6:	80 91 7d 01 	lds	r24, 0x017D
    14fa:	90 91 7e 01 	lds	r25, 0x017E
    14fe:	82 30       	cpi	r24, 0x02	; 2
    1500:	91 05       	cpc	r25, r1
    1502:	61 f2       	breq	.-104    	; 0x149c <__vector_16+0x42>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    1504:	10 92 7c 01 	sts	0x017C, r1
    1508:	10 92 7b 01 	sts	0x017B, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    150c:	e0 91 7f 01 	lds	r30, 0x017F
    1510:	f0 91 80 01 	lds	r31, 0x0180
    1514:	30 97       	sbiw	r30, 0x00	; 0
    1516:	09 f0       	breq	.+2      	; 0x151a <__vector_16+0xc0>
					{
						MesTimer[ loop_index ].ptrfct();
    1518:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    151a:	80 91 7d 01 	lds	r24, 0x017D
    151e:	90 91 7e 01 	lds	r25, 0x017E
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	09 f0       	breq	.+2      	; 0x1528 <__vector_16+0xce>
    1526:	ba cf       	rjmp	.-140    	; 0x149c <__vector_16+0x42>
}

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
    1528:	e8 e7       	ldi	r30, 0x78	; 120
    152a:	f1 e0       	ldi	r31, 0x01	; 1
    152c:	10 92 78 01 	sts	0x0178, r1
	MesTimer[ index_timer ].delay     = 0U ;
    1530:	12 82       	std	Z+2, r1	; 0x02
    1532:	11 82       	std	Z+1, r1	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
    1534:	14 82       	std	Z+4, r1	; 0x04
    1536:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    1538:	82 e0       	ldi	r24, 0x02	; 2
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	90 93 7e 01 	sts	0x017E, r25
    1540:	80 93 7d 01 	sts	0x017D, r24
	MesTimer[ index_timer ].ptrfct    = NULL;
    1544:	10 86       	std	Z+8, r1	; 0x08
    1546:	17 82       	std	Z+7, r1	; 0x07
    1548:	a9 cf       	rjmp	.-174    	; 0x149c <__vector_16+0x42>
	{
		//si le timer est activ
		if( MesTimer[ loop_index ].enable == TRUE )
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    154a:	80 91 84 01 	lds	r24, 0x0184
    154e:	90 91 85 01 	lds	r25, 0x0185
    1552:	01 96       	adiw	r24, 0x01	; 1
    1554:	90 93 85 01 	sts	0x0185, r25
    1558:	80 93 84 01 	sts	0x0184, r24
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    155c:	20 91 84 01 	lds	r18, 0x0184
    1560:	30 91 85 01 	lds	r19, 0x0185
    1564:	80 91 82 01 	lds	r24, 0x0182
    1568:	90 91 83 01 	lds	r25, 0x0183
    156c:	28 17       	cp	r18, r24
    156e:	39 07       	cpc	r19, r25
    1570:	09 f0       	breq	.+2      	; 0x1574 <__vector_16+0x11a>
    1572:	99 cf       	rjmp	.-206    	; 0x14a6 <__vector_16+0x4c>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    1574:	80 91 86 01 	lds	r24, 0x0186
    1578:	90 91 87 01 	lds	r25, 0x0187
    157c:	82 30       	cpi	r24, 0x02	; 2
    157e:	91 05       	cpc	r25, r1
    1580:	09 f4       	brne	.+2      	; 0x1584 <__vector_16+0x12a>
    1582:	91 cf       	rjmp	.-222    	; 0x14a6 <__vector_16+0x4c>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    1584:	10 92 85 01 	sts	0x0185, r1
    1588:	10 92 84 01 	sts	0x0184, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    158c:	e0 91 88 01 	lds	r30, 0x0188
    1590:	f0 91 89 01 	lds	r31, 0x0189
    1594:	30 97       	sbiw	r30, 0x00	; 0
    1596:	09 f0       	breq	.+2      	; 0x159a <__vector_16+0x140>
					{
						MesTimer[ loop_index ].ptrfct();
    1598:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    159a:	80 91 86 01 	lds	r24, 0x0186
    159e:	90 91 87 01 	lds	r25, 0x0187
    15a2:	00 97       	sbiw	r24, 0x00	; 0
    15a4:	09 f0       	breq	.+2      	; 0x15a8 <__vector_16+0x14e>
    15a6:	7f cf       	rjmp	.-258    	; 0x14a6 <__vector_16+0x4c>
}

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
    15a8:	10 92 81 01 	sts	0x0181, r1
	MesTimer[ index_timer ].delay     = 0U ;
    15ac:	10 92 83 01 	sts	0x0183, r1
    15b0:	10 92 82 01 	sts	0x0182, r1
	MesTimer[ index_timer ].cpt_delay = 0U;
    15b4:	10 92 85 01 	sts	0x0185, r1
    15b8:	10 92 84 01 	sts	0x0184, r1
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    15bc:	82 e0       	ldi	r24, 0x02	; 2
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	90 93 87 01 	sts	0x0187, r25
    15c4:	80 93 86 01 	sts	0x0186, r24
	MesTimer[ index_timer ].ptrfct    = NULL;
    15c8:	10 92 89 01 	sts	0x0189, r1
    15cc:	10 92 88 01 	sts	0x0188, r1
    15d0:	6a cf       	rjmp	.-300    	; 0x14a6 <__vector_16+0x4c>
{
	//on gere l'evenement 100 ms
	timeout_ms++;
	if(timeout_ms == 10)
	{
		timeout_ms = 0;
    15d2:	10 92 17 01 	sts	0x0117, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	0e 94 4b 05 	call	0xa96	; 0xa96 <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    15de:	80 91 18 01 	lds	r24, 0x0118
    15e2:	8f 5f       	subi	r24, 0xFF	; 255
    15e4:	80 93 18 01 	sts	0x0118, r24
		if(timeout_s == 10)
    15e8:	80 91 18 01 	lds	r24, 0x0118
    15ec:	8a 30       	cpi	r24, 0x0A	; 10
    15ee:	09 f0       	breq	.+2      	; 0x15f2 <__vector_16+0x198>
    15f0:	51 cf       	rjmp	.-350    	; 0x1494 <__vector_16+0x3a>
		{
			timeout_s =0;
    15f2:	10 92 18 01 	sts	0x0118, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    15f6:	82 e0       	ldi	r24, 0x02	; 2
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	0e 94 4b 05 	call	0xa96	; 0xa96 <DrvEventAddEvent>
    15fe:	4a cf       	rjmp	.-364    	; 0x1494 <__vector_16+0x3a>

00001600 <DrvTwi>:

void WaitTransmissionI2C(void);

void DrvTwi(void) 
{
  TWSR = 0;                                    // no prescaler => prescaler = 1
    1600:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((CONF_FOSC_HZ / 400000) - 16) / 2;   // change the I2C clock rate
    1604:	8c e0       	ldi	r24, 0x0C	; 12
    1606:	80 93 b8 00 	sts	0x00B8, r24
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
    160a:	84 e0       	ldi	r24, 0x04	; 4
    160c:	80 93 bc 00 	sts	0x00BC, r24
}
    1610:	08 95       	ret

00001612 <DrvTwiRepStart>:

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    1612:	94 ea       	ldi	r25, 0xA4	; 164
    1614:	90 93 bc 00 	sts	0x00BC, r25
    1618:	2f ef       	ldi	r18, 0xFF	; 255
    161a:	30 e0       	ldi	r19, 0x00	; 0
    161c:	03 c0       	rjmp	.+6      	; 0x1624 <DrvTwiRepStart+0x12>
    161e:	21 50       	subi	r18, 0x01	; 1
    1620:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1622:	99 f0       	breq	.+38     	; 0x164a <DrvTwiRepStart+0x38>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1624:	90 91 bc 00 	lds	r25, 0x00BC
    1628:	97 ff       	sbrs	r25, 7
    162a:	f9 cf       	rjmp	.-14     	; 0x161e <DrvTwiRepStart+0xc>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    162c:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    1630:	84 e8       	ldi	r24, 0x84	; 132
    1632:	80 93 bc 00 	sts	0x00BC, r24
    1636:	8f ef       	ldi	r24, 0xFF	; 255
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <DrvTwiRepStart+0x2e>
    163c:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    163e:	41 f0       	breq	.+16     	; 0x1650 <DrvTwiRepStart+0x3e>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1640:	20 91 bc 00 	lds	r18, 0x00BC
    1644:	27 ff       	sbrs	r18, 7
    1646:	fa cf       	rjmp	.-12     	; 0x163c <DrvTwiRepStart+0x2a>
    1648:	08 95       	ret
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    164a:	10 92 bc 00 	sts	0x00BC, r1
    164e:	ee cf       	rjmp	.-36     	; 0x162c <DrvTwiRepStart+0x1a>
    1650:	10 92 bc 00 	sts	0x00BC, r1
    1654:	08 95       	ret

00001656 <DrvTwiStop>:
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1656:	84 e9       	ldi	r24, 0x94	; 148
    1658:	80 93 bc 00 	sts	0x00BC, r24
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}
    165c:	08 95       	ret

0000165e <DrvTwiWrite>:

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    165e:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    1662:	84 e8       	ldi	r24, 0x84	; 132
    1664:	80 93 bc 00 	sts	0x00BC, r24
    1668:	8f ef       	ldi	r24, 0xFF	; 255
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	02 c0       	rjmp	.+4      	; 0x1672 <DrvTwiWrite+0x14>
    166e:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1670:	29 f0       	breq	.+10     	; 0x167c <DrvTwiWrite+0x1e>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1672:	20 91 bc 00 	lds	r18, 0x00BC
    1676:	27 ff       	sbrs	r18, 7
    1678:	fa cf       	rjmp	.-12     	; 0x166e <DrvTwiWrite+0x10>
    167a:	08 95       	ret
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    167c:	10 92 bc 00 	sts	0x00BC, r1
    1680:	08 95       	ret

00001682 <DrvTwiRead>:
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    1682:	88 23       	and	r24, r24
    1684:	b1 f0       	breq	.+44     	; 0x16b2 <DrvTwiRead+0x30>
    1686:	94 ec       	ldi	r25, 0xC4	; 196
    1688:	90 93 bc 00 	sts	0x00BC, r25
    168c:	2f ef       	ldi	r18, 0xFF	; 255
    168e:	30 e0       	ldi	r19, 0x00	; 0
    1690:	03 c0       	rjmp	.+6      	; 0x1698 <DrvTwiRead+0x16>
    1692:	21 50       	subi	r18, 0x01	; 1
    1694:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1696:	79 f0       	breq	.+30     	; 0x16b6 <DrvTwiRead+0x34>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1698:	90 91 bc 00 	lds	r25, 0x00BC
    169c:	97 ff       	sbrs	r25, 7
    169e:	f9 cf       	rjmp	.-14     	; 0x1692 <DrvTwiRead+0x10>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    16a0:	90 91 bb 00 	lds	r25, 0x00BB
  if (!ack) DrvTwiStop();
    16a4:	88 23       	and	r24, r24
    16a6:	19 f4       	brne	.+6      	; 0x16ae <DrvTwiRead+0x2c>
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    16a8:	84 e9       	ldi	r24, 0x94	; 148
    16aa:	80 93 bc 00 	sts	0x00BC, r24
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
  if (!ack) DrvTwiStop();
  return r;
}
    16ae:	89 2f       	mov	r24, r25
    16b0:	08 95       	ret
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    16b2:	94 e8       	ldi	r25, 0x84	; 132
    16b4:	e9 cf       	rjmp	.-46     	; 0x1688 <DrvTwiRead+0x6>
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    16b6:	10 92 bc 00 	sts	0x00BC, r1
    16ba:	f2 cf       	rjmp	.-28     	; 0x16a0 <DrvTwiRead+0x1e>

000016bc <DrvTwiReadAck>:
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    16bc:	84 ec       	ldi	r24, 0xC4	; 196
    16be:	80 93 bc 00 	sts	0x00BC, r24
    16c2:	8f ef       	ldi	r24, 0xFF	; 255
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	02 c0       	rjmp	.+4      	; 0x16cc <DrvTwiReadAck+0x10>
    16c8:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    16ca:	39 f0       	breq	.+14     	; 0x16da <DrvTwiReadAck+0x1e>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    16cc:	20 91 bc 00 	lds	r18, 0x00BC
    16d0:	27 ff       	sbrs	r18, 7
    16d2:	fa cf       	rjmp	.-12     	; 0x16c8 <DrvTwiReadAck+0xc>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    16d4:	80 91 bb 00 	lds	r24, 0x00BB
}

uint8_t DrvTwiReadAck() 
{
  return DrvTwiRead(1);
}
    16d8:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    16da:	10 92 bc 00 	sts	0x00BC, r1

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    16de:	80 91 bb 00 	lds	r24, 0x00BB
}

uint8_t DrvTwiReadAck() 
{
  return DrvTwiRead(1);
}
    16e2:	08 95       	ret

000016e4 <DrvTwiReadNak>:
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    16e4:	84 e8       	ldi	r24, 0x84	; 132
    16e6:	80 93 bc 00 	sts	0x00BC, r24
    16ea:	8f ef       	ldi	r24, 0xFF	; 255
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	02 c0       	rjmp	.+4      	; 0x16f4 <DrvTwiReadNak+0x10>
    16f0:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    16f2:	51 f0       	breq	.+20     	; 0x1708 <DrvTwiReadNak+0x24>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    16f4:	20 91 bc 00 	lds	r18, 0x00BC
    16f8:	27 ff       	sbrs	r18, 7
    16fa:	fa cf       	rjmp	.-12     	; 0x16f0 <DrvTwiReadNak+0xc>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    16fc:	80 91 bb 00 	lds	r24, 0x00BB
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1700:	94 e9       	ldi	r25, 0x94	; 148
    1702:	90 93 bc 00 	sts	0x00BC, r25
}

uint8_t DrvTwiReadNak(void) 
{
  return DrvTwiRead(0);
}
    1706:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    1708:	10 92 bc 00 	sts	0x00BC, r1

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    170c:	80 91 bb 00 	lds	r24, 0x00BB
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1710:	94 e9       	ldi	r25, 0x94	; 148
    1712:	90 93 bc 00 	sts	0x00BC, r25
}

uint8_t DrvTwiReadNak(void) 
{
  return DrvTwiRead(0);
}
    1716:	08 95       	ret

00001718 <WaitTransmissionI2C>:

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1718:	8f ef       	ldi	r24, 0xFF	; 255
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <WaitTransmissionI2C+0xa>
    171e:	01 97       	sbiw	r24, 0x01	; 1
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1720:	29 f0       	breq	.+10     	; 0x172c <WaitTransmissionI2C+0x14>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1722:	20 91 bc 00 	lds	r18, 0x00BC
    1726:	27 ff       	sbrs	r18, 7
    1728:	fa cf       	rjmp	.-12     	; 0x171e <WaitTransmissionI2C+0x6>
    172a:	08 95       	ret
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    172c:	10 92 bc 00 	sts	0x00BC, r1
      break;
    1730:	08 95       	ret

00001732 <DrvTwiReadToBuf>:
  }
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
    1732:	88 0f       	add	r24, r24
    1734:	81 60       	ori	r24, 0x01	; 1
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    1736:	94 ea       	ldi	r25, 0xA4	; 164
    1738:	90 93 bc 00 	sts	0x00BC, r25
    173c:	2f ef       	ldi	r18, 0xFF	; 255
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	04 c0       	rjmp	.+8      	; 0x174a <DrvTwiReadToBuf+0x18>
    1742:	21 50       	subi	r18, 0x01	; 1
    1744:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1746:	09 f4       	brne	.+2      	; 0x174a <DrvTwiReadToBuf+0x18>
    1748:	3d c0       	rjmp	.+122    	; 0x17c4 <DrvTwiReadToBuf+0x92>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    174a:	90 91 bc 00 	lds	r25, 0x00BC
    174e:	97 ff       	sbrs	r25, 7
    1750:	f8 cf       	rjmp	.-16     	; 0x1742 <DrvTwiReadToBuf+0x10>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    1752:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    1756:	84 e8       	ldi	r24, 0x84	; 132
    1758:	80 93 bc 00 	sts	0x00BC, r24
    175c:	2f ef       	ldi	r18, 0xFF	; 255
    175e:	30 e0       	ldi	r19, 0x00	; 0
    1760:	03 c0       	rjmp	.+6      	; 0x1768 <DrvTwiReadToBuf+0x36>
    1762:	21 50       	subi	r18, 0x01	; 1
    1764:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1766:	89 f1       	breq	.+98     	; 0x17ca <DrvTwiReadToBuf+0x98>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1768:	80 91 bc 00 	lds	r24, 0x00BC
    176c:	87 ff       	sbrs	r24, 7
    176e:	f9 cf       	rjmp	.-14     	; 0x1762 <DrvTwiReadToBuf+0x30>
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    1770:	44 23       	and	r20, r20
    1772:	71 f1       	breq	.+92     	; 0x17d0 <DrvTwiReadToBuf+0x9e>
    1774:	94 2f       	mov	r25, r20
    1776:	91 50       	subi	r25, 0x01	; 1
    1778:	e6 2f       	mov	r30, r22
    177a:	f7 2f       	mov	r31, r23
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    177c:	64 e9       	ldi	r22, 0x94	; 148
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    177e:	51 e0       	ldi	r21, 0x01	; 1
    1780:	d1 f4       	brne	.+52     	; 0x17b6 <DrvTwiReadToBuf+0x84>
    1782:	50 e0       	ldi	r21, 0x00	; 0
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    1784:	84 e8       	ldi	r24, 0x84	; 132
    1786:	80 93 bc 00 	sts	0x00BC, r24
    178a:	2f ef       	ldi	r18, 0xFF	; 255
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	03 c0       	rjmp	.+6      	; 0x1796 <DrvTwiReadToBuf+0x64>
    1790:	21 50       	subi	r18, 0x01	; 1
    1792:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1794:	91 f0       	breq	.+36     	; 0x17ba <DrvTwiReadToBuf+0x88>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1796:	80 91 bc 00 	lds	r24, 0x00BC
    179a:	87 ff       	sbrs	r24, 7
    179c:	f9 cf       	rjmp	.-14     	; 0x1790 <DrvTwiReadToBuf+0x5e>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    179e:	80 91 bb 00 	lds	r24, 0x00BB
  if (!ack) DrvTwiStop();
    17a2:	55 23       	and	r21, r21
    17a4:	11 f4       	brne	.+4      	; 0x17aa <DrvTwiReadToBuf+0x78>
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    17a6:	60 93 bc 00 	sts	0x00BC, r22
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    17aa:	81 93       	st	Z+, r24
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    17ac:	99 23       	and	r25, r25
    17ae:	41 f0       	breq	.+16     	; 0x17c0 <DrvTwiReadToBuf+0x8e>
    17b0:	91 50       	subi	r25, 0x01	; 1
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    17b2:	51 e0       	ldi	r21, 0x01	; 1
    17b4:	31 f3       	breq	.-52     	; 0x1782 <DrvTwiReadToBuf+0x50>
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    17b6:	84 ec       	ldi	r24, 0xC4	; 196
    17b8:	e6 cf       	rjmp	.-52     	; 0x1786 <DrvTwiReadToBuf+0x54>
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    17ba:	10 92 bc 00 	sts	0x00BC, r1
    17be:	ef cf       	rjmp	.-34     	; 0x179e <DrvTwiReadToBuf+0x6c>
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    /* TODO catch I2C errors here and abort */
    bytes_read++;
    17c0:	84 2f       	mov	r24, r20
  }
  return bytes_read;
}
    17c2:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    17c4:	10 92 bc 00 	sts	0x00BC, r1
    17c8:	c4 cf       	rjmp	.-120    	; 0x1752 <DrvTwiReadToBuf+0x20>
    17ca:	10 92 bc 00 	sts	0x00BC, r1
    17ce:	d0 cf       	rjmp	.-96     	; 0x1770 <DrvTwiReadToBuf+0x3e>
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
    17d0:	80 e0       	ldi	r24, 0x00	; 0
    17d2:	08 95       	ret

000017d4 <DrvTwiReadRegBuf>:
  return bytes_read;
}

Int8U DrvTwiReadRegBuf(uint8_t add, uint8_t reg, void *buf, Int8U size) 
{
  DrvTwiRepStart(add<<1); // I2C write direction
    17d4:	38 2f       	mov	r19, r24
    17d6:	33 0f       	add	r19, r19
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    17d8:	94 ea       	ldi	r25, 0xA4	; 164
    17da:	90 93 bc 00 	sts	0x00BC, r25
    17de:	ef ef       	ldi	r30, 0xFF	; 255
    17e0:	f0 e0       	ldi	r31, 0x00	; 0
    17e2:	03 c0       	rjmp	.+6      	; 0x17ea <DrvTwiReadRegBuf+0x16>
    17e4:	31 97       	sbiw	r30, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    17e6:	09 f4       	brne	.+2      	; 0x17ea <DrvTwiReadRegBuf+0x16>
    17e8:	6c c0       	rjmp	.+216    	; 0x18c2 <DrvTwiReadRegBuf+0xee>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    17ea:	90 91 bc 00 	lds	r25, 0x00BC
    17ee:	97 ff       	sbrs	r25, 7
    17f0:	f9 cf       	rjmp	.-14     	; 0x17e4 <DrvTwiReadRegBuf+0x10>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    17f2:	30 93 bb 00 	sts	0x00BB, r19
  TWCR = (1<<TWINT) | (1<<TWEN);
    17f6:	94 e8       	ldi	r25, 0x84	; 132
    17f8:	90 93 bc 00 	sts	0x00BC, r25
    17fc:	ef ef       	ldi	r30, 0xFF	; 255
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	03 c0       	rjmp	.+6      	; 0x1808 <DrvTwiReadRegBuf+0x34>
    1802:	31 97       	sbiw	r30, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1804:	09 f4       	brne	.+2      	; 0x1808 <DrvTwiReadRegBuf+0x34>
    1806:	60 c0       	rjmp	.+192    	; 0x18c8 <DrvTwiReadRegBuf+0xf4>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1808:	90 91 bc 00 	lds	r25, 0x00BC
    180c:	97 ff       	sbrs	r25, 7
    180e:	f9 cf       	rjmp	.-14     	; 0x1802 <DrvTwiReadRegBuf+0x2e>
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    1810:	60 93 bb 00 	sts	0x00BB, r22
  TWCR = (1<<TWINT) | (1<<TWEN);
    1814:	94 e8       	ldi	r25, 0x84	; 132
    1816:	90 93 bc 00 	sts	0x00BC, r25
    181a:	6f ef       	ldi	r22, 0xFF	; 255
    181c:	70 e0       	ldi	r23, 0x00	; 0
    181e:	04 c0       	rjmp	.+8      	; 0x1828 <DrvTwiReadRegBuf+0x54>
    1820:	61 50       	subi	r22, 0x01	; 1
    1822:	70 40       	sbci	r23, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1824:	09 f4       	brne	.+2      	; 0x1828 <DrvTwiReadRegBuf+0x54>
    1826:	53 c0       	rjmp	.+166    	; 0x18ce <DrvTwiReadRegBuf+0xfa>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1828:	90 91 bc 00 	lds	r25, 0x00BC
    182c:	97 ff       	sbrs	r25, 7
    182e:	f8 cf       	rjmp	.-16     	; 0x1820 <DrvTwiReadRegBuf+0x4c>
  }
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
    1830:	88 0f       	add	r24, r24
    1832:	81 60       	ori	r24, 0x01	; 1
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    1834:	94 ea       	ldi	r25, 0xA4	; 164
    1836:	90 93 bc 00 	sts	0x00BC, r25
    183a:	6f ef       	ldi	r22, 0xFF	; 255
    183c:	70 e0       	ldi	r23, 0x00	; 0
    183e:	04 c0       	rjmp	.+8      	; 0x1848 <DrvTwiReadRegBuf+0x74>
    1840:	61 50       	subi	r22, 0x01	; 1
    1842:	70 40       	sbci	r23, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1844:	09 f4       	brne	.+2      	; 0x1848 <DrvTwiReadRegBuf+0x74>
    1846:	46 c0       	rjmp	.+140    	; 0x18d4 <DrvTwiReadRegBuf+0x100>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1848:	90 91 bc 00 	lds	r25, 0x00BC
    184c:	97 ff       	sbrs	r25, 7
    184e:	f8 cf       	rjmp	.-16     	; 0x1840 <DrvTwiReadRegBuf+0x6c>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    1850:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    1854:	84 e8       	ldi	r24, 0x84	; 132
    1856:	80 93 bc 00 	sts	0x00BC, r24
    185a:	6f ef       	ldi	r22, 0xFF	; 255
    185c:	70 e0       	ldi	r23, 0x00	; 0
    185e:	03 c0       	rjmp	.+6      	; 0x1866 <DrvTwiReadRegBuf+0x92>
    1860:	61 50       	subi	r22, 0x01	; 1
    1862:	70 40       	sbci	r23, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1864:	d1 f1       	breq	.+116    	; 0x18da <DrvTwiReadRegBuf+0x106>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1866:	90 91 bc 00 	lds	r25, 0x00BC
    186a:	97 ff       	sbrs	r25, 7
    186c:	f9 cf       	rjmp	.-14     	; 0x1860 <DrvTwiReadRegBuf+0x8c>
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    186e:	22 23       	and	r18, r18
    1870:	31 f1       	breq	.+76     	; 0x18be <DrvTwiReadRegBuf+0xea>
    1872:	32 2f       	mov	r19, r18
    1874:	31 50       	subi	r19, 0x01	; 1
    1876:	e4 2f       	mov	r30, r20
    1878:	f5 2f       	mov	r31, r21
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    187a:	64 e9       	ldi	r22, 0x94	; 148
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	d1 f4       	brne	.+52     	; 0x18b4 <DrvTwiReadRegBuf+0xe0>
    1880:	80 e0       	ldi	r24, 0x00	; 0
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    1882:	94 e8       	ldi	r25, 0x84	; 132
    1884:	90 93 bc 00 	sts	0x00BC, r25
    1888:	4f ef       	ldi	r20, 0xFF	; 255
    188a:	50 e0       	ldi	r21, 0x00	; 0
    188c:	03 c0       	rjmp	.+6      	; 0x1894 <DrvTwiReadRegBuf+0xc0>
    188e:	41 50       	subi	r20, 0x01	; 1
    1890:	50 40       	sbci	r21, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1892:	91 f0       	breq	.+36     	; 0x18b8 <DrvTwiReadRegBuf+0xe4>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1894:	90 91 bc 00 	lds	r25, 0x00BC
    1898:	97 ff       	sbrs	r25, 7
    189a:	f9 cf       	rjmp	.-14     	; 0x188e <DrvTwiReadRegBuf+0xba>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    189c:	90 91 bb 00 	lds	r25, 0x00BB
  if (!ack) DrvTwiStop();
    18a0:	88 23       	and	r24, r24
    18a2:	11 f4       	brne	.+4      	; 0x18a8 <DrvTwiReadRegBuf+0xd4>
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    18a4:	60 93 bc 00 	sts	0x00BC, r22
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    18a8:	91 93       	st	Z+, r25
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    18aa:	33 23       	and	r19, r19
    18ac:	41 f0       	breq	.+16     	; 0x18be <DrvTwiReadRegBuf+0xea>
    18ae:	31 50       	subi	r19, 0x01	; 1
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	31 f3       	breq	.-52     	; 0x1880 <DrvTwiReadRegBuf+0xac>
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    18b4:	94 ec       	ldi	r25, 0xC4	; 196
    18b6:	e6 cf       	rjmp	.-52     	; 0x1884 <DrvTwiReadRegBuf+0xb0>
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    18b8:	10 92 bc 00 	sts	0x00BC, r1
    18bc:	ef cf       	rjmp	.-34     	; 0x189c <DrvTwiReadRegBuf+0xc8>
Int8U DrvTwiReadRegBuf(uint8_t add, uint8_t reg, void *buf, Int8U size) 
{
  DrvTwiRepStart(add<<1); // I2C write direction
  DrvTwiWrite(reg);        // register selection
  return DrvTwiReadToBuf(add, buf, size);
}
    18be:	82 2f       	mov	r24, r18
    18c0:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    18c2:	10 92 bc 00 	sts	0x00BC, r1
    18c6:	95 cf       	rjmp	.-214    	; 0x17f2 <DrvTwiReadRegBuf+0x1e>
    18c8:	10 92 bc 00 	sts	0x00BC, r1
    18cc:	a1 cf       	rjmp	.-190    	; 0x1810 <DrvTwiReadRegBuf+0x3c>
    18ce:	10 92 bc 00 	sts	0x00BC, r1
    18d2:	ae cf       	rjmp	.-164    	; 0x1830 <DrvTwiReadRegBuf+0x5c>
    18d4:	10 92 bc 00 	sts	0x00BC, r1
    18d8:	bb cf       	rjmp	.-138    	; 0x1850 <DrvTwiReadRegBuf+0x7c>
    18da:	10 92 bc 00 	sts	0x00BC, r1
    18de:	c7 cf       	rjmp	.-114    	; 0x186e <DrvTwiReadRegBuf+0x9a>

000018e0 <DrvTwiWriteReg>:



void DrvTwiWriteReg(uint8_t add, uint8_t reg, uint8_t val)
 {
  DrvTwiRepStart(add<<1); // I2C write direction
    18e0:	88 0f       	add	r24, r24
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    18e2:	94 ea       	ldi	r25, 0xA4	; 164
    18e4:	90 93 bc 00 	sts	0x00BC, r25
    18e8:	2f ef       	ldi	r18, 0xFF	; 255
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	03 c0       	rjmp	.+6      	; 0x18f4 <DrvTwiWriteReg+0x14>
    18ee:	21 50       	subi	r18, 0x01	; 1
    18f0:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    18f2:	91 f1       	breq	.+100    	; 0x1958 <DrvTwiWriteReg+0x78>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    18f4:	90 91 bc 00 	lds	r25, 0x00BC
    18f8:	97 ff       	sbrs	r25, 7
    18fa:	f9 cf       	rjmp	.-14     	; 0x18ee <DrvTwiWriteReg+0xe>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    18fc:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    1900:	84 e8       	ldi	r24, 0x84	; 132
    1902:	80 93 bc 00 	sts	0x00BC, r24
    1906:	8f ef       	ldi	r24, 0xFF	; 255
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	02 c0       	rjmp	.+4      	; 0x1910 <DrvTwiWriteReg+0x30>
    190c:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    190e:	39 f1       	breq	.+78     	; 0x195e <DrvTwiWriteReg+0x7e>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1910:	20 91 bc 00 	lds	r18, 0x00BC
    1914:	27 ff       	sbrs	r18, 7
    1916:	fa cf       	rjmp	.-12     	; 0x190c <DrvTwiWriteReg+0x2c>
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    1918:	60 93 bb 00 	sts	0x00BB, r22
  TWCR = (1<<TWINT) | (1<<TWEN);
    191c:	84 e8       	ldi	r24, 0x84	; 132
    191e:	80 93 bc 00 	sts	0x00BC, r24
    1922:	8f ef       	ldi	r24, 0xFF	; 255
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	02 c0       	rjmp	.+4      	; 0x192c <DrvTwiWriteReg+0x4c>
    1928:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    192a:	e1 f0       	breq	.+56     	; 0x1964 <DrvTwiWriteReg+0x84>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    192c:	20 91 bc 00 	lds	r18, 0x00BC
    1930:	27 ff       	sbrs	r18, 7
    1932:	fa cf       	rjmp	.-12     	; 0x1928 <DrvTwiWriteReg+0x48>
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    1934:	40 93 bb 00 	sts	0x00BB, r20
  TWCR = (1<<TWINT) | (1<<TWEN);
    1938:	84 e8       	ldi	r24, 0x84	; 132
    193a:	80 93 bc 00 	sts	0x00BC, r24
    193e:	8f ef       	ldi	r24, 0xFF	; 255
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <DrvTwiWriteReg+0x68>
    1944:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1946:	89 f0       	breq	.+34     	; 0x196a <DrvTwiWriteReg+0x8a>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1948:	20 91 bc 00 	lds	r18, 0x00BC
    194c:	27 ff       	sbrs	r18, 7
    194e:	fa cf       	rjmp	.-12     	; 0x1944 <DrvTwiWriteReg+0x64>
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1950:	84 e9       	ldi	r24, 0x94	; 148
    1952:	80 93 bc 00 	sts	0x00BC, r24
 {
  DrvTwiRepStart(add<<1); // I2C write direction
  DrvTwiWrite(reg);        // register selection
  DrvTwiWrite(val);        // value to write in register
  DrvTwiStop();
}
    1956:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    1958:	10 92 bc 00 	sts	0x00BC, r1
    195c:	cf cf       	rjmp	.-98     	; 0x18fc <DrvTwiWriteReg+0x1c>
    195e:	10 92 bc 00 	sts	0x00BC, r1
    1962:	da cf       	rjmp	.-76     	; 0x1918 <DrvTwiWriteReg+0x38>
    1964:	10 92 bc 00 	sts	0x00BC, r1
    1968:	e5 cf       	rjmp	.-54     	; 0x1934 <DrvTwiWriteReg+0x54>
    196a:	10 92 bc 00 	sts	0x00BC, r1
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    196e:	84 e9       	ldi	r24, 0x94	; 148
    1970:	80 93 bc 00 	sts	0x00BC, r24
 {
  DrvTwiRepStart(add<<1); // I2C write direction
  DrvTwiWrite(reg);        // register selection
  DrvTwiWrite(val);        // value to write in register
  DrvTwiStop();
}
    1974:	08 95       	ret

00001976 <DrvTwiReadReg>:
  return bytes_read;
}

Int8U DrvTwiReadRegBuf(uint8_t add, uint8_t reg, void *buf, Int8U size) 
{
  DrvTwiRepStart(add<<1); // I2C write direction
    1976:	48 2f       	mov	r20, r24
    1978:	44 0f       	add	r20, r20
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    197a:	94 ea       	ldi	r25, 0xA4	; 164
    197c:	90 93 bc 00 	sts	0x00BC, r25
    1980:	2f ef       	ldi	r18, 0xFF	; 255
    1982:	30 e0       	ldi	r19, 0x00	; 0
    1984:	04 c0       	rjmp	.+8      	; 0x198e <DrvTwiReadReg+0x18>
    1986:	21 50       	subi	r18, 0x01	; 1
    1988:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    198a:	09 f4       	brne	.+2      	; 0x198e <DrvTwiReadReg+0x18>
    198c:	5b c0       	rjmp	.+182    	; 0x1a44 <DrvTwiReadReg+0xce>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    198e:	90 91 bc 00 	lds	r25, 0x00BC
    1992:	97 ff       	sbrs	r25, 7
    1994:	f8 cf       	rjmp	.-16     	; 0x1986 <DrvTwiReadReg+0x10>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    1996:	40 93 bb 00 	sts	0x00BB, r20
  TWCR = (1<<TWINT) | (1<<TWEN);
    199a:	94 e8       	ldi	r25, 0x84	; 132
    199c:	90 93 bc 00 	sts	0x00BC, r25
    19a0:	2f ef       	ldi	r18, 0xFF	; 255
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	04 c0       	rjmp	.+8      	; 0x19ae <DrvTwiReadReg+0x38>
    19a6:	21 50       	subi	r18, 0x01	; 1
    19a8:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    19aa:	09 f4       	brne	.+2      	; 0x19ae <DrvTwiReadReg+0x38>
    19ac:	4e c0       	rjmp	.+156    	; 0x1a4a <DrvTwiReadReg+0xd4>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    19ae:	90 91 bc 00 	lds	r25, 0x00BC
    19b2:	97 ff       	sbrs	r25, 7
    19b4:	f8 cf       	rjmp	.-16     	; 0x19a6 <DrvTwiReadReg+0x30>
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    19b6:	60 93 bb 00 	sts	0x00BB, r22
  TWCR = (1<<TWINT) | (1<<TWEN);
    19ba:	94 e8       	ldi	r25, 0x84	; 132
    19bc:	90 93 bc 00 	sts	0x00BC, r25
    19c0:	2f ef       	ldi	r18, 0xFF	; 255
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	04 c0       	rjmp	.+8      	; 0x19ce <DrvTwiReadReg+0x58>
    19c6:	21 50       	subi	r18, 0x01	; 1
    19c8:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    19ca:	09 f4       	brne	.+2      	; 0x19ce <DrvTwiReadReg+0x58>
    19cc:	41 c0       	rjmp	.+130    	; 0x1a50 <DrvTwiReadReg+0xda>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    19ce:	90 91 bc 00 	lds	r25, 0x00BC
    19d2:	97 ff       	sbrs	r25, 7
    19d4:	f8 cf       	rjmp	.-16     	; 0x19c6 <DrvTwiReadReg+0x50>
  }
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
    19d6:	88 0f       	add	r24, r24
    19d8:	81 60       	ori	r24, 0x01	; 1
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    19da:	94 ea       	ldi	r25, 0xA4	; 164
    19dc:	90 93 bc 00 	sts	0x00BC, r25
    19e0:	2f ef       	ldi	r18, 0xFF	; 255
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	03 c0       	rjmp	.+6      	; 0x19ec <DrvTwiReadReg+0x76>
    19e6:	21 50       	subi	r18, 0x01	; 1
    19e8:	30 40       	sbci	r19, 0x00	; 0
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    19ea:	a9 f1       	breq	.+106    	; 0x1a56 <DrvTwiReadReg+0xe0>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    19ec:	90 91 bc 00 	lds	r25, 0x00BC
    19f0:	97 ff       	sbrs	r25, 7
    19f2:	f9 cf       	rjmp	.-14     	; 0x19e6 <DrvTwiReadReg+0x70>

void DrvTwiRepStart(uint8_t address) 
{
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
  WaitTransmissionI2C();                       // wait until transmission completed
  TWDR = address;                              // send device address
    19f4:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    19f8:	84 e8       	ldi	r24, 0x84	; 132
    19fa:	80 93 bc 00 	sts	0x00BC, r24
    19fe:	8f ef       	ldi	r24, 0xFF	; 255
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	02 c0       	rjmp	.+4      	; 0x1a08 <DrvTwiReadReg+0x92>
    1a04:	01 97       	sbiw	r24, 0x01	; 1
void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1a06:	51 f1       	breq	.+84     	; 0x1a5c <DrvTwiReadReg+0xe6>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1a08:	20 91 bc 00 	lds	r18, 0x00BC
    1a0c:	27 ff       	sbrs	r18, 7
    1a0e:	fa cf       	rjmp	.-12     	; 0x1a04 <DrvTwiReadReg+0x8e>
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    1a10:	84 e8       	ldi	r24, 0x84	; 132
    1a12:	80 93 bc 00 	sts	0x00BC, r24
    1a16:	8f ef       	ldi	r24, 0xFF	; 255
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <DrvTwiReadReg+0xaa>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1a1c:	01 97       	sbiw	r24, 0x01	; 1
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1a1e:	51 f0       	breq	.+20     	; 0x1a34 <DrvTwiReadReg+0xbe>
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1a20:	20 91 bc 00 	lds	r18, 0x00BC
    1a24:	27 ff       	sbrs	r18, 7
    1a26:	fa cf       	rjmp	.-12     	; 0x1a1c <DrvTwiReadReg+0xa6>

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    1a28:	80 91 bb 00 	lds	r24, 0x00BB
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1a2c:	94 e9       	ldi	r25, 0x94	; 148
    1a2e:	90 93 bc 00 	sts	0x00BC, r25
uint8_t DrvTwiReadReg(uint8_t add, uint8_t reg)
 {
  uint8_t val;
  DrvTwiReadRegBuf(add, reg, &val, 1);
  return val;
    1a32:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    1a34:	10 92 bc 00 	sts	0x00BC, r1

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
  WaitTransmissionI2C();
  uint8_t r = TWDR;
    1a38:	80 91 bb 00 	lds	r24, 0x00BB
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    1a3c:	94 e9       	ldi	r25, 0x94	; 148
    1a3e:	90 93 bc 00 	sts	0x00BC, r25
uint8_t DrvTwiReadReg(uint8_t add, uint8_t reg)
 {
  uint8_t val;
  DrvTwiReadRegBuf(add, reg, &val, 1);
  return val;
    1a42:	08 95       	ret
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
      TWCR = 0;                  //and we force a reset on TWINT register
    1a44:	10 92 bc 00 	sts	0x00BC, r1
    1a48:	a6 cf       	rjmp	.-180    	; 0x1996 <DrvTwiReadReg+0x20>
    1a4a:	10 92 bc 00 	sts	0x00BC, r1
    1a4e:	b3 cf       	rjmp	.-154    	; 0x19b6 <DrvTwiReadReg+0x40>
    1a50:	10 92 bc 00 	sts	0x00BC, r1
    1a54:	c0 cf       	rjmp	.-128    	; 0x19d6 <DrvTwiReadReg+0x60>
    1a56:	10 92 bc 00 	sts	0x00BC, r1
    1a5a:	cc cf       	rjmp	.-104    	; 0x19f4 <DrvTwiReadReg+0x7e>
    1a5c:	10 92 bc 00 	sts	0x00BC, r1
    1a60:	d7 cf       	rjmp	.-82     	; 0x1a10 <DrvTwiReadReg+0x9a>

00001a62 <DrvUart>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0010U;
    1a62:	80 e1       	ldi	r24, 0x10	; 16
    1a64:	90 e0       	ldi	r25, 0x00	; 0
    1a66:	90 93 c5 00 	sts	0x00C5, r25
    1a6a:	80 93 c4 00 	sts	0x00C4, r24
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    1a6e:	83 e0       	ldi	r24, 0x03	; 3
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	0e 94 c8 14 	call	0x2990	; 0x2990 <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    1a76:	80 e0       	ldi	r24, 0x00	; 0
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    1a7e:	80 e0       	ldi	r24, 0x00	; 0
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	0e 94 fe 14 	call	0x29fc	; 0x29fc <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    1a86:	0e 94 90 14 	call	0x2920	; 0x2920 <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    1a8a:	0e 94 ac 14 	call	0x2958	; 0x2958 <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    1a8e:	0e 94 10 15 	call	0x2a20	; 0x2a20 <micUsart0SetRxInterrupt>
		micUsart1SetTransmitterEnable();
		micUsart1SetReceiverEnable();
		micUsart1SetRxInterrupt();

	#endif
}
    1a92:	08 95       	ret

00001a94 <DrvUartDirectSendBytes>:
//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    1a94:	88 23       	and	r24, r24
    1a96:	89 f4       	brne	.+34     	; 0x1aba <DrvUartDirectSendBytes+0x26>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1a98:	44 23       	and	r20, r20
    1a9a:	11 f1       	breq	.+68     	; 0x1ae0 <DrvUartDirectSendBytes+0x4c>
    1a9c:	e6 2f       	mov	r30, r22
    1a9e:	f7 2f       	mov	r31, r23
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    1aa2:	80 91 c0 00 	lds	r24, 0x00C0
    1aa6:	85 ff       	sbrs	r24, 5
    1aa8:	fc cf       	rjmp	.-8      	; 0x1aa2 <DrvUartDirectSendBytes+0xe>
			UDR0 = ptr_byte_to_send [ loop_send ];
    1aaa:	81 91       	ld	r24, Z+
    1aac:	80 93 c6 00 	sts	0x00C6, r24
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1ab0:	9f 5f       	subi	r25, 0xFF	; 255
    1ab2:	94 17       	cp	r25, r20
    1ab4:	b0 f3       	brcs	.-20     	; 0x1aa2 <DrvUartDirectSendBytes+0xe>
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    1ab6:	81 e0       	ldi	r24, 0x01	; 1
    1ab8:	08 95       	ret
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    1aba:	81 30       	cpi	r24, 0x01	; 1
    1abc:	89 f4       	brne	.+34     	; 0x1ae0 <DrvUartDirectSendBytes+0x4c>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1abe:	44 23       	and	r20, r20
    1ac0:	89 f0       	breq	.+34     	; 0x1ae4 <DrvUartDirectSendBytes+0x50>
    1ac2:	e6 2f       	mov	r30, r22
    1ac4:	f7 2f       	mov	r31, r23
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    1ac8:	80 91 c8 00 	lds	r24, 0x00C8
    1acc:	85 ff       	sbrs	r24, 5
    1ace:	fc cf       	rjmp	.-8      	; 0x1ac8 <DrvUartDirectSendBytes+0x34>
			UDR1 = ptr_byte_to_send [ loop_send ];
    1ad0:	81 91       	ld	r24, Z+
    1ad2:	80 93 ce 00 	sts	0x00CE, r24
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1ad6:	9f 5f       	subi	r25, 0xFF	; 255
    1ad8:	94 17       	cp	r25, r20
    1ada:	b0 f3       	brcs	.-20     	; 0x1ac8 <DrvUartDirectSendBytes+0x34>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	08 95       	ret
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1ae0:	80 e0       	ldi	r24, 0x00	; 0
    1ae2:	08 95       	ret
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
}	
    1ae6:	08 95       	ret

00001ae8 <DrvUartSendByte>:

//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
	if( index_uart== E_USART_0 )
    1ae8:	88 23       	and	r24, r24
    1aea:	21 f0       	breq	.+8      	; 0x1af4 <DrvUartSendByte+0xc>
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
		UDR0 = byte_to_send;
		o_success = TRUE;
	}
	else if( index_uart == E_USART_1 )
    1aec:	81 30       	cpi	r24, 0x01	; 1
    1aee:	51 f0       	breq	.+20     	; 0x1b04 <DrvUartSendByte+0x1c>


//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
    1af0:	80 e0       	ldi	r24, 0x00	; 0
		while ( !( UCSR1A & (1<<UDRE1)) );
		UDR1 = byte_to_send;
		o_success = TRUE;
	}
	return o_success;
}	
    1af2:	08 95       	ret
{
	Boolean o_success = FALSE;
	if( index_uart== E_USART_0 )
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    1af4:	80 91 c0 00 	lds	r24, 0x00C0
    1af8:	85 ff       	sbrs	r24, 5
    1afa:	fc cf       	rjmp	.-8      	; 0x1af4 <DrvUartSendByte+0xc>
		UDR0 = byte_to_send;
    1afc:	60 93 c6 00 	sts	0x00C6, r22
		o_success = TRUE;
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	08 95       	ret
	}
	else if( index_uart == E_USART_1 )
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    1b04:	80 91 c8 00 	lds	r24, 0x00C8
    1b08:	85 ff       	sbrs	r24, 5
    1b0a:	fc cf       	rjmp	.-8      	; 0x1b04 <DrvUartSendByte+0x1c>
		UDR1 = byte_to_send;
    1b0c:	60 93 ce 00 	sts	0x00CE, r22
		o_success = TRUE;
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	08 95       	ret

00001b14 <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    1b14:	20 91 1b 01 	lds	r18, 0x011B
    1b18:	22 23       	and	r18, r18
    1b1a:	81 f0       	breq	.+32     	; 0x1b3c <DrvUart0ReadMessage+0x28>
    1b1c:	40 e0       	ldi	r20, 0x00	; 0
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    1b1e:	24 2f       	mov	r18, r20
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	fc 01       	movw	r30, r24
    1b24:	e2 0f       	add	r30, r18
    1b26:	f3 1f       	adc	r31, r19
    1b28:	26 57       	subi	r18, 0x76	; 118
    1b2a:	3e 4f       	sbci	r19, 0xFE	; 254
    1b2c:	d9 01       	movw	r26, r18
    1b2e:	2c 91       	ld	r18, X
    1b30:	20 83       	st	Z, r18

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    1b32:	4f 5f       	subi	r20, 0xFF	; 255
    1b34:	20 91 1b 01 	lds	r18, 0x011B
    1b38:	42 17       	cp	r20, r18
    1b3a:	88 f3       	brcs	.-30     	; 0x1b1e <DrvUart0ReadMessage+0xa>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    1b3c:	fb 01       	movw	r30, r22
    1b3e:	20 83       	st	Z, r18
}
    1b40:	08 95       	ret

00001b42 <DrvUartSetPtrfctReceiveComplete>:

//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    1b42:	88 23       	and	r24, r24
    1b44:	21 f4       	brne	.+8      	; 0x1b4e <DrvUartSetPtrfctReceiveComplete+0xc>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    1b46:	70 93 1a 01 	sts	0x011A, r23
    1b4a:	60 93 19 01 	sts	0x0119, r22
    1b4e:	08 95       	ret

00001b50 <__vector_20>:
//UART0
//-------------------
#ifdef CONF_UART_0_INDEX	
//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    1b50:	1f 92       	push	r1
    1b52:	0f 92       	push	r0
    1b54:	0f b6       	in	r0, 0x3f	; 63
    1b56:	0f 92       	push	r0
    1b58:	0b b6       	in	r0, 0x3b	; 59
    1b5a:	0f 92       	push	r0
    1b5c:	11 24       	eor	r1, r1
    1b5e:	2f 93       	push	r18
    1b60:	3f 93       	push	r19
    1b62:	4f 93       	push	r20
    1b64:	5f 93       	push	r21
    1b66:	6f 93       	push	r22
    1b68:	7f 93       	push	r23
    1b6a:	8f 93       	push	r24
    1b6c:	9f 93       	push	r25
    1b6e:	af 93       	push	r26
    1b70:	bf 93       	push	r27
    1b72:	ef 93       	push	r30
    1b74:	ff 93       	push	r31
	Int8U rcv_byte = 0U;
	//on enregistre l'octet recu
	rcv_byte = UDR0;
    1b76:	80 91 c6 00 	lds	r24, 0x00C6
	//si on a deja recu le start frame
	if( start_frame_uart_0 == FALSE )
    1b7a:	90 91 1d 01 	lds	r25, 0x011D
    1b7e:	99 23       	and	r25, r25
    1b80:	b1 f4       	brne	.+44     	; 0x1bae <__vector_20+0x5e>
    {
		//si c'est un debut de trame
		if(rcv_byte == '*' )
    1b82:	8a 32       	cpi	r24, 0x2A	; 42
    1b84:	09 f4       	brne	.+2      	; 0x1b88 <__vector_20+0x38>
    1b86:	42 c0       	rjmp	.+132    	; 0x1c0c <__vector_20+0xbc>
			//on lance l'event
			DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
		}			
	}		
	
}
    1b88:	ff 91       	pop	r31
    1b8a:	ef 91       	pop	r30
    1b8c:	bf 91       	pop	r27
    1b8e:	af 91       	pop	r26
    1b90:	9f 91       	pop	r25
    1b92:	8f 91       	pop	r24
    1b94:	7f 91       	pop	r23
    1b96:	6f 91       	pop	r22
    1b98:	5f 91       	pop	r21
    1b9a:	4f 91       	pop	r20
    1b9c:	3f 91       	pop	r19
    1b9e:	2f 91       	pop	r18
    1ba0:	0f 90       	pop	r0
    1ba2:	0b be       	out	0x3b, r0	; 59
    1ba4:	0f 90       	pop	r0
    1ba6:	0f be       	out	0x3f, r0	; 63
    1ba8:	0f 90       	pop	r0
    1baa:	1f 90       	pop	r1
    1bac:	18 95       	reti
		}
	}
	else
	{
		//on charge le message dans le buff_uart_0er
		buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    1bae:	40 91 1c 01 	lds	r20, 0x011C
    1bb2:	24 2f       	mov	r18, r20
    1bb4:	30 e0       	ldi	r19, 0x00	; 0
    1bb6:	f9 01       	movw	r30, r18
    1bb8:	e4 54       	subi	r30, 0x44	; 68
    1bba:	fe 4f       	sbci	r31, 0xFE	; 254
    1bbc:	80 83       	st	Z, r24
		ptr_buff_uart_0++;	
    1bbe:	4f 5f       	subi	r20, 0xFF	; 255
    1bc0:	40 93 1c 01 	sts	0x011C, r20
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    1bc4:	84 2f       	mov	r24, r20
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	84 54       	subi	r24, 0x44	; 68
    1bca:	9e 4f       	sbci	r25, 0xFE	; 254
    1bcc:	fc 01       	movw	r30, r24
    1bce:	31 97       	sbiw	r30, 0x01	; 1
    1bd0:	50 81       	ld	r21, Z
    1bd2:	53 32       	cpi	r21, 0x23	; 35
    1bd4:	c9 f6       	brne	.-78     	; 0x1b88 <__vector_20+0x38>
    1bd6:	02 97       	sbiw	r24, 0x02	; 2
    1bd8:	fc 01       	movw	r30, r24
    1bda:	80 81       	ld	r24, Z
    1bdc:	83 32       	cpi	r24, 0x23	; 35
    1bde:	a1 f6       	brne	.-88     	; 0x1b88 <__vector_20+0x38>
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1be0:	44 23       	and	r20, r20
    1be2:	59 f0       	breq	.+22     	; 0x1bfa <__vector_20+0xaa>
    1be4:	ec eb       	ldi	r30, 0xBC	; 188
    1be6:	f1 e0       	ldi	r31, 0x01	; 1
    1be8:	aa e8       	ldi	r26, 0x8A	; 138
    1bea:	b1 e0       	ldi	r27, 0x01	; 1

//UART0
//-------------------
#ifdef CONF_UART_0_INDEX	
//ISR uart octet recu 
ISR(USART0_RX_vect)
    1bec:	23 54       	subi	r18, 0x43	; 67
    1bee:	3e 4f       	sbci	r19, 0xFE	; 254
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
			{
				in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    1bf0:	81 91       	ld	r24, Z+
    1bf2:	8d 93       	st	X+, r24
		buff_uart_0[ptr_buff_uart_0] = rcv_byte;
		ptr_buff_uart_0++;	
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1bf4:	e2 17       	cp	r30, r18
    1bf6:	f3 07       	cpc	r31, r19
    1bf8:	d9 f7       	brne	.-10     	; 0x1bf0 <__vector_20+0xa0>
			{
				in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
			} 
			//on stock la taille
			in_message_len_0 = ptr_buff_uart_0;
    1bfa:	40 93 1b 01 	sts	0x011B, r20
			//on attend le start frame
			start_frame_uart_0 = FALSE;				
    1bfe:	10 92 1d 01 	sts	0x011D, r1
			//on lance l'event
			DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    1c02:	84 e0       	ldi	r24, 0x04	; 4
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	0e 94 4b 05 	call	0xa96	; 0xa96 <DrvEventAddEvent>
    1c0a:	be cf       	rjmp	.-132    	; 0x1b88 <__vector_20+0x38>
	if( start_frame_uart_0 == FALSE )
    {
		//si c'est un debut de trame
		if(rcv_byte == '*' )
		{
			buff_uart_0[ 0U ] = '*';
    1c0c:	80 93 bc 01 	sts	0x01BC, r24
			ptr_buff_uart_0 = 1U;
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	80 93 1c 01 	sts	0x011C, r24
			//on a recu le start frame
			start_frame_uart_0 = TRUE;
    1c16:	80 93 1d 01 	sts	0x011D, r24
    1c1a:	b6 cf       	rjmp	.-148    	; 0x1b88 <__vector_20+0x38>

00001c1c <micAdcSetReferenceSelectionBits>:

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
	Boolean o_success = TRUE;
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    1c1c:	ec e7       	ldi	r30, 0x7C	; 124
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	90 81       	ld	r25, Z
    1c22:	80 7c       	andi	r24, 0xC0	; 192
    1c24:	9f 73       	andi	r25, 0x3F	; 63
    1c26:	89 2b       	or	r24, r25
    1c28:	80 83       	st	Z, r24
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
}
    1c2a:	81 e0       	ldi	r24, 0x01	; 1
    1c2c:	08 95       	ret

00001c2e <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,TRUE);
    1c2e:	ec e7       	ldi	r30, 0x7C	; 124
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	80 62       	ori	r24, 0x20	; 32
    1c36:	80 83       	st	Z, r24
	return o_success;
}
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	08 95       	ret

00001c3c <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    1c3c:	80 91 7c 00 	lds	r24, 0x007C
}
    1c40:	81 70       	andi	r24, 0x01	; 1
    1c42:	08 95       	ret

00001c44 <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,FALSE);
    1c44:	ec e7       	ldi	r30, 0x7C	; 124
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	8f 7d       	andi	r24, 0xDF	; 223
    1c4c:	80 83       	st	Z, r24
	return o_success;
}
    1c4e:	81 e0       	ldi	r24, 0x01	; 1
    1c50:	08 95       	ret

00001c52 <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
	Boolean o_success = TRUE;
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    1c52:	ec e7       	ldi	r30, 0x7C	; 124
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	90 81       	ld	r25, Z
    1c58:	8f 71       	andi	r24, 0x1F	; 31
    1c5a:	90 7e       	andi	r25, 0xE0	; 224
    1c5c:	89 2b       	or	r24, r25
    1c5e:	80 83       	st	Z, r24
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
}
    1c60:	81 e0       	ldi	r24, 0x01	; 1
    1c62:	08 95       	ret

00001c64 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    1c64:	20 91 7c 00 	lds	r18, 0x007C
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	2f 71       	andi	r18, 0x1F	; 31
    1c6c:	30 70       	andi	r19, 0x00	; 0
}
    1c6e:	c9 01       	movw	r24, r18
    1c70:	08 95       	ret

00001c72 <micAdcSetAdcEnable>:

//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,TRUE);
    1c72:	ea e7       	ldi	r30, 0x7A	; 122
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	80 81       	ld	r24, Z
    1c78:	80 68       	ori	r24, 0x80	; 128
    1c7a:	80 83       	st	Z, r24
	return o_success;
}
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	08 95       	ret

00001c80 <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,FALSE);
    1c80:	ea e7       	ldi	r30, 0x7A	; 122
    1c82:	f0 e0       	ldi	r31, 0x00	; 0
    1c84:	80 81       	ld	r24, Z
    1c86:	8f 77       	andi	r24, 0x7F	; 127
    1c88:	80 83       	st	Z, r24
	return o_success;
}
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	08 95       	ret

00001c8e <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADSC,TRUE);
    1c8e:	ea e7       	ldi	r30, 0x7A	; 122
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	80 81       	ld	r24, Z
    1c94:	80 64       	ori	r24, 0x40	; 64
    1c96:	80 83       	st	Z, r24
	return o_success;
}
    1c98:	81 e0       	ldi	r24, 0x01	; 1
    1c9a:	08 95       	ret

00001c9c <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,TRUE);
    1c9c:	ea e7       	ldi	r30, 0x7A	; 122
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	80 62       	ori	r24, 0x20	; 32
    1ca4:	80 83       	st	Z, r24
	return o_success;
}
    1ca6:	81 e0       	ldi	r24, 0x01	; 1
    1ca8:	08 95       	ret

00001caa <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,FALSE);
    1caa:	ea e7       	ldi	r30, 0x7A	; 122
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	8f 7d       	andi	r24, 0xDF	; 223
    1cb2:	80 83       	st	Z, r24
	return o_success;
}
    1cb4:	81 e0       	ldi	r24, 0x01	; 1
    1cb6:	08 95       	ret

00001cb8 <micAdcClearConversionCompletedFlag>:
//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
	Boolean o_success = TRUE;
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    1cb8:	ea e7       	ldi	r30, 0x7A	; 122
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	8f 7a       	andi	r24, 0xAF	; 175
    1cc0:	80 61       	ori	r24, 0x10	; 16
    1cc2:	80 83       	st	Z, r24
	return o_success;
}
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	08 95       	ret

00001cc8 <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,TRUE);
    1cc8:	ea e7       	ldi	r30, 0x7A	; 122
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	88 60       	ori	r24, 0x08	; 8
    1cd0:	80 83       	st	Z, r24
	return o_success;
}
    1cd2:	81 e0       	ldi	r24, 0x01	; 1
    1cd4:	08 95       	ret

00001cd6 <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,FALSE);
    1cd6:	ea e7       	ldi	r30, 0x7A	; 122
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	87 7f       	andi	r24, 0xF7	; 247
    1cde:	80 83       	st	Z, r24
	return o_success;
}
    1ce0:	81 e0       	ldi	r24, 0x01	; 1
    1ce2:	08 95       	ret

00001ce4 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
	Boolean o_success = TRUE;
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    1ce4:	ea e7       	ldi	r30, 0x7A	; 122
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	90 81       	ld	r25, Z
    1cea:	87 70       	andi	r24, 0x07	; 7
    1cec:	98 7f       	andi	r25, 0xF8	; 248
    1cee:	89 2b       	or	r24, r25
    1cf0:	80 83       	st	Z, r24
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
}
    1cf2:	81 e0       	ldi	r24, 0x01	; 1
    1cf4:	08 95       	ret

00001cf6 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
	Boolean o_success = TRUE;
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    1cf6:	eb e7       	ldi	r30, 0x7B	; 123
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	90 81       	ld	r25, Z
    1cfc:	87 70       	andi	r24, 0x07	; 7
    1cfe:	98 7f       	andi	r25, 0xF8	; 248
    1d00:	89 2b       	or	r24, r25
    1d02:	80 83       	st	Z, r24
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
}
    1d04:	81 e0       	ldi	r24, 0x01	; 1
    1d06:	08 95       	ret

00001d08 <micAdcReadData8>:
}

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    1d08:	80 91 7c 00 	lds	r24, 0x007C
}

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
	if(micAdcGetLeftAdjustResult() == TRUE)
    1d0c:	80 fd       	sbrc	r24, 0
    1d0e:	03 c0       	rjmp	.+6      	; 0x1d16 <micAdcReadData8+0xe>
	{	
		return ADCH;	
	}
	else
	{
		return ADCL;	
    1d10:	80 91 78 00 	lds	r24, 0x0078
	}
}
    1d14:	08 95       	ret
//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
	if(micAdcGetLeftAdjustResult() == TRUE)
	{	
		return ADCH;	
    1d16:	80 91 79 00 	lds	r24, 0x0079
    1d1a:	08 95       	ret

00001d1c <micAdcReadData16>:
}

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
	return ADC;	
    1d1c:	20 91 78 00 	lds	r18, 0x0078
    1d20:	30 91 79 00 	lds	r19, 0x0079
}
    1d24:	c9 01       	movw	r24, r18
    1d26:	08 95       	ret

00001d28 <micInterruptMasterControlUnitInterruptVectorSelect>:

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVSEL,enable);
    1d28:	88 23       	and	r24, r24
    1d2a:	29 f4       	brne	.+10     	; 0x1d36 <micInterruptMasterControlUnitInterruptVectorSelect+0xe>
    1d2c:	85 b7       	in	r24, 0x35	; 53
    1d2e:	8d 7f       	andi	r24, 0xFD	; 253
    1d30:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	08 95       	ret

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVSEL,enable);
    1d36:	85 b7       	in	r24, 0x35	; 53
    1d38:	82 60       	ori	r24, 0x02	; 2
    1d3a:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d3c:	81 e0       	ldi	r24, 0x01	; 1
    1d3e:	08 95       	ret

00001d40 <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVCE,enable);
    1d40:	88 23       	and	r24, r24
    1d42:	29 f4       	brne	.+10     	; 0x1d4e <micInterruptMasterControlUnitInterruptVectorChangeEnable+0xe>
    1d44:	85 b7       	in	r24, 0x35	; 53
    1d46:	8e 7f       	andi	r24, 0xFE	; 254
    1d48:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d4a:	81 e0       	ldi	r24, 0x01	; 1
    1d4c:	08 95       	ret

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVCE,enable);
    1d4e:	85 b7       	in	r24, 0x35	; 53
    1d50:	81 60       	ori	r24, 0x01	; 1
    1d52:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d54:	81 e0       	ldi	r24, 0x01	; 1
    1d56:	08 95       	ret

00001d58 <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    1d58:	e9 e6       	ldi	r30, 0x69	; 105
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	90 81       	ld	r25, Z
    1d5e:	98 2b       	or	r25, r24
    1d60:	90 83       	st	Z, r25
	return o_success;
}
    1d62:	81 e0       	ldi	r24, 0x01	; 1
    1d64:	08 95       	ret

00001d66 <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    1d66:	e9 e6       	ldi	r30, 0x69	; 105
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	90 81       	ld	r25, Z
    1d6c:	98 2b       	or	r25, r24
    1d6e:	90 83       	st	Z, r25
	return o_success;
}
    1d70:	81 e0       	ldi	r24, 0x01	; 1
    1d72:	08 95       	ret

00001d74 <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    1d74:	e9 e6       	ldi	r30, 0x69	; 105
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	90 81       	ld	r25, Z
    1d7a:	98 2b       	or	r25, r24
    1d7c:	90 83       	st	Z, r25
	return o_success;
}
    1d7e:	81 e0       	ldi	r24, 0x01	; 1
    1d80:	08 95       	ret

00001d82 <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT0,enable);
    1d82:	88 23       	and	r24, r24
    1d84:	19 f4       	brne	.+6      	; 0x1d8c <micInterruptExternalInterruptRequestEnable0+0xa>
    1d86:	e8 98       	cbi	0x1d, 0	; 29
	return o_success;
}
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	08 95       	ret

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT0,enable);
    1d8c:	e8 9a       	sbi	0x1d, 0	; 29
	return o_success;
}
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	08 95       	ret

00001d92 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT1,enable);
    1d92:	88 23       	and	r24, r24
    1d94:	19 f4       	brne	.+6      	; 0x1d9c <micInterruptExternalInterruptRequestEnable1+0xa>
    1d96:	e9 98       	cbi	0x1d, 1	; 29
	return o_success;
}
    1d98:	81 e0       	ldi	r24, 0x01	; 1
    1d9a:	08 95       	ret

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT1,enable);
    1d9c:	e9 9a       	sbi	0x1d, 1	; 29
	return o_success;
}
    1d9e:	81 e0       	ldi	r24, 0x01	; 1
    1da0:	08 95       	ret

00001da2 <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT2,enable);
    1da2:	88 23       	and	r24, r24
    1da4:	19 f4       	brne	.+6      	; 0x1dac <micInterruptExternalInterruptRequestEnable2+0xa>
    1da6:	ea 98       	cbi	0x1d, 2	; 29
	return o_success;
}
    1da8:	81 e0       	ldi	r24, 0x01	; 1
    1daa:	08 95       	ret

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT2,enable);
    1dac:	ea 9a       	sbi	0x1d, 2	; 29
	return o_success;
}
    1dae:	81 e0       	ldi	r24, 0x01	; 1
    1db0:	08 95       	ret

00001db2 <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF0,enable);
    1db2:	88 23       	and	r24, r24
    1db4:	19 f4       	brne	.+6      	; 0x1dbc <micInterruptExternalInterruptFlags0+0xa>
    1db6:	e0 98       	cbi	0x1c, 0	; 28
	return o_success;
}
    1db8:	81 e0       	ldi	r24, 0x01	; 1
    1dba:	08 95       	ret

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF0,enable);
    1dbc:	e0 9a       	sbi	0x1c, 0	; 28
	return o_success;
}
    1dbe:	81 e0       	ldi	r24, 0x01	; 1
    1dc0:	08 95       	ret

00001dc2 <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF1,enable);
    1dc2:	88 23       	and	r24, r24
    1dc4:	19 f4       	brne	.+6      	; 0x1dcc <micInterruptExternalInterruptFlags1+0xa>
    1dc6:	e1 98       	cbi	0x1c, 1	; 28
	return o_success;
}
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	08 95       	ret

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF1,enable);
    1dcc:	e1 9a       	sbi	0x1c, 1	; 28
	return o_success;
}
    1dce:	81 e0       	ldi	r24, 0x01	; 1
    1dd0:	08 95       	ret

00001dd2 <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF2,enable);
    1dd2:	88 23       	and	r24, r24
    1dd4:	19 f4       	brne	.+6      	; 0x1ddc <micInterruptExternalInterruptFlags2+0xa>
    1dd6:	e2 98       	cbi	0x1c, 2	; 28
	return o_success;
}
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	08 95       	ret

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF2,enable);
    1ddc:	e2 9a       	sbi	0x1c, 2	; 28
	return o_success;
}
    1dde:	81 e0       	ldi	r24, 0x01	; 1
    1de0:	08 95       	ret

00001de2 <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE0,enable);
    1de2:	88 23       	and	r24, r24
    1de4:	39 f4       	brne	.+14     	; 0x1df4 <micInterruptPinChangeInterruptEnable0+0x12>
    1de6:	80 91 68 00 	lds	r24, 0x0068
    1dea:	8e 7f       	andi	r24, 0xFE	; 254
    1dec:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	08 95       	ret

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE0,enable);
    1df4:	80 91 68 00 	lds	r24, 0x0068
    1df8:	81 60       	ori	r24, 0x01	; 1
    1dfa:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1dfe:	81 e0       	ldi	r24, 0x01	; 1
    1e00:	08 95       	ret

00001e02 <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE1,enable);
    1e02:	88 23       	and	r24, r24
    1e04:	39 f4       	brne	.+14     	; 0x1e14 <micInterruptPinChangeInterruptEnable1+0x12>
    1e06:	80 91 68 00 	lds	r24, 0x0068
    1e0a:	8d 7f       	andi	r24, 0xFD	; 253
    1e0c:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e10:	81 e0       	ldi	r24, 0x01	; 1
    1e12:	08 95       	ret

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE1,enable);
    1e14:	80 91 68 00 	lds	r24, 0x0068
    1e18:	82 60       	ori	r24, 0x02	; 2
    1e1a:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	08 95       	ret

00001e22 <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE2,enable);
    1e22:	88 23       	and	r24, r24
    1e24:	39 f4       	brne	.+14     	; 0x1e34 <micInterruptPinChangeInterruptEnable2+0x12>
    1e26:	80 91 68 00 	lds	r24, 0x0068
    1e2a:	8b 7f       	andi	r24, 0xFB	; 251
    1e2c:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	08 95       	ret

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE2,enable);
    1e34:	80 91 68 00 	lds	r24, 0x0068
    1e38:	84 60       	ori	r24, 0x04	; 4
    1e3a:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e3e:	81 e0       	ldi	r24, 0x01	; 1
    1e40:	08 95       	ret

00001e42 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE3,enable);
    1e42:	88 23       	and	r24, r24
    1e44:	39 f4       	brne	.+14     	; 0x1e54 <micInterruptPinChangeInterruptEnable3+0x12>
    1e46:	80 91 68 00 	lds	r24, 0x0068
    1e4a:	87 7f       	andi	r24, 0xF7	; 247
    1e4c:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e50:	81 e0       	ldi	r24, 0x01	; 1
    1e52:	08 95       	ret

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE3,enable);
    1e54:	80 91 68 00 	lds	r24, 0x0068
    1e58:	88 60       	ori	r24, 0x08	; 8
    1e5a:	80 93 68 00 	sts	0x0068, r24
	return o_success;
}
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	08 95       	ret

00001e62 <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF0,enable);
    1e62:	88 23       	and	r24, r24
    1e64:	19 f4       	brne	.+6      	; 0x1e6c <micInterruptPinChangeInterruptFlag0+0xa>
    1e66:	d8 98       	cbi	0x1b, 0	; 27
	return o_success;
}
    1e68:	81 e0       	ldi	r24, 0x01	; 1
    1e6a:	08 95       	ret

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF0,enable);
    1e6c:	d8 9a       	sbi	0x1b, 0	; 27
	return o_success;
}
    1e6e:	81 e0       	ldi	r24, 0x01	; 1
    1e70:	08 95       	ret

00001e72 <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF1,enable);
    1e72:	88 23       	and	r24, r24
    1e74:	19 f4       	brne	.+6      	; 0x1e7c <micInterruptPinChangeInterruptFlag1+0xa>
    1e76:	d9 98       	cbi	0x1b, 1	; 27
	return o_success;
}
    1e78:	81 e0       	ldi	r24, 0x01	; 1
    1e7a:	08 95       	ret

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF1,enable);
    1e7c:	d9 9a       	sbi	0x1b, 1	; 27
	return o_success;
}
    1e7e:	81 e0       	ldi	r24, 0x01	; 1
    1e80:	08 95       	ret

00001e82 <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF2,enable);
    1e82:	88 23       	and	r24, r24
    1e84:	19 f4       	brne	.+6      	; 0x1e8c <micInterruptPinChangeInterruptFlag2+0xa>
    1e86:	da 98       	cbi	0x1b, 2	; 27
	return o_success;
}
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	08 95       	ret

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF2,enable);
    1e8c:	da 9a       	sbi	0x1b, 2	; 27
	return o_success;
}
    1e8e:	81 e0       	ldi	r24, 0x01	; 1
    1e90:	08 95       	ret

00001e92 <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF3,enable);
    1e92:	88 23       	and	r24, r24
    1e94:	19 f4       	brne	.+6      	; 0x1e9c <micInterruptPinChangeInterruptFlag3+0xa>
    1e96:	db 98       	cbi	0x1b, 3	; 27
	return o_success;
}
    1e98:	81 e0       	ldi	r24, 0x01	; 1
    1e9a:	08 95       	ret

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF3,enable);
    1e9c:	db 9a       	sbi	0x1b, 3	; 27
	return o_success;
}
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
    1ea0:	08 95       	ret

00001ea2 <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK3 |= val;
    1ea2:	e3 e7       	ldi	r30, 0x73	; 115
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	90 81       	ld	r25, Z
    1ea8:	98 2b       	or	r25, r24
    1eaa:	90 83       	st	Z, r25
	return o_success;
}
    1eac:	81 e0       	ldi	r24, 0x01	; 1
    1eae:	08 95       	ret

00001eb0 <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK2 |= val;
    1eb0:	ed e6       	ldi	r30, 0x6D	; 109
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	90 81       	ld	r25, Z
    1eb6:	98 2b       	or	r25, r24
    1eb8:	90 83       	st	Z, r25
	return o_success;
}
    1eba:	81 e0       	ldi	r24, 0x01	; 1
    1ebc:	08 95       	ret

00001ebe <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK1 |= val;
    1ebe:	ec e6       	ldi	r30, 0x6C	; 108
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	90 81       	ld	r25, Z
    1ec4:	98 2b       	or	r25, r24
    1ec6:	90 83       	st	Z, r25
	return o_success;
}
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	08 95       	ret

00001ecc <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK0 |= val;
    1ecc:	eb e6       	ldi	r30, 0x6B	; 107
    1ece:	f0 e0       	ldi	r31, 0x00	; 0
    1ed0:	90 81       	ld	r25, Z
    1ed2:	98 2b       	or	r25, r24
    1ed4:	90 83       	st	Z, r25
	return o_success;
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	08 95       	ret

00001eda <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1eda:	9c 01       	movw	r18, r24
    1edc:	36 95       	lsr	r19
    1ede:	27 95       	ror	r18
    1ee0:	36 95       	lsr	r19
    1ee2:	27 95       	ror	r18
    1ee4:	36 95       	lsr	r19
    1ee6:	27 95       	ror	r18
	Int8U pin =  ( io_pin % 8 ) ;
    1ee8:	87 70       	andi	r24, 0x07	; 7
	if( port == 0 )
    1eea:	22 23       	and	r18, r18
    1eec:	91 f0       	breq	.+36     	; 0x1f12 <micIoPortsConfigureToToggleLevel+0x38>
	{
		BIT_TOGGLE(PORTA,pin);
	}
	else if( port == 1 )
    1eee:	21 30       	cpi	r18, 0x01	; 1
    1ef0:	e1 f0       	breq	.+56     	; 0x1f2a <micIoPortsConfigureToToggleLevel+0x50>
	{
		BIT_TOGGLE(PORTB,pin);
	}
	else if( port == 2 )
    1ef2:	22 30       	cpi	r18, 0x02	; 2
    1ef4:	31 f1       	breq	.+76     	; 0x1f42 <micIoPortsConfigureToToggleLevel+0x68>
	{
		BIT_TOGGLE(PORTC,pin);
	}
	else if( port == 3 )
    1ef6:	23 30       	cpi	r18, 0x03	; 3
    1ef8:	51 f4       	brne	.+20     	; 0x1f0e <micIoPortsConfigureToToggleLevel+0x34>
	{
		BIT_TOGGLE(PORTD,pin);
    1efa:	9b b1       	in	r25, 0x0b	; 11
    1efc:	21 e0       	ldi	r18, 0x01	; 1
    1efe:	30 e0       	ldi	r19, 0x00	; 0
    1f00:	02 c0       	rjmp	.+4      	; 0x1f06 <micIoPortsConfigureToToggleLevel+0x2c>
    1f02:	22 0f       	add	r18, r18
    1f04:	33 1f       	adc	r19, r19
    1f06:	8a 95       	dec	r24
    1f08:	e2 f7       	brpl	.-8      	; 0x1f02 <micIoPortsConfigureToToggleLevel+0x28>
    1f0a:	92 27       	eor	r25, r18
    1f0c:	9b b9       	out	0x0b, r25	; 11
	}
	
	return o_success;
}
    1f0e:	81 e0       	ldi	r24, 0x01	; 1
    1f10:	08 95       	ret
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
	Int8U pin =  ( io_pin % 8 ) ;
	if( port == 0 )
	{
		BIT_TOGGLE(PORTA,pin);
    1f12:	92 b1       	in	r25, 0x02	; 2
    1f14:	21 e0       	ldi	r18, 0x01	; 1
    1f16:	30 e0       	ldi	r19, 0x00	; 0
    1f18:	02 c0       	rjmp	.+4      	; 0x1f1e <micIoPortsConfigureToToggleLevel+0x44>
    1f1a:	22 0f       	add	r18, r18
    1f1c:	33 1f       	adc	r19, r19
    1f1e:	8a 95       	dec	r24
    1f20:	e2 f7       	brpl	.-8      	; 0x1f1a <micIoPortsConfigureToToggleLevel+0x40>
    1f22:	92 27       	eor	r25, r18
    1f24:	92 b9       	out	0x02, r25	; 2
	{
		BIT_TOGGLE(PORTD,pin);
	}
	
	return o_success;
}
    1f26:	81 e0       	ldi	r24, 0x01	; 1
    1f28:	08 95       	ret
	{
		BIT_TOGGLE(PORTA,pin);
	}
	else if( port == 1 )
	{
		BIT_TOGGLE(PORTB,pin);
    1f2a:	95 b1       	in	r25, 0x05	; 5
    1f2c:	21 e0       	ldi	r18, 0x01	; 1
    1f2e:	30 e0       	ldi	r19, 0x00	; 0
    1f30:	02 c0       	rjmp	.+4      	; 0x1f36 <micIoPortsConfigureToToggleLevel+0x5c>
    1f32:	22 0f       	add	r18, r18
    1f34:	33 1f       	adc	r19, r19
    1f36:	8a 95       	dec	r24
    1f38:	e2 f7       	brpl	.-8      	; 0x1f32 <micIoPortsConfigureToToggleLevel+0x58>
    1f3a:	92 27       	eor	r25, r18
    1f3c:	95 b9       	out	0x05, r25	; 5
	{
		BIT_TOGGLE(PORTD,pin);
	}
	
	return o_success;
}
    1f3e:	81 e0       	ldi	r24, 0x01	; 1
    1f40:	08 95       	ret
	{
		BIT_TOGGLE(PORTB,pin);
	}
	else if( port == 2 )
	{
		BIT_TOGGLE(PORTC,pin);
    1f42:	98 b1       	in	r25, 0x08	; 8
    1f44:	21 e0       	ldi	r18, 0x01	; 1
    1f46:	30 e0       	ldi	r19, 0x00	; 0
    1f48:	02 c0       	rjmp	.+4      	; 0x1f4e <micIoPortsConfigureToToggleLevel+0x74>
    1f4a:	22 0f       	add	r18, r18
    1f4c:	33 1f       	adc	r19, r19
    1f4e:	8a 95       	dec	r24
    1f50:	e2 f7       	brpl	.-8      	; 0x1f4a <micIoPortsConfigureToToggleLevel+0x70>
    1f52:	92 27       	eor	r25, r18
    1f54:	98 b9       	out	0x08, r25	; 8
    1f56:	db cf       	rjmp	.-74     	; 0x1f0e <micIoPortsConfigureToToggleLevel+0x34>

00001f58 <micIoPortsMasterControlUnitPullUpDisable>:

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,PUD,enable);
    1f58:	88 23       	and	r24, r24
    1f5a:	29 f4       	brne	.+10     	; 0x1f66 <micIoPortsMasterControlUnitPullUpDisable+0xe>
    1f5c:	85 b7       	in	r24, 0x35	; 53
    1f5e:	8f 7e       	andi	r24, 0xEF	; 239
    1f60:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1f62:	81 e0       	ldi	r24, 0x01	; 1
    1f64:	08 95       	ret

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,PUD,enable);
    1f66:	85 b7       	in	r24, 0x35	; 53
    1f68:	80 61       	ori	r24, 0x10	; 16
    1f6a:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1f6c:	81 e0       	ldi	r24, 0x01	; 1
    1f6e:	08 95       	ret

00001f70 <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1f70:	88 23       	and	r24, r24
    1f72:	79 f4       	brne	.+30     	; 0x1f92 <micIoPortsDataRegister+0x22>

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    1f74:	44 23       	and	r20, r20
    1f76:	11 f5       	brne	.+68     	; 0x1fbc <micIoPortsDataRegister+0x4c>
    1f78:	22 b1       	in	r18, 0x02	; 2
    1f7a:	81 e0       	ldi	r24, 0x01	; 1
    1f7c:	90 e0       	ldi	r25, 0x00	; 0
    1f7e:	02 c0       	rjmp	.+4      	; 0x1f84 <micIoPortsDataRegister+0x14>
    1f80:	88 0f       	add	r24, r24
    1f82:	99 1f       	adc	r25, r25
    1f84:	6a 95       	dec	r22
    1f86:	e2 f7       	brpl	.-8      	; 0x1f80 <micIoPortsDataRegister+0x10>
    1f88:	80 95       	com	r24
    1f8a:	82 23       	and	r24, r18
    1f8c:	82 b9       	out	0x02, r24	; 2
	else if( port_name == 3 )
	{
		micIoPortsDataRegisterD(pin_io,value);
	}
	return o_success;
}
    1f8e:	81 e0       	ldi	r24, 0x01	; 1
    1f90:	08 95       	ret
	Boolean o_success = TRUE;
	if( port_name == 0 )
	{
		micIoPortsDataRegisterA(pin_io,value);
	}
	else if( port_name == 1 )
    1f92:	81 30       	cpi	r24, 0x01	; 1
    1f94:	f9 f0       	breq	.+62     	; 0x1fd4 <micIoPortsDataRegister+0x64>
	{
		micIoPortsDataRegisterB(pin_io,value);
	}
	else if( port_name == 2 )
    1f96:	82 30       	cpi	r24, 0x02	; 2
    1f98:	51 f1       	breq	.+84     	; 0x1fee <micIoPortsDataRegister+0x7e>
	{
		micIoPortsDataRegisterC(pin_io,value);
	}
	else if( port_name == 3 )
    1f9a:	83 30       	cpi	r24, 0x03	; 3
    1f9c:	c1 f7       	brne	.-16     	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    1f9e:	44 23       	and	r20, r20
    1fa0:	09 f0       	breq	.+2      	; 0x1fa4 <micIoPortsDataRegister+0x34>
    1fa2:	4a c0       	rjmp	.+148    	; 0x2038 <micIoPortsDataRegister+0xc8>
    1fa4:	2b b1       	in	r18, 0x0b	; 11
    1fa6:	81 e0       	ldi	r24, 0x01	; 1
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	02 c0       	rjmp	.+4      	; 0x1fb0 <micIoPortsDataRegister+0x40>
    1fac:	88 0f       	add	r24, r24
    1fae:	99 1f       	adc	r25, r25
    1fb0:	6a 95       	dec	r22
    1fb2:	e2 f7       	brpl	.-8      	; 0x1fac <micIoPortsDataRegister+0x3c>
    1fb4:	80 95       	com	r24
    1fb6:	82 23       	and	r24, r18
    1fb8:	8b b9       	out	0x0b, r24	; 11
    1fba:	e9 cf       	rjmp	.-46     	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    1fbc:	22 b1       	in	r18, 0x02	; 2
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	90 e0       	ldi	r25, 0x00	; 0
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <micIoPortsDataRegister+0x58>
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	6a 95       	dec	r22
    1fca:	e2 f7       	brpl	.-8      	; 0x1fc4 <micIoPortsDataRegister+0x54>
    1fcc:	28 2b       	or	r18, r24
    1fce:	22 b9       	out	0x02, r18	; 2
	else if( port_name == 3 )
	{
		micIoPortsDataRegisterD(pin_io,value);
	}
	return o_success;
}
    1fd0:	81 e0       	ldi	r24, 0x01	; 1
    1fd2:	08 95       	ret

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    1fd4:	44 23       	and	r20, r20
    1fd6:	c1 f0       	breq	.+48     	; 0x2008 <micIoPortsDataRegister+0x98>
    1fd8:	25 b1       	in	r18, 0x05	; 5
    1fda:	81 e0       	ldi	r24, 0x01	; 1
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	02 c0       	rjmp	.+4      	; 0x1fe4 <micIoPortsDataRegister+0x74>
    1fe0:	88 0f       	add	r24, r24
    1fe2:	99 1f       	adc	r25, r25
    1fe4:	6a 95       	dec	r22
    1fe6:	e2 f7       	brpl	.-8      	; 0x1fe0 <micIoPortsDataRegister+0x70>
    1fe8:	28 2b       	or	r18, r24
    1fea:	25 b9       	out	0x05, r18	; 5
    1fec:	d0 cf       	rjmp	.-96     	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    1fee:	44 23       	and	r20, r20
    1ff0:	b9 f0       	breq	.+46     	; 0x2020 <micIoPortsDataRegister+0xb0>
    1ff2:	28 b1       	in	r18, 0x08	; 8
    1ff4:	81 e0       	ldi	r24, 0x01	; 1
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
    1ff8:	02 c0       	rjmp	.+4      	; 0x1ffe <micIoPortsDataRegister+0x8e>
    1ffa:	88 0f       	add	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	6a 95       	dec	r22
    2000:	e2 f7       	brpl	.-8      	; 0x1ffa <micIoPortsDataRegister+0x8a>
    2002:	28 2b       	or	r18, r24
    2004:	28 b9       	out	0x08, r18	; 8
    2006:	c3 cf       	rjmp	.-122    	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    2008:	25 b1       	in	r18, 0x05	; 5
    200a:	81 e0       	ldi	r24, 0x01	; 1
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	02 c0       	rjmp	.+4      	; 0x2014 <micIoPortsDataRegister+0xa4>
    2010:	88 0f       	add	r24, r24
    2012:	99 1f       	adc	r25, r25
    2014:	6a 95       	dec	r22
    2016:	e2 f7       	brpl	.-8      	; 0x2010 <micIoPortsDataRegister+0xa0>
    2018:	80 95       	com	r24
    201a:	82 23       	and	r24, r18
    201c:	85 b9       	out	0x05, r24	; 5
    201e:	b7 cf       	rjmp	.-146    	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    2020:	28 b1       	in	r18, 0x08	; 8
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	02 c0       	rjmp	.+4      	; 0x202c <micIoPortsDataRegister+0xbc>
    2028:	88 0f       	add	r24, r24
    202a:	99 1f       	adc	r25, r25
    202c:	6a 95       	dec	r22
    202e:	e2 f7       	brpl	.-8      	; 0x2028 <micIoPortsDataRegister+0xb8>
    2030:	80 95       	com	r24
    2032:	82 23       	and	r24, r18
    2034:	88 b9       	out	0x08, r24	; 8
    2036:	ab cf       	rjmp	.-170    	; 0x1f8e <micIoPortsDataRegister+0x1e>

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    2038:	2b b1       	in	r18, 0x0b	; 11
    203a:	81 e0       	ldi	r24, 0x01	; 1
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	02 c0       	rjmp	.+4      	; 0x2044 <micIoPortsDataRegister+0xd4>
    2040:	88 0f       	add	r24, r24
    2042:	99 1f       	adc	r25, r25
    2044:	6a 95       	dec	r22
    2046:	e2 f7       	brpl	.-8      	; 0x2040 <micIoPortsDataRegister+0xd0>
    2048:	28 2b       	or	r18, r24
    204a:	2b b9       	out	0x0b, r18	; 11
    204c:	a0 cf       	rjmp	.-192    	; 0x1f8e <micIoPortsDataRegister+0x1e>

0000204e <micIoPortsConfigureToHighLevel>:
	return o_success;
}

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    204e:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    2050:	96 95       	lsr	r25
    2052:	87 95       	ror	r24
    2054:	96 95       	lsr	r25
    2056:	87 95       	ror	r24
    2058:	96 95       	lsr	r25
    205a:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    205c:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,TRUE);
    205e:	41 e0       	ldi	r20, 0x01	; 1
    2060:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <micIoPortsDataRegister>
	
	return o_success;
}
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	08 95       	ret

00002068 <micIoPortsConfigureToLowLevel>:
	return o_success;
}

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    2068:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    206a:	96 95       	lsr	r25
    206c:	87 95       	ror	r24
    206e:	96 95       	lsr	r25
    2070:	87 95       	ror	r24
    2072:	96 95       	lsr	r25
    2074:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    2076:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,FALSE);
    2078:	40 e0       	ldi	r20, 0x00	; 0
    207a:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <micIoPortsDataRegister>
	
	return o_success;
}
    207e:	81 e0       	ldi	r24, 0x01	; 1
    2080:	08 95       	ret

00002082 <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    2082:	88 23       	and	r24, r24
    2084:	79 f4       	brne	.+30     	; 0x20a4 <micIoPortsDirectionRegister+0x22>

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    2086:	44 23       	and	r20, r20
    2088:	11 f5       	brne	.+68     	; 0x20ce <micIoPortsDirectionRegister+0x4c>
    208a:	22 b1       	in	r18, 0x02	; 2
    208c:	81 e0       	ldi	r24, 0x01	; 1
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	02 c0       	rjmp	.+4      	; 0x2096 <micIoPortsDirectionRegister+0x14>
    2092:	88 0f       	add	r24, r24
    2094:	99 1f       	adc	r25, r25
    2096:	6a 95       	dec	r22
    2098:	e2 f7       	brpl	.-8      	; 0x2092 <micIoPortsDirectionRegister+0x10>
    209a:	80 95       	com	r24
    209c:	82 23       	and	r24, r18
    209e:	82 b9       	out	0x02, r24	; 2
	else if( port_name == 3 )
	{
		micIoPortsDirectionRegisterD(pin_io,value);
	}
	return o_success;
}
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	08 95       	ret
	Boolean o_success = TRUE;
	if( port_name == 0 )
	{
		micIoPortsDirectionRegisterA(pin_io,value);
	}
	else if( port_name == 1 )
    20a4:	81 30       	cpi	r24, 0x01	; 1
    20a6:	f9 f0       	breq	.+62     	; 0x20e6 <micIoPortsDirectionRegister+0x64>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
	}
	else if( port_name == 2 )
    20a8:	82 30       	cpi	r24, 0x02	; 2
    20aa:	51 f1       	breq	.+84     	; 0x2100 <micIoPortsDirectionRegister+0x7e>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
	}
	else if( port_name == 3 )
    20ac:	83 30       	cpi	r24, 0x03	; 3
    20ae:	c1 f7       	brne	.-16     	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    20b0:	44 23       	and	r20, r20
    20b2:	09 f0       	breq	.+2      	; 0x20b6 <micIoPortsDirectionRegister+0x34>
    20b4:	4a c0       	rjmp	.+148    	; 0x214a <micIoPortsDirectionRegister+0xc8>
    20b6:	2a b1       	in	r18, 0x0a	; 10
    20b8:	81 e0       	ldi	r24, 0x01	; 1
    20ba:	90 e0       	ldi	r25, 0x00	; 0
    20bc:	02 c0       	rjmp	.+4      	; 0x20c2 <micIoPortsDirectionRegister+0x40>
    20be:	88 0f       	add	r24, r24
    20c0:	99 1f       	adc	r25, r25
    20c2:	6a 95       	dec	r22
    20c4:	e2 f7       	brpl	.-8      	; 0x20be <micIoPortsDirectionRegister+0x3c>
    20c6:	80 95       	com	r24
    20c8:	82 23       	and	r24, r18
    20ca:	8a b9       	out	0x0a, r24	; 10
    20cc:	e9 cf       	rjmp	.-46     	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    20ce:	22 b1       	in	r18, 0x02	; 2
    20d0:	81 e0       	ldi	r24, 0x01	; 1
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	02 c0       	rjmp	.+4      	; 0x20da <micIoPortsDirectionRegister+0x58>
    20d6:	88 0f       	add	r24, r24
    20d8:	99 1f       	adc	r25, r25
    20da:	6a 95       	dec	r22
    20dc:	e2 f7       	brpl	.-8      	; 0x20d6 <micIoPortsDirectionRegister+0x54>
    20de:	28 2b       	or	r18, r24
    20e0:	22 b9       	out	0x02, r18	; 2
	else if( port_name == 3 )
	{
		micIoPortsDirectionRegisterD(pin_io,value);
	}
	return o_success;
}
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	08 95       	ret

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    20e6:	44 23       	and	r20, r20
    20e8:	c1 f0       	breq	.+48     	; 0x211a <micIoPortsDirectionRegister+0x98>
    20ea:	24 b1       	in	r18, 0x04	; 4
    20ec:	81 e0       	ldi	r24, 0x01	; 1
    20ee:	90 e0       	ldi	r25, 0x00	; 0
    20f0:	02 c0       	rjmp	.+4      	; 0x20f6 <micIoPortsDirectionRegister+0x74>
    20f2:	88 0f       	add	r24, r24
    20f4:	99 1f       	adc	r25, r25
    20f6:	6a 95       	dec	r22
    20f8:	e2 f7       	brpl	.-8      	; 0x20f2 <micIoPortsDirectionRegister+0x70>
    20fa:	28 2b       	or	r18, r24
    20fc:	24 b9       	out	0x04, r18	; 4
    20fe:	d0 cf       	rjmp	.-96     	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    2100:	44 23       	and	r20, r20
    2102:	b9 f0       	breq	.+46     	; 0x2132 <micIoPortsDirectionRegister+0xb0>
    2104:	27 b1       	in	r18, 0x07	; 7
    2106:	81 e0       	ldi	r24, 0x01	; 1
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	02 c0       	rjmp	.+4      	; 0x2110 <micIoPortsDirectionRegister+0x8e>
    210c:	88 0f       	add	r24, r24
    210e:	99 1f       	adc	r25, r25
    2110:	6a 95       	dec	r22
    2112:	e2 f7       	brpl	.-8      	; 0x210c <micIoPortsDirectionRegister+0x8a>
    2114:	28 2b       	or	r18, r24
    2116:	27 b9       	out	0x07, r18	; 7
    2118:	c3 cf       	rjmp	.-122    	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    211a:	24 b1       	in	r18, 0x04	; 4
    211c:	81 e0       	ldi	r24, 0x01	; 1
    211e:	90 e0       	ldi	r25, 0x00	; 0
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <micIoPortsDirectionRegister+0xa4>
    2122:	88 0f       	add	r24, r24
    2124:	99 1f       	adc	r25, r25
    2126:	6a 95       	dec	r22
    2128:	e2 f7       	brpl	.-8      	; 0x2122 <micIoPortsDirectionRegister+0xa0>
    212a:	80 95       	com	r24
    212c:	82 23       	and	r24, r18
    212e:	84 b9       	out	0x04, r24	; 4
    2130:	b7 cf       	rjmp	.-146    	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    2132:	27 b1       	in	r18, 0x07	; 7
    2134:	81 e0       	ldi	r24, 0x01	; 1
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	02 c0       	rjmp	.+4      	; 0x213e <micIoPortsDirectionRegister+0xbc>
    213a:	88 0f       	add	r24, r24
    213c:	99 1f       	adc	r25, r25
    213e:	6a 95       	dec	r22
    2140:	e2 f7       	brpl	.-8      	; 0x213a <micIoPortsDirectionRegister+0xb8>
    2142:	80 95       	com	r24
    2144:	82 23       	and	r24, r18
    2146:	87 b9       	out	0x07, r24	; 7
    2148:	ab cf       	rjmp	.-170    	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    214a:	2a b1       	in	r18, 0x0a	; 10
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	02 c0       	rjmp	.+4      	; 0x2156 <micIoPortsDirectionRegister+0xd4>
    2152:	88 0f       	add	r24, r24
    2154:	99 1f       	adc	r25, r25
    2156:	6a 95       	dec	r22
    2158:	e2 f7       	brpl	.-8      	; 0x2152 <micIoPortsDirectionRegister+0xd0>
    215a:	28 2b       	or	r18, r24
    215c:	2a b9       	out	0x0a, r18	; 10
    215e:	a0 cf       	rjmp	.-192    	; 0x20a0 <micIoPortsDirectionRegister+0x1e>

00002160 <micIoPortsConfigureInput>:
	return o_success;
}

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    2160:	ff 92       	push	r15
    2162:	0f 93       	push	r16
    2164:	1f 93       	push	r17
    2166:	cf 93       	push	r28
    2168:	df 93       	push	r29
    216a:	eb 01       	movw	r28, r22
	Boolean o_success = TRUE;
	Int8U port = ( IO / 8 ) ;
    216c:	8c 01       	movw	r16, r24
    216e:	16 95       	lsr	r17
    2170:	07 95       	ror	r16
    2172:	16 95       	lsr	r17
    2174:	07 95       	ror	r16
    2176:	16 95       	lsr	r17
    2178:	07 95       	ror	r16
	Int8U pin =  ( IO % 8 ) ;
    217a:	47 e0       	ldi	r20, 0x07	; 7
    217c:	f4 2e       	mov	r15, r20
    217e:	f8 22       	and	r15, r24
	micIoPortsDirectionRegister(port,pin,FALSE);
    2180:	80 2f       	mov	r24, r16
    2182:	6f 2d       	mov	r22, r15
    2184:	40 e0       	ldi	r20, 0x00	; 0
    2186:	0e 94 41 10 	call	0x2082	; 0x2082 <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    218a:	c1 30       	cpi	r28, 0x01	; 1
    218c:	d1 05       	cpc	r29, r1
    218e:	61 f0       	breq	.+24     	; 0x21a8 <micIoPortsConfigureInput+0x48>
	{
		micIoPortsDataRegister(port,pin,TRUE);
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    2190:	80 2f       	mov	r24, r16
    2192:	6f 2d       	mov	r22, r15
    2194:	40 e0       	ldi	r20, 0x00	; 0
    2196:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <micIoPortsDataRegister>
	}		
	
	return o_success;
}
    219a:	81 e0       	ldi	r24, 0x01	; 1
    219c:	df 91       	pop	r29
    219e:	cf 91       	pop	r28
    21a0:	1f 91       	pop	r17
    21a2:	0f 91       	pop	r16
    21a4:	ff 90       	pop	r15
    21a6:	08 95       	ret
	Int8U port = ( IO / 8 ) ;
	Int8U pin =  ( IO % 8 ) ;
	micIoPortsDirectionRegister(port,pin,FALSE);
	if(pull_up_enable == PORT_PULL_UP)
	{
		micIoPortsDataRegister(port,pin,TRUE);
    21a8:	80 2f       	mov	r24, r16
    21aa:	6f 2d       	mov	r22, r15
    21ac:	41 e0       	ldi	r20, 0x01	; 1
    21ae:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <micIoPortsDataRegister>
	{
		micIoPortsDataRegister(port,pin,FALSE);
	}		
	
	return o_success;
}
    21b2:	81 e0       	ldi	r24, 0x01	; 1
    21b4:	df 91       	pop	r29
    21b6:	cf 91       	pop	r28
    21b8:	1f 91       	pop	r17
    21ba:	0f 91       	pop	r16
    21bc:	ff 90       	pop	r15
    21be:	08 95       	ret

000021c0 <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    21c0:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    21c2:	96 95       	lsr	r25
    21c4:	87 95       	ror	r24
    21c6:	96 95       	lsr	r25
    21c8:	87 95       	ror	r24
    21ca:	96 95       	lsr	r25
    21cc:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    21ce:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,TRUE);
    21d0:	41 e0       	ldi	r20, 0x01	; 1
    21d2:	0e 94 41 10 	call	0x2082	; 0x2082 <micIoPortsDirectionRegister>
	
	return o_success;
}
    21d6:	81 e0       	ldi	r24, 0x01	; 1
    21d8:	08 95       	ret

000021da <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    21da:	88 23       	and	r24, r24
    21dc:	79 f4       	brne	.+30     	; 0x21fc <micIoPortsInputPinsAddress+0x22>

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    21de:	44 23       	and	r20, r20
    21e0:	11 f5       	brne	.+68     	; 0x2226 <micIoPortsInputPinsAddress+0x4c>
    21e2:	20 b1       	in	r18, 0x00	; 0
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	90 e0       	ldi	r25, 0x00	; 0
    21e8:	02 c0       	rjmp	.+4      	; 0x21ee <micIoPortsInputPinsAddress+0x14>
    21ea:	88 0f       	add	r24, r24
    21ec:	99 1f       	adc	r25, r25
    21ee:	6a 95       	dec	r22
    21f0:	e2 f7       	brpl	.-8      	; 0x21ea <micIoPortsInputPinsAddress+0x10>
    21f2:	80 95       	com	r24
    21f4:	82 23       	and	r24, r18
    21f6:	80 b9       	out	0x00, r24	; 0
	else if( port_name == 3 )
	{
		micIoPortsInputPinsAddressD(pin_io,value);
	}
	return o_success;
}
    21f8:	81 e0       	ldi	r24, 0x01	; 1
    21fa:	08 95       	ret
	Boolean o_success = TRUE;
	if( port_name == 0 )
	{
		micIoPortsInputPinsAddressA(pin_io,value);
	}
	else if( port_name == 1 )
    21fc:	81 30       	cpi	r24, 0x01	; 1
    21fe:	f9 f0       	breq	.+62     	; 0x223e <micIoPortsInputPinsAddress+0x64>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
	}
	else if( port_name == 2 )
    2200:	82 30       	cpi	r24, 0x02	; 2
    2202:	51 f1       	breq	.+84     	; 0x2258 <micIoPortsInputPinsAddress+0x7e>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
	}
	else if( port_name == 3 )
    2204:	83 30       	cpi	r24, 0x03	; 3
    2206:	c1 f7       	brne	.-16     	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    2208:	44 23       	and	r20, r20
    220a:	09 f0       	breq	.+2      	; 0x220e <micIoPortsInputPinsAddress+0x34>
    220c:	4a c0       	rjmp	.+148    	; 0x22a2 <micIoPortsInputPinsAddress+0xc8>
    220e:	29 b1       	in	r18, 0x09	; 9
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	90 e0       	ldi	r25, 0x00	; 0
    2214:	02 c0       	rjmp	.+4      	; 0x221a <micIoPortsInputPinsAddress+0x40>
    2216:	88 0f       	add	r24, r24
    2218:	99 1f       	adc	r25, r25
    221a:	6a 95       	dec	r22
    221c:	e2 f7       	brpl	.-8      	; 0x2216 <micIoPortsInputPinsAddress+0x3c>
    221e:	80 95       	com	r24
    2220:	82 23       	and	r24, r18
    2222:	89 b9       	out	0x09, r24	; 9
    2224:	e9 cf       	rjmp	.-46     	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    2226:	20 b1       	in	r18, 0x00	; 0
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	02 c0       	rjmp	.+4      	; 0x2232 <micIoPortsInputPinsAddress+0x58>
    222e:	88 0f       	add	r24, r24
    2230:	99 1f       	adc	r25, r25
    2232:	6a 95       	dec	r22
    2234:	e2 f7       	brpl	.-8      	; 0x222e <micIoPortsInputPinsAddress+0x54>
    2236:	28 2b       	or	r18, r24
    2238:	20 b9       	out	0x00, r18	; 0
	else if( port_name == 3 )
	{
		micIoPortsInputPinsAddressD(pin_io,value);
	}
	return o_success;
}
    223a:	81 e0       	ldi	r24, 0x01	; 1
    223c:	08 95       	ret

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    223e:	44 23       	and	r20, r20
    2240:	c1 f0       	breq	.+48     	; 0x2272 <micIoPortsInputPinsAddress+0x98>
    2242:	23 b1       	in	r18, 0x03	; 3
    2244:	81 e0       	ldi	r24, 0x01	; 1
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	02 c0       	rjmp	.+4      	; 0x224e <micIoPortsInputPinsAddress+0x74>
    224a:	88 0f       	add	r24, r24
    224c:	99 1f       	adc	r25, r25
    224e:	6a 95       	dec	r22
    2250:	e2 f7       	brpl	.-8      	; 0x224a <micIoPortsInputPinsAddress+0x70>
    2252:	28 2b       	or	r18, r24
    2254:	23 b9       	out	0x03, r18	; 3
    2256:	d0 cf       	rjmp	.-96     	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    2258:	44 23       	and	r20, r20
    225a:	b9 f0       	breq	.+46     	; 0x228a <micIoPortsInputPinsAddress+0xb0>
    225c:	26 b1       	in	r18, 0x06	; 6
    225e:	81 e0       	ldi	r24, 0x01	; 1
    2260:	90 e0       	ldi	r25, 0x00	; 0
    2262:	02 c0       	rjmp	.+4      	; 0x2268 <micIoPortsInputPinsAddress+0x8e>
    2264:	88 0f       	add	r24, r24
    2266:	99 1f       	adc	r25, r25
    2268:	6a 95       	dec	r22
    226a:	e2 f7       	brpl	.-8      	; 0x2264 <micIoPortsInputPinsAddress+0x8a>
    226c:	28 2b       	or	r18, r24
    226e:	26 b9       	out	0x06, r18	; 6
    2270:	c3 cf       	rjmp	.-122    	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    2272:	23 b1       	in	r18, 0x03	; 3
    2274:	81 e0       	ldi	r24, 0x01	; 1
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	02 c0       	rjmp	.+4      	; 0x227e <micIoPortsInputPinsAddress+0xa4>
    227a:	88 0f       	add	r24, r24
    227c:	99 1f       	adc	r25, r25
    227e:	6a 95       	dec	r22
    2280:	e2 f7       	brpl	.-8      	; 0x227a <micIoPortsInputPinsAddress+0xa0>
    2282:	80 95       	com	r24
    2284:	82 23       	and	r24, r18
    2286:	83 b9       	out	0x03, r24	; 3
    2288:	b7 cf       	rjmp	.-146    	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    228a:	26 b1       	in	r18, 0x06	; 6
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	02 c0       	rjmp	.+4      	; 0x2296 <micIoPortsInputPinsAddress+0xbc>
    2292:	88 0f       	add	r24, r24
    2294:	99 1f       	adc	r25, r25
    2296:	6a 95       	dec	r22
    2298:	e2 f7       	brpl	.-8      	; 0x2292 <micIoPortsInputPinsAddress+0xb8>
    229a:	80 95       	com	r24
    229c:	82 23       	and	r24, r18
    229e:	86 b9       	out	0x06, r24	; 6
    22a0:	ab cf       	rjmp	.-170    	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    22a2:	29 b1       	in	r18, 0x09	; 9
    22a4:	81 e0       	ldi	r24, 0x01	; 1
    22a6:	90 e0       	ldi	r25, 0x00	; 0
    22a8:	02 c0       	rjmp	.+4      	; 0x22ae <micIoPortsInputPinsAddress+0xd4>
    22aa:	88 0f       	add	r24, r24
    22ac:	99 1f       	adc	r25, r25
    22ae:	6a 95       	dec	r22
    22b0:	e2 f7       	brpl	.-8      	; 0x22aa <micIoPortsInputPinsAddress+0xd0>
    22b2:	28 2b       	or	r18, r24
    22b4:	29 b9       	out	0x09, r18	; 9
    22b6:	a0 cf       	rjmp	.-192    	; 0x21f8 <micIoPortsInputPinsAddress+0x1e>

000022b8 <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    22b8:	66 23       	and	r22, r22
    22ba:	69 f4       	brne	.+26     	; 0x22d6 <micIoPortsDataRegisterA+0x1e>
    22bc:	92 b1       	in	r25, 0x02	; 2
    22be:	21 e0       	ldi	r18, 0x01	; 1
    22c0:	30 e0       	ldi	r19, 0x00	; 0
    22c2:	02 c0       	rjmp	.+4      	; 0x22c8 <micIoPortsDataRegisterA+0x10>
    22c4:	22 0f       	add	r18, r18
    22c6:	33 1f       	adc	r19, r19
    22c8:	8a 95       	dec	r24
    22ca:	e2 f7       	brpl	.-8      	; 0x22c4 <micIoPortsDataRegisterA+0xc>
    22cc:	20 95       	com	r18
    22ce:	29 23       	and	r18, r25
    22d0:	22 b9       	out	0x02, r18	; 2
	return o_success;
}
    22d2:	81 e0       	ldi	r24, 0x01	; 1
    22d4:	08 95       	ret

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    22d6:	92 b1       	in	r25, 0x02	; 2
    22d8:	21 e0       	ldi	r18, 0x01	; 1
    22da:	30 e0       	ldi	r19, 0x00	; 0
    22dc:	02 c0       	rjmp	.+4      	; 0x22e2 <micIoPortsDataRegisterA+0x2a>
    22de:	22 0f       	add	r18, r18
    22e0:	33 1f       	adc	r19, r19
    22e2:	8a 95       	dec	r24
    22e4:	e2 f7       	brpl	.-8      	; 0x22de <micIoPortsDataRegisterA+0x26>
    22e6:	92 2b       	or	r25, r18
    22e8:	92 b9       	out	0x02, r25	; 2
	return o_success;
}
    22ea:	81 e0       	ldi	r24, 0x01	; 1
    22ec:	08 95       	ret

000022ee <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
	return PORTA;
    22ee:	82 b1       	in	r24, 0x02	; 2
}
    22f0:	08 95       	ret

000022f2 <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    22f2:	66 23       	and	r22, r22
    22f4:	69 f4       	brne	.+26     	; 0x2310 <micIoPortsDirectionRegisterA+0x1e>
    22f6:	92 b1       	in	r25, 0x02	; 2
    22f8:	21 e0       	ldi	r18, 0x01	; 1
    22fa:	30 e0       	ldi	r19, 0x00	; 0
    22fc:	02 c0       	rjmp	.+4      	; 0x2302 <micIoPortsDirectionRegisterA+0x10>
    22fe:	22 0f       	add	r18, r18
    2300:	33 1f       	adc	r19, r19
    2302:	8a 95       	dec	r24
    2304:	e2 f7       	brpl	.-8      	; 0x22fe <micIoPortsDirectionRegisterA+0xc>
    2306:	20 95       	com	r18
    2308:	29 23       	and	r18, r25
    230a:	22 b9       	out	0x02, r18	; 2
	return o_success;
}
    230c:	81 e0       	ldi	r24, 0x01	; 1
    230e:	08 95       	ret

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    2310:	92 b1       	in	r25, 0x02	; 2
    2312:	21 e0       	ldi	r18, 0x01	; 1
    2314:	30 e0       	ldi	r19, 0x00	; 0
    2316:	02 c0       	rjmp	.+4      	; 0x231c <micIoPortsDirectionRegisterA+0x2a>
    2318:	22 0f       	add	r18, r18
    231a:	33 1f       	adc	r19, r19
    231c:	8a 95       	dec	r24
    231e:	e2 f7       	brpl	.-8      	; 0x2318 <micIoPortsDirectionRegisterA+0x26>
    2320:	92 2b       	or	r25, r18
    2322:	92 b9       	out	0x02, r25	; 2
	return o_success;
}
    2324:	81 e0       	ldi	r24, 0x01	; 1
    2326:	08 95       	ret

00002328 <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    2328:	66 23       	and	r22, r22
    232a:	69 f4       	brne	.+26     	; 0x2346 <micIoPortsInputPinsAddressA+0x1e>
    232c:	90 b1       	in	r25, 0x00	; 0
    232e:	21 e0       	ldi	r18, 0x01	; 1
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	02 c0       	rjmp	.+4      	; 0x2338 <micIoPortsInputPinsAddressA+0x10>
    2334:	22 0f       	add	r18, r18
    2336:	33 1f       	adc	r19, r19
    2338:	8a 95       	dec	r24
    233a:	e2 f7       	brpl	.-8      	; 0x2334 <micIoPortsInputPinsAddressA+0xc>
    233c:	20 95       	com	r18
    233e:	29 23       	and	r18, r25
    2340:	20 b9       	out	0x00, r18	; 0
	return o_success;
}
    2342:	81 e0       	ldi	r24, 0x01	; 1
    2344:	08 95       	ret

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    2346:	90 b1       	in	r25, 0x00	; 0
    2348:	21 e0       	ldi	r18, 0x01	; 1
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	02 c0       	rjmp	.+4      	; 0x2352 <micIoPortsInputPinsAddressA+0x2a>
    234e:	22 0f       	add	r18, r18
    2350:	33 1f       	adc	r19, r19
    2352:	8a 95       	dec	r24
    2354:	e2 f7       	brpl	.-8      	; 0x234e <micIoPortsInputPinsAddressA+0x26>
    2356:	92 2b       	or	r25, r18
    2358:	90 b9       	out	0x00, r25	; 0
	return o_success;
}
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	08 95       	ret

0000235e <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    235e:	66 23       	and	r22, r22
    2360:	69 f4       	brne	.+26     	; 0x237c <micIoPortsDataRegisterB+0x1e>
    2362:	95 b1       	in	r25, 0x05	; 5
    2364:	21 e0       	ldi	r18, 0x01	; 1
    2366:	30 e0       	ldi	r19, 0x00	; 0
    2368:	02 c0       	rjmp	.+4      	; 0x236e <micIoPortsDataRegisterB+0x10>
    236a:	22 0f       	add	r18, r18
    236c:	33 1f       	adc	r19, r19
    236e:	8a 95       	dec	r24
    2370:	e2 f7       	brpl	.-8      	; 0x236a <micIoPortsDataRegisterB+0xc>
    2372:	20 95       	com	r18
    2374:	29 23       	and	r18, r25
    2376:	25 b9       	out	0x05, r18	; 5
	return o_success;
}
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	08 95       	ret

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    237c:	95 b1       	in	r25, 0x05	; 5
    237e:	21 e0       	ldi	r18, 0x01	; 1
    2380:	30 e0       	ldi	r19, 0x00	; 0
    2382:	02 c0       	rjmp	.+4      	; 0x2388 <micIoPortsDataRegisterB+0x2a>
    2384:	22 0f       	add	r18, r18
    2386:	33 1f       	adc	r19, r19
    2388:	8a 95       	dec	r24
    238a:	e2 f7       	brpl	.-8      	; 0x2384 <micIoPortsDataRegisterB+0x26>
    238c:	92 2b       	or	r25, r18
    238e:	95 b9       	out	0x05, r25	; 5
	return o_success;
}
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	08 95       	ret

00002394 <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
	return PORTB;
    2394:	85 b1       	in	r24, 0x05	; 5
}
    2396:	08 95       	ret

00002398 <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    2398:	66 23       	and	r22, r22
    239a:	69 f4       	brne	.+26     	; 0x23b6 <micIoPortsDirectionRegisterB+0x1e>
    239c:	94 b1       	in	r25, 0x04	; 4
    239e:	21 e0       	ldi	r18, 0x01	; 1
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	02 c0       	rjmp	.+4      	; 0x23a8 <micIoPortsDirectionRegisterB+0x10>
    23a4:	22 0f       	add	r18, r18
    23a6:	33 1f       	adc	r19, r19
    23a8:	8a 95       	dec	r24
    23aa:	e2 f7       	brpl	.-8      	; 0x23a4 <micIoPortsDirectionRegisterB+0xc>
    23ac:	20 95       	com	r18
    23ae:	29 23       	and	r18, r25
    23b0:	24 b9       	out	0x04, r18	; 4
	return o_success;
}
    23b2:	81 e0       	ldi	r24, 0x01	; 1
    23b4:	08 95       	ret

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    23b6:	94 b1       	in	r25, 0x04	; 4
    23b8:	21 e0       	ldi	r18, 0x01	; 1
    23ba:	30 e0       	ldi	r19, 0x00	; 0
    23bc:	02 c0       	rjmp	.+4      	; 0x23c2 <micIoPortsDirectionRegisterB+0x2a>
    23be:	22 0f       	add	r18, r18
    23c0:	33 1f       	adc	r19, r19
    23c2:	8a 95       	dec	r24
    23c4:	e2 f7       	brpl	.-8      	; 0x23be <micIoPortsDirectionRegisterB+0x26>
    23c6:	92 2b       	or	r25, r18
    23c8:	94 b9       	out	0x04, r25	; 4
	return o_success;
}
    23ca:	81 e0       	ldi	r24, 0x01	; 1
    23cc:	08 95       	ret

000023ce <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    23ce:	66 23       	and	r22, r22
    23d0:	69 f4       	brne	.+26     	; 0x23ec <micIoPortsInputPinsAddressB+0x1e>
    23d2:	93 b1       	in	r25, 0x03	; 3
    23d4:	21 e0       	ldi	r18, 0x01	; 1
    23d6:	30 e0       	ldi	r19, 0x00	; 0
    23d8:	02 c0       	rjmp	.+4      	; 0x23de <micIoPortsInputPinsAddressB+0x10>
    23da:	22 0f       	add	r18, r18
    23dc:	33 1f       	adc	r19, r19
    23de:	8a 95       	dec	r24
    23e0:	e2 f7       	brpl	.-8      	; 0x23da <micIoPortsInputPinsAddressB+0xc>
    23e2:	20 95       	com	r18
    23e4:	29 23       	and	r18, r25
    23e6:	23 b9       	out	0x03, r18	; 3
	return o_success;
}
    23e8:	81 e0       	ldi	r24, 0x01	; 1
    23ea:	08 95       	ret

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    23ec:	93 b1       	in	r25, 0x03	; 3
    23ee:	21 e0       	ldi	r18, 0x01	; 1
    23f0:	30 e0       	ldi	r19, 0x00	; 0
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <micIoPortsInputPinsAddressB+0x2a>
    23f4:	22 0f       	add	r18, r18
    23f6:	33 1f       	adc	r19, r19
    23f8:	8a 95       	dec	r24
    23fa:	e2 f7       	brpl	.-8      	; 0x23f4 <micIoPortsInputPinsAddressB+0x26>
    23fc:	92 2b       	or	r25, r18
    23fe:	93 b9       	out	0x03, r25	; 3
	return o_success;
}
    2400:	81 e0       	ldi	r24, 0x01	; 1
    2402:	08 95       	ret

00002404 <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    2404:	66 23       	and	r22, r22
    2406:	69 f4       	brne	.+26     	; 0x2422 <micIoPortsDataRegisterC+0x1e>
    2408:	98 b1       	in	r25, 0x08	; 8
    240a:	21 e0       	ldi	r18, 0x01	; 1
    240c:	30 e0       	ldi	r19, 0x00	; 0
    240e:	02 c0       	rjmp	.+4      	; 0x2414 <micIoPortsDataRegisterC+0x10>
    2410:	22 0f       	add	r18, r18
    2412:	33 1f       	adc	r19, r19
    2414:	8a 95       	dec	r24
    2416:	e2 f7       	brpl	.-8      	; 0x2410 <micIoPortsDataRegisterC+0xc>
    2418:	20 95       	com	r18
    241a:	29 23       	and	r18, r25
    241c:	28 b9       	out	0x08, r18	; 8
	return o_success;
}
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	08 95       	ret

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    2422:	98 b1       	in	r25, 0x08	; 8
    2424:	21 e0       	ldi	r18, 0x01	; 1
    2426:	30 e0       	ldi	r19, 0x00	; 0
    2428:	02 c0       	rjmp	.+4      	; 0x242e <micIoPortsDataRegisterC+0x2a>
    242a:	22 0f       	add	r18, r18
    242c:	33 1f       	adc	r19, r19
    242e:	8a 95       	dec	r24
    2430:	e2 f7       	brpl	.-8      	; 0x242a <micIoPortsDataRegisterC+0x26>
    2432:	92 2b       	or	r25, r18
    2434:	98 b9       	out	0x08, r25	; 8
	return o_success;
}
    2436:	81 e0       	ldi	r24, 0x01	; 1
    2438:	08 95       	ret

0000243a <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
	return PORTC;
    243a:	88 b1       	in	r24, 0x08	; 8
}
    243c:	08 95       	ret

0000243e <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    243e:	66 23       	and	r22, r22
    2440:	69 f4       	brne	.+26     	; 0x245c <micIoPortsDirectionRegisterC+0x1e>
    2442:	97 b1       	in	r25, 0x07	; 7
    2444:	21 e0       	ldi	r18, 0x01	; 1
    2446:	30 e0       	ldi	r19, 0x00	; 0
    2448:	02 c0       	rjmp	.+4      	; 0x244e <micIoPortsDirectionRegisterC+0x10>
    244a:	22 0f       	add	r18, r18
    244c:	33 1f       	adc	r19, r19
    244e:	8a 95       	dec	r24
    2450:	e2 f7       	brpl	.-8      	; 0x244a <micIoPortsDirectionRegisterC+0xc>
    2452:	20 95       	com	r18
    2454:	29 23       	and	r18, r25
    2456:	27 b9       	out	0x07, r18	; 7
	return o_success;
}
    2458:	81 e0       	ldi	r24, 0x01	; 1
    245a:	08 95       	ret

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    245c:	97 b1       	in	r25, 0x07	; 7
    245e:	21 e0       	ldi	r18, 0x01	; 1
    2460:	30 e0       	ldi	r19, 0x00	; 0
    2462:	02 c0       	rjmp	.+4      	; 0x2468 <micIoPortsDirectionRegisterC+0x2a>
    2464:	22 0f       	add	r18, r18
    2466:	33 1f       	adc	r19, r19
    2468:	8a 95       	dec	r24
    246a:	e2 f7       	brpl	.-8      	; 0x2464 <micIoPortsDirectionRegisterC+0x26>
    246c:	92 2b       	or	r25, r18
    246e:	97 b9       	out	0x07, r25	; 7
	return o_success;
}
    2470:	81 e0       	ldi	r24, 0x01	; 1
    2472:	08 95       	ret

00002474 <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    2474:	66 23       	and	r22, r22
    2476:	69 f4       	brne	.+26     	; 0x2492 <micIoPortsInputPinsAddressC+0x1e>
    2478:	96 b1       	in	r25, 0x06	; 6
    247a:	21 e0       	ldi	r18, 0x01	; 1
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	02 c0       	rjmp	.+4      	; 0x2484 <micIoPortsInputPinsAddressC+0x10>
    2480:	22 0f       	add	r18, r18
    2482:	33 1f       	adc	r19, r19
    2484:	8a 95       	dec	r24
    2486:	e2 f7       	brpl	.-8      	; 0x2480 <micIoPortsInputPinsAddressC+0xc>
    2488:	20 95       	com	r18
    248a:	29 23       	and	r18, r25
    248c:	26 b9       	out	0x06, r18	; 6
	return o_success;
}
    248e:	81 e0       	ldi	r24, 0x01	; 1
    2490:	08 95       	ret

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    2492:	96 b1       	in	r25, 0x06	; 6
    2494:	21 e0       	ldi	r18, 0x01	; 1
    2496:	30 e0       	ldi	r19, 0x00	; 0
    2498:	02 c0       	rjmp	.+4      	; 0x249e <micIoPortsInputPinsAddressC+0x2a>
    249a:	22 0f       	add	r18, r18
    249c:	33 1f       	adc	r19, r19
    249e:	8a 95       	dec	r24
    24a0:	e2 f7       	brpl	.-8      	; 0x249a <micIoPortsInputPinsAddressC+0x26>
    24a2:	92 2b       	or	r25, r18
    24a4:	96 b9       	out	0x06, r25	; 6
	return o_success;
}
    24a6:	81 e0       	ldi	r24, 0x01	; 1
    24a8:	08 95       	ret

000024aa <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    24aa:	66 23       	and	r22, r22
    24ac:	69 f4       	brne	.+26     	; 0x24c8 <micIoPortsDataRegisterD+0x1e>
    24ae:	9b b1       	in	r25, 0x0b	; 11
    24b0:	21 e0       	ldi	r18, 0x01	; 1
    24b2:	30 e0       	ldi	r19, 0x00	; 0
    24b4:	02 c0       	rjmp	.+4      	; 0x24ba <micIoPortsDataRegisterD+0x10>
    24b6:	22 0f       	add	r18, r18
    24b8:	33 1f       	adc	r19, r19
    24ba:	8a 95       	dec	r24
    24bc:	e2 f7       	brpl	.-8      	; 0x24b6 <micIoPortsDataRegisterD+0xc>
    24be:	20 95       	com	r18
    24c0:	29 23       	and	r18, r25
    24c2:	2b b9       	out	0x0b, r18	; 11
	return o_suDDess;
}
    24c4:	81 e0       	ldi	r24, 0x01	; 1
    24c6:	08 95       	ret

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    24c8:	9b b1       	in	r25, 0x0b	; 11
    24ca:	21 e0       	ldi	r18, 0x01	; 1
    24cc:	30 e0       	ldi	r19, 0x00	; 0
    24ce:	02 c0       	rjmp	.+4      	; 0x24d4 <micIoPortsDataRegisterD+0x2a>
    24d0:	22 0f       	add	r18, r18
    24d2:	33 1f       	adc	r19, r19
    24d4:	8a 95       	dec	r24
    24d6:	e2 f7       	brpl	.-8      	; 0x24d0 <micIoPortsDataRegisterD+0x26>
    24d8:	92 2b       	or	r25, r18
    24da:	9b b9       	out	0x0b, r25	; 11
	return o_suDDess;
}
    24dc:	81 e0       	ldi	r24, 0x01	; 1
    24de:	08 95       	ret

000024e0 <micIoPortsReadDataRegisterD>:

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
	return PORTD;
    24e0:	8b b1       	in	r24, 0x0b	; 11
}
    24e2:	08 95       	ret

000024e4 <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    24e4:	66 23       	and	r22, r22
    24e6:	69 f4       	brne	.+26     	; 0x2502 <micIoPortsDirectionRegisterD+0x1e>
    24e8:	9a b1       	in	r25, 0x0a	; 10
    24ea:	21 e0       	ldi	r18, 0x01	; 1
    24ec:	30 e0       	ldi	r19, 0x00	; 0
    24ee:	02 c0       	rjmp	.+4      	; 0x24f4 <micIoPortsDirectionRegisterD+0x10>
    24f0:	22 0f       	add	r18, r18
    24f2:	33 1f       	adc	r19, r19
    24f4:	8a 95       	dec	r24
    24f6:	e2 f7       	brpl	.-8      	; 0x24f0 <micIoPortsDirectionRegisterD+0xc>
    24f8:	20 95       	com	r18
    24fa:	29 23       	and	r18, r25
    24fc:	2a b9       	out	0x0a, r18	; 10
	return o_suDDess;
}
    24fe:	81 e0       	ldi	r24, 0x01	; 1
    2500:	08 95       	ret

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    2502:	9a b1       	in	r25, 0x0a	; 10
    2504:	21 e0       	ldi	r18, 0x01	; 1
    2506:	30 e0       	ldi	r19, 0x00	; 0
    2508:	02 c0       	rjmp	.+4      	; 0x250e <micIoPortsDirectionRegisterD+0x2a>
    250a:	22 0f       	add	r18, r18
    250c:	33 1f       	adc	r19, r19
    250e:	8a 95       	dec	r24
    2510:	e2 f7       	brpl	.-8      	; 0x250a <micIoPortsDirectionRegisterD+0x26>
    2512:	92 2b       	or	r25, r18
    2514:	9a b9       	out	0x0a, r25	; 10
	return o_suDDess;
}
    2516:	81 e0       	ldi	r24, 0x01	; 1
    2518:	08 95       	ret

0000251a <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    251a:	66 23       	and	r22, r22
    251c:	69 f4       	brne	.+26     	; 0x2538 <micIoPortsInputPinsAddressD+0x1e>
    251e:	99 b1       	in	r25, 0x09	; 9
    2520:	21 e0       	ldi	r18, 0x01	; 1
    2522:	30 e0       	ldi	r19, 0x00	; 0
    2524:	02 c0       	rjmp	.+4      	; 0x252a <micIoPortsInputPinsAddressD+0x10>
    2526:	22 0f       	add	r18, r18
    2528:	33 1f       	adc	r19, r19
    252a:	8a 95       	dec	r24
    252c:	e2 f7       	brpl	.-8      	; 0x2526 <micIoPortsInputPinsAddressD+0xc>
    252e:	20 95       	com	r18
    2530:	29 23       	and	r18, r25
    2532:	29 b9       	out	0x09, r18	; 9
	return o_suDDess;
    2534:	81 e0       	ldi	r24, 0x01	; 1
    2536:	08 95       	ret

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    2538:	99 b1       	in	r25, 0x09	; 9
    253a:	21 e0       	ldi	r18, 0x01	; 1
    253c:	30 e0       	ldi	r19, 0x00	; 0
    253e:	02 c0       	rjmp	.+4      	; 0x2544 <micIoPortsInputPinsAddressD+0x2a>
    2540:	22 0f       	add	r18, r18
    2542:	33 1f       	adc	r19, r19
    2544:	8a 95       	dec	r24
    2546:	e2 f7       	brpl	.-8      	; 0x2540 <micIoPortsInputPinsAddressD+0x26>
    2548:	92 2b       	or	r25, r18
    254a:	99 b9       	out	0x09, r25	; 9
	return o_suDDess;
    254c:	81 e0       	ldi	r24, 0x01	; 1
    254e:	08 95       	ret

00002550 <micPowerMangementSleepMode>:

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
	Boolean o_success = TRUE;
	SMCR |= sleep_mode;
    2550:	93 b7       	in	r25, 0x33	; 51
    2552:	98 2b       	or	r25, r24
    2554:	93 bf       	out	0x33, r25	; 51
	return o_success;
}
    2556:	81 e0       	ldi	r24, 0x01	; 1
    2558:	08 95       	ret

0000255a <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(SMCR,SE,enable);
    255a:	88 23       	and	r24, r24
    255c:	29 f4       	brne	.+10     	; 0x2568 <micPowerMangementSleepEnable+0xe>
    255e:	83 b7       	in	r24, 0x33	; 51
    2560:	8e 7f       	andi	r24, 0xFE	; 254
    2562:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    2564:	81 e0       	ldi	r24, 0x01	; 1
    2566:	08 95       	ret

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(SMCR,SE,enable);
    2568:	83 b7       	in	r24, 0x33	; 51
    256a:	81 60       	ori	r24, 0x01	; 1
    256c:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    256e:	81 e0       	ldi	r24, 0x01	; 1
    2570:	08 95       	ret

00002572 <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODS,enable);
    2572:	88 23       	and	r24, r24
    2574:	29 f4       	brne	.+10     	; 0x2580 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0xe>
    2576:	85 b7       	in	r24, 0x35	; 53
    2578:	8f 7b       	andi	r24, 0xBF	; 191
    257a:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    257c:	81 e0       	ldi	r24, 0x01	; 1
    257e:	08 95       	ret

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODS,enable);
    2580:	85 b7       	in	r24, 0x35	; 53
    2582:	80 64       	ori	r24, 0x40	; 64
    2584:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	08 95       	ret

0000258a <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODSE,enable);
    258a:	88 23       	and	r24, r24
    258c:	29 f4       	brne	.+10     	; 0x2598 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0xe>
    258e:	85 b7       	in	r24, 0x35	; 53
    2590:	8f 7d       	andi	r24, 0xDF	; 223
    2592:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    2594:	81 e0       	ldi	r24, 0x01	; 1
    2596:	08 95       	ret

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODSE,enable);
    2598:	85 b7       	in	r24, 0x35	; 53
    259a:	80 62       	ori	r24, 0x20	; 32
    259c:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    259e:	81 e0       	ldi	r24, 0x01	; 1
    25a0:	08 95       	ret

000025a2 <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTWI,enable);
    25a2:	88 23       	and	r24, r24
    25a4:	39 f4       	brne	.+14     	; 0x25b4 <micPowerMangementPowerReductionTWI+0x12>
    25a6:	80 91 64 00 	lds	r24, 0x0064
    25aa:	8f 77       	andi	r24, 0x7F	; 127
    25ac:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25b0:	81 e0       	ldi	r24, 0x01	; 1
    25b2:	08 95       	ret

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTWI,enable);
    25b4:	80 91 64 00 	lds	r24, 0x0064
    25b8:	80 68       	ori	r24, 0x80	; 128
    25ba:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25be:	81 e0       	ldi	r24, 0x01	; 1
    25c0:	08 95       	ret

000025c2 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM2,enable);
    25c2:	88 23       	and	r24, r24
    25c4:	39 f4       	brne	.+14     	; 0x25d4 <micPowerMangementPowerReductionTimerCounter2+0x12>
    25c6:	80 91 64 00 	lds	r24, 0x0064
    25ca:	8f 7b       	andi	r24, 0xBF	; 191
    25cc:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25d0:	81 e0       	ldi	r24, 0x01	; 1
    25d2:	08 95       	ret

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM2,enable);
    25d4:	80 91 64 00 	lds	r24, 0x0064
    25d8:	80 64       	ori	r24, 0x40	; 64
    25da:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25de:	81 e0       	ldi	r24, 0x01	; 1
    25e0:	08 95       	ret

000025e2 <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM0,enable);
    25e2:	88 23       	and	r24, r24
    25e4:	39 f4       	brne	.+14     	; 0x25f4 <micPowerMangementPowerReductionTimerCounter0+0x12>
    25e6:	80 91 64 00 	lds	r24, 0x0064
    25ea:	8f 7d       	andi	r24, 0xDF	; 223
    25ec:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	08 95       	ret

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM0,enable);
    25f4:	80 91 64 00 	lds	r24, 0x0064
    25f8:	80 62       	ori	r24, 0x20	; 32
    25fa:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	08 95       	ret

00002602 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART1,enable);
    2602:	88 23       	and	r24, r24
    2604:	39 f4       	brne	.+14     	; 0x2614 <micPowerMangementPowerReductionUSART1+0x12>
    2606:	80 91 64 00 	lds	r24, 0x0064
    260a:	8f 7e       	andi	r24, 0xEF	; 239
    260c:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    2610:	81 e0       	ldi	r24, 0x01	; 1
    2612:	08 95       	ret

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART1,enable);
    2614:	80 91 64 00 	lds	r24, 0x0064
    2618:	80 61       	ori	r24, 0x10	; 16
    261a:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    261e:	81 e0       	ldi	r24, 0x01	; 1
    2620:	08 95       	ret

00002622 <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM1,enable);
    2622:	88 23       	and	r24, r24
    2624:	39 f4       	brne	.+14     	; 0x2634 <micPowerMangementPowerReductionTimerCounter1+0x12>
    2626:	80 91 64 00 	lds	r24, 0x0064
    262a:	87 7f       	andi	r24, 0xF7	; 247
    262c:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	08 95       	ret

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM1,enable);
    2634:	80 91 64 00 	lds	r24, 0x0064
    2638:	88 60       	ori	r24, 0x08	; 8
    263a:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    263e:	81 e0       	ldi	r24, 0x01	; 1
    2640:	08 95       	ret

00002642 <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRSPI,enable);
    2642:	88 23       	and	r24, r24
    2644:	39 f4       	brne	.+14     	; 0x2654 <micPowerMangementPowerReductionSPI+0x12>
    2646:	80 91 64 00 	lds	r24, 0x0064
    264a:	8b 7f       	andi	r24, 0xFB	; 251
    264c:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    2650:	81 e0       	ldi	r24, 0x01	; 1
    2652:	08 95       	ret

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRSPI,enable);
    2654:	80 91 64 00 	lds	r24, 0x0064
    2658:	84 60       	ori	r24, 0x04	; 4
    265a:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    265e:	81 e0       	ldi	r24, 0x01	; 1
    2660:	08 95       	ret

00002662 <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART0,enable);
    2662:	88 23       	and	r24, r24
    2664:	39 f4       	brne	.+14     	; 0x2674 <micPowerMangementPowerReductionUSART0+0x12>
    2666:	80 91 64 00 	lds	r24, 0x0064
    266a:	8d 7f       	andi	r24, 0xFD	; 253
    266c:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    2670:	81 e0       	ldi	r24, 0x01	; 1
    2672:	08 95       	ret

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART0,enable);
    2674:	80 91 64 00 	lds	r24, 0x0064
    2678:	82 60       	ori	r24, 0x02	; 2
    267a:	80 93 64 00 	sts	0x0064, r24
	return o_success;
}
    267e:	81 e0       	ldi	r24, 0x01	; 1
    2680:	08 95       	ret

00002682 <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRADC,enable);
    2682:	88 23       	and	r24, r24
    2684:	39 f4       	brne	.+14     	; 0x2694 <micPowerMangementPowerReductionADC+0x12>
    2686:	80 91 64 00 	lds	r24, 0x0064
    268a:	8e 7f       	andi	r24, 0xFE	; 254
    268c:	80 93 64 00 	sts	0x0064, r24
	return o_success;
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	08 95       	ret

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRADC,enable);
    2694:	80 91 64 00 	lds	r24, 0x0064
    2698:	81 60       	ori	r24, 0x01	; 1
    269a:	80 93 64 00 	sts	0x0064, r24
	return o_success;
    269e:	81 e0       	ldi	r24, 0x01	; 1
    26a0:	08 95       	ret

000026a2 <micSystemClockOscillatorCalibrationValue>:
//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
	Boolean o_success = TRUE;
	
	OSCCAL = osccal_value;
    26a2:	80 93 66 00 	sts	0x0066, r24
	return o_success;
}
    26a6:	81 e0       	ldi	r24, 0x01	; 1
    26a8:	08 95       	ret

000026aa <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(CLKPR,CLKPCE,enable);
    26aa:	88 23       	and	r24, r24
    26ac:	39 f4       	brne	.+14     	; 0x26bc <micSystemClockPrescalerChangeEnable+0x12>
    26ae:	80 91 61 00 	lds	r24, 0x0061
    26b2:	8f 77       	andi	r24, 0x7F	; 127
    26b4:	80 93 61 00 	sts	0x0061, r24
	return o_success;
}
    26b8:	81 e0       	ldi	r24, 0x01	; 1
    26ba:	08 95       	ret

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(CLKPR,CLKPCE,enable);
    26bc:	80 91 61 00 	lds	r24, 0x0061
    26c0:	80 68       	ori	r24, 0x80	; 128
    26c2:	80 93 61 00 	sts	0x0061, r24
	return o_success;
}
    26c6:	81 e0       	ldi	r24, 0x01	; 1
    26c8:	08 95       	ret

000026ca <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	CLKPR |= (prescaler_value & 0x0F);
    26ca:	e1 e6       	ldi	r30, 0x61	; 97
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	90 81       	ld	r25, Z
    26d0:	8f 70       	andi	r24, 0x0F	; 15
    26d2:	89 2b       	or	r24, r25
    26d4:	80 83       	st	Z, r24
	return o_success;
}
    26d6:	81 e0       	ldi	r24, 0x01	; 1
    26d8:	08 95       	ret

000026da <micSystemControlMasterControlUnitJtagResetFlag>:

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    26da:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    26dc:	80 e0       	ldi	r24, 0x00	; 0
    26de:	08 95       	ret

000026e0 <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    26e0:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    26e2:	80 e0       	ldi	r24, 0x00	; 0
    26e4:	08 95       	ret

000026e6 <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    26e6:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    26e8:	80 e0       	ldi	r24, 0x00	; 0
    26ea:	08 95       	ret

000026ec <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    26ec:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    26ee:	80 e0       	ldi	r24, 0x00	; 0
    26f0:	08 95       	ret

000026f2 <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    26f2:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    26f4:	80 e0       	ldi	r24, 0x00	; 0
    26f6:	08 95       	ret

000026f8 <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    26f8:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    26fc:	80 e0       	ldi	r24, 0x00	; 0
    26fe:	08 95       	ret

00002700 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDIE,enable);
    2700:	88 23       	and	r24, r24
    2702:	39 f4       	brne	.+14     	; 0x2712 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x12>
    2704:	80 91 60 00 	lds	r24, 0x0060
    2708:	8f 7b       	andi	r24, 0xBF	; 191
    270a:	80 93 60 00 	sts	0x0060, r24
	return o_success;
}
    270e:	81 e0       	ldi	r24, 0x01	; 1
    2710:	08 95       	ret

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDIE,enable);
    2712:	80 91 60 00 	lds	r24, 0x0060
    2716:	80 64       	ori	r24, 0x40	; 64
    2718:	80 93 60 00 	sts	0x0060, r24
	return o_success;
}
    271c:	81 e0       	ldi	r24, 0x01	; 1
    271e:	08 95       	ret

00002720 <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    2720:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    2724:	80 e0       	ldi	r24, 0x00	; 0
    2726:	08 95       	ret

00002728 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDE,enable);
    2728:	88 23       	and	r24, r24
    272a:	39 f4       	brne	.+14     	; 0x273a <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x12>
    272c:	80 91 60 00 	lds	r24, 0x0060
    2730:	87 7f       	andi	r24, 0xF7	; 247
    2732:	80 93 60 00 	sts	0x0060, r24
	return o_success;
}
    2736:	81 e0       	ldi	r24, 0x01	; 1
    2738:	08 95       	ret

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDE,enable);
    273a:	80 91 60 00 	lds	r24, 0x0060
    273e:	88 60       	ori	r24, 0x08	; 8
    2740:	80 93 60 00 	sts	0x0060, r24
	return o_success;
}
    2744:	81 e0       	ldi	r24, 0x01	; 1
    2746:	08 95       	ret

00002748 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	WDTCSR |= prescaler_value;
    2748:	e0 e6       	ldi	r30, 0x60	; 96
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	90 81       	ld	r25, Z
    274e:	98 2b       	or	r25, r24
    2750:	90 83       	st	Z, r25
	return o_success;
    2752:	81 e0       	ldi	r24, 0x01	; 1
    2754:	08 95       	ret

00002756 <micTimer0CompareMatchOutputAMode>:

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    2756:	94 b5       	in	r25, 0x24	; 36
    2758:	80 7c       	andi	r24, 0xC0	; 192
    275a:	9f 73       	andi	r25, 0x3F	; 63
    275c:	89 2b       	or	r24, r25
    275e:	84 bd       	out	0x24, r24	; 36
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
}
    2760:	81 e0       	ldi	r24, 0x01	; 1
    2762:	08 95       	ret

00002764 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    2764:	95 b5       	in	r25, 0x25	; 37
    2766:	80 73       	andi	r24, 0x30	; 48
    2768:	9f 7c       	andi	r25, 0xCF	; 207
    276a:	89 2b       	or	r24, r25
    276c:	85 bd       	out	0x25, r24	; 37
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
}
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	08 95       	ret

00002772 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
	Boolean o_success = TRUE;
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    2772:	80 ff       	sbrs	r24, 0
    2774:	0f c0       	rjmp	.+30     	; 0x2794 <micTimer0WaveformGenerationMode+0x22>
    2776:	94 b5       	in	r25, 0x24	; 36
    2778:	91 60       	ori	r25, 0x01	; 1
    277a:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    277c:	81 ff       	sbrs	r24, 1
    277e:	0f c0       	rjmp	.+30     	; 0x279e <micTimer0WaveformGenerationMode+0x2c>
    2780:	94 b5       	in	r25, 0x24	; 36
    2782:	92 60       	ori	r25, 0x02	; 2
    2784:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    2786:	83 fd       	sbrc	r24, 3
    2788:	0f c0       	rjmp	.+30     	; 0x27a8 <micTimer0WaveformGenerationMode+0x36>
    278a:	85 b5       	in	r24, 0x25	; 37
    278c:	87 7f       	andi	r24, 0xF7	; 247
    278e:	85 bd       	out	0x25, r24	; 37
	
	return o_success;
}
    2790:	81 e0       	ldi	r24, 0x01	; 1
    2792:	08 95       	ret

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
	Boolean o_success = TRUE;
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    2794:	94 b5       	in	r25, 0x24	; 36
    2796:	9e 7f       	andi	r25, 0xFE	; 254
    2798:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    279a:	81 fd       	sbrc	r24, 1
    279c:	f1 cf       	rjmp	.-30     	; 0x2780 <micTimer0WaveformGenerationMode+0xe>
    279e:	94 b5       	in	r25, 0x24	; 36
    27a0:	9d 7f       	andi	r25, 0xFD	; 253
    27a2:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    27a4:	83 ff       	sbrs	r24, 3
    27a6:	f1 cf       	rjmp	.-30     	; 0x278a <micTimer0WaveformGenerationMode+0x18>
    27a8:	85 b5       	in	r24, 0x25	; 37
    27aa:	88 60       	ori	r24, 0x08	; 8
    27ac:	85 bd       	out	0x25, r24	; 37
	
	return o_success;
}
    27ae:	81 e0       	ldi	r24, 0x01	; 1
    27b0:	08 95       	ret

000027b2 <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    27b2:	95 b5       	in	r25, 0x25	; 37
    27b4:	80 7c       	andi	r24, 0xC0	; 192
    27b6:	89 2b       	or	r24, r25
    27b8:	85 bd       	out	0x25, r24	; 37
	return o_success;
}
    27ba:	81 e0       	ldi	r24, 0x01	; 1
    27bc:	08 95       	ret

000027be <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    27be:	95 b5       	in	r25, 0x25	; 37
    27c0:	87 70       	andi	r24, 0x07	; 7
    27c2:	98 7f       	andi	r25, 0xF8	; 248
    27c4:	89 2b       	or	r24, r25
    27c6:	85 bd       	out	0x25, r24	; 37
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    27c8:	08 95       	ret

000027ca <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
	TCNT0 = tcnt0 ;
    27ca:	86 bd       	out	0x26, r24	; 38
}
    27cc:	08 95       	ret

000027ce <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
	return TCNT0 ;
    27ce:	86 b5       	in	r24, 0x26	; 38
}
    27d0:	08 95       	ret

000027d2 <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
	OCR0A = ocr0a ;
    27d2:	87 bd       	out	0x27, r24	; 39
}
    27d4:	08 95       	ret

000027d6 <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
	return OCR0A ;
    27d6:	87 b5       	in	r24, 0x27	; 39
}
    27d8:	08 95       	ret

000027da <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
	OCR0B = ocr0b ;
    27da:	88 bd       	out	0x28, r24	; 40
}
    27dc:	08 95       	ret

000027de <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
	return OCR0B ;
    27de:	88 b5       	in	r24, 0x28	; 40
}
    27e0:	08 95       	ret

000027e2 <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    27e2:	ee e6       	ldi	r30, 0x6E	; 110
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	90 81       	ld	r25, Z
    27e8:	87 70       	andi	r24, 0x07	; 7
    27ea:	89 2b       	or	r24, r25
    27ec:	80 83       	st	Z, r24
}
    27ee:	08 95       	ret

000027f0 <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    27f0:	ee e6       	ldi	r30, 0x6E	; 110
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	90 81       	ld	r25, Z
    27f6:	87 70       	andi	r24, 0x07	; 7
    27f8:	80 95       	com	r24
    27fa:	89 23       	and	r24, r25
    27fc:	80 83       	st	Z, r24
}
    27fe:	08 95       	ret

00002800 <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    2800:	ee e6       	ldi	r30, 0x6E	; 110
    2802:	f0 e0       	ldi	r31, 0x00	; 0
    2804:	90 81       	ld	r25, Z
    2806:	87 70       	andi	r24, 0x07	; 7
    2808:	80 95       	com	r24
    280a:	89 23       	and	r24, r25
    280c:	80 83       	st	Z, r24
    280e:	08 95       	ret

00002810 <micUsart0SetIODataRegister>:

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
	Boolean o_success = TRUE;
	UDR0 = udr0;
    2810:	80 93 c6 00 	sts	0x00C6, r24
	return o_success;
}
    2814:	81 e0       	ldi	r24, 0x01	; 1
    2816:	08 95       	ret

00002818 <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
	Boolean o_success = TRUE;
	UDR1 = udr1;
    2818:	80 93 ce 00 	sts	0x00CE, r24
	return o_success;
}
    281c:	81 e0       	ldi	r24, 0x01	; 1
    281e:	08 95       	ret

00002820 <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
	return UDR0 ;
    2820:	80 91 c6 00 	lds	r24, 0x00C6
}
    2824:	08 95       	ret

00002826 <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
	return UDR1 ;
    2826:	80 91 ce 00 	lds	r24, 0x00CE
}
    282a:	08 95       	ret

0000282c <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
  return ( UCSR0A & (1U << UDRE0 ) );
    282c:	80 91 c0 00 	lds	r24, 0x00C0
}
    2830:	80 72       	andi	r24, 0x20	; 32
    2832:	08 95       	ret

00002834 <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
  return ( UCSR1A & (1U << UDRE1 ) );
    2834:	80 91 c8 00 	lds	r24, 0x00C8
}
    2838:	80 72       	andi	r24, 0x20	; 32
    283a:	08 95       	ret

0000283c <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    283c:	20 91 c0 00 	lds	r18, 0x00C0
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	2c 71       	andi	r18, 0x1C	; 28
    2844:	30 70       	andi	r19, 0x00	; 0
}
    2846:	c9 01       	movw	r24, r18
    2848:	08 95       	ret

0000284a <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    284a:	20 91 c8 00 	lds	r18, 0x00C8
    284e:	30 e0       	ldi	r19, 0x00	; 0
    2850:	2c 71       	andi	r18, 0x1C	; 28
    2852:	30 70       	andi	r19, 0x00	; 0
}
    2854:	c9 01       	movw	r24, r18
    2856:	08 95       	ret

00002858 <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    2858:	00 97       	sbiw	r24, 0x00	; 0
    285a:	31 f0       	breq	.+12     	; 0x2868 <micUsart0SetSpeedMode+0x10>
	{
		UCSR0A &= ~mode;
	}
	else
	{
		UCSR0A |= mode;
    285c:	20 91 c0 00 	lds	r18, 0x00C0
    2860:	28 2b       	or	r18, r24
    2862:	20 93 c0 00 	sts	0x00C0, r18
    2866:	08 95       	ret
//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
	{
		UCSR0A &= ~mode;
    2868:	80 91 c0 00 	lds	r24, 0x00C0
    286c:	80 93 c0 00 	sts	0x00C0, r24
    2870:	08 95       	ret

00002872 <micUsart1SetSpeedMode>:
	}		
}
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    2872:	00 97       	sbiw	r24, 0x00	; 0
    2874:	31 f0       	breq	.+12     	; 0x2882 <micUsart1SetSpeedMode+0x10>
	{
		UCSR1A &= ~mode;
	}
	else
	{
		UCSR1A |= mode;
    2876:	20 91 c8 00 	lds	r18, 0x00C8
    287a:	28 2b       	or	r18, r24
    287c:	20 93 c8 00 	sts	0x00C8, r18
    2880:	08 95       	ret
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
	{
		UCSR1A &= ~mode;
    2882:	80 91 c8 00 	lds	r24, 0x00C8
    2886:	80 93 c8 00 	sts	0x00C8, r24
    288a:	08 95       	ret

0000288c <micUsart0GetSpeedMode>:
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    288c:	20 91 c0 00 	lds	r18, 0x00C0
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	22 70       	andi	r18, 0x02	; 2
    2894:	30 70       	andi	r19, 0x00	; 0
}
    2896:	c9 01       	movw	r24, r18
    2898:	08 95       	ret

0000289a <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    289a:	20 91 c8 00 	lds	r18, 0x00C8
    289e:	30 e0       	ldi	r19, 0x00	; 0
    28a0:	22 70       	andi	r18, 0x02	; 2
    28a2:	30 70       	andi	r19, 0x00	; 0
}
    28a4:	c9 01       	movw	r24, r18
    28a6:	08 95       	ret

000028a8 <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    28a8:	e0 ec       	ldi	r30, 0xC0	; 192
    28aa:	f0 e0       	ldi	r31, 0x00	; 0
    28ac:	80 81       	ld	r24, Z
    28ae:	81 60       	ori	r24, 0x01	; 1
    28b0:	80 83       	st	Z, r24
	return o_success;
}
    28b2:	81 e0       	ldi	r24, 0x01	; 1
    28b4:	08 95       	ret

000028b6 <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    28b6:	e8 ec       	ldi	r30, 0xC8	; 200
    28b8:	f0 e0       	ldi	r31, 0x00	; 0
    28ba:	80 81       	ld	r24, Z
    28bc:	81 60       	ori	r24, 0x01	; 1
    28be:	80 83       	st	Z, r24
	return o_success;
}
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	08 95       	ret

000028c4 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    28c4:	80 91 c0 00 	lds	r24, 0x00C0
}
    28c8:	81 70       	andi	r24, 0x01	; 1
    28ca:	08 95       	ret

000028cc <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    28cc:	80 91 c8 00 	lds	r24, 0x00C8
}
    28d0:	81 70       	andi	r24, 0x01	; 1
    28d2:	08 95       	ret

000028d4 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
  return ( UCSR0A & ( 1U << RXC0 ) );
    28d4:	80 91 c0 00 	lds	r24, 0x00C0
}
    28d8:	80 78       	andi	r24, 0x80	; 128
    28da:	08 95       	ret

000028dc <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
  return ( UCSR1A & ( 1U << RXC1 ) );
    28dc:	80 91 c8 00 	lds	r24, 0x00C8
}
    28e0:	80 78       	andi	r24, 0x80	; 128
    28e2:	08 95       	ret

000028e4 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR0A |= ( 1U << TXC0);
    28e4:	e0 ec       	ldi	r30, 0xC0	; 192
    28e6:	f0 e0       	ldi	r31, 0x00	; 0
    28e8:	80 81       	ld	r24, Z
    28ea:	80 64       	ori	r24, 0x40	; 64
    28ec:	80 83       	st	Z, r24
	return o_success;
}
    28ee:	81 e0       	ldi	r24, 0x01	; 1
    28f0:	08 95       	ret

000028f2 <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR1A |= ( 1U << TXC1);
    28f2:	e8 ec       	ldi	r30, 0xC8	; 200
    28f4:	f0 e0       	ldi	r31, 0x00	; 0
    28f6:	80 81       	ld	r24, Z
    28f8:	80 64       	ori	r24, 0x40	; 64
    28fa:	80 83       	st	Z, r24
	return o_success;
}
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	08 95       	ret

00002900 <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
  return ( UCSR0A & ( 1U << TXC0 ) );
    2900:	80 91 c0 00 	lds	r24, 0x00C0
}
    2904:	80 74       	andi	r24, 0x40	; 64
    2906:	08 95       	ret

00002908 <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
  return ( UCSR1A & ( 1U << TXC1 ) );
    2908:	80 91 c8 00 	lds	r24, 0x00C8
}
    290c:	80 74       	andi	r24, 0x40	; 64
    290e:	08 95       	ret

00002910 <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
  return ( UCSR0A & ( 1U << UDRE0 ) );
    2910:	80 91 c0 00 	lds	r24, 0x00C0
}
    2914:	80 72       	andi	r24, 0x20	; 32
    2916:	08 95       	ret

00002918 <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
  return ( UCSR1A & ( 1U << UDRE1 ) );
    2918:	80 91 c8 00 	lds	r24, 0x00C8
}
    291c:	80 72       	andi	r24, 0x20	; 32
    291e:	08 95       	ret

00002920 <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    2920:	e1 ec       	ldi	r30, 0xC1	; 193
    2922:	f0 e0       	ldi	r31, 0x00	; 0
    2924:	80 81       	ld	r24, Z
    2926:	88 60       	ori	r24, 0x08	; 8
    2928:	80 83       	st	Z, r24
	return o_success;
}
    292a:	81 e0       	ldi	r24, 0x01	; 1
    292c:	08 95       	ret

0000292e <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    292e:	e9 ec       	ldi	r30, 0xC9	; 201
    2930:	f0 e0       	ldi	r31, 0x00	; 0
    2932:	80 81       	ld	r24, Z
    2934:	88 60       	ori	r24, 0x08	; 8
    2936:	80 83       	st	Z, r24
	return o_success;
}
    2938:	81 e0       	ldi	r24, 0x01	; 1
    293a:	08 95       	ret

0000293c <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << TXEN0 );
    293c:	e1 ec       	ldi	r30, 0xC1	; 193
    293e:	f0 e0       	ldi	r31, 0x00	; 0
    2940:	80 81       	ld	r24, Z
    2942:	87 7f       	andi	r24, 0xF7	; 247
    2944:	80 83       	st	Z, r24
	return o_success;
}
    2946:	81 e0       	ldi	r24, 0x01	; 1
    2948:	08 95       	ret

0000294a <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << TXEN1 );
    294a:	e9 ec       	ldi	r30, 0xC9	; 201
    294c:	f0 e0       	ldi	r31, 0x00	; 0
    294e:	80 81       	ld	r24, Z
    2950:	87 7f       	andi	r24, 0xF7	; 247
    2952:	80 83       	st	Z, r24
	return o_success;
}
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	08 95       	ret

00002958 <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    2958:	e1 ec       	ldi	r30, 0xC1	; 193
    295a:	f0 e0       	ldi	r31, 0x00	; 0
    295c:	80 81       	ld	r24, Z
    295e:	80 61       	ori	r24, 0x10	; 16
    2960:	80 83       	st	Z, r24
	return o_success;
}
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	08 95       	ret

00002966 <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    2966:	e9 ec       	ldi	r30, 0xC9	; 201
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	80 81       	ld	r24, Z
    296c:	80 61       	ori	r24, 0x10	; 16
    296e:	80 83       	st	Z, r24
	return o_success;
}
    2970:	81 e0       	ldi	r24, 0x01	; 1
    2972:	08 95       	ret

00002974 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << RXEN0 );
    2974:	e1 ec       	ldi	r30, 0xC1	; 193
    2976:	f0 e0       	ldi	r31, 0x00	; 0
    2978:	80 81       	ld	r24, Z
    297a:	8f 7e       	andi	r24, 0xEF	; 239
    297c:	80 83       	st	Z, r24
	return o_success;
}
    297e:	81 e0       	ldi	r24, 0x01	; 1
    2980:	08 95       	ret

00002982 <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << RXEN1 );
    2982:	e9 ec       	ldi	r30, 0xC9	; 201
    2984:	f0 e0       	ldi	r31, 0x00	; 0
    2986:	80 81       	ld	r24, Z
    2988:	8f 7e       	andi	r24, 0xEF	; 239
    298a:	80 83       	st	Z, r24
	return o_success;
}
    298c:	81 e0       	ldi	r24, 0x01	; 1
    298e:	08 95       	ret

00002990 <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    2990:	e1 ec       	ldi	r30, 0xC1	; 193
    2992:	f0 e0       	ldi	r31, 0x00	; 0
    2994:	20 81       	ld	r18, Z
    2996:	98 2f       	mov	r25, r24
    2998:	94 70       	andi	r25, 0x04	; 4
    299a:	2b 7f       	andi	r18, 0xFB	; 251
    299c:	92 2b       	or	r25, r18
    299e:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    29a0:	e2 ec       	ldi	r30, 0xC2	; 194
    29a2:	f0 e0       	ldi	r31, 0x00	; 0
    29a4:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    29a6:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    29a8:	86 70       	andi	r24, 0x06	; 6
    29aa:	99 7f       	andi	r25, 0xF9	; 249
    29ac:	89 2b       	or	r24, r25
    29ae:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
}
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	08 95       	ret

000029b4 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    29b4:	e9 ec       	ldi	r30, 0xC9	; 201
    29b6:	f0 e0       	ldi	r31, 0x00	; 0
    29b8:	20 81       	ld	r18, Z
    29ba:	98 2f       	mov	r25, r24
    29bc:	94 70       	andi	r25, 0x04	; 4
    29be:	2b 7f       	andi	r18, 0xFB	; 251
    29c0:	92 2b       	or	r25, r18
    29c2:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    29c4:	ea ec       	ldi	r30, 0xCA	; 202
    29c6:	f0 e0       	ldi	r31, 0x00	; 0
    29c8:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    29ca:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    29cc:	86 70       	andi	r24, 0x06	; 6
    29ce:	99 7f       	andi	r25, 0xF9	; 249
    29d0:	89 2b       	or	r24, r25
    29d2:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
}
    29d4:	81 e0       	ldi	r24, 0x01	; 1
    29d6:	08 95       	ret

000029d8 <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    29d8:	e2 ec       	ldi	r30, 0xC2	; 194
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	90 81       	ld	r25, Z
    29de:	80 73       	andi	r24, 0x30	; 48
    29e0:	9f 7c       	andi	r25, 0xCF	; 207
    29e2:	89 2b       	or	r24, r25
    29e4:	80 83       	st	Z, r24
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
}
    29e6:	81 e0       	ldi	r24, 0x01	; 1
    29e8:	08 95       	ret

000029ea <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    29ea:	ea ec       	ldi	r30, 0xCA	; 202
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	90 81       	ld	r25, Z
    29f0:	80 73       	andi	r24, 0x30	; 48
    29f2:	9f 7c       	andi	r25, 0xCF	; 207
    29f4:	89 2b       	or	r24, r25
    29f6:	80 83       	st	Z, r24
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
}
    29f8:	81 e0       	ldi	r24, 0x01	; 1
    29fa:	08 95       	ret

000029fc <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    29fc:	e2 ec       	ldi	r30, 0xC2	; 194
    29fe:	f0 e0       	ldi	r31, 0x00	; 0
    2a00:	90 81       	ld	r25, Z
    2a02:	88 70       	andi	r24, 0x08	; 8
    2a04:	97 7f       	andi	r25, 0xF7	; 247
    2a06:	89 2b       	or	r24, r25
    2a08:	80 83       	st	Z, r24
			(stop_bits & (1U << USBS0));
	return o_success;
}
    2a0a:	81 e0       	ldi	r24, 0x01	; 1
    2a0c:	08 95       	ret

00002a0e <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    2a0e:	ea ec       	ldi	r30, 0xCA	; 202
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	90 81       	ld	r25, Z
    2a14:	88 70       	andi	r24, 0x08	; 8
    2a16:	97 7f       	andi	r25, 0xF7	; 247
    2a18:	89 2b       	or	r24, r25
    2a1a:	80 83       	st	Z, r24
			(stop_bits & (1U << USBS1));
	return o_success;
}
    2a1c:	81 e0       	ldi	r24, 0x01	; 1
    2a1e:	08 95       	ret

00002a20 <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << RXCIE0);
    2a20:	e1 ec       	ldi	r30, 0xC1	; 193
    2a22:	f0 e0       	ldi	r31, 0x00	; 0
    2a24:	80 81       	ld	r24, Z
    2a26:	80 68       	ori	r24, 0x80	; 128
    2a28:	80 83       	st	Z, r24

	return o_success;
}
    2a2a:	81 e0       	ldi	r24, 0x01	; 1
    2a2c:	08 95       	ret

00002a2e <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << RXCIE1);
    2a2e:	e9 ec       	ldi	r30, 0xC9	; 201
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	80 81       	ld	r24, Z
    2a34:	80 68       	ori	r24, 0x80	; 128
    2a36:	80 83       	st	Z, r24

	return o_success;
}
    2a38:	81 e0       	ldi	r24, 0x01	; 1
    2a3a:	08 95       	ret

00002a3c <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << RXCIE0);
    2a3c:	e1 ec       	ldi	r30, 0xC1	; 193
    2a3e:	f0 e0       	ldi	r31, 0x00	; 0
    2a40:	80 81       	ld	r24, Z
    2a42:	8f 77       	andi	r24, 0x7F	; 127
    2a44:	80 83       	st	Z, r24

	return o_success;
}
    2a46:	81 e0       	ldi	r24, 0x01	; 1
    2a48:	08 95       	ret

00002a4a <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << RXCIE1);
    2a4a:	e9 ec       	ldi	r30, 0xC9	; 201
    2a4c:	f0 e0       	ldi	r31, 0x00	; 0
    2a4e:	80 81       	ld	r24, Z
    2a50:	8f 77       	andi	r24, 0x7F	; 127
    2a52:	80 83       	st	Z, r24

	return o_success;
}
    2a54:	81 e0       	ldi	r24, 0x01	; 1
    2a56:	08 95       	ret

00002a58 <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << TXCIE0);
    2a58:	e1 ec       	ldi	r30, 0xC1	; 193
    2a5a:	f0 e0       	ldi	r31, 0x00	; 0
    2a5c:	80 81       	ld	r24, Z
    2a5e:	80 64       	ori	r24, 0x40	; 64
    2a60:	80 83       	st	Z, r24

	return o_success;
}
    2a62:	81 e0       	ldi	r24, 0x01	; 1
    2a64:	08 95       	ret

00002a66 <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << TXCIE1);
    2a66:	e9 ec       	ldi	r30, 0xC9	; 201
    2a68:	f0 e0       	ldi	r31, 0x00	; 0
    2a6a:	80 81       	ld	r24, Z
    2a6c:	80 64       	ori	r24, 0x40	; 64
    2a6e:	80 83       	st	Z, r24

	return o_success;
}
    2a70:	81 e0       	ldi	r24, 0x01	; 1
    2a72:	08 95       	ret

00002a74 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << TXCIE0);
    2a74:	e1 ec       	ldi	r30, 0xC1	; 193
    2a76:	f0 e0       	ldi	r31, 0x00	; 0
    2a78:	80 81       	ld	r24, Z
    2a7a:	8f 7b       	andi	r24, 0xBF	; 191
    2a7c:	80 83       	st	Z, r24

	return o_success;
}
    2a7e:	81 e0       	ldi	r24, 0x01	; 1
    2a80:	08 95       	ret

00002a82 <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << TXCIE1);
    2a82:	e9 ec       	ldi	r30, 0xC9	; 201
    2a84:	f0 e0       	ldi	r31, 0x00	; 0
    2a86:	80 81       	ld	r24, Z
    2a88:	8f 7b       	andi	r24, 0xBF	; 191
    2a8a:	80 83       	st	Z, r24

	return o_success;
}
    2a8c:	81 e0       	ldi	r24, 0x01	; 1
    2a8e:	08 95       	ret

00002a90 <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << UDRIE0);
    2a90:	e1 ec       	ldi	r30, 0xC1	; 193
    2a92:	f0 e0       	ldi	r31, 0x00	; 0
    2a94:	80 81       	ld	r24, Z
    2a96:	80 62       	ori	r24, 0x20	; 32
    2a98:	80 83       	st	Z, r24

	return o_success;
}
    2a9a:	81 e0       	ldi	r24, 0x01	; 1
    2a9c:	08 95       	ret

00002a9e <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << UDRIE1);
    2a9e:	e9 ec       	ldi	r30, 0xC9	; 201
    2aa0:	f0 e0       	ldi	r31, 0x00	; 0
    2aa2:	80 81       	ld	r24, Z
    2aa4:	80 62       	ori	r24, 0x20	; 32
    2aa6:	80 83       	st	Z, r24

	return o_success;
}
    2aa8:	81 e0       	ldi	r24, 0x01	; 1
    2aaa:	08 95       	ret

00002aac <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << UDRIE0);
    2aac:	e1 ec       	ldi	r30, 0xC1	; 193
    2aae:	f0 e0       	ldi	r31, 0x00	; 0
    2ab0:	80 81       	ld	r24, Z
    2ab2:	8f 7d       	andi	r24, 0xDF	; 223
    2ab4:	80 83       	st	Z, r24

	return o_success;
}
    2ab6:	81 e0       	ldi	r24, 0x01	; 1
    2ab8:	08 95       	ret

00002aba <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << UDRIE1);
    2aba:	e9 ec       	ldi	r30, 0xC9	; 201
    2abc:	f0 e0       	ldi	r31, 0x00	; 0
    2abe:	80 81       	ld	r24, Z
    2ac0:	8f 7d       	andi	r24, 0xDF	; 223
    2ac2:	80 83       	st	Z, r24

	return o_success;
}
    2ac4:	81 e0       	ldi	r24, 0x01	; 1
    2ac6:	08 95       	ret

00002ac8 <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    2ac8:	e2 ec       	ldi	r30, 0xC2	; 194
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	90 81       	ld	r25, Z
    2ace:	81 70       	andi	r24, 0x01	; 1
    2ad0:	9e 7f       	andi	r25, 0xFE	; 254
    2ad2:	89 2b       	or	r24, r25
    2ad4:	80 83       	st	Z, r24
  
	return o_success;
}
    2ad6:	81 e0       	ldi	r24, 0x01	; 1
    2ad8:	08 95       	ret

00002ada <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    2ada:	ea ec       	ldi	r30, 0xCA	; 202
    2adc:	f0 e0       	ldi	r31, 0x00	; 0
    2ade:	90 81       	ld	r25, Z
    2ae0:	81 70       	andi	r24, 0x01	; 1
    2ae2:	9e 7f       	andi	r25, 0xFE	; 254
    2ae4:	89 2b       	or	r24, r25
    2ae6:	80 83       	st	Z, r24
  
	return o_success;
}
    2ae8:	81 e0       	ldi	r24, 0x01	; 1
    2aea:	08 95       	ret

00002aec <micUsart0SetBaudRateAsynchronousNormalMode>:
}

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    2aec:	20 91 c0 00 	lds	r18, 0x00C0
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    2af0:	20 fd       	sbrc	r18, 0
    2af2:	26 c0       	rjmp	.+76     	; 0x2b40 <micUsart0SetBaudRateAsynchronousNormalMode+0x54>
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    2af4:	20 91 c0 00 	lds	r18, 0x00C0
{
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    2af8:	21 fd       	sbrc	r18, 1
    2afa:	20 c0       	rjmp	.+64     	; 0x2b3c <micUsart0SetBaudRateAsynchronousNormalMode+0x50>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    2afc:	9b 01       	movw	r18, r22
    2afe:	ac 01       	movw	r20, r24
    2b00:	22 0f       	add	r18, r18
    2b02:	33 1f       	adc	r19, r19
    2b04:	44 1f       	adc	r20, r20
    2b06:	55 1f       	adc	r21, r21
    2b08:	22 0f       	add	r18, r18
    2b0a:	33 1f       	adc	r19, r19
    2b0c:	44 1f       	adc	r20, r20
    2b0e:	55 1f       	adc	r21, r21
    2b10:	22 0f       	add	r18, r18
    2b12:	33 1f       	adc	r19, r19
    2b14:	44 1f       	adc	r20, r20
    2b16:	55 1f       	adc	r21, r21
    2b18:	22 0f       	add	r18, r18
    2b1a:	33 1f       	adc	r19, r19
    2b1c:	44 1f       	adc	r20, r20
    2b1e:	55 1f       	adc	r21, r21
    2b20:	60 e0       	ldi	r22, 0x00	; 0
    2b22:	74 e2       	ldi	r23, 0x24	; 36
    2b24:	84 ef       	ldi	r24, 0xF4	; 244
    2b26:	90 e0       	ldi	r25, 0x00	; 0
    2b28:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2b2c:	21 50       	subi	r18, 0x01	; 1
    2b2e:	30 40       	sbci	r19, 0x00	; 0
    2b30:	30 93 c5 00 	sts	0x00C5, r19
    2b34:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    2b38:	81 e0       	ldi	r24, 0x01	; 1
    2b3a:	08 95       	ret
}

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2b3c:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    2b3e:	08 95       	ret
}

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2b40:	80 e0       	ldi	r24, 0x00	; 0
    2b42:	08 95       	ret

00002b44 <micUsart1SetBaudRateAsynchronousNormalMode>:
	return ( UCSR0A & ( 1U << MPCM0 ) );
}
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    2b44:	20 91 c8 00 	lds	r18, 0x00C8
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    2b48:	20 fd       	sbrc	r18, 0
    2b4a:	26 c0       	rjmp	.+76     	; 0x2b98 <micUsart1SetBaudRateAsynchronousNormalMode+0x54>
	return ( UCSR0A & ( 1U << U2X0 ) );	
}
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    2b4c:	20 91 c8 00 	lds	r18, 0x00C8
{
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    2b50:	21 fd       	sbrc	r18, 1
    2b52:	20 c0       	rjmp	.+64     	; 0x2b94 <micUsart1SetBaudRateAsynchronousNormalMode+0x50>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    2b54:	9b 01       	movw	r18, r22
    2b56:	ac 01       	movw	r20, r24
    2b58:	22 0f       	add	r18, r18
    2b5a:	33 1f       	adc	r19, r19
    2b5c:	44 1f       	adc	r20, r20
    2b5e:	55 1f       	adc	r21, r21
    2b60:	22 0f       	add	r18, r18
    2b62:	33 1f       	adc	r19, r19
    2b64:	44 1f       	adc	r20, r20
    2b66:	55 1f       	adc	r21, r21
    2b68:	22 0f       	add	r18, r18
    2b6a:	33 1f       	adc	r19, r19
    2b6c:	44 1f       	adc	r20, r20
    2b6e:	55 1f       	adc	r21, r21
    2b70:	22 0f       	add	r18, r18
    2b72:	33 1f       	adc	r19, r19
    2b74:	44 1f       	adc	r20, r20
    2b76:	55 1f       	adc	r21, r21
    2b78:	60 e0       	ldi	r22, 0x00	; 0
    2b7a:	74 e2       	ldi	r23, 0x24	; 36
    2b7c:	84 ef       	ldi	r24, 0xF4	; 244
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2b84:	21 50       	subi	r18, 0x01	; 1
    2b86:	30 40       	sbci	r19, 0x00	; 0
    2b88:	30 93 cd 00 	sts	0x00CD, r19
    2b8c:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    2b90:	81 e0       	ldi	r24, 0x01	; 1
    2b92:	08 95       	ret
	return o_success;
}	
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2b94:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    2b96:	08 95       	ret
	return o_success;
}	
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2b98:	80 e0       	ldi	r24, 0x00	; 0
    2b9a:	08 95       	ret

00002b9c <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:
}

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    2b9c:	20 91 c0 00 	lds	r18, 0x00C0
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    2ba0:	20 fd       	sbrc	r18, 0
    2ba2:	22 c0       	rjmp	.+68     	; 0x2be8 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x4c>
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    2ba4:	20 91 c0 00 	lds	r18, 0x00C0
{	
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    2ba8:	21 fd       	sbrc	r18, 1
    2baa:	02 c0       	rjmp	.+4      	; 0x2bb0 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x14>
}	

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2bac:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    2bae:	08 95       	ret
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    2bb0:	9b 01       	movw	r18, r22
    2bb2:	ac 01       	movw	r20, r24
    2bb4:	22 0f       	add	r18, r18
    2bb6:	33 1f       	adc	r19, r19
    2bb8:	44 1f       	adc	r20, r20
    2bba:	55 1f       	adc	r21, r21
    2bbc:	22 0f       	add	r18, r18
    2bbe:	33 1f       	adc	r19, r19
    2bc0:	44 1f       	adc	r20, r20
    2bc2:	55 1f       	adc	r21, r21
    2bc4:	22 0f       	add	r18, r18
    2bc6:	33 1f       	adc	r19, r19
    2bc8:	44 1f       	adc	r20, r20
    2bca:	55 1f       	adc	r21, r21
    2bcc:	60 e0       	ldi	r22, 0x00	; 0
    2bce:	74 e2       	ldi	r23, 0x24	; 36
    2bd0:	84 ef       	ldi	r24, 0xF4	; 244
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2bd8:	21 50       	subi	r18, 0x01	; 1
    2bda:	30 40       	sbci	r19, 0x00	; 0
    2bdc:	30 93 c5 00 	sts	0x00C5, r19
    2be0:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    2be4:	81 e0       	ldi	r24, 0x01	; 1
    2be6:	08 95       	ret
}	

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2be8:	80 e0       	ldi	r24, 0x00	; 0
    2bea:	08 95       	ret

00002bec <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
	return ( UCSR0A & ( 1U << MPCM0 ) );
}
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    2bec:	20 91 c8 00 	lds	r18, 0x00C8
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    2bf0:	20 fd       	sbrc	r18, 0
    2bf2:	22 c0       	rjmp	.+68     	; 0x2c38 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x4c>
	return ( UCSR0A & ( 1U << U2X0 ) );	
}
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    2bf4:	20 91 c8 00 	lds	r18, 0x00C8
{	
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    2bf8:	21 fd       	sbrc	r18, 1
    2bfa:	02 c0       	rjmp	.+4      	; 0x2c00 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x14>
	return o_success;
}
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2bfc:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    2bfe:	08 95       	ret
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    2c00:	9b 01       	movw	r18, r22
    2c02:	ac 01       	movw	r20, r24
    2c04:	22 0f       	add	r18, r18
    2c06:	33 1f       	adc	r19, r19
    2c08:	44 1f       	adc	r20, r20
    2c0a:	55 1f       	adc	r21, r21
    2c0c:	22 0f       	add	r18, r18
    2c0e:	33 1f       	adc	r19, r19
    2c10:	44 1f       	adc	r20, r20
    2c12:	55 1f       	adc	r21, r21
    2c14:	22 0f       	add	r18, r18
    2c16:	33 1f       	adc	r19, r19
    2c18:	44 1f       	adc	r20, r20
    2c1a:	55 1f       	adc	r21, r21
    2c1c:	60 e0       	ldi	r22, 0x00	; 0
    2c1e:	74 e2       	ldi	r23, 0x24	; 36
    2c20:	84 ef       	ldi	r24, 0xF4	; 244
    2c22:	90 e0       	ldi	r25, 0x00	; 0
    2c24:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2c28:	21 50       	subi	r18, 0x01	; 1
    2c2a:	30 40       	sbci	r19, 0x00	; 0
    2c2c:	30 93 cd 00 	sts	0x00CD, r19
    2c30:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    2c34:	81 e0       	ldi	r24, 0x01	; 1
    2c36:	08 95       	ret
	return o_success;
}
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2c38:	80 e0       	ldi	r24, 0x00	; 0
    2c3a:	08 95       	ret

00002c3c <micUsart0SetBaudRateSynchronousMasterMode>:
}

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    2c3c:	20 91 c0 00 	lds	r18, 0x00C0
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    2c40:	20 fd       	sbrc	r18, 0
    2c42:	02 c0       	rjmp	.+4      	; 0x2c48 <micUsart0SetBaudRateSynchronousMasterMode+0xc>
}

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2c44:	80 e0       	ldi	r24, 0x00	; 0
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
}
    2c46:	08 95       	ret
{	
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    2c48:	9b 01       	movw	r18, r22
    2c4a:	ac 01       	movw	r20, r24
    2c4c:	22 0f       	add	r18, r18
    2c4e:	33 1f       	adc	r19, r19
    2c50:	44 1f       	adc	r20, r20
    2c52:	55 1f       	adc	r21, r21
    2c54:	60 e0       	ldi	r22, 0x00	; 0
    2c56:	74 e2       	ldi	r23, 0x24	; 36
    2c58:	84 ef       	ldi	r24, 0xF4	; 244
    2c5a:	90 e0       	ldi	r25, 0x00	; 0
    2c5c:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2c60:	21 50       	subi	r18, 0x01	; 1
    2c62:	30 40       	sbci	r19, 0x00	; 0
    2c64:	30 93 c5 00 	sts	0x00C5, r19
    2c68:	20 93 c4 00 	sts	0x00C4, r18
		o_success = TRUE;
    2c6c:	81 e0       	ldi	r24, 0x01	; 1
    2c6e:	08 95       	ret

00002c70 <micUsart1SetBaudRateSynchronousMasterMode>:
	return ( UCSR0A & ( 1U << MPCM0 ) );
}
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    2c70:	20 91 c8 00 	lds	r18, 0x00C8
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    2c74:	20 fd       	sbrc	r18, 0
    2c76:	02 c0       	rjmp	.+4      	; 0x2c7c <micUsart1SetBaudRateSynchronousMasterMode+0xc>
	return o_success;
}
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2c78:	80 e0       	ldi	r24, 0x00	; 0
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
    2c7a:	08 95       	ret
{	
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    2c7c:	9b 01       	movw	r18, r22
    2c7e:	ac 01       	movw	r20, r24
    2c80:	22 0f       	add	r18, r18
    2c82:	33 1f       	adc	r19, r19
    2c84:	44 1f       	adc	r20, r20
    2c86:	55 1f       	adc	r21, r21
    2c88:	60 e0       	ldi	r22, 0x00	; 0
    2c8a:	74 e2       	ldi	r23, 0x24	; 36
    2c8c:	84 ef       	ldi	r24, 0xF4	; 244
    2c8e:	90 e0       	ldi	r25, 0x00	; 0
    2c90:	0e 94 a1 17 	call	0x2f42	; 0x2f42 <__udivmodsi4>
    2c94:	21 50       	subi	r18, 0x01	; 1
    2c96:	30 40       	sbci	r19, 0x00	; 0
    2c98:	30 93 cd 00 	sts	0x00CD, r19
    2c9c:	20 93 cc 00 	sts	0x00CC, r18
		o_success = TRUE;
    2ca0:	81 e0       	ldi	r24, 0x01	; 1
    2ca2:	08 95       	ret

00002ca4 <main>:
static Boolean MainInitSystemDrivers(void)
{
	Boolean o_success = TRUE;
	
	//init des drivers
	DrvUart();
    2ca4:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <DrvUart>
	DrvTimer();
    2ca8:	0e 94 1a 09 	call	0x1234	; 0x1234 <DrvTimer>
	DrvEvent();
    2cac:	0e 94 29 05 	call	0xa52	; 0xa52 <DrvEvent>
	DrvAdc();
    2cb0:	0e 94 17 05 	call	0xa2e	; 0xa2e <DrvAdc>
	DrvTwi();
    2cb4:	0e 94 00 0b 	call	0x1600	; 0x1600 <DrvTwi>
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    2cb8:	8a e0       	ldi	r24, 0x0A	; 10
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    2cc0:	8a e0       	ldi	r24, 0x0A	; 10
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
    2cc4:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    2cc8:	89 e0       	ldi	r24, 0x09	; 9
    2cca:	90 e0       	ldi	r25, 0x00	; 0
    2ccc:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    2cd0:	89 e0       	ldi	r24, 0x09	; 9
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	0e 94 34 10 	call	0x2068	; 0x2068 <micIoPortsConfigureToLowLevel>
static Boolean MainInitSystemControl( void ) 
{
	Boolean o_success = TRUE;
	
	//init des controls
	CtrlUartProtocole();
    2cd8:	0e 94 22 02 	call	0x444	; 0x444 <CtrlUartProtocole>
	CtrlUltraSon();
    2cdc:	0e 94 ca 02 	call	0x594	; 0x594 <CtrlUltraSon>
	//CtrlMicrophone();
	CtrlEye();
    2ce0:	0e 94 67 00 	call	0xce	; 0xce <CtrlEye>
	CtrlLight();
    2ce4:	0e 94 67 01 	call	0x2ce	; 0x2ce <CtrlLight>
	
	//on lance nos controles
	MainInitSystemControl();
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    2ce8:	0e 94 a7 06 	call	0xd4e	; 0xd4e <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3U);
    2cec:	83 e0       	ldi	r24, 0x03	; 3
    2cee:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <CtrlEyeBlink>
    2cf2:	04 c0       	rjmp	.+8      	; 0x2cfc <main+0x58>

//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
	//get next event
	if(main_event_flags > 0)
    2cf4:	80 e0       	ldi	r24, 0x00	; 0
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    2cf8:	0e 94 2e 05 	call	0xa5c	; 0xa5c <DrvEventKillEvent>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    2cfc:	0e 94 3d 05 	call	0xa7a	; 0xa7a <DrvEventGetEvent>
    2d00:	90 93 1f 01 	sts	0x011F, r25
    2d04:	80 93 1e 01 	sts	0x011E, r24

//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
	//get next event
	if(main_event_flags > 0)
    2d08:	00 97       	sbiw	r24, 0x00	; 0
    2d0a:	a1 f3       	breq	.-24     	; 0x2cf4 <main+0x50>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    2d0c:	0e 94 23 02 	call	0x446	; 0x446 <CtrlUartProtocoleDispatcher>
		CtrlUltraSonDispatcher( main_event_flags );
    2d10:	80 91 1e 01 	lds	r24, 0x011E
    2d14:	90 91 1f 01 	lds	r25, 0x011F
    2d18:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <CtrlUltraSonDispatcher>
		CtrlLightDispatcher( main_event_flags );
    2d1c:	80 91 1e 01 	lds	r24, 0x011E
    2d20:	90 91 1f 01 	lds	r25, 0x011F
    2d24:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <CtrlLightDispatcher>
		CtrlEyeDispatcher( main_event_flags );
    2d28:	80 91 1e 01 	lds	r24, 0x011E
    2d2c:	90 91 1f 01 	lds	r25, 0x011F
    2d30:	0e 94 6a 00 	call	0xd4	; 0xd4 <CtrlEyeDispatcher>
    2d34:	80 91 1e 01 	lds	r24, 0x011E
    2d38:	90 91 1f 01 	lds	r25, 0x011F
    2d3c:	dd cf       	rjmp	.-70     	; 0x2cf8 <main+0x54>

00002d3e <TlsStringSearchChar>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2d3e:	44 23       	and	r20, r20
    2d40:	69 f0       	breq	.+26     	; 0x2d5c <TlsStringSearchChar+0x1e>
	{
		if( string[ loop_end ] == caract )
    2d42:	fc 01       	movw	r30, r24
    2d44:	20 81       	ld	r18, Z
    2d46:	26 17       	cp	r18, r22
    2d48:	59 f0       	breq	.+22     	; 0x2d60 <TlsStringSearchChar+0x22>
#include "tools_string.h"


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
    2d4a:	31 96       	adiw	r30, 0x01	; 1
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2d4c:	80 e0       	ldi	r24, 0x00	; 0
    2d4e:	03 c0       	rjmp	.+6      	; 0x2d56 <TlsStringSearchChar+0x18>
	{
		if( string[ loop_end ] == caract )
    2d50:	91 91       	ld	r25, Z+
    2d52:	96 17       	cp	r25, r22
    2d54:	31 f0       	breq	.+12     	; 0x2d62 <TlsStringSearchChar+0x24>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2d56:	8f 5f       	subi	r24, 0xFF	; 255
    2d58:	84 17       	cp	r24, r20
    2d5a:	d0 f3       	brcs	.-12     	; 0x2d50 <TlsStringSearchChar+0x12>

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
    2d5c:	80 e0       	ldi	r24, 0x00	; 0
    2d5e:	08 95       	ret
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2d60:	80 e0       	ldi	r24, 0x00	; 0
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
}
    2d62:	08 95       	ret

00002d64 <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2d64:	8a 30       	cpi	r24, 0x0A	; 10
    2d66:	28 f4       	brcc	.+10     	; 0x2d72 <TlsStringConvertByteToAscii+0xe>
	{
		data_out[0U] = data_in + '0';	
    2d68:	80 5d       	subi	r24, 0xD0	; 208
    2d6a:	fb 01       	movw	r30, r22
    2d6c:	80 83       	st	Z, r24
		return TRUE;
    2d6e:	81 e0       	ldi	r24, 0x01	; 1
    2d70:	08 95       	ret
	}
	return FALSE;
    2d72:	80 e0       	ldi	r24, 0x00	; 0
}
    2d74:	08 95       	ret

00002d76 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    2d76:	1f 93       	push	r17
    2d78:	cf 93       	push	r28
    2d7a:	df 93       	push	r29
    2d7c:	eb 01       	movw	r28, r22
    2d7e:	fa 01       	movw	r30, r20
	Int16U unit = 1000U;
	*lenght = 0;
    2d80:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
	
	if( data_in == 0 )
    2d82:	88 23       	and	r24, r24
    2d84:	09 f4       	brne	.+2      	; 0x2d88 <TlsStringConvertBytesToAscii+0x12>
    2d86:	6e c0       	rjmp	.+220    	; 0x2e64 <TlsStringConvertBytesToAscii+0xee>
//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
	Int16U unit = 1000U;
	*lenght = 0;
	Int16U temp_data = data_in;
    2d88:	28 2f       	mov	r18, r24
    2d8a:	30 e0       	ldi	r19, 0x00	; 0
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    2d8c:	c9 01       	movw	r24, r18
    2d8e:	68 ee       	ldi	r22, 0xE8	; 232
    2d90:	73 e0       	ldi	r23, 0x03	; 3
    2d92:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2d96:	61 15       	cp	r22, r1
    2d98:	71 05       	cpc	r23, r1
    2d9a:	09 f0       	breq	.+2      	; 0x2d9e <TlsStringConvertBytesToAscii+0x28>
    2d9c:	46 c0       	rjmp	.+140    	; 0x2e2a <TlsStringConvertBytesToAscii+0xb4>
    2d9e:	40 e0       	ldi	r20, 0x00	; 0
    2da0:	c9 01       	movw	r24, r18
    2da2:	64 e6       	ldi	r22, 0x64	; 100
    2da4:	70 e0       	ldi	r23, 0x00	; 0
    2da6:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2daa:	61 15       	cp	r22, r1
    2dac:	71 05       	cpc	r23, r1
    2dae:	09 f4       	brne	.+2      	; 0x2db2 <TlsStringConvertBytesToAscii+0x3c>
    2db0:	52 c0       	rjmp	.+164    	; 0x2e56 <TlsStringConvertBytesToAscii+0xe0>
}

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2db2:	6a 30       	cpi	r22, 0x0A	; 10
    2db4:	08 f4       	brcc	.+2      	; 0x2db8 <TlsStringConvertBytesToAscii+0x42>
    2db6:	53 c0       	rjmp	.+166    	; 0x2e5e <TlsStringConvertBytesToAscii+0xe8>
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
    2db8:	10 e0       	ldi	r17, 0x00	; 0
				TlsStringConvertByteToAscii((temp_data / unit),&val);
				temp_data -= ((temp_data / unit) * unit);
    2dba:	c9 01       	movw	r24, r18
    2dbc:	64 e6       	ldi	r22, 0x64	; 100
    2dbe:	70 e0       	ldi	r23, 0x00	; 0
    2dc0:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2dc4:	9c 01       	movw	r18, r24
				data_out[*lenght] = val;
    2dc6:	de 01       	movw	r26, r28
    2dc8:	a4 0f       	add	r26, r20
    2dca:	b1 1d       	adc	r27, r1
    2dcc:	1c 93       	st	X, r17
				*lenght +=1U;
    2dce:	40 81       	ld	r20, Z
    2dd0:	4f 5f       	subi	r20, 0xFF	; 255
    2dd2:	40 83       	st	Z, r20
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    2dd4:	c9 01       	movw	r24, r18
    2dd6:	6a e0       	ldi	r22, 0x0A	; 10
    2dd8:	70 e0       	ldi	r23, 0x00	; 0
    2dda:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2dde:	61 15       	cp	r22, r1
    2de0:	71 05       	cpc	r23, r1
    2de2:	09 f4       	brne	.+2      	; 0x2de6 <TlsStringConvertBytesToAscii+0x70>
    2de4:	55 c0       	rjmp	.+170    	; 0x2e90 <TlsStringConvertBytesToAscii+0x11a>
}

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2de6:	6a 30       	cpi	r22, 0x0A	; 10
    2de8:	08 f4       	brcc	.+2      	; 0x2dec <TlsStringConvertBytesToAscii+0x76>
    2dea:	56 c0       	rjmp	.+172    	; 0x2e98 <TlsStringConvertBytesToAscii+0x122>
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
    2dec:	10 e0       	ldi	r17, 0x00	; 0
				TlsStringConvertByteToAscii((temp_data / unit),&val);
				temp_data -= ((temp_data / unit) * unit);
    2dee:	c9 01       	movw	r24, r18
    2df0:	6a e0       	ldi	r22, 0x0A	; 10
    2df2:	70 e0       	ldi	r23, 0x00	; 0
    2df4:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2df8:	9c 01       	movw	r18, r24
				data_out[*lenght] = val;
    2dfa:	de 01       	movw	r26, r28
    2dfc:	a4 0f       	add	r26, r20
    2dfe:	b1 1d       	adc	r27, r1
    2e00:	1c 93       	st	X, r17
				*lenght +=1U;
    2e02:	40 81       	ld	r20, Z
    2e04:	4f 5f       	subi	r20, 0xFF	; 255
    2e06:	40 83       	st	Z, r20
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    2e08:	21 15       	cp	r18, r1
    2e0a:	31 05       	cpc	r19, r1
    2e0c:	a1 f5       	brne	.+104    	; 0x2e76 <TlsStringConvertBytesToAscii+0x100>
    2e0e:	44 23       	and	r20, r20
    2e10:	41 f0       	breq	.+16     	; 0x2e22 <TlsStringConvertBytesToAscii+0xac>
			{
				Int8U val = 0U;
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    2e12:	20 e0       	ldi	r18, 0x00	; 0
//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
	{
		data_out[0U] = data_in + '0';	
    2e14:	20 5d       	subi	r18, 0xD0	; 208
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
				TlsStringConvertByteToAscii((temp_data / unit),&val);
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
    2e16:	c4 0f       	add	r28, r20
    2e18:	d1 1d       	adc	r29, r1
    2e1a:	28 83       	st	Y, r18
				*lenght +=1U;
    2e1c:	80 81       	ld	r24, Z
    2e1e:	8f 5f       	subi	r24, 0xFF	; 255
    2e20:	80 83       	st	Z, r24
			
			}
			unit /=10;
		}
	}		
}
    2e22:	df 91       	pop	r29
    2e24:	cf 91       	pop	r28
    2e26:	1f 91       	pop	r17
    2e28:	08 95       	ret
}

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2e2a:	6a 30       	cpi	r22, 0x0A	; 10
    2e2c:	c0 f1       	brcs	.+112    	; 0x2e9e <TlsStringConvertBytesToAscii+0x128>
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
    2e2e:	40 e0       	ldi	r20, 0x00	; 0
				TlsStringConvertByteToAscii((temp_data / unit),&val);
				temp_data -= ((temp_data / unit) * unit);
    2e30:	c9 01       	movw	r24, r18
    2e32:	68 ee       	ldi	r22, 0xE8	; 232
    2e34:	73 e0       	ldi	r23, 0x03	; 3
    2e36:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2e3a:	9c 01       	movw	r18, r24
				data_out[*lenght] = val;
    2e3c:	48 83       	st	Y, r20
				*lenght +=1U;
    2e3e:	40 81       	ld	r20, Z
    2e40:	4f 5f       	subi	r20, 0xFF	; 255
    2e42:	40 83       	st	Z, r20
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    2e44:	c9 01       	movw	r24, r18
    2e46:	64 e6       	ldi	r22, 0x64	; 100
    2e48:	70 e0       	ldi	r23, 0x00	; 0
    2e4a:	0e 94 8d 17 	call	0x2f1a	; 0x2f1a <__udivmodhi4>
    2e4e:	61 15       	cp	r22, r1
    2e50:	71 05       	cpc	r23, r1
    2e52:	09 f0       	breq	.+2      	; 0x2e56 <TlsStringConvertBytesToAscii+0xe0>
    2e54:	ae cf       	rjmp	.-164    	; 0x2db2 <TlsStringConvertBytesToAscii+0x3c>
    2e56:	44 23       	and	r20, r20
    2e58:	09 f4       	brne	.+2      	; 0x2e5c <TlsStringConvertBytesToAscii+0xe6>
    2e5a:	bc cf       	rjmp	.-136    	; 0x2dd4 <TlsStringConvertBytesToAscii+0x5e>
			{
				Int8U val = 0U;
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    2e5c:	60 e0       	ldi	r22, 0x00	; 0
//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
	{
		data_out[0U] = data_in + '0';	
    2e5e:	16 2f       	mov	r17, r22
    2e60:	10 5d       	subi	r17, 0xD0	; 208
    2e62:	ab cf       	rjmp	.-170    	; 0x2dba <TlsStringConvertBytesToAscii+0x44>
	*lenght = 0;
	Int16U temp_data = data_in;
	
	if( data_in == 0 )
	{
		data_out[*lenght] = 0x30;
    2e64:	80 e3       	ldi	r24, 0x30	; 48
    2e66:	88 83       	st	Y, r24
		*lenght +=1U;
    2e68:	80 81       	ld	r24, Z
    2e6a:	8f 5f       	subi	r24, 0xFF	; 255
    2e6c:	80 83       	st	Z, r24
			
			}
			unit /=10;
		}
	}		
}
    2e6e:	df 91       	pop	r29
    2e70:	cf 91       	pop	r28
    2e72:	1f 91       	pop	r17
    2e74:	08 95       	ret
}

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2e76:	2a 30       	cpi	r18, 0x0A	; 10
    2e78:	68 f2       	brcs	.-102    	; 0x2e14 <TlsStringConvertBytesToAscii+0x9e>
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
    2e7a:	20 e0       	ldi	r18, 0x00	; 0
				TlsStringConvertByteToAscii((temp_data / unit),&val);
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
    2e7c:	c4 0f       	add	r28, r20
    2e7e:	d1 1d       	adc	r29, r1
    2e80:	28 83       	st	Y, r18
				*lenght +=1U;
    2e82:	80 81       	ld	r24, Z
    2e84:	8f 5f       	subi	r24, 0xFF	; 255
    2e86:	80 83       	st	Z, r24
			
			}
			unit /=10;
		}
	}		
}
    2e88:	df 91       	pop	r29
    2e8a:	cf 91       	pop	r28
    2e8c:	1f 91       	pop	r17
    2e8e:	08 95       	ret
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    2e90:	44 23       	and	r20, r20
    2e92:	09 f4       	brne	.+2      	; 0x2e96 <TlsStringConvertBytesToAscii+0x120>
    2e94:	b9 cf       	rjmp	.-142    	; 0x2e08 <TlsStringConvertBytesToAscii+0x92>
			{
				Int8U val = 0U;
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    2e96:	60 e0       	ldi	r22, 0x00	; 0
//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
	{
		data_out[0U] = data_in + '0';	
    2e98:	16 2f       	mov	r17, r22
    2e9a:	10 5d       	subi	r17, 0xD0	; 208
    2e9c:	a8 cf       	rjmp	.-176    	; 0x2dee <TlsStringConvertBytesToAscii+0x78>
    2e9e:	46 2f       	mov	r20, r22
    2ea0:	40 5d       	subi	r20, 0xD0	; 208
    2ea2:	c6 cf       	rjmp	.-116    	; 0x2e30 <TlsStringConvertBytesToAscii+0xba>

00002ea4 <TlsStringConvertAsciiToByte>:
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
     ( i_caract >= '0' ) &&
    2ea4:	98 2f       	mov	r25, r24
    2ea6:	90 53       	subi	r25, 0x30	; 48
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
    2ea8:	9a 30       	cpi	r25, 0x0A	; 10
    2eaa:	90 f0       	brcs	.+36     	; 0x2ed0 <TlsStringConvertAsciiToByte+0x2c>
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
           ( i_caract >= 'a' ) &&
    2eac:	98 2f       	mov	r25, r24
    2eae:	91 56       	subi	r25, 0x61	; 97
  {
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
    2eb0:	96 30       	cpi	r25, 0x06	; 6
    2eb2:	48 f0       	brcs	.+18     	; 0x2ec6 <TlsStringConvertAsciiToByte+0x22>
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
           ( i_caract >= 'A' ) &&
    2eb4:	98 2f       	mov	r25, r24
    2eb6:	91 54       	subi	r25, 0x41	; 65
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
    2eb8:	96 30       	cpi	r25, 0x06	; 6
    2eba:	70 f4       	brcc	.+28     	; 0x2ed8 <TlsStringConvertAsciiToByte+0x34>
           ( i_caract >= 'A' ) &&
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    2ebc:	81 53       	subi	r24, 0x31	; 49
    2ebe:	fb 01       	movw	r30, r22
    2ec0:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2ec2:	81 e0       	ldi	r24, 0x01	; 1
    2ec4:	08 95       	ret
  else if(
           ( i_caract >= 'a' ) &&
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    2ec6:	81 55       	subi	r24, 0x51	; 81
    2ec8:	fb 01       	movw	r30, r22
    2eca:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2ecc:	81 e0       	ldi	r24, 0x01	; 1
    2ece:	08 95       	ret
  if(
     ( i_caract >= '0' ) &&
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    2ed0:	fb 01       	movw	r30, r22
    2ed2:	90 83       	st	Z, r25


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2ed4:	81 e0       	ldi	r24, 0x01	; 1
    2ed6:	08 95       	ret
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
  }
  else
  {
    o_success = FALSE;
    2ed8:	80 e0       	ldi	r24, 0x00	; 0
  }
  
  return o_success;
}
    2eda:	08 95       	ret

00002edc <__mulsi3>:
    2edc:	62 9f       	mul	r22, r18
    2ede:	d0 01       	movw	r26, r0
    2ee0:	73 9f       	mul	r23, r19
    2ee2:	f0 01       	movw	r30, r0
    2ee4:	82 9f       	mul	r24, r18
    2ee6:	e0 0d       	add	r30, r0
    2ee8:	f1 1d       	adc	r31, r1
    2eea:	64 9f       	mul	r22, r20
    2eec:	e0 0d       	add	r30, r0
    2eee:	f1 1d       	adc	r31, r1
    2ef0:	92 9f       	mul	r25, r18
    2ef2:	f0 0d       	add	r31, r0
    2ef4:	83 9f       	mul	r24, r19
    2ef6:	f0 0d       	add	r31, r0
    2ef8:	74 9f       	mul	r23, r20
    2efa:	f0 0d       	add	r31, r0
    2efc:	65 9f       	mul	r22, r21
    2efe:	f0 0d       	add	r31, r0
    2f00:	99 27       	eor	r25, r25
    2f02:	72 9f       	mul	r23, r18
    2f04:	b0 0d       	add	r27, r0
    2f06:	e1 1d       	adc	r30, r1
    2f08:	f9 1f       	adc	r31, r25
    2f0a:	63 9f       	mul	r22, r19
    2f0c:	b0 0d       	add	r27, r0
    2f0e:	e1 1d       	adc	r30, r1
    2f10:	f9 1f       	adc	r31, r25
    2f12:	bd 01       	movw	r22, r26
    2f14:	cf 01       	movw	r24, r30
    2f16:	11 24       	eor	r1, r1
    2f18:	08 95       	ret

00002f1a <__udivmodhi4>:
    2f1a:	aa 1b       	sub	r26, r26
    2f1c:	bb 1b       	sub	r27, r27
    2f1e:	51 e1       	ldi	r21, 0x11	; 17
    2f20:	07 c0       	rjmp	.+14     	; 0x2f30 <__udivmodhi4_ep>

00002f22 <__udivmodhi4_loop>:
    2f22:	aa 1f       	adc	r26, r26
    2f24:	bb 1f       	adc	r27, r27
    2f26:	a6 17       	cp	r26, r22
    2f28:	b7 07       	cpc	r27, r23
    2f2a:	10 f0       	brcs	.+4      	; 0x2f30 <__udivmodhi4_ep>
    2f2c:	a6 1b       	sub	r26, r22
    2f2e:	b7 0b       	sbc	r27, r23

00002f30 <__udivmodhi4_ep>:
    2f30:	88 1f       	adc	r24, r24
    2f32:	99 1f       	adc	r25, r25
    2f34:	5a 95       	dec	r21
    2f36:	a9 f7       	brne	.-22     	; 0x2f22 <__udivmodhi4_loop>
    2f38:	80 95       	com	r24
    2f3a:	90 95       	com	r25
    2f3c:	bc 01       	movw	r22, r24
    2f3e:	cd 01       	movw	r24, r26
    2f40:	08 95       	ret

00002f42 <__udivmodsi4>:
    2f42:	a1 e2       	ldi	r26, 0x21	; 33
    2f44:	1a 2e       	mov	r1, r26
    2f46:	aa 1b       	sub	r26, r26
    2f48:	bb 1b       	sub	r27, r27
    2f4a:	fd 01       	movw	r30, r26
    2f4c:	0d c0       	rjmp	.+26     	; 0x2f68 <__udivmodsi4_ep>

00002f4e <__udivmodsi4_loop>:
    2f4e:	aa 1f       	adc	r26, r26
    2f50:	bb 1f       	adc	r27, r27
    2f52:	ee 1f       	adc	r30, r30
    2f54:	ff 1f       	adc	r31, r31
    2f56:	a2 17       	cp	r26, r18
    2f58:	b3 07       	cpc	r27, r19
    2f5a:	e4 07       	cpc	r30, r20
    2f5c:	f5 07       	cpc	r31, r21
    2f5e:	20 f0       	brcs	.+8      	; 0x2f68 <__udivmodsi4_ep>
    2f60:	a2 1b       	sub	r26, r18
    2f62:	b3 0b       	sbc	r27, r19
    2f64:	e4 0b       	sbc	r30, r20
    2f66:	f5 0b       	sbc	r31, r21

00002f68 <__udivmodsi4_ep>:
    2f68:	66 1f       	adc	r22, r22
    2f6a:	77 1f       	adc	r23, r23
    2f6c:	88 1f       	adc	r24, r24
    2f6e:	99 1f       	adc	r25, r25
    2f70:	1a 94       	dec	r1
    2f72:	69 f7       	brne	.-38     	; 0x2f4e <__udivmodsi4_loop>
    2f74:	60 95       	com	r22
    2f76:	70 95       	com	r23
    2f78:	80 95       	com	r24
    2f7a:	90 95       	com	r25
    2f7c:	9b 01       	movw	r18, r22
    2f7e:	ac 01       	movw	r20, r24
    2f80:	bd 01       	movw	r22, r26
    2f82:	cf 01       	movw	r24, r30
    2f84:	08 95       	ret

00002f86 <_exit>:
    2f86:	f8 94       	cli

00002f88 <__stop_program>:
    2f88:	ff cf       	rjmp	.-2      	; 0x2f88 <__stop_program>
