transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Max8.sv}
vlib final_soc
vmap final_soc final_soc

