// Seed: 1584476600
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wand id_6,
    id_9,
    output wire id_7
);
  wire id_10, id_11;
  assign id_7 = id_6;
  wire id_12 = 1'd0;
  wire id_13;
  parameter id_14 = 1;
  id_15(
      .id_0(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    output logic id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    input logic id_11,
    input supply1 id_12,
    input wand id_13
);
  always id_3 <= id_11;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4
  );
endmodule
