\hypertarget{struct_eic}{}\doxysection{Eic Struct Reference}
\label{struct_eic}\index{Eic@{Eic}}


EIC hardware registers.  




{\ttfamily \#include $<$eic.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_eic_a0b9c343c8da76a5a222bae5599991712}\label{struct_eic_a0b9c343c8da76a5a222bae5599991712}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_t_r_l___type}{EIC\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 8) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a364de2d031e375e554f3be434ce5c031}\label{struct_eic_a364de2d031e375e554f3be434ce5c031}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_e_i_c___s_t_a_t_u_s___type}{EIC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x01 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_abe387c3f6c50f72e37e91adf3d9eac06}\label{struct_eic_abe387c3f6c50f72e37e91adf3d9eac06}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_c_t_r_l___type}{EIC\+\_\+\+NMICTRL\+\_\+\+Type}} {\bfseries NMICTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 8) Non-\/\+Maskable Interrupt Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a5e489fa962a835e2d06a4dceb6e2b7b8}\label{struct_eic_a5e489fa962a835e2d06a4dceb6e2b7b8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_f_l_a_g___type}{EIC\+\_\+\+NMIFLAG\+\_\+\+Type}} {\bfseries NMIFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x03 (R/W 8) Non-\/\+Maskable Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a228fdf5b1f970d352ab14e03de8f4d35}\label{struct_eic_a228fdf5b1f970d352ab14e03de8f4d35}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___e_v_c_t_r_l___type}{EIC\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_ac499ecb4ba54624fb0f534bfff917bcc}\label{struct_eic_ac499ecb4ba54624fb0f534bfff917bcc}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_c_l_r___type}{EIC\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_ac9db1d0fed533fb55777efe3f1d98c69}\label{struct_eic_ac9db1d0fed533fb55777efe3f1d98c69}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_s_e_t___type}{EIC\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 32) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a487a1c3a7123a446a051251d64aba60f}\label{struct_eic_a487a1c3a7123a446a051251d64aba60f}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_f_l_a_g___type}{EIC\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a4baf0e93b3be6341ce2c9b57693b7cb3}\label{struct_eic_a4baf0e93b3be6341ce2c9b57693b7cb3}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___w_a_k_e_u_p___type}{EIC\+\_\+\+WAKEUP\+\_\+\+Type}} {\bfseries WAKEUP}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Wake-\/\+Up Enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_eic_a95e5655d7106c582cb9e93e65825309b}\label{struct_eic_a95e5655d7106c582cb9e93e65825309b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_o_n_f_i_g___type}{EIC\+\_\+\+CONFIG\+\_\+\+Type}} {\bfseries CONFIG} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Configuration n. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
EIC hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2eic_8h}{eic.\+h}}\end{DoxyCompactItemize}
