
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046973                       # Number of seconds simulated
sim_ticks                                 46972571500                       # Number of ticks simulated
final_tick                               3282545017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197167                       # Simulator instruction rate (inst/s)
host_op_rate                                   214426                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33110167                       # Simulator tick rate (ticks/s)
host_mem_usage                                 982120                       # Number of bytes of host memory used
host_seconds                                  1418.68                       # Real time elapsed on the host
sim_insts                                   279716424                       # Number of instructions simulated
sim_ops                                     304201110                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       253824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       586496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       128640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       413568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1265152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       289280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       888000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       299200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       101120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       166272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       628416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data      1648256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker        11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       208320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      3349440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     23984256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34552256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       253824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        54080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       413568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       289280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       162688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       101120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       628416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       208320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12717248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      2924544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15641792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        19768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         4520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        13875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         2542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         4675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         1580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         2598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         9819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        25754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         3255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        52335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       374754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              539879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        198707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        45696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             244403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       203012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        99462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      5403664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     12485925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        42237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        21800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1151310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2738619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       408749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker       346074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8804457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     26933846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       168950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       201650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6158488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     18904649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker        88562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        54500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      3463468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      6369675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker        83112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        49050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      2152746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      3539768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       155325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        66762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst     13378361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     35089754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       414199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker       234350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      4434929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     71306294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     510601298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              6812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              5450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst              4087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data              1362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst              4087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data              6812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735583659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5403664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1151310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8804457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6158488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      3463468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      2152746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst     13378361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      4434929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         6812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst         4087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst         4087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44962410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       270737743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide      62260675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            332998418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       270737743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       203012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        99462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5403664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     12485925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        42237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        21800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1151310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2738619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       408749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker       346074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8804457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     26933846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       168950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       201650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6158488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     18904649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker        88562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        54500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      3463468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      6369675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker        83112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        49050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      2152746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      3539768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       155325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        66762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst     13378361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     35089754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       414199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker       234350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      4434929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     71306294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide      62260675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    510601298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             6812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             5450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst             4087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data             1362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst             4087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data             6812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1068582077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      539858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     244403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    539858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   244403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34495104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15640128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34550912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15641792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        24020                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15496                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   46972131000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                539858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               244403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  187950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  139574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       282073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.737593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.855502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.497453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       165991     58.85%     58.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        63774     22.61%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17762      6.30%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8967      3.18%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5829      2.07%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3514      1.25%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2433      0.86%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1999      0.71%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11804      4.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       282073                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.754512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.867702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        13903     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13907                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.572230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.194600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.038327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         10041     72.20%     72.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2745     19.74%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           374      2.69%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           119      0.86%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            68      0.49%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            50      0.36%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            33      0.24%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           106      0.76%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            51      0.37%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            69      0.50%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            48      0.35%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            35      0.25%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            25      0.18%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            20      0.14%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            18      0.13%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            11      0.08%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            17      0.12%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             8      0.06%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             8      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             7      0.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57            12      0.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             6      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             7      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             4      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             5      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             3      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13907                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18339950597                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             28445938097                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2694930000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34026.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52776.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       734.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       332.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    333.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   392314                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  108972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59893.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     1776530803                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1568320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     43622381197                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              1069588800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              1062883080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               583605000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               579946125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             2114892000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             2089167600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             755879040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             827683920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          3067633920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          3067633920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         28849179150                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         28426084965                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          2873854500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          3244989750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           39314632410                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           39298389360                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           837.070696                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           836.724856                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2281356                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2281305                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2674                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2674                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           562704                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           844786                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        45715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           39236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58008                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           366688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          366688                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       254818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       151365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        11332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        28581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        34514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         3366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         6919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       455204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       415766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        18731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        53065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       375528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       481546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        19820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        43061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       152538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       132534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        13101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        23322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       112552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        98852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        10985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        17308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      1002395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       721562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        26327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       114479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       244198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       597718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        12277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        33232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5716300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8154176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5205503                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        20112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        49556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1577728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1037322                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         4392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         9052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     14566016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15552216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        32252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        84720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     12016896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     17485060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        23016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        51516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4881216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      4372360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        12848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        25004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      3601664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      3062968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        10880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        18020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     32076096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     26324656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        35356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       159356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      7814272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     23277376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        23056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        56528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              181621189                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1154683                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4161796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.214069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.410175                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3270885     78.59%     78.59% # Request fanout histogram
system.tol2bus.snoop_fanout::48                890911     21.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4161796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2205606481                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           547500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         191831403                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94313592                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6320234                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          16236698                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37177205                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          24399188                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2272994                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4671472                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        342682355                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        249083902                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         10716469                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         31955441                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        282676334                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        292375217                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         14099969                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         30238411                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        115036943                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         83888717                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          9904978                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy         17098454                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         84846910                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy         68480199                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          8276729                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         12825958                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        753765892                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        448831272                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         17500733                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy         74689924                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        183774333                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy        348134495                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          6544981                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy         19151702                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              528092                       # Transaction distribution
system.membus.trans_dist::ReadResp             528092                       # Transaction distribution
system.membus.trans_dist::WriteReq               2674                       # Transaction distribution
system.membus.trans_dist::WriteResp              2674                       # Transaction distribution
system.membus.trans_dist::Writeback            198707                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        45696                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        45696                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42864                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          18177                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           24020                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20346                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14578                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        91802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        91802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1369294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1379404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1471206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2924544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2924544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         7980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47269504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47281557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50206101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            43199                       # Total snoops (count)
system.membus.snoop_fanout::samples            851520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  851520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              851520                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5752473                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3366966                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          2898049337                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           51847794                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5017950267                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        4428444                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2567303                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       209044                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2177393                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        1708616                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    78.470722                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         856733                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         3987                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits             1921280                       # DTB read hits
system.switch_cpus0.dtb.read_misses             12720                       # DTB read misses
system.switch_cpus0.dtb.write_hits            1289070                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2374                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            2707                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               69                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           398                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              315                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses         1934000                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        1291444                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                  3210350                       # DTB hits
system.switch_cpus0.dtb.misses                  15094                       # DTB misses
system.switch_cpus0.dtb.accesses              3225444                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits             7704141                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              3481                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            1627                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              594                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses         7707622                       # ITB inst accesses
system.switch_cpus0.itb.hits                  7704141                       # DTB hits
system.switch_cpus0.itb.misses                   3481                       # DTB misses
system.switch_cpus0.itb.accesses              7707622                       # DTB accesses
system.switch_cpus0.numCycles                18539436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      1960457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              23858916                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            4428444                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2565349                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             15446373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         496266                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             54262                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        14044                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        95180                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        85523                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         8261                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          7703152                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        29640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            954                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     17912233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.451496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.238479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5387506     30.08%     30.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         5181617     28.93%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1211418      6.76%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6131692     34.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     17912233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.238866                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.286928                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2338276                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4913243                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          9810857                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       646523                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        203327                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       871244                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        45507                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      22815762                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       895542                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        203327                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3265095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1033962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2907904                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          9522059                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       979881                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      21871134                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts       334278                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       217529                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         93791                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          5188                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        444779                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands     27289582                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     99301852                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     27204457                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4272                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps     22918537                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         4370984                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       101177                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        88248                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1278296                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2052454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1429524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       219605                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       355798                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          21402891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       120205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         19498096                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       300815                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      3176388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      9614102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        11590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     17912233                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.088535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.000953                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      6951226     38.81%     38.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      3629507     20.26%     59.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6219554     34.72%     93.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1018311      5.69%     99.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        93627      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     17912233                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4180747     79.45%     79.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           956      0.02%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        579576     11.01%     90.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       500872      9.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           59      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     16136065     82.76%     82.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        23992      0.12%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          937      0.00%     82.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1996528     10.24%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1340515      6.88%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      19498096                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.051709                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            5262151                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.269880                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     62459018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24698144                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     19213603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        12371                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5148                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4369                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      24752499                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           7689                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        91678                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       352563                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          543                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3828                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140945                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        22301                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        35549                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        203327                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         398338                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        32706                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     21554321                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2052454                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1429524                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        65781                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        29252                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3828                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        72594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       104219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       176813                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     19335556                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1927540                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       147472                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                31225                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             3248740                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         3134991                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1321200                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.042942                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              19258907                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             19217972                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         13133537                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         31447895                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.036600                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.417628                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts      2944213                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       108615                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       164242                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     17427068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.049882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.425520                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      7933592     45.52%     45.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      4922998     28.25%     73.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      2686108     15.41%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       921255      5.29%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       407971      2.34%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       124344      0.71%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197951      1.14%     98.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        66716      0.38%     99.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       166133      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     17427068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     16843696                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      18296365                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2988470                       # Number of memory references committed
system.switch_cpus0.commit.loads              1699891                       # Number of loads committed
system.switch_cpus0.commit.membars              41068                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2990385                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4364                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         16506301                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       529352                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     15286571     83.55%     83.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        20398      0.11%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          926      0.01%     83.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     83.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      1699891      9.29%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      1288579      7.04%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total     18296365                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       166133                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            38116394                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           42966208                       # The number of ROB writes
system.switch_cpus0.timesIdled                  15967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 627203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            75405687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           16816424                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             18269093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.102460                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.102460                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.907062                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.907062                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        22668653                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       13452386                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3972                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             721                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads         63549416                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        10615654                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       35366889                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         88433                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        3042440                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1776585                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       131436                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      1202283                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        1151662                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    95.789594                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         582492                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          701                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits              792831                       # DTB read hits
system.switch_cpus1.dtb.read_misses              3145                       # DTB read misses
system.switch_cpus1.dtb.write_hits             397737                       # DTB write hits
system.switch_cpus1.dtb.write_misses              684                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            1107                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               20                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           177                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults               86                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses          795976                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses         398421                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  1190568                       # DTB hits
system.switch_cpus1.dtb.misses                   3829                       # DTB misses
system.switch_cpus1.dtb.accesses              1194397                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits             5648344                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              1204                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             576                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              189                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses         5649548                       # ITB inst accesses
system.switch_cpus1.itb.hits                  5648344                       # DTB hits
system.switch_cpus1.itb.misses                   1204                       # DTB misses
system.switch_cpus1.itb.accesses              5649548                       # DTB accesses
system.switch_cpus1.numCycles                10506911                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       471349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17456581                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3042440                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1734154                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              9648017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         277038                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             15188                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         6172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        17182                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        56947                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1468                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          5648093                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         5460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            210                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     10354842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.739523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.114948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1314918     12.70%     12.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4191223     40.48%     53.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          724842      7.00%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4123859     39.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     10354842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.289566                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.661438                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          853627                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1444351                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          7524601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       409017                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        123245                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       727613                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        15404                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16727297                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       587459                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        123245                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1421691                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         370876                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       639758                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          7363233                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       436038                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16159381                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts       265349                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       111415                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82895                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1081                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        110883                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     21488380                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     73195800                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     20770498                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         1027                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     17920202                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3568175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30037                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23300                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600034                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       857282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       473207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77662                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        83841                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15875711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14103386                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264275                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2585150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      8149331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3750                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     10354842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.362009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.899393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2424155     23.41%     23.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2295281     22.17%     45.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5128953     49.53%     95.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       475614      4.59%     99.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        30838      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     10354842                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3770625     92.35%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168142      4.12%     96.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144339      3.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           10      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12855082     91.15%     91.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18219      0.13%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          226      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       813649      5.77%     97.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       416200      2.95%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14103386                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.342296                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            4083110                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.289513                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     42905210                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18500494                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13994797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         3789                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1410                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         1152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      18184001                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           2485                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44991                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       196774                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        75555                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         5168                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        10256                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        123245                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         267211                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6252                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15919051                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       857282                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       473207                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23384                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         4788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        53249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        71079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       124328                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14025797                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       785075                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        73761                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 2593                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1194869                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2315087                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            409794                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.334912                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14003219                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13995949                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10602732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27625585                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.332071                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.383801                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      2383558                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36997                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116162                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      9991228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.331366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.325154                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2736546     27.39%     27.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      3699041     37.02%     64.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      2263627     22.66%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       745540      7.46%     94.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       274310      2.75%     97.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        40071      0.40%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       137830      1.38%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        39608      0.40%     99.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        54655      0.55%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      9991228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     12898217                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13301986                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1058160                       # Number of memory references committed
system.switch_cpus1.commit.loads               660508                       # Number of loads committed
system.switch_cpus1.commit.membars              13423                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2216685                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              1152                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12106935                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       412592                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     12229149     91.93%     91.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        14451      0.11%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     92.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          226      0.00%     92.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     92.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       660508      4.97%     97.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       397652      2.99%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     13301986                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        54655                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25563316                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           31734043                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 152069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            83438212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           12896724                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13300493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.814696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.814696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.227452                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.227452                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        16839205                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       10175772                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              768                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             672                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         44428734                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         8705632                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       20209055                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32686                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        7410774                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      4824462                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       375072                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      3818883                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        3033470                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    79.433436                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1079714                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         7128                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             4794066                       # DTB read hits
system.switch_cpus2.dtb.read_misses             24864                       # DTB read misses
system.switch_cpus2.dtb.write_hits            3835112                       # DTB write hits
system.switch_cpus2.dtb.write_misses             6006                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            5619                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              109                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1105                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             1118                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         4818930                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        3841118                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  8629178                       # DTB hits
system.switch_cpus2.dtb.misses                  30870                       # DTB misses
system.switch_cpus2.dtb.accesses              8660048                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            11858025                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5875                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3188                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             1655                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        11863900                       # ITB inst accesses
system.switch_cpus2.itb.hits                 11858025                       # DTB hits
system.switch_cpus2.itb.misses                   5875                       # DTB misses
system.switch_cpus2.itb.accesses             11863900                       # DTB accesses
system.switch_cpus2.numCycles                30775240                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      3426983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              38349893                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            7410774                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      4113184                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25591250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         842088                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             86718                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        11282                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        54686                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       173604                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        15988                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11855604                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        55622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           2106                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     29781555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.479229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.264416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         9507773     31.93%     31.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         7076397     23.76%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2614820      8.78%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        10582565     35.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     29781555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.240803                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.246128                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         4224988                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8508172                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         15297771                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1410958                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        339662                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1282744                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        83169                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      38681796                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1576233                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        339662                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         5921983                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1900132                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4029700                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         14983463                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2606611                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      37215755                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts       570605                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       576869                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137774                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         16006                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1465461                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     43503965                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    167681892                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     43791594                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        11125                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     36103719                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         7400203                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       180963                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       150593                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2742133                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      5100194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4183939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       468492                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       734024                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          36346839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       259629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         33615564                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       440841                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5490855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     15220393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        24801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     29781555                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.128738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.068388                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     11584154     38.90%     38.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6202579     20.83%     59.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8890879     29.85%     89.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2784575      9.35%     98.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       319338      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           30      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     29781555                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5826011     61.75%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1721070     18.24%     80.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1887299     20.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          176      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     24649928     73.33%     73.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        36525      0.11%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift           46      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            2      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            6      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            2      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1062      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      4965327     14.77%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3962490     11.79%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      33615564                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.092293                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            9434382                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.280655                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    106856555                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     42091263                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     32933343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        31350                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        12112                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        10356                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      43029569                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          20201                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       182016                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       865265                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         6083                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       418044                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        26510                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       125477                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        339662                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         683029                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        27177                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     36657591                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      5100194                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4183939                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       141054                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        18785                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         6083                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       146580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       172854                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       319434                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     33219585                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      4799482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       365179                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                51123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             8691167                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         5382035                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3891685                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.079426                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              33010573                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             32943699                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         20078458                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         42420468                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.070461                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.473320                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      5050085                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       234828                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       293690                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     28962679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.071792                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.597949                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     14000335     48.34%     48.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      7925676     27.37%     75.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      3617880     12.49%     88.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1362585      4.70%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       646951      2.23%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       394603      1.36%     96.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       344696      1.19%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       195855      0.68%     98.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       474098      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     28962679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     26854774                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      31041955                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               8000824                       # Number of memory references committed
system.switch_cpus2.commit.loads              4234929                       # Number of loads committed
system.switch_cpus2.commit.membars              92733                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           5057267                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             10304                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         27666427                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       720616                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     23010084     74.13%     74.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        29979      0.10%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            2      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            4      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            2      0.00%     74.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1060      0.00%     74.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      4234929     13.64%     87.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3765895     12.13%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     31041955                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       474098                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            64233307                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           73003833                       # The number of ROB writes
system.switch_cpus2.timesIdled                  27171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 993685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            63169883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           26813123                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             31000304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.147768                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.147768                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.871256                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.871256                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        37262994                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21657585                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            10492                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             936                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        112946193                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        16611353                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       62268051                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        195106                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        5172647                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3165089                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       247653                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2304578                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2002298                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    86.883499                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         910521                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         4935                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             3095118                       # DTB read hits
system.switch_cpus3.dtb.read_misses             22528                       # DTB read misses
system.switch_cpus3.dtb.write_hits            2879239                       # DTB write hits
system.switch_cpus3.dtb.write_misses             6116                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            9706                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               24                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1209                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1564                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         3117646                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        2885355                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  5974357                       # DTB hits
system.switch_cpus3.dtb.misses                  28644                       # DTB misses
system.switch_cpus3.dtb.accesses              6003001                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits             9488454                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              7678                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            4455                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             1474                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses         9496132                       # ITB inst accesses
system.switch_cpus3.itb.hits                  9488454                       # DTB hits
system.switch_cpus3.itb.misses                   7678                       # DTB misses
system.switch_cpus3.itb.accesses              9496132                       # DTB accesses
system.switch_cpus3.numCycles                25823199                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      2844048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              29258903                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            5172647                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2912819                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21518949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         606446                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             86246                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        10041                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        99345                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       267660                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         9074                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          9486346                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        40068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           1206                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     25138586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.331810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.254890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         9070764     36.08%     36.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         6591784     26.22%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1540084      6.13%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         7935954     31.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     25138586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.200310                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.133047                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3290401                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8585273                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         11839460                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      1177063                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        246388                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1078834                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        57646                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      29378685                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      1054959                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        246388                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4616757                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1165040                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4922575                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         11678458                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2509367                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      28281988                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts       374526                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       355875                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        103190                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         14156                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1601196                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands     32974096                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    130077476                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     35009966                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         7290                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     28119377                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         4854678                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       232393                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       189685                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2333419                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3211755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3100532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       381071                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       606894                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          27575944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       334098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         25742888                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       334716                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      3665164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     10823192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        29429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     25138586                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.024039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.014002                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     10476020     41.67%     41.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5548241     22.07%     63.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7335173     29.18%     92.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1592314      6.33%     99.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       186831      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     25138586                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4659867     64.47%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1123530     15.54%     80.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1444837     19.99%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          301      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     19542806     75.92%     75.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        24471      0.10%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          992      0.00%     76.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3204381     12.45%     88.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      2969937     11.54%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      25742888                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.996890                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            7228239                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.280786                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     84158637                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     31569859                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     25307847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        28678                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        10662                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         8160                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      32952116                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          18710                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        91879                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       431498                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         5322                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       240424                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        21631                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       155206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        246388                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         488107                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        38088                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     27926872                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3211755                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3100532                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       184661                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        28466                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         5322                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        82199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       124422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       206621                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     25522525                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3111003                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       191746                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                16830                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             6044875                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         3794273                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           2933872                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.988356                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              25364209                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             25316007                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         15727547                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         35964374                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.980359                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.437309                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts      3394600                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       304669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       190818                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24568489                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.983956                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.450972                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     12065625     49.11%     49.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      6888515     28.04%     77.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      3116150     12.68%     89.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      1111309      4.52%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       505102      2.06%     96.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       243506      0.99%     97.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       253108      1.03%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       118413      0.48%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       266761      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24568489                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     20894028                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      24174307                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5640363                       # Number of memory references committed
system.switch_cpus3.commit.loads              2780255                       # Number of loads committed
system.switch_cpus3.commit.membars             115111                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3612771                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              8160                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         21867449                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       603155                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     18512457     76.58%     76.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        20495      0.08%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          992      0.00%     76.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      2780255     11.50%     88.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      2860108     11.83%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     24174307                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       266761                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            51468133                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           55707404                       # The number of ROB writes
system.switch_cpus3.timesIdled                  19909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 684613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            68121924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           20882273                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             24162552                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.236609                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.236609                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.808663                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.808663                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        29953551                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17315673                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             6002                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2880                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads         85542694                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        12013765                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       50481474                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        256229                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups        4079426                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted      2474206                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect       182963                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups      1702878                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits        1566026                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    91.963488                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS         736625                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect         1936                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits             1693890                       # DTB read hits
system.switch_cpus4.dtb.read_misses             12049                       # DTB read misses
system.switch_cpus4.dtb.write_hits            1108545                       # DTB write hits
system.switch_cpus4.dtb.write_misses             2627                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries            5067                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults               21                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults           317                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults              342                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses         1705939                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses        1111172                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                  2802435                       # DTB hits
system.switch_cpus4.dtb.misses                  14676                       # DTB misses
system.switch_cpus4.dtb.accesses              2817111                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits             7430226                       # ITB inst hits
system.switch_cpus4.itb.inst_misses              5221                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            2630                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults              720                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses         7435447                       # ITB inst accesses
system.switch_cpus4.itb.hits                  7430226                       # DTB hits
system.switch_cpus4.itb.misses                   5221                       # DTB misses
system.switch_cpus4.itb.accesses              7435447                       # DTB accesses
system.switch_cpus4.numCycles                16893450                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles      1245244                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              22952186                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            4079426                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      2302651                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             14692964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         423508                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles             55498                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles         5026                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles        71258                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       191424                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles         6141                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          7429314                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes            612                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     16479309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.492408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.212405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         4377977     26.57%     26.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         5283082     32.06%     58.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1143983      6.94%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         5674267     34.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     16479309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.241480                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.358644                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1767113                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4475907                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          9356465                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       699209                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        180614                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       894152                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        31451                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      22012705                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts       793854                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        180614                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2648087                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         729135                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2938225                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          9166748                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       816499                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      21184623                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts       319274                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents       168461                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         91513                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents          6857                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents        223623                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands     26605983                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     96205296                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     26263427                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups         4704                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps     22374262                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         4231686                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts       136466                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts       109637                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1269374                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1820214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1241183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       232986                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       237090                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          20666705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       202490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         18845568                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       300034                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      3112972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      9405430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        14798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     16479309                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.143590                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.990853                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      5849859     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      3551497     21.55%     57.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      6028111     36.58%     93.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       961528      5.83%     99.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        88305      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5            9      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     16479309                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        4198688     80.92%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     80.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        519256     10.01%     90.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       470594      9.07%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass          108      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     15909911     84.42%     84.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19819      0.11%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          504      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1759383      9.34%     93.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1155843      6.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      18845568                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.115555                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            5188538                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.275319                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59638331                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     23976040                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     18624997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads        20683                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes         8002                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses         5152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      24020696                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses          13302                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        67668                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       306081                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1880                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       148168                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        12597                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        15688                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        180614                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         349948                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11086                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     20885524                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1820214                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1241183                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       108626                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          2427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         3890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1880                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        66995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        97656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       164651                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     18703578                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1702526                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       127323                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                16329                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2838653                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         3026429                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1136127                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.107150                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              18656189                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             18630149                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         12956964                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         31292162                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.102803                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.414064                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts      2876781                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       187692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       151823                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     16017424                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.106014                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.427757                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      6708536     41.88%     41.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      4919418     30.71%     72.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      2593749     16.19%     88.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       889084      5.55%     94.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       375596      2.34%     96.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       119743      0.75%     97.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       187452      1.17%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        75250      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       148596      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     16017424                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     16541210                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      17715497                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2607146                       # Number of memory references committed
system.switch_cpus4.commit.loads              1514131                       # Number of loads committed
system.switch_cpus4.commit.membars              77790                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2883264                       # Number of branches committed
system.switch_cpus4.commit.fp_insts              5152                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         15957315                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       502470                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu     15091734     85.19%     85.19% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult        16113      0.09%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc          504      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead      1514131      8.55%     93.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite      1093015      6.17%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total     17715497                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       148596                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36243599                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           41646344                       # The number of ROB writes
system.switch_cpus4.timesIdled                   9904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 414141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            77051673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts           16528719                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             17703006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      1.022067                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                1.022067                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.978410                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.978410                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        21827867                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       13106993                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads             3277                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes            3136                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads         61182112                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes        10367870                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads       32340350                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        157186                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups        3603996                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted      2139414                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect       158714                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups      1480189                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits        1379522                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    93.199044                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS         672080                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect         1126                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits             1273062                       # DTB read hits
system.switch_cpus5.dtb.read_misses              8308                       # DTB read misses
system.switch_cpus5.dtb.write_hits             825082                       # DTB write hits
system.switch_cpus5.dtb.write_misses             3531                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            3711                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               10                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           392                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              378                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses         1281370                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses         828613                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                  2098144                       # DTB hits
system.switch_cpus5.dtb.misses                  11839                       # DTB misses
system.switch_cpus5.dtb.accesses              2109983                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits             6586325                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              4317                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            1836                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              488                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses         6590642                       # ITB inst accesses
system.switch_cpus5.itb.hits                  6586325                       # DTB hits
system.switch_cpus5.itb.misses                   4317                       # DTB misses
system.switch_cpus5.itb.accesses              6590642                       # DTB accesses
system.switch_cpus5.numCycles                13946036                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles       947188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              20308531                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            3603996                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      2051602                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             12301684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         357506                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             44404                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         4217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        65639                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       142609                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         2704                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          6585730                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            530                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     13687198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.573230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.187757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         3020897     22.07%     22.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         4759115     34.77%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          947561      6.92%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         4959625     36.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     13687198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.258424                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.456222                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1395507                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      3071163                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          8494826                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       570991                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        154710                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       820618                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        24320                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      19553816                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts       694781                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        154710                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2135091                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         501060                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1850940                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          8321056                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       724340                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      18845579                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts       290478                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents       132698                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         87788                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents          2862                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        254294                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands     24184835                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     85540300                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     23737050                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         4757                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps     20264357                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3920468                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        88932                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        70098                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           985210                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1355610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       931571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       145007                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       135259                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          18448564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       122806                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         16662423                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       277755                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2859663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      8778419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         8656                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     13687198                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.217373                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.964148                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      4285004     31.31%     31.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2995643     21.89%     53.19% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      5611625     41.00%     94.19% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       736179      5.38%     99.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        58742      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     13687198                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        3999708     84.39%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             2      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     84.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        353975      7.47%     91.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       385871      8.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           34      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     14460525     86.79%     86.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19550      0.12%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          472      0.00%     86.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     86.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1316254      7.90%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       865588      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      16662423                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.194778                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            4739556                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.284446                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52010516                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     21424851                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     16481697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        18837                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         6866                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         4752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      21389543                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          12402                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        52699                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       247854                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       108392                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7393                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        31663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        154710                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         325370                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8022                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     18577820                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1355610                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       931571                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        69347                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         2940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        61080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        84129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       145209                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     16550375                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1273752                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       100215                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                 6450                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2125629                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2693358                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            851877                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.186744                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              16505445                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             16486449                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         11789801                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         29511854                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.182160                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.399494                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts      2642334                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       114150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       134671                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     13270078                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.180993                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383280                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      4855214     36.59%     36.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      4409472     33.23%     69.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      2455692     18.51%     88.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       824952      6.22%     94.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       320065      2.41%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        88368      0.67%     97.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       157959      1.19%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        60544      0.46%     99.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        97812      0.74%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     13270078                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     14763523                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      15671870                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1930933                       # Number of memory references committed
system.switch_cpus5.commit.loads              1107754                       # Number of loads committed
system.switch_cpus5.commit.membars              43053                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2569892                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              4752                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         14198453                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       462854                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu     13724752     87.58%     87.58% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult        15713      0.10%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          472      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead      1107754      7.07%     94.75% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite       823179      5.25%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total     15671870                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events        97812                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            31324362                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           37045514                       # The number of ROB writes
system.switch_cpus5.timesIdled                   7095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 258838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            79999087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts           14759626                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             15667973                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.944877                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.944877                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.058338                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.058338                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        19568016                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       11768264                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             3696                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes            2272                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads         53402658                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes         9525941                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads       26870793                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        101766                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups       10112195                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted      7072508                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect       630239                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups      5110507                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits        4088196                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    79.995899                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS        1304181                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        16373                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits             7017812                       # DTB read hits
system.switch_cpus6.dtb.read_misses             58109                       # DTB read misses
system.switch_cpus6.dtb.write_hits            4971638                       # DTB write hits
system.switch_cpus6.dtb.write_misses            14700                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries            4438                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              298                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          1724                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1157                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses         7075921                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        4986338                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                 11989450                       # DTB hits
system.switch_cpus6.dtb.misses                  72809                       # DTB misses
system.switch_cpus6.dtb.accesses             12062259                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits            16098852                       # ITB inst hits
system.switch_cpus6.itb.inst_misses              9171                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            2634                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             3756                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses        16108023                       # ITB inst accesses
system.switch_cpus6.itb.hits                 16098852                       # DTB hits
system.switch_cpus6.itb.misses                   9171                       # DTB misses
system.switch_cpus6.itb.accesses             16108023                       # DTB accesses
system.switch_cpus6.numCycles                46798686                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles      7175178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              53318119                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           10112195                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      5392377                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             36717119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        1430060                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            108983                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        10826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       141519                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       445230                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        34616                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         16094855                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       127964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           2014                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     45348501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.347182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.276820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        17193337     37.91%     37.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         9850393     21.72%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3672012      8.10%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3        14632759     32.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     45348501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.216079                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.139308                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         7799906                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     14355030                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         20728343                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles      1911702                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        553519                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1567645                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       165139                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      52109561                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts      2564235                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        553519                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        10437988                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3510539                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7725442                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         19951460                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      3169552                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      49812332                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts       829765                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents       792445                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        159273                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         31109                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       1486764                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands     57725731                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    224983199                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59028052                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         7125                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps     47137524                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        10588170                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       378779                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       311096                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          4048490                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      7671837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      5468819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       725656                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1220261                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          48216933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       573253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         44870854                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       567968                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      7683659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     20525074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        53241                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     45348501                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.989467                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.047320                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20365031     44.91%     44.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      9493169     20.93%     65.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11443147     25.23%     91.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      3697446      8.15%     99.23% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       349487      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5          221      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     45348501                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        6581324     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             3      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2593389     22.63%     80.05% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      2286301     19.95%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          265      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     32233523     71.84%     71.84% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        31993      0.07%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          697      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      7394755     16.48%     88.39% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      5209621     11.61%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      44870854                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.958806                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt           11461017                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.255422                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    147099539                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     56477907                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     43774065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        19653                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes         8778                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         7392                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      56320263                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          11343                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       202109                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1428547                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses         1633                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation        12934                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       565230                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        35582                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       105159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        553519                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1139304                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        58821                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     48981083                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      7671837                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      5468819                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       308234                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        30187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents        12934                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       220083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       292072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       512155                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     44177467                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      7077601                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       620764                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop               190897                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            12180504                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         6999258                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           5102903                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.943989                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              43877345                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             43781457                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         25950349                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         52277658                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.935527                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.496395                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts      7044348                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       520012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       468728                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     44153700                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.930643                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.514950                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     24132781     54.66%     54.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     10776002     24.41%     79.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      4638772     10.51%     89.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      1865306      4.22%     93.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       946381      2.14%     95.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       513668      1.16%     97.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       439580      1.00%     98.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       279172      0.63%     98.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       562038      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     44153700                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     35643038                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      41091316                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              11146875                       # Number of memory references committed
system.switch_cpus6.commit.loads              6243289                       # Number of loads committed
system.switch_cpus6.commit.membars             213291                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           6494949                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              7392                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         36240670                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       829481                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu     29915898     72.80%     72.80% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult        27846      0.07%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc          697      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.87% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead      6243289     15.19%     88.07% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      4903586     11.93%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total     41091316                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       562038                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            91162288                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           97467137                       # The number of ROB writes
system.switch_cpus6.timesIdled                  52287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1450185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            47146437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts           35485593                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             40933871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      1.318808                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                1.318808                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.758260                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.758260                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        50298253                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       28353365                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             5325                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            2272                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads        151923877                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes        21937320                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads       90401471                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        432174                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups       15047058                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted      9579620                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect       302167                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     11192832                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       10669627                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    95.325535                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS        2692580                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        20807                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            46663477                       # DTB read hits
system.switch_cpus7.dtb.read_misses             10644                       # DTB read misses
system.switch_cpus7.dtb.write_hits           25538858                       # DTB write hits
system.switch_cpus7.dtb.write_misses            13087                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            5428                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               12                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults          1023                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults               13                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        46674121                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses       25551945                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                 72202335                       # DTB hits
system.switch_cpus7.dtb.misses                  23731                       # DTB misses
system.switch_cpus7.dtb.accesses             72226066                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb           11                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits            48053190                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              3670                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 269                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            4416                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            2490                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             5880                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses        48056860                       # ITB inst accesses
system.switch_cpus7.itb.hits                 48053190                       # DTB hits
system.switch_cpus7.itb.misses                   3670                       # DTB misses
system.switch_cpus7.itb.accesses             48056860                       # DTB accesses
system.switch_cpus7.numCycles                89832970                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      2127347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             150589850                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           15047058                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13362207                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             86337428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         860424                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             75399                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles         1950                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles       237293                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles        20508                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles         5509                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         48046812                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes            986                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     89235646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.797442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.141904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        11751510     13.17%     13.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1        33792923     37.87%     51.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         4470623      5.01%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3        39220590     43.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     89235646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.167500                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.676332                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         3721639                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     14067273                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         69205472                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles      1838491                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        402770                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2018809                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        27919                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     152421027                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts      1144382                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        402770                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         5793239                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3670204                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6505623                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         68958213                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      3905596                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     150048485                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts       677790                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      1171879                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         39500                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents        398096                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents       1930947                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands    139277266                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    701803893                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    175932955                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups            3                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps    132715955                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         6561280                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       275859                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts       263649                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          4655231                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     47139193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     25775155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads      8778250                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       800243                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         149080654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       270429                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        147306508                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       104308                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      6047248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     11775512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        18753                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     89235646                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.650759                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098006                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17121447     19.19%     19.19% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22615764     25.34%     44.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     24640903     27.61%     72.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     24021191     26.92%     99.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       836340      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     89235646                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        8405169     23.64%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             1      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     23.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead      22718529     63.90%     87.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      4431472     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     74540953     50.60%     50.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21907      0.01%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          110      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     47082712     31.96%     82.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     25660823     17.42%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     147306508                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.639782                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt           35555171                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.241369                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    419508137                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    155406471                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    146444140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            2                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     182861676                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads     17905739                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1550560                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses         6626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         8173                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       782382                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        26350                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked       132362                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        402770                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         625285                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        40597                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149356260                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     47139193                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     25775155                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       153234                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        31137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         8173                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       227842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        58128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       285970                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    146795225                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     46696662                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       487556                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                 5177                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            72305119                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        12568063                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          25608457                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.634091                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             146598196                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            146444140                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        101790475                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        139268156                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.630183                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.730896                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts      5764676                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       251676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       274725                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     88338088                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.620651                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     2.320951                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     34934636     39.55%     39.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     29135457     32.98%     72.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7414674      8.39%     80.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2909103      3.29%     84.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2173211      2.46%     86.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      3104029      3.51%     90.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       991315      1.12%     91.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1093104      1.24%     92.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      6582559      7.45%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     88338088                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    135535326                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     143165193                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              70581397                       # Number of memory references committed
system.switch_cpus7.commit.loads             45588626                       # Number of loads committed
system.switch_cpus7.commit.membars             102264                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          12127212                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        134603674                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1782694                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu     72561815     50.68%     50.68% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult        21871      0.02%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          110      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.70% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     45588626     31.84%     82.54% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite     24992771     17.46%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    143165193                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events      6582559                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           229154094                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          298757430                       # The number of ROB writes
system.switch_cpus7.timesIdled                  15257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 597324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles             4112153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          135533891                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            143163758                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.662808                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.662808                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.508732                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.508732                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       169233288                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      100697384                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads        579863338                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes        34297935                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads      285659973                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        214792                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   699                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2924544                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          747                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     12980332                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       582304                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     11528788                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       168155                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted           37                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        25376                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       675672                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       953476                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    524356                       # number of replacements
system.l2.tags.tagsinuse                 31488.997254                       # Cycle average of tags in use
system.l2.tags.total_refs                     2437809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    556809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.378178                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13109.125275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     7.779292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     3.597817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   244.733120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   481.149096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     1.811669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     0.339086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    49.451706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    81.596775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     5.725954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     6.154880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   323.978999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   784.511803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     2.275690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.772211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   228.638141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   426.006697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.032687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     0.372583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   134.797493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   196.380228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     2.775961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     0.898990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    78.456377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data    84.898659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     1.213942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     0.463457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   524.870795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  1253.381055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker    15.409908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker    11.146447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   178.228494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  2750.443730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 10493.447957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.396035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.148610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.814783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.212758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.351607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.206486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.400059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.014684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.009887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.023941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.006977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.013001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.004114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.005993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.002591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.016018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.038250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.083937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.320235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.960968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9067                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         23317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         6821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1565                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.276703                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.711578                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24926472                       # Number of tag accesses
system.l2.tags.data_accesses                 24926472                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        12238                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         4953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       122390                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        25987                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker         2230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         1080                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        23609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5231                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        20876                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         7807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       219135                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        75611                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        12752                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         5602                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       182245                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        79807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker         6185                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         3171                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst        73069                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        27724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker         4440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         2683                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst        54294                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        16242                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker        39725                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         8789                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       488042                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       172924                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker        13825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         5592                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst       117805                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        77729                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1913792                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           562704                       # number of Writeback hits
system.l2.Writeback_hits::total                562704                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          431                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          959                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          478                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2625                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                595                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        16539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         3661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        52929                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        65435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         9548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        11566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        67842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        89098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                316618                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        12238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         4953                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       122390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         2230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1080                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        23609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         8892                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        20876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         7807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       219135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       128540                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        12752                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         5602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       182245                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       145242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker         6185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         3171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        73069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        37272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker         4440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         2683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        54294                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        27808                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker        39725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         8789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       488042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       240766                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker        13825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         5592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       117805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       166827                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2230410                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        12238                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         4953                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       122390                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42526                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         2230                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1080                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        23609                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         8892                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        20876                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         7807                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       219135                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       128540                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        12752                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         5602                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       182245                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       145242                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker         6185                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         3171                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        73069                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        37272                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker         4440                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         2683                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        54294                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        27808                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker        39725                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         8789                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       488042                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       240766                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker        13825                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         5592                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       117805                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       166827                       # number of overall hits
system.l2.overall_hits::total                 2230410                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           75                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         5014                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1043                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1594                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          304                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         8456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17629                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          152                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         5516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10921                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker           66                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst         3200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         3995                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker           65                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         1982                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1964                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        13147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24745                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker          307                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          172                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         4293                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        47893                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                161717                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          839                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          552                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1982                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3757                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         2853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         1804                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         4320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17073                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              694                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         1061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         4028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         7446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26743                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           75                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         5014                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        22273                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          152                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         5516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16705                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker           66                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         3200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         5727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker           65                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         1982                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         3025                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        13147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        28773                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker          307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          172                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         4293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        55339                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                 188460                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          151                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           75                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         5014                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9841                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           18                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1043                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2137                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          304                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          256                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8456                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        22273                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          127                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          152                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         5516                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16705                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker           66                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         3200                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         5727                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker           65                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         1982                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         3025                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          114                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker           50                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        13147                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        28773                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker          307                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          172                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         4293                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        55339                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 4                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu2.data                 1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu3.data                 5                       # number of overall misses
system.l2.overall_misses::total                188460                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     14536492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      6982495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    415431179                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    718610203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker      4174500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      1500500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     98241980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    151005483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     26031740                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     23294245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    678989398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1485086169                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     10874997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     13207998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    464243407                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    940036878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker      5480750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker      3066000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst    282106219                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    348063227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker      6064499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker      2796000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    168819730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    180325983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     10349748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker      4322000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1011192429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1967719941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     27565000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     15937998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    383912966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4026480431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13496450585                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1699418                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       652468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      3066826                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      8584550                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data      6451683                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      2122900                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      2998326                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data       572976                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     26149147                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       624973                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        99994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       422474                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       522470                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data      1309953                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       170996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data      1204932                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       921447                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5277239                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    110457234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     42822687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    313063545                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    378787081                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data     90232537                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     82711318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    219585728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    662816028                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1900476158                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     14536492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      6982495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    415431179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    829067437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker      4174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      1500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     98241980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    193828170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     26031740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     23294245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    678989398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1798149714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     10874997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     13207998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    464243407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1318823959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker      5480750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker      3066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst    282106219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    438295764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker      6064499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker      2796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    168819730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    263037301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     10349748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker      4322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1011192429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2187305669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     27565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     15937998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    383912966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4689296459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15396926743                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     14536492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      6982495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    415431179                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    829067437                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker      4174500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      1500500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     98241980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    193828170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     26031740                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     23294245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    678989398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1798149714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     10874997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     13207998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    464243407                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1318823959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker      5480750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker      3066000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst    282106219                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    438295764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker      6064499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker      2796000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    168819730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    263037301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     10349748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker      4322000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1011192429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2187305669                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     27565000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     15937998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    383912966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4689296459                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15396926743                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        12389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         5028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       127404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        34326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker         2263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         1098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        24652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        21180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         8063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       227591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        93240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        12879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         5754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       187761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        90728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker         6251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         3212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst        76269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        31719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker         4505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         2720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst        56276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        18206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker        39839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker         8839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       501189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       197669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker        14132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         5764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       122098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       125622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2075509                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       562704                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            562704                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1041                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         4716                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         3331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         1888                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         4626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         1046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19698                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          173                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        18041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         4204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        57573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        71219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        11280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        12627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        71870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        96544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            343361                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        12389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         5028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       127404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         2263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        24652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        11029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        21180                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         8063                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       227591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       150813                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        12879                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         5754                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       187761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       161947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker         6251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         3212                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        76269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        42999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker         4505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         2720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        56276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        30833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker        39839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker         8839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       501189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       269539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker        14132                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         5764                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       122098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       222166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2418870                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        12389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         5028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       127404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         2263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        24652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        11029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        21180                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         8063                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       227591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       150813                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        12879                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         5754                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       187761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       161947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker         6251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         3212                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        76269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        42999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker         4505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         2720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        56276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        30833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker        39839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker         8839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       501189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       269539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker        14132                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         5764                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       122098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       222166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2418870                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.012188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.014916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.039355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.242935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.014582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.016393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.042309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.233553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.014353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.031750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.037154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.189071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009861                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.026416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.029378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.120371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.010558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.012765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.041957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.125950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.014428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.013603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.035219                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.107877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.002862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.005657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.026232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.125184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.021724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.029840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.035160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.381247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.077917                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.805956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.866562                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.821384                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.796650                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.856500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.955508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.933852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.923518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.866738                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.698795                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.489796                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.413223                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.393782                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.308824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.658960                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.636943                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.538402                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.083255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.129163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.080663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.081214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.153546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.084026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.056046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.077125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.077886                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.012188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.014916                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.039355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.187924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.014582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.016393                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.042309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.193762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.014353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.031750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.037154                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.147686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.009861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.026416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.029378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.103151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.010558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.012765                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.041957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.133189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.014428                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.013603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.035219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.098109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.002862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.005657                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.026232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.106749                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.021724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.029840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.035160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.249089                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077912                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.012188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.014916                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.039355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.187924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.014582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.016393                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.042309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.193762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.014353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.031750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.037154                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.147686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.009861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.026416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.029378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.103151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.010558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.012765                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.041957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.133189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.014428                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.013603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.035219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.098109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.002862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.005657                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.026232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.106749                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.021724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.029840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.035160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.249089                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077912                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 96268.158940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 93099.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82854.243917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86174.625615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker       126500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 83361.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 94191.735379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94733.678168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 85630.723684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 90993.144531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 80296.759461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 84241.089625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 85629.897638                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 86894.723684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84163.054206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86076.080762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 83041.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 74780.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 88158.193437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 87124.712641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 93299.984615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 75567.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 85176.453078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 91815.673625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 90787.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker        86440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 76914.309652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 79519.900626                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 89788.273616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 92662.779070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 89427.665036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 84072.420416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83457.215908                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2025.528010                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1182.007246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1547.339051                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2284.948097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  2261.368034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1176.773836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data   694.056944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data   593.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1531.608212                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5387.698276                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  4166.416667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  8449.480000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3437.302632                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data 11196.179487                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data  8142.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data 10569.578947                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  9214.470000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7604.090778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 73540.102530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 78863.143646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 67412.477390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 65488.776107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 52097.307737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 77956.001885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 54514.828203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 89016.388396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71064.433983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 96268.158940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 93099.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82854.243917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84246.259222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker       126500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 83361.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 94191.735379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90701.062237                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 85630.723684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 90993.144531                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 80296.759461                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 80732.263907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 85629.897638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 86894.723684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84163.054206                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 78947.857468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 83041.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 74780.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 88158.193437                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 76531.476166                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 93299.984615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 75567.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 85176.453078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 86954.479669                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 90787.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker        86440                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 76914.309652                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 76019.381677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 89788.273616                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 92662.779070                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 89427.665036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 84737.643597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81698.645564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 96268.158940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 93099.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82854.243917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84246.259222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker       126500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 83361.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 94191.735379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90701.062237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 85630.723684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 90993.144531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 80296.759461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 80732.263907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 85629.897638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 86894.723684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84163.054206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 78947.857468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 83041.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 74780.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 88158.193437                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 76531.476166                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 93299.984615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 75567.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 85176.453078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 86954.479669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 90787.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker        86440                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 76914.309652                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 76019.381677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 89788.273616                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 92662.779070                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 89427.665036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 84737.643597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81698.645564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             196803                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              496                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8377                       # number of cycles access was blocked
system.l2.blocked::no_targets                       3                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.493255                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   165.333333                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               198707                       # number of writebacks
system.l2.writebacks::total                    198707                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1079                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          104                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          200                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2037                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          251                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1010                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          117                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst          672                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data           93                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst          408                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         3398                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data          756                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         1069                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              11385                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          285                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data           47                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          869                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          967                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          111                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          193                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          691                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data         2774                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5937                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst          672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data          204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst          408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         3398                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         1447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         1069                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data         2843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17322                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst          672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data          204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst          408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         3398                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         1447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         1069                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data         2843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17322                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          300                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         6419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         4506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst         2528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         3902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         1574                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst         9749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        23989                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         3224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        47824                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           150314                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       675669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         675669                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          839                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          552                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1982                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         2853                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         1804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         4320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data          966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         17073                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          152                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          100                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          694                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         3775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         4817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         1621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data          868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         3337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         4672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20803                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         6419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         4506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst         2528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         5523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         1574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst         9749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        27326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         3224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        52496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            171117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         6419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         4506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst         2528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         5523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         1574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst         9749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        27326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         3224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        52496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       675669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           846786                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     12979992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      6259496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    317190721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    644632453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker      3525500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      1334750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     74658992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    134287234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     23116252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     20902995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    495747729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1319984698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      9559999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     11806500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    353815501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    838741912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker      4812250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker      2646750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    210757997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    305944739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker      5282499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      2479750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    125852743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    158467492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker      9393248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker      3847250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst    720458257                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1714765964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     24806750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     14482998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    286894489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   3623184208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11482622108                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  32434615535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  32434615535                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      6721206                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      4383975                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     13708851                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     27245458                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     27386082                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     14948589                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     28388649                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data      7168868                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    129951678                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1336586                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       402016                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       333547                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1176139                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      1110595                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       237514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data       825607                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data       677094                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6099098                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     75727496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     35040790                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    185196423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    244391090                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data     67289450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data     62628648                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    135876999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    344431416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1150582312                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     12979992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      6259496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    317190721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    720359949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker      3525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      1334750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     74658992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    169328024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     23116252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     20902995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    495747729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1505181121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      9559999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     11806500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    353815501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1083133002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker      4812250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker      2646750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    210757997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    373234189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker      5282499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      2479750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    125852743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    221096140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker      9393248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker      3847250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst    720458257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1850642963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     24806750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     14482998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    286894489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   3967615624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12633204420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     12979992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      6259496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    317190721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    720359949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker      3525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      1334750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     74658992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    169328024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     23116252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     20902995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    495747729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1505181121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      9559999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     11806500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    353815501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1083133002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker      4812250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker      2646750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    210757997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    373234189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker      5282499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      2479750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    125852743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    221096140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker      9393248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker      3847250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst    720458257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1850642963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     24806750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     14482998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    286894489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   3967615624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  32434615535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45067819955                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    121391003                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1217000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      7020001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      3781001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      1590498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      1503500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      1403500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     70190499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    208097002                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    167180488                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7359000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      8286001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      3735501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      1362001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      1357005                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      1847500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data    108954499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    300081995                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    288571491                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      8576000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     15306002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      7516502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data      2952499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data      2860505                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data      3251000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data    179144998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    508178997                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.012027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.014519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.030886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.239906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.013699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.014572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.034196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.014164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.031502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.028204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.186379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.025721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.023999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.010398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.012453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.033146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.123018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.013541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.013235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.027969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.104636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.002862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.005544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.019452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.121359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.021511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.029840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.026405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.380698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.072423                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.805956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.866562                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.821384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.796650                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.856500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.955508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.933852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.923518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.866738                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.698795                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.489796                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.413223                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.393782                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.308824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.658960                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.636943                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.538402                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.067457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.065569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.067636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.143706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.068742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.046431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.048392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060586                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.012027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.014519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.030886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.180495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.013699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.014572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.034196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.186690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.014164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.031502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.028204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.140260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.025721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.023999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.096457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.010398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.012453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.033146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.128445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.013541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.013235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.027969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.089936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.002862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.005544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.019452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.101381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.021511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.029840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.026405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.236292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.012027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.014519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.030886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.180495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.013699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.014572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.034196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.186690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.014164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.031502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.028204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.140260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.025721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.023999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.096457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.010398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.012453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.033146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.128445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.013541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.013235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.027969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.089936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.002862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.005544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.019452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.101381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.021511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.029840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.026405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.236292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.350075                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87114.040268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 85746.520548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80607.552986                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78279.593564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 113725.806452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 83421.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88563.454330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85916.336532                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77054.173333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 82295.255906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 77231.302228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75957.227414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77096.766129                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 79773.648649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78520.972259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 77632.535357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 74034.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 66168.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 83369.460839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 78407.160174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 86598.344262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 68881.944444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 79957.270013                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 83185.035171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 82396.912281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 78515.306122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 73900.734127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 71481.344116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 81601.151316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 84203.476744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88987.124380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 75760.793911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76390.902431                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 48003.705268                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 48003.705268                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8010.972586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7941.983696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6916.675580                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7251.918552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  9599.047319                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8286.357539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  6571.446528                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  7421.188406                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7611.531541                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 11522.293103                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16750.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6670.940000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7737.756579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  9492.264957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data 11310.190476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7242.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  6770.940000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8788.325648                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 62224.729663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 70646.754032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 49058.655099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 50735.123521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 41511.073411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 72152.820276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 40718.309559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 73722.477740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55308.480123                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87114.040268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 85746.520548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80607.552986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76212.436416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 113725.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 83421.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88563.454330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82237.991258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77054.173333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 82295.255906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77231.302228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 71156.862904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77096.766129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 79773.648649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78520.972259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 69338.262723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 74034.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 66168.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 83369.460839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 67578.162050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 86598.344262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 68881.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 79957.270013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 79731.749008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 82396.912281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 78515.306122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 73900.734127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 67724.619886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 81601.151316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 84203.476744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88987.124380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 75579.389363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73827.874612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87114.040268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 85746.520548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80607.552986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76212.436416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 113725.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 83421.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88563.454330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82237.991258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77054.173333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 82295.255906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77231.302228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 71156.862904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77096.766129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 79773.648649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78520.972259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 69338.262723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 74034.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 66168.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 83369.460839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 67578.162050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 86598.344262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 68881.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 79957.270013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 79731.749008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 82396.912281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 78515.306122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 73900.734127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 67724.619886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 81601.151316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 84203.476744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88987.124380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 75579.389363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 48003.705268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53222.207211                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 1711                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1711                       # Transaction distribution
system.iobus.trans_dist::WriteReq               47245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              47455                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq          210                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         1492                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         4628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        92212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        92212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   98332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         2581                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4073                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2927824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2927824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2931897                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1348000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             3471000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           412494808                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4361000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            46527206                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           3                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          6                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      63                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       3                       # DTB read accesses
system.cpu0.dtb.write_accesses                      6                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                9                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            9                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      32                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     55.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     15.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     30.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     241                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           126897                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.497892                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7570866                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           127409                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.421752                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236073429250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.490818                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.007073                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999006                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000014                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999019                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15533595                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15533595                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      7570860                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7570866                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      7570860                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7570866                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      7570860                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total        7570866                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       132222                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       132227                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       132222                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        132227                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       132222                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total       132227                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1493157190                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1493157190                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1493157190                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1493157190                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1493157190                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1493157190                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      7703082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7703093                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      7703082                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7703093                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      7703082                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7703093                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.017165                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017165                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.017165                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017165                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.017165                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017165                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 11292.804450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11292.377427                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 11292.804450                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11292.377427                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 11292.804450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11292.377427                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       127845                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            11670                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    10.955013                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         4818                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4818                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         4818                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4818                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         4818                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4818                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       127404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       127404                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       127404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       127404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       127404                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       127404                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1227715184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1227715184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1227715184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1227715184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1227715184                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1227715184                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.016539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.016539                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.016539                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016539                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  9636.394336                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9636.394336                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  9636.394336                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  9636.394336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  9636.394336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  9636.394336                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            51234                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          883.126368                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2833542                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            52213                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.268899                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3236325463250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   883.110207                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.016161                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.862412                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000016                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.862428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          979                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          830                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6133635                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6133635                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1671729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1671729                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1097078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            5                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1097083                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        17331                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        17331                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20610                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20610                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        20366                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        20366                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2768807                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2768812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2786138                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2786143                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        58578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        58581                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       136419                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       136420                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        10947                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        10947                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2139                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2010                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2010                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       205944                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total       205948                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1615324653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1615324653                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1623700280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1623700280                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     31455249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31455249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     10540588                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10540588                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        38000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        38000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3239024933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3239024933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3239024933                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3239024933                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1730307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1730310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1233497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1233503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        28278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        28278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        22376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        22376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2963804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2963813                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2992082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2992091                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033856                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.110595                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.166667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.110596                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.387121                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.387121                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.094026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.089828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.065793                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.444444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065794                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.068830                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.444444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.068831                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27575.619738                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27574.207559                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 11902.303052                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11902.215804                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 14705.586255                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14705.586255                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5244.073632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5244.073632                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 16610.639820                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16610.299091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15727.697495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15727.392026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       339920                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16515                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    20.582501                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28871                       # number of writebacks
system.cpu0.dcache.writebacks::total            28871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28014                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28014                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       114129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       114129                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1681                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1681                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       142143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       142143                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       142143                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       142143                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        30564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        30564                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        22290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        22290                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data         9211                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9211                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          458                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          458                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         2010                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2010                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62065                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62065                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    630680603                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    630680603                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    254442873                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    254442873                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    296257017                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    296257017                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      4363751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4363751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      6524412                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6524412                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    885123476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    885123476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1181380493                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1181380493                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    131185994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    131185994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    176655505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    176655505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    307841499                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    307841499                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.017664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.018071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018070                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.325730                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.325730                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.020133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.089828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.017833                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017833                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.020743                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020743                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20634.753403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20634.753403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 11415.113190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11415.113190                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 32163.393443                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 32163.393443                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  9527.840611                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9527.840611                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3245.976119                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3245.976119                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16746.575018                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16746.575018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19034.568485                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19034.568485                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     480                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            24140                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.178377                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5622571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24652                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           228.077681                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3270219842500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.178377                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992536                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.992536                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11320822                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11320822                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      5622571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5622571                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      5622571                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5622571                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      5622571                       # number of overall hits
system.cpu1.icache.overall_hits::total        5622571                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        25514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25514                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        25514                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25514                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        25514                       # number of overall misses
system.cpu1.icache.overall_misses::total        25514                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    316456860                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    316456860                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    316456860                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    316456860                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    316456860                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    316456860                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      5648085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5648085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      5648085                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5648085                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      5648085                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5648085                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004517                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004517                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004517                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004517                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004517                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004517                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12403.263306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12403.263306                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12403.263306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12403.263306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12403.263306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12403.263306                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        29587                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2167                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.653438                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          862                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          862                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        24652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24652                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        24652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        24652                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24652                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    260594473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    260594473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    260594473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    260594473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    260594473                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    260594473                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004365                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004365                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 10570.926213                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10570.926213                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 10570.926213                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10570.926213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 10570.926213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10570.926213                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            11087                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          657.157509                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1065998                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            11927                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.376876                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   657.157509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.641755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.641755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          635                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2250334                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2250334                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       705507                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         705507                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       348078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        348078                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data         3723                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         3723                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         5536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5536                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         5246                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5246                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1053585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1053585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1057308                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1057308                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13490                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        31896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        31896                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data         2971                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         2971                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          461                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          579                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          579                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        45386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         45386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        48357                       # number of overall misses
system.cpu1.dcache.overall_misses::total        48357                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    333259150                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333259150                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    434218040                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    434218040                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      8040996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8040996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      3098517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3098517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    767477190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    767477190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    767477190                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    767477190                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       718997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       718997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       379974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       379974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data         6694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         6694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         5997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         5825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1098971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1098971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1105665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1105665                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018762                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.083943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.083943                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.443830                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.443830                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.076872                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.076872                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.099399                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.099399                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.041299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041299                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.043736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043736                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24704.162342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24704.162342                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 13613.557813                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13613.557813                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 17442.507592                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17442.507592                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5351.497409                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5351.497409                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 16909.998458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16909.998458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 15871.067064                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15871.067064                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84736                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3775                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    22.446623                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5171                       # number of writebacks
system.cpu1.dcache.writebacks::total             5171                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5865                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        25857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        25857                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          309                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          309                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31722                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31722                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7625                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         6039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6039                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data         2941                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         2941                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          152                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          152                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          579                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          579                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        13664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        13664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        16605                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        16605                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    127812830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    127812830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     83328482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     83328482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data     70600504                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     70600504                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      3184753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3184753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1940483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1940483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    211141312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    211141312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    281741816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    281741816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1836000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1836000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      8009500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      8009500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      9845500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      9845500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.015893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.439349                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.439349                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.025346                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025346                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.099399                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.099399                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.015018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015018                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16762.338361                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16762.338361                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 13798.390793                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13798.390793                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 24005.611697                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24005.611697                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20952.322368                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20952.322368                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3351.438687                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3351.438687                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15452.379391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15452.379391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16967.287925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16967.287925                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           1                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          1                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      21                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       1                       # DTB read accesses
system.cpu2.dtb.write_accesses                      1                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                2                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            2                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                          20                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu2.itb.hits                               20                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                           20                       # DTB accesses
system.cpu2.numCycles                              20                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                         20                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          20                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        20                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       18     90.00%     90.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     90.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       1      5.00%     95.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     252                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           227083                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.693414                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11619550                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           227595                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            51.053626                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236698726500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.647651                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.045763                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995406                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000089                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995495                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23938558                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23938558                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11619533                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11619550                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11619533                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11619550                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11619533                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::total       11619550                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       235921                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       235924                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       235921                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        235924                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       235921                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::total       235924                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2586642356                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2586642356                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2586642356                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2586642356                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2586642356                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2586642356                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11855454                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11855474                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11855454                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11855474                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11855454                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11855474                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.019900                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.019900                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.019900                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.150000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.019900                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.019900                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.150000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.019900                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 10964.019125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10963.879707                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 10964.019125                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10963.879707                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 10964.019125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10963.879707                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       246461                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            22635                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.888491                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         8314                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8314                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         8314                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8314                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         8314                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8314                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       227607                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       227607                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       227607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       227607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       227607                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       227607                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2123375743                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2123375743                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2123375743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2123375743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2123375743                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2123375743                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.019199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.019198                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.019199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.019198                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.019199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.019198                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  9329.131982                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9329.131982                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  9329.131982                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9329.131982                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  9329.131982                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9329.131982                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           152042                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          926.324084                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7592132                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           153063                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            49.601354                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3240445700500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   926.300781                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.023302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.904591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000023                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16590710                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16590710                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4224634                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4224634                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3227768                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3227769                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        38111                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        38111                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        45114                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        45114                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        44998                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        44998                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      7452402                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7452403                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      7490513                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7490514                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       158936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       158937                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       435315                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       435315                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        33608                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        33608                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3495                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3495                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2674                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2674                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       594251                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        594252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       627859                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total       627860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3777977500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3777977500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   5038801412                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5038801412                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     47861499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     47861499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     11809047                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     11809047                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8816778912                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8816778912                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8816778912                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8816778912                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      4383570                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4383571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3663083                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3663084                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        71719                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        71719                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        48609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        48609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        47672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        47672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      8046653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8046655                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      8118372                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8118374                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036257                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036257                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.118838                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.118838                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.468607                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.468607                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.071900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.071900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.056092                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.056092                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.073851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.073851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.077338                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.077338                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23770.432753                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23770.283194                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 11575.069575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11575.069575                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13694.277253                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13694.277253                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4416.247943                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4416.247943                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 14836.792722                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14836.767755                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 14042.609745                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14042.587379                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1074836                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          54418                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.833333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    19.751479                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        92158                       # number of writebacks
system.cpu2.dcache.writebacks::total            92158                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        88210                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        88210                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       369540                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       369540                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         2671                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2671                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       457750                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       457750                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       457750                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       457750                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70726                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70726                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        65775                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65775                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        29464                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        29464                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          824                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2674                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2674                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       136501                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       136501                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       165965                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       165965                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1154634775                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1154634775                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    746164069                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    746164069                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    903579040                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    903579040                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     14846750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14846750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      6460953                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6460953                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1900798844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1900798844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2804377884                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2804377884                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      8983499                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      8983499                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      9744999                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      9744999                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     18728498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     18728498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.016134                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016134                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017956                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017956                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.410826                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.410826                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.016952                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.016952                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.056092                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.056092                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.016964                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016964                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.020443                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.020443                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16325.464115                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16325.464115                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 11344.189571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11344.189571                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 30667.222373                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 30667.222373                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 18017.900485                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18017.900485                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2416.212790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2416.212790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13925.164241                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13925.164241                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16897.405381                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16897.405381                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           3                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          4                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      25                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       3                       # DTB read accesses
system.cpu3.dtb.write_accesses                      4                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                7                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            7                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                          20                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu3.itb.hits                               20                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                           20                       # DTB accesses
system.cpu3.numCycles                              20                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                         20                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 35                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        20                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     65.00%     65.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     15.00%     80.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     553                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           187252                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.481159                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9293046                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           187764                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            49.493226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3235852150250                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.479331                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.001828                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998987                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19160392                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19160392                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      9293029                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9293046                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      9293029                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9293046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      9293029                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::total        9293046                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       193265                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       193268                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       193265                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        193268                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       193265                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::total       193268                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2036916982                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2036916982                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2036916982                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2036916982                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2036916982                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2036916982                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      9486294                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9486314                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      9486294                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9486314                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      9486294                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9486314                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.020373                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.020373                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.020373                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.150000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.020373                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.020373                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.150000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.020373                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 10539.502662                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10539.339063                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 10539.502662                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10539.339063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 10539.502662                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10539.339063                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       155392                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            14821                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    10.484583                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         5504                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         5504                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5504                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         5504                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5504                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       187761                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       187761                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       187761                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       187761                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       187761                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       187761                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1668375395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1668375395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1668375395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1668375395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1668375395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1668375395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.019793                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.019793                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.019793                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.019793                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.019793                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.019793                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  8885.633305                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  8885.633305                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  8885.633305                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  8885.633305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  8885.633305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  8885.633305                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           166978                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          817.976832                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4970873                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           167912                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.604037                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3236774632500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   817.966135                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.010697                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.798795                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.798806                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          934                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          514                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11559388                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11559388                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2607095                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2607095                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      2192940                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2192942                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        51976                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        51976                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        54530                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        54530                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        54241                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        54241                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4800035                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4800037                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4852011                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4852013                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       107960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       107963                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       554706                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            2                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       554708                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        52624                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        52624                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4917                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4917                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4306                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       662666                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        662671                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       715290                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::total       715295                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2247352647                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2247352647                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   6416580473                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6416580473                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     55511507                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     55511507                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     20799638                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     20799638                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8663933120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8663933120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8663933120                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8663933120                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2715055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2715058                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      2747646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2747650                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       104600                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       104600                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        59447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        59447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        58547                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        58547                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      5462701                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5462708                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      5567301                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5567308                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.039763                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039765                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.201884                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.201885                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.503098                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.503098                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.082712                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.082712                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.073548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.073548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.121307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.714286                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.121308                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.128481                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.714286                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.128481                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 20816.530632                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20815.952197                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11567.533924                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11567.492218                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 11289.710596                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11289.710596                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4830.385044                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4830.385044                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13074.358908                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13074.260259                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 12112.476226                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12112.391559                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1102999                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          65046                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    16.957215                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       111223                       # number of writebacks
system.cpu3.dcache.writebacks::total           111223                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        44461                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        44461                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       469348                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       469348                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       513809                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       513809                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       513809                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       513809                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        63499                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63499                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        85358                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        85358                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        48478                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        48478                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          752                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          752                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4306                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4306                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       148857                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       148857                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       197335                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       197335                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    853355039                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    853355039                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    960560034                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    960560034                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    747253573                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    747253573                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      8371503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      8371503                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     12186362                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12186362                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1813915073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1813915073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2561168646                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2561168646                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      5870998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      5870998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5515498                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5515498                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     11386496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     11386496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.023388                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023388                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.031066                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.031066                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.463461                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.463461                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.012650                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012650                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.073548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.073548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.027250                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027250                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.035445                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035445                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13438.873667                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13438.873667                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 11253.309989                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11253.309989                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 15414.282210                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 15414.282210                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 11132.317819                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11132.317819                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2830.088713                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2830.088713                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12185.621590                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12185.621590                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12978.785547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12978.785547                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     118                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            75757                       # number of replacements
system.cpu4.icache.tags.tagsinuse          510.190802                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            7350238                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            76269                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            96.372550                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3235978584500                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.190802                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.996466                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.996466                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         14934811                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        14934811                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      7350238                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7350238                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      7350238                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7350238                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      7350238                       # number of overall hits
system.cpu4.icache.overall_hits::total        7350238                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        79033                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        79033                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        79033                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         79033                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        79033                       # number of overall misses
system.cpu4.icache.overall_misses::total        79033                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst    951619762                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    951619762                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst    951619762                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    951619762                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst    951619762                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    951619762                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      7429271                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7429271                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      7429271                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7429271                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      7429271                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7429271                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.010638                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010638                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.010638                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010638                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.010638                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010638                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 12040.790075                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 12040.790075                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 12040.790075                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 12040.790075                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 12040.790075                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 12040.790075                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs        93325                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs             7574                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    12.321759                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst         2764                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         2764                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst         2764                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         2764                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst         2764                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         2764                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst        76269                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        76269                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst        76269                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        76269                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst        76269                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        76269                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst    776337730                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    776337730                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst    776337730                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    776337730                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst    776337730                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    776337730                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.010266                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.010266                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.010266                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.010266                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.010266                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.010266                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 10178.942034                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 10178.942034                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 10178.942034                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 10178.942034                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 10178.942034                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 10178.942034                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            39659                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          830.730117                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2533319                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            40608                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            62.384727                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3269724106500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   830.730117                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.811260                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.811260                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.926758                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          5386732                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         5386732                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1491807                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1491807                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       951176                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        951176                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data        15058                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        15058                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        33874                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        33874                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        32912                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        32912                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2442983                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2442983                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2458041                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2458041                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        49654                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        49654                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        80736                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        80736                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data         8162                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         8162                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1583                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1583                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1987                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1987                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       130390                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        130390                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       138552                       # number of overall misses
system.cpu4.dcache.overall_misses::total       138552                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    896155879                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    896155879                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    955920190                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    955920190                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data     19656495                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     19656495                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     10699595                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     10699595                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1852076069                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1852076069                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1852076069                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1852076069                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1541461                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1541461                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1031912                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1031912                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data        23220                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        23220                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        35457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        35457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        34899                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        34899                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2573373                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2573373                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2596593                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2596593                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.032212                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032212                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.078239                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.078239                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.351507                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.351507                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.044646                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.044646                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.056936                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.056936                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.050669                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.050669                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.053359                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.053359                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 18048.009808                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 18048.009808                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 11840.073697                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11840.073697                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 12417.242577                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12417.242577                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  5384.798691                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  5384.798691                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 14204.126612                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 14204.126612                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 13367.371593                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13367.371593                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       136215                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets           8108                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    16.800074                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        25309                       # number of writebacks
system.cpu4.dcache.writebacks::total            25309                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        18315                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        18315                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data        62186                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        62186                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         1168                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         1168                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        80501                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        80501                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        80501                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        80501                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        31339                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        31339                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        18550                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        18550                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data         8107                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total         8107                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data          415                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          415                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         1987                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1987                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        49889                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        49889                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        57996                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        57996                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    438985791                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    438985791                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data    227608306                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    227608306                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data    132171767                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total    132171767                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data      7350503                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      7350503                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data      6726405                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      6726405                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    666594097                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    666594097                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    798765864                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    798765864                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      2487999                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      2487999                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      1990999                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1990999                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data      4478998                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4478998                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.020331                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.020331                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.017976                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.017976                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.349139                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.349139                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.011704                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.011704                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.056936                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.056936                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.019387                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.019387                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.022335                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.022335                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 14007.651520                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14007.651520                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 12269.989542                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12269.989542                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 16303.412730                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 16303.412730                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 17712.055422                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17712.055422                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  3385.206341                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  3385.206341                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 13361.544569                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 13361.544569                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 13772.775088                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 13772.775088                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            55764                       # number of replacements
system.cpu5.icache.tags.tagsinuse          509.377677                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            6527784                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            56276                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           115.995877                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3236027978000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   509.377677                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.994878                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.994878                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         13227728                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        13227728                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      6527784                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        6527784                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      6527784                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         6527784                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      6527784                       # number of overall hits
system.cpu5.icache.overall_hits::total        6527784                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        57942                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        57942                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        57942                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         57942                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        57942                       # number of overall misses
system.cpu5.icache.overall_misses::total        57942                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst    655605421                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    655605421                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst    655605421                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    655605421                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst    655605421                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    655605421                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      6585726                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      6585726                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      6585726                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      6585726                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      6585726                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      6585726                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.008798                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.008798                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.008798                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.008798                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.008798                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.008798                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 11314.856598                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 11314.856598                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 11314.856598                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 11314.856598                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 11314.856598                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 11314.856598                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs        52538                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs             4463                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    11.771902                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         1666                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         1666                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         1666                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         1666                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst        56276                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        56276                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst        56276                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        56276                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst        56276                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        56276                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst    537730164                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    537730164                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst    537730164                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    537730164                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst    537730164                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    537730164                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.008545                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.008545                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.008545                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.008545                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.008545                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.008545                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  9555.230720                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  9555.230720                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  9555.230720                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  9555.230720                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  9555.230720                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  9555.230720                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            28616                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          721.237999                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1836714                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            29525                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            62.208772                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   721.237999                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.704334                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.704334                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.887695                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          4014316                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         4014316                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1118286                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1118286                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       685382                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        685382                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        10476                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        10476                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17817                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17817                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16427                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16427                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1803668                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1803668                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1814144                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1814144                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        30895                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        30895                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        93823                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        93823                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data         9235                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         9235                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          995                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          995                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         2039                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         2039                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       124718                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        124718                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       133953                       # number of overall misses
system.cpu5.dcache.overall_misses::total       133953                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    498459017                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    498459017                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   1186612964                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1186612964                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     14948496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     14948496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data      8915513                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      8915513                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1685071981                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1685071981                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1685071981                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1685071981                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1149181                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1149181                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       779205                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       779205                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        19711                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        19711                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18466                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18466                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1928386                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1928386                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1948097                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1948097                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026884                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026884                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.120409                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.120409                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.468520                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.468520                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.052892                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.052892                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.110419                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.110419                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.064675                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.064675                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.068761                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.068761                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 16133.970448                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16133.970448                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12647.356874                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12647.356874                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 15023.614070                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 15023.614070                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4372.492889                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4372.492889                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 13511.056792                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 13511.056792                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 12579.576277                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 12579.576277                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       181192                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          11004                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    16.466012                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        17016                       # number of writebacks
system.cpu5.dcache.writebacks::total            17016                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10253                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10253                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data        77228                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        77228                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data          683                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          683                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        87481                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        87481                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        87481                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        87481                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        20642                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        20642                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        16595                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        16595                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data         9143                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total         9143                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          312                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          312                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         2039                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         2039                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        37237                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        37237                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        46380                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        46380                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    243578690                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    243578690                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    210291331                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    210291331                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data     86739034                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total     86739034                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data      7625003                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      7625003                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      4836487                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      4836487                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    453870021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    453870021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    540609055                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    540609055                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      2357000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2357000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      1984995                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1984995                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data      4341995                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4341995                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.017962                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.017962                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.021297                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.021297                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.463853                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.463853                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.016585                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.016585                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.110419                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.110419                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.019310                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019310                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.023808                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.023808                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 11800.149695                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 11800.149695                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 12671.969328                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12671.969328                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data  9486.933610                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  9486.933610                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 24439.112179                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24439.112179                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2371.989701                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2371.989701                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 12188.683863                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12188.683863                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 11656.081393                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11656.081393                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     214                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           500668                       # number of replacements
system.cpu6.icache.tags.tagsinuse          508.462292                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           15575841                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           501180                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            31.078337                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3235964878000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   508.462292                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.993090                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.993090                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         32690268                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        32690268                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     15575841                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       15575841                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     15575841                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        15575841                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     15575841                       # number of overall hits
system.cpu6.icache.overall_hits::total       15575841                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       518690                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       518690                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       518690                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        518690                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       518690                       # number of overall misses
system.cpu6.icache.overall_misses::total       518690                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   5189796627                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   5189796627                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   5189796627                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   5189796627                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   5189796627                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   5189796627                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     16094531                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     16094531                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     16094531                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     16094531                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     16094531                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     16094531                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.032228                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.032228                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.032228                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.032228                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.032228                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.032228                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 10005.584505                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 10005.584505                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 10005.584505                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 10005.584505                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 10005.584505                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 10005.584505                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       467496                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            48450                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     9.649040                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst        17484                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        17484                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst        17484                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        17484                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst        17484                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        17484                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       501206                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       501206                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       501206                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       501206                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       501206                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       501206                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   4212431243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   4212431243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   4212431243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   4212431243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   4212431243                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   4212431243                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.031141                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.031141                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.031141                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.031141                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.031141                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.031141                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  8404.590613                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  8404.590613                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  8404.590613                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  8404.590613                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  8404.590613                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  8404.590613                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           286894                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          952.307088                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           10542822                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           287874                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            36.623043                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3236068683500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   952.307088                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.929987                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.929987                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         23286524                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        23286524                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      6147783                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        6147783                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      4130672                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4130672                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data        57311                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        57311                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        97560                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        97560                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        95931                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        95931                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     10278455                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        10278455                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     10335766                       # number of overall hits
system.cpu6.dcache.overall_hits::total       10335766                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       381580                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       381580                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       544758                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       544758                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        34134                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        34134                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         3640                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3640                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         3625                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3625                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       926338                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        926338                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       960472                       # number of overall misses
system.cpu6.dcache.overall_misses::total       960472                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   6282709696                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6282709696                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   4966727931                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   4966727931                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data     48837497                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     48837497                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     16584108                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     16584108                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  11249437627                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  11249437627                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  11249437627                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  11249437627                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      6529363                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      6529363                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      4675430                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4675430                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data        91445                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        91445                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       101200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       101200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        99556                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        99556                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     11204793                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     11204793                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     11296238                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     11296238                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.058441                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.058441                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.116515                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.116515                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.373274                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.373274                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.035968                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.035968                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.036412                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.036412                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.082673                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.082673                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.085026                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.085026                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 16464.986886                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16464.986886                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data  9117.310679                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9117.310679                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 13416.894780                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13416.894780                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  4574.926345                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4574.926345                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 12143.988077                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12143.988077                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 11712.405595                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11712.405595                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       766383                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          61800                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    27.333333                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    12.401019                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       141772                       # number of writebacks
system.cpu6.dcache.writebacks::total           141772                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       205484                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       205484                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       452930                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       452930                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         2665                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         2665                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       658414                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       658414                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       658414                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       658414                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       176096                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       176096                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data        91828                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        91828                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        32536                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        32536                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data          975                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          975                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         3625                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         3625                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       267924                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       267924                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       300460                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       300460                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2375635919                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2375635919                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data    803988851                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    803988851                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data    866737266                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total    866737266                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     13044250                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     13044250                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data      9333892                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      9333892                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3179624770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3179624770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4046362036                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4046362036                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      2131500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2131500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      2747500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      2747500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data      4879000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      4879000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.026970                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.026970                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.019641                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.019641                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.355799                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.355799                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.009634                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.009634                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.036412                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.036412                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.023912                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.023912                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.026598                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026598                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 13490.572864                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 13490.572864                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  8755.378000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  8755.378000                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 26639.330772                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 26639.330772                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 13378.717949                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13378.717949                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  2574.866759                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2574.866759                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 11867.636979                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11867.636979                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 13467.223710                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13467.223710                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           121586                       # number of replacements
system.cpu7.icache.tags.tagsinuse          492.137116                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           47921798                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           122098                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           392.486347                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3237532411500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   492.137116                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.961205                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.961205                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         96215640                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        96215640                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     47921798                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       47921798                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     47921798                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        47921798                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     47921798                       # number of overall hits
system.cpu7.icache.overall_hits::total       47921798                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       124972                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       124972                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       124972                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        124972                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       124972                       # number of overall misses
system.cpu7.icache.overall_misses::total       124972                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   1400974811                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   1400974811                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   1400974811                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   1400974811                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   1400974811                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   1400974811                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     48046770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     48046770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     48046770                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     48046770                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     48046770                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     48046770                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002601                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002601                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002601                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002601                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002601                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002601                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 11210.309597                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 11210.309597                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 11210.309597                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 11210.309597                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 11210.309597                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 11210.309597                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       114743                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs             8778                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    13.071656                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         2872                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         2872                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         2872                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         2872                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         2872                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         2872                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       122100                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       122100                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       122100                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       122100                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       122100                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       122100                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   1167477428                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1167477428                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   1167477428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1167477428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   1167477428                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1167477428                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.002541                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.002541                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst  9561.649697                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total  9561.649697                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst  9561.649697                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total  9561.649697                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst  9561.649697                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total  9561.649697                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           221763                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          979.288527                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           52573444                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           222787                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           235.980753                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3237997945500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   979.288527                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.956336                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.956336                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          787                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        107394197                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       107394197                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     28164787                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       28164787                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     24219448                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      24219448                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data        86380                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total        86380                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        49209                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        49209                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        48279                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        48279                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     52384235                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        52384235                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     52470615                       # number of overall hits
system.cpu7.dcache.overall_hits::total       52470615                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       268447                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       268447                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       654334                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       654334                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data        90702                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        90702                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          809                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          809                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1555                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1555                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       922781                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        922781                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1013483                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1013483                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9301005770                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9301005770                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   9469824134                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   9469824134                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     16770499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     16770499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      8008093                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      8008093                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  18770829904                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  18770829904                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  18770829904                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  18770829904                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     28433234                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     28433234                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     24873782                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     24873782                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data       177082                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       177082                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        50018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        50018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        49834                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        49834                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     53307016                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     53307016                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     53484098                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     53484098                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009441                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.026306                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.026306                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.512203                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.512203                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.016174                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.016174                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.031204                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.031204                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017311                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017311                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018949                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018949                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 34647.456556                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 34647.456556                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 14472.462281                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 14472.462281                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 20729.912237                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 20729.912237                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  5149.899035                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  5149.899035                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 20341.586903                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 20341.586903                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 18521.109781                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 18521.109781                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      3508655                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          86333                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    40.640948                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       141184                       # number of writebacks
system.cpu7.dcache.writebacks::total           141184                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       183717                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       183717                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       555050                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       555050                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data          593                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          593                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       738767                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       738767                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       738767                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       738767                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        84730                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        84730                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        99284                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        99284                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data        44254                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total        44254                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          216                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         1555                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1555                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       184014                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       184014                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       228268                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       228268                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    957313291                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    957313291                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data   1336768615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1336768615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data   3676034782                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total   3676034782                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data      3370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      3370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data      4896907                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      4896907                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2294081906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2294081906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5970116688                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5970116688                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     75479499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     75479499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data    115619000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total    115619000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data    191098499                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total    191098499                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002980                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.003992                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.003992                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.249907                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.249907                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.004318                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.031204                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003452                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003452                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004268                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004268                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 11298.398336                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 11298.398336                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 13464.089027                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 13464.089027                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 83066.723505                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 83066.723505                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 15601.851852                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15601.851852                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  3149.136334                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  3149.136334                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 12466.887878                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 12466.887878                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 26153.979918                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 26153.979918                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                46090                       # number of replacements
system.iocache.tags.tagsinuse               15.789594                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46106                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236190295000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.789594                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.986850                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.986850                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416634                       # Number of tag accesses
system.iocache.tags.data_accesses              416634                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        45696                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        45696                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          410                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              410                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide          210                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          210                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide          410                       # number of demand (read+write) misses
system.iocache.demand_misses::total               410                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          410                       # number of overall misses
system.iocache.overall_misses::total              410                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     44809925                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44809925                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide     44809925                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     44809925                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     44809925                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     44809925                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          410                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            410                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        45906                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        45906                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          410                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             410                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          410                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            410                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.004575                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.004575                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109292.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109292.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109292.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109292.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109292.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109292.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      45696                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide          410                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          410                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide        45696                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        45696                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          410                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          410                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          410                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          410                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     23489925                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     23489925                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide   3571235089                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3571235089                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     23489925                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     23489925                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     23489925                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     23489925                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.995425                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.995425                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57292.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57292.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 78152.028383                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 78152.028383                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57292.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57292.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57292.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57292.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
