/*
 * NVM Express Compliance Suite
 * Copyright (c) 2011, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _DEFINITIONS_H_
#define _DEFINITIONS_H_

#define SUCCESS              0
#define FAIL                -1
#define DEVICE_LIST_SIZE     20
#define CONFIG_PCI           1
#define NVME_DEV_INIT        0x3

#ifndef USHRT_MAX
#define USHRT_MAX       ((u16)(~0U))
#endif
/**
 * @def PCI_CLASS_STORAGE_EXPRESS
 * Set to value matching with NVME HW
 */
#define PCI_CLASS_STORAGE_EXPRESS    0x010802

#define NVME_MINORS            16

/**
 * @def MAX_PCI_EXPRESS_CFG
 * Maximum pcie config space.
 */
#define MAX_PCI_EXPRESS_CFG        0xFFF

/**
 * @def MAX_PCI_CFG
 * Maximum pci config space available
 */
#define MAX_PCI_CFG               0xFF

/**
 * @def MAX_PCI_HDR
 * Maximum pci header offset.
 */
#define MAX_PCI_HDR              0x3F

#define LOWER_16BITS             0xFFFF

/**
 * @def CAP_REG
 * Set to offset defined in NVME Spec 1.0b.
 */
#define CAP_REG                0x34

/**
 * @def PMCS
 * Set to offset defined in NVME Spec 1.0b.
 */
#define PMCS                   0x4

/**
 * @def AER_ID_MASK
 * Mask bits will extract last bit and that will help
 * in determining what this bit corresponds to in terms of
 * AER capability.
 */
#define AER_ID_MASK            0x1

/**
 * @def AER_CAP_ID
 * Indicate that this capability structure is an Advanced Error
 * reporting capability.
 */
#define AER_CAP_ID             0x1

/**
 * @def MAX_METABUFF_SIZE
 * Indicates the max meta buff size allowed per cmd is 2GB
 */
#define MAX_METABUFF_SIZE       (1 << 31)

#endif
