ARM MP0018
"PodWR PosRR DpDatadW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre PodWR PosRR DpDatadW
Relax=[Rfe,DpAddrdR,Fre]
Safe=PosRR PodWR DpDatadW
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Rf Fr
Orig=PodWR PosRR DpDatadW Rfe DpAddrdR Fre
{
%x0=x; %y0=y; %z0=z;
%z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | LDR R0,[%z1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 LDR R1,[%y0] | LDR R2,[R1,%x1] ;
 LDR R2,[%y0] |                 ;
 EOR R3,R2,R2 |                 ;
 ADD R3,R3,#1 |                 ;
 STR R3,[%z0] |                 ;
exists
(1:R0=1 /\ 1:R2=0)
