
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000089fc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004089fc  004089fc  000189fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00408a04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000300  204009d0  004093d4  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cd0  004096d4  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cd0  0040b6d4  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016963  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000030dc  00000000  00000000  000373ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000055a4  00000000  00000000  0003a496  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a30  00000000  00000000  0003fa3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b8  00000000  00000000  0004046a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009c8d  00000000  00000000  00040e22  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ed58  00000000  00000000  0004aaaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009007e  00000000  00000000  00059807  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003450  00000000  00000000  000e9888  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 2c 40 20 a9 29 40 00 59 2a 40 00 59 2a 40 00     .,@ .)@.Y*@.Y*@.
  400010:	59 2a 40 00 59 2a 40 00 59 2a 40 00 00 00 00 00     Y*@.Y*@.Y*@.....
	...
  40002c:	59 2a 40 00 59 2a 40 00 00 00 00 00 59 2a 40 00     Y*@.Y*@.....Y*@.
  40003c:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  40004c:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  40005c:	59 2a 40 00 59 2a 40 00 00 00 00 00 19 21 40 00     Y*@.Y*@......!@.
  40006c:	31 21 40 00 49 21 40 00 59 2a 40 00 59 2a 40 00     1!@.I!@.Y*@.Y*@.
  40007c:	59 2a 40 00 61 21 40 00 79 21 40 00 59 2a 40 00     Y*@.a!@.y!@.Y*@.
  40008c:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  40009c:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  4000ac:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  4000bc:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  4000cc:	59 2a 40 00 00 00 00 00 59 2a 40 00 00 00 00 00     Y*@.....Y*@.....
  4000dc:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  4000ec:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  4000fc:	59 2a 40 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     Y*@.Y*@.Y*@.Y*@.
  40010c:	59 2a 40 00 59 2a 40 00 00 00 00 00 00 00 00 00     Y*@.Y*@.........
  40011c:	00 00 00 00 59 2a 40 00 59 2a 40 00 59 2a 40 00     ....Y*@.Y*@.Y*@.
  40012c:	59 2a 40 00 59 2a 40 00 00 00 00 00 59 2a 40 00     Y*@.Y*@.....Y*@.
  40013c:	59 2a 40 00                                         Y*@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00408a04 	.word	0x00408a04

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408a04 	.word	0x00408a04
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00408a04 	.word	0x00408a04
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	685b      	ldr	r3, [r3, #4]
  4001b8:	f003 0302 	and.w	r3, r3, #2
  4001bc:	2b00      	cmp	r3, #0
  4001be:	d001      	beq.n	4001c4 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4001c0:	2301      	movs	r3, #1
  4001c2:	e000      	b.n	4001c6 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4001c4:	2300      	movs	r3, #0
	}
}
  4001c6:	4618      	mov	r0, r3
  4001c8:	370c      	adds	r7, #12
  4001ca:	46bd      	mov	sp, r7
  4001cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d0:	4770      	bx	lr
	...

004001d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4001dc:	6878      	ldr	r0, [r7, #4]
  4001de:	4b03      	ldr	r3, [pc, #12]	; (4001ec <sysclk_enable_peripheral_clock+0x18>)
  4001e0:	4798      	blx	r3
}
  4001e2:	bf00      	nop
  4001e4:	3708      	adds	r7, #8
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bd80      	pop	{r7, pc}
  4001ea:	bf00      	nop
  4001ec:	00402455 	.word	0x00402455

004001f0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b082      	sub	sp, #8
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	4a09      	ldr	r2, [pc, #36]	; (400220 <spi_enable_clock+0x30>)
  4001fc:	4293      	cmp	r3, r2
  4001fe:	d103      	bne.n	400208 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  400200:	2015      	movs	r0, #21
  400202:	4b08      	ldr	r3, [pc, #32]	; (400224 <spi_enable_clock+0x34>)
  400204:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400206:	e006      	b.n	400216 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  400208:	687b      	ldr	r3, [r7, #4]
  40020a:	4a07      	ldr	r2, [pc, #28]	; (400228 <spi_enable_clock+0x38>)
  40020c:	4293      	cmp	r3, r2
  40020e:	d102      	bne.n	400216 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  400210:	202a      	movs	r0, #42	; 0x2a
  400212:	4b04      	ldr	r3, [pc, #16]	; (400224 <spi_enable_clock+0x34>)
  400214:	4798      	blx	r3
}
  400216:	bf00      	nop
  400218:	3708      	adds	r7, #8
  40021a:	46bd      	mov	sp, r7
  40021c:	bd80      	pop	{r7, pc}
  40021e:	bf00      	nop
  400220:	40008000 	.word	0x40008000
  400224:	004001d5 	.word	0x004001d5
  400228:	40058000 	.word	0x40058000

0040022c <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  40022c:	b480      	push	{r7}
  40022e:	b083      	sub	sp, #12
  400230:	af00      	add	r7, sp, #0
  400232:	6078      	str	r0, [r7, #4]
  400234:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400236:	687b      	ldr	r3, [r7, #4]
  400238:	685b      	ldr	r3, [r3, #4]
  40023a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400242:	687b      	ldr	r3, [r7, #4]
  400244:	685a      	ldr	r2, [r3, #4]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	041b      	lsls	r3, r3, #16
  40024a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40024e:	431a      	orrs	r2, r3
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	605a      	str	r2, [r3, #4]
}
  400254:	bf00      	nop
  400256:	370c      	adds	r7, #12
  400258:	46bd      	mov	sp, r7
  40025a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40025e:	4770      	bx	lr

00400260 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400260:	b580      	push	{r7, lr}
  400262:	b084      	sub	sp, #16
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	4608      	mov	r0, r1
  40026a:	4611      	mov	r1, r2
  40026c:	461a      	mov	r2, r3
  40026e:	4603      	mov	r3, r0
  400270:	807b      	strh	r3, [r7, #2]
  400272:	460b      	mov	r3, r1
  400274:	707b      	strb	r3, [r7, #1]
  400276:	4613      	mov	r3, r2
  400278:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40027a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40027e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400280:	e006      	b.n	400290 <spi_write+0x30>
		if (!timeout--) {
  400282:	68fb      	ldr	r3, [r7, #12]
  400284:	1e5a      	subs	r2, r3, #1
  400286:	60fa      	str	r2, [r7, #12]
  400288:	2b00      	cmp	r3, #0
  40028a:	d101      	bne.n	400290 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  40028c:	2301      	movs	r3, #1
  40028e:	e020      	b.n	4002d2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	691b      	ldr	r3, [r3, #16]
  400294:	f003 0302 	and.w	r3, r3, #2
  400298:	2b00      	cmp	r3, #0
  40029a:	d0f2      	beq.n	400282 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <spi_write+0x7c>)
  4002a0:	4798      	blx	r3
  4002a2:	4603      	mov	r3, r0
  4002a4:	2b00      	cmp	r3, #0
  4002a6:	d00e      	beq.n	4002c6 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002a8:	887a      	ldrh	r2, [r7, #2]
  4002aa:	787b      	ldrb	r3, [r7, #1]
  4002ac:	041b      	lsls	r3, r3, #16
  4002ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4002b2:	4313      	orrs	r3, r2
  4002b4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4002b6:	783b      	ldrb	r3, [r7, #0]
  4002b8:	2b00      	cmp	r3, #0
  4002ba:	d006      	beq.n	4002ca <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4002bc:	68bb      	ldr	r3, [r7, #8]
  4002be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4002c2:	60bb      	str	r3, [r7, #8]
  4002c4:	e001      	b.n	4002ca <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4002c6:	887b      	ldrh	r3, [r7, #2]
  4002c8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4002ca:	687b      	ldr	r3, [r7, #4]
  4002cc:	68ba      	ldr	r2, [r7, #8]
  4002ce:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4002d0:	2300      	movs	r3, #0
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	004001ad 	.word	0x004001ad

004002e0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	2b00      	cmp	r3, #0
  4002f0:	d00c      	beq.n	40030c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002f2:	68fb      	ldr	r3, [r7, #12]
  4002f4:	68ba      	ldr	r2, [r7, #8]
  4002f6:	320c      	adds	r2, #12
  4002f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4002fc:	f043 0101 	orr.w	r1, r3, #1
  400300:	68fb      	ldr	r3, [r7, #12]
  400302:	68ba      	ldr	r2, [r7, #8]
  400304:	320c      	adds	r2, #12
  400306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  40030a:	e00b      	b.n	400324 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40030c:	68fb      	ldr	r3, [r7, #12]
  40030e:	68ba      	ldr	r2, [r7, #8]
  400310:	320c      	adds	r2, #12
  400312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400316:	f023 0101 	bic.w	r1, r3, #1
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	68ba      	ldr	r2, [r7, #8]
  40031e:	320c      	adds	r2, #12
  400320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400324:	bf00      	nop
  400326:	3714      	adds	r7, #20
  400328:	46bd      	mov	sp, r7
  40032a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40032e:	4770      	bx	lr

00400330 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400330:	b480      	push	{r7}
  400332:	b085      	sub	sp, #20
  400334:	af00      	add	r7, sp, #0
  400336:	60f8      	str	r0, [r7, #12]
  400338:	60b9      	str	r1, [r7, #8]
  40033a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40033c:	687b      	ldr	r3, [r7, #4]
  40033e:	2b00      	cmp	r3, #0
  400340:	d00c      	beq.n	40035c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	68ba      	ldr	r2, [r7, #8]
  400346:	320c      	adds	r2, #12
  400348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40034c:	f043 0102 	orr.w	r1, r3, #2
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	68ba      	ldr	r2, [r7, #8]
  400354:	320c      	adds	r2, #12
  400356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40035a:	e00b      	b.n	400374 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	68fb      	ldr	r3, [r7, #12]
  40035e:	68ba      	ldr	r2, [r7, #8]
  400360:	320c      	adds	r2, #12
  400362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400366:	f023 0102 	bic.w	r1, r3, #2
  40036a:	68fb      	ldr	r3, [r7, #12]
  40036c:	68ba      	ldr	r2, [r7, #8]
  40036e:	320c      	adds	r2, #12
  400370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400374:	bf00      	nop
  400376:	3714      	adds	r7, #20
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400380:	b480      	push	{r7}
  400382:	b085      	sub	sp, #20
  400384:	af00      	add	r7, sp, #0
  400386:	60f8      	str	r0, [r7, #12]
  400388:	60b9      	str	r1, [r7, #8]
  40038a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	2b04      	cmp	r3, #4
  400390:	d118      	bne.n	4003c4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400392:	68fb      	ldr	r3, [r7, #12]
  400394:	68ba      	ldr	r2, [r7, #8]
  400396:	320c      	adds	r2, #12
  400398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40039c:	f023 0108 	bic.w	r1, r3, #8
  4003a0:	68fb      	ldr	r3, [r7, #12]
  4003a2:	68ba      	ldr	r2, [r7, #8]
  4003a4:	320c      	adds	r2, #12
  4003a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	68ba      	ldr	r2, [r7, #8]
  4003ae:	320c      	adds	r2, #12
  4003b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003b4:	f043 0104 	orr.w	r1, r3, #4
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	68ba      	ldr	r2, [r7, #8]
  4003bc:	320c      	adds	r2, #12
  4003be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4003c2:	e02a      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	d118      	bne.n	4003fc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003ca:	68fb      	ldr	r3, [r7, #12]
  4003cc:	68ba      	ldr	r2, [r7, #8]
  4003ce:	320c      	adds	r2, #12
  4003d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003d4:	f023 0108 	bic.w	r1, r3, #8
  4003d8:	68fb      	ldr	r3, [r7, #12]
  4003da:	68ba      	ldr	r2, [r7, #8]
  4003dc:	320c      	adds	r2, #12
  4003de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4003e2:	68fb      	ldr	r3, [r7, #12]
  4003e4:	68ba      	ldr	r2, [r7, #8]
  4003e6:	320c      	adds	r2, #12
  4003e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003ec:	f023 0104 	bic.w	r1, r3, #4
  4003f0:	68fb      	ldr	r3, [r7, #12]
  4003f2:	68ba      	ldr	r2, [r7, #8]
  4003f4:	320c      	adds	r2, #12
  4003f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4003fa:	e00e      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	2b08      	cmp	r3, #8
  400400:	d10b      	bne.n	40041a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400402:	68fb      	ldr	r3, [r7, #12]
  400404:	68ba      	ldr	r2, [r7, #8]
  400406:	320c      	adds	r2, #12
  400408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40040c:	f043 0108 	orr.w	r1, r3, #8
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	68ba      	ldr	r2, [r7, #8]
  400414:	320c      	adds	r2, #12
  400416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40041a:	bf00      	nop
  40041c:	3714      	adds	r7, #20
  40041e:	46bd      	mov	sp, r7
  400420:	f85d 7b04 	ldr.w	r7, [sp], #4
  400424:	4770      	bx	lr

00400426 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400426:	b480      	push	{r7}
  400428:	b085      	sub	sp, #20
  40042a:	af00      	add	r7, sp, #0
  40042c:	60f8      	str	r0, [r7, #12]
  40042e:	60b9      	str	r1, [r7, #8]
  400430:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400432:	68fb      	ldr	r3, [r7, #12]
  400434:	68ba      	ldr	r2, [r7, #8]
  400436:	320c      	adds	r2, #12
  400438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40043c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400440:	68fb      	ldr	r3, [r7, #12]
  400442:	68ba      	ldr	r2, [r7, #8]
  400444:	320c      	adds	r2, #12
  400446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	68ba      	ldr	r2, [r7, #8]
  40044e:	320c      	adds	r2, #12
  400450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400454:	687b      	ldr	r3, [r7, #4]
  400456:	ea42 0103 	orr.w	r1, r2, r3
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	68ba      	ldr	r2, [r7, #8]
  40045e:	320c      	adds	r2, #12
  400460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400464:	bf00      	nop
  400466:	3714      	adds	r7, #20
  400468:	46bd      	mov	sp, r7
  40046a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40046e:	4770      	bx	lr

00400470 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400470:	b480      	push	{r7}
  400472:	b085      	sub	sp, #20
  400474:	af00      	add	r7, sp, #0
  400476:	6078      	str	r0, [r7, #4]
  400478:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40047a:	683a      	ldr	r2, [r7, #0]
  40047c:	687b      	ldr	r3, [r7, #4]
  40047e:	4413      	add	r3, r2
  400480:	1e5a      	subs	r2, r3, #1
  400482:	687b      	ldr	r3, [r7, #4]
  400484:	fbb2 f3f3 	udiv	r3, r2, r3
  400488:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	2b00      	cmp	r3, #0
  40048e:	dd02      	ble.n	400496 <spi_calc_baudrate_div+0x26>
  400490:	68fb      	ldr	r3, [r7, #12]
  400492:	2bff      	cmp	r3, #255	; 0xff
  400494:	dd02      	ble.n	40049c <spi_calc_baudrate_div+0x2c>
		return -1;
  400496:	f04f 33ff 	mov.w	r3, #4294967295
  40049a:	e001      	b.n	4004a0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  40049c:	68fb      	ldr	r3, [r7, #12]
  40049e:	b21b      	sxth	r3, r3
}
  4004a0:	4618      	mov	r0, r3
  4004a2:	3714      	adds	r7, #20
  4004a4:	46bd      	mov	sp, r7
  4004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004aa:	4770      	bx	lr

004004ac <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4004ac:	b480      	push	{r7}
  4004ae:	b085      	sub	sp, #20
  4004b0:	af00      	add	r7, sp, #0
  4004b2:	60f8      	str	r0, [r7, #12]
  4004b4:	60b9      	str	r1, [r7, #8]
  4004b6:	4613      	mov	r3, r2
  4004b8:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4004ba:	79fb      	ldrb	r3, [r7, #7]
  4004bc:	2b00      	cmp	r3, #0
  4004be:	d102      	bne.n	4004c6 <spi_set_baudrate_div+0x1a>
        return -1;
  4004c0:	f04f 33ff 	mov.w	r3, #4294967295
  4004c4:	e01b      	b.n	4004fe <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	320c      	adds	r2, #12
  4004cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4004d4:	68fb      	ldr	r3, [r7, #12]
  4004d6:	68ba      	ldr	r2, [r7, #8]
  4004d8:	320c      	adds	r2, #12
  4004da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004de:	68fb      	ldr	r3, [r7, #12]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	320c      	adds	r2, #12
  4004e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4004e8:	79fb      	ldrb	r3, [r7, #7]
  4004ea:	021b      	lsls	r3, r3, #8
  4004ec:	b29b      	uxth	r3, r3
  4004ee:	ea42 0103 	orr.w	r1, r2, r3
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4004fc:	2300      	movs	r3, #0
}
  4004fe:	4618      	mov	r0, r3
  400500:	3714      	adds	r7, #20
  400502:	46bd      	mov	sp, r7
  400504:	f85d 7b04 	ldr.w	r7, [sp], #4
  400508:	4770      	bx	lr
	...

0040050c <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  40050c:	b480      	push	{r7}
  40050e:	b083      	sub	sp, #12
  400510:	af00      	add	r7, sp, #0
  400512:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400514:	4a04      	ldr	r2, [pc, #16]	; (400528 <gfx_mono_set_framebuffer+0x1c>)
  400516:	687b      	ldr	r3, [r7, #4]
  400518:	6013      	str	r3, [r2, #0]
}
  40051a:	bf00      	nop
  40051c:	370c      	adds	r7, #12
  40051e:	46bd      	mov	sp, r7
  400520:	f85d 7b04 	ldr.w	r7, [sp], #4
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009ec 	.word	0x204009ec

0040052c <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  40052c:	b480      	push	{r7}
  40052e:	b083      	sub	sp, #12
  400530:	af00      	add	r7, sp, #0
  400532:	4603      	mov	r3, r0
  400534:	71fb      	strb	r3, [r7, #7]
  400536:	460b      	mov	r3, r1
  400538:	71bb      	strb	r3, [r7, #6]
  40053a:	4613      	mov	r3, r2
  40053c:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <gfx_mono_framebuffer_put_byte+0x34>)
  400540:	681a      	ldr	r2, [r3, #0]
  400542:	79fb      	ldrb	r3, [r7, #7]
  400544:	01db      	lsls	r3, r3, #7
  400546:	4619      	mov	r1, r3
  400548:	79bb      	ldrb	r3, [r7, #6]
  40054a:	440b      	add	r3, r1
  40054c:	4413      	add	r3, r2
  40054e:	797a      	ldrb	r2, [r7, #5]
  400550:	701a      	strb	r2, [r3, #0]
}
  400552:	bf00      	nop
  400554:	370c      	adds	r7, #12
  400556:	46bd      	mov	sp, r7
  400558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop
  400560:	204009ec 	.word	0x204009ec

00400564 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400564:	b480      	push	{r7}
  400566:	b083      	sub	sp, #12
  400568:	af00      	add	r7, sp, #0
  40056a:	4603      	mov	r3, r0
  40056c:	460a      	mov	r2, r1
  40056e:	71fb      	strb	r3, [r7, #7]
  400570:	4613      	mov	r3, r2
  400572:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400574:	4b07      	ldr	r3, [pc, #28]	; (400594 <gfx_mono_framebuffer_get_byte+0x30>)
  400576:	681a      	ldr	r2, [r3, #0]
  400578:	79fb      	ldrb	r3, [r7, #7]
  40057a:	01db      	lsls	r3, r3, #7
  40057c:	4619      	mov	r1, r3
  40057e:	79bb      	ldrb	r3, [r7, #6]
  400580:	440b      	add	r3, r1
  400582:	4413      	add	r3, r2
  400584:	781b      	ldrb	r3, [r3, #0]
}
  400586:	4618      	mov	r0, r3
  400588:	370c      	adds	r7, #12
  40058a:	46bd      	mov	sp, r7
  40058c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400590:	4770      	bx	lr
  400592:	bf00      	nop
  400594:	204009ec 	.word	0x204009ec

00400598 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400598:	b590      	push	{r4, r7, lr}
  40059a:	b085      	sub	sp, #20
  40059c:	af00      	add	r7, sp, #0
  40059e:	4604      	mov	r4, r0
  4005a0:	4608      	mov	r0, r1
  4005a2:	4611      	mov	r1, r2
  4005a4:	461a      	mov	r2, r3
  4005a6:	4623      	mov	r3, r4
  4005a8:	71fb      	strb	r3, [r7, #7]
  4005aa:	4603      	mov	r3, r0
  4005ac:	71bb      	strb	r3, [r7, #6]
  4005ae:	460b      	mov	r3, r1
  4005b0:	717b      	strb	r3, [r7, #5]
  4005b2:	4613      	mov	r3, r2
  4005b4:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4005b6:	79fa      	ldrb	r2, [r7, #7]
  4005b8:	797b      	ldrb	r3, [r7, #5]
  4005ba:	4413      	add	r3, r2
  4005bc:	2b80      	cmp	r3, #128	; 0x80
  4005be:	dd06      	ble.n	4005ce <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  4005c0:	79fb      	ldrb	r3, [r7, #7]
  4005c2:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  4005c6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  4005ca:	3380      	adds	r3, #128	; 0x80
  4005cc:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  4005ce:	79bb      	ldrb	r3, [r7, #6]
  4005d0:	08db      	lsrs	r3, r3, #3
  4005d2:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  4005d4:	79ba      	ldrb	r2, [r7, #6]
  4005d6:	7bfb      	ldrb	r3, [r7, #15]
  4005d8:	00db      	lsls	r3, r3, #3
  4005da:	1ad3      	subs	r3, r2, r3
  4005dc:	2201      	movs	r2, #1
  4005de:	fa02 f303 	lsl.w	r3, r2, r3
  4005e2:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  4005e4:	797b      	ldrb	r3, [r7, #5]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d066      	beq.n	4006b8 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4005ea:	793b      	ldrb	r3, [r7, #4]
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d01c      	beq.n	40062a <gfx_mono_generic_draw_horizontal_line+0x92>
  4005f0:	2b02      	cmp	r3, #2
  4005f2:	d05b      	beq.n	4006ac <gfx_mono_generic_draw_horizontal_line+0x114>
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d03b      	beq.n	400670 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  4005f8:	e05f      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4005fa:	79fa      	ldrb	r2, [r7, #7]
  4005fc:	797b      	ldrb	r3, [r7, #5]
  4005fe:	4413      	add	r3, r2
  400600:	b2da      	uxtb	r2, r3
  400602:	7bfb      	ldrb	r3, [r7, #15]
  400604:	4611      	mov	r1, r2
  400606:	4618      	mov	r0, r3
  400608:	4b2d      	ldr	r3, [pc, #180]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40060a:	4798      	blx	r3
  40060c:	4603      	mov	r3, r0
  40060e:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400610:	7b7a      	ldrb	r2, [r7, #13]
  400612:	7bbb      	ldrb	r3, [r7, #14]
  400614:	4313      	orrs	r3, r2
  400616:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400618:	79fa      	ldrb	r2, [r7, #7]
  40061a:	797b      	ldrb	r3, [r7, #5]
  40061c:	4413      	add	r3, r2
  40061e:	b2d9      	uxtb	r1, r3
  400620:	7b7a      	ldrb	r2, [r7, #13]
  400622:	7bf8      	ldrb	r0, [r7, #15]
  400624:	2300      	movs	r3, #0
  400626:	4c27      	ldr	r4, [pc, #156]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400628:	47a0      	blx	r4
		while (length-- > 0) {
  40062a:	797b      	ldrb	r3, [r7, #5]
  40062c:	1e5a      	subs	r2, r3, #1
  40062e:	717a      	strb	r2, [r7, #5]
  400630:	2b00      	cmp	r3, #0
  400632:	d1e2      	bne.n	4005fa <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400634:	e041      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400636:	79fa      	ldrb	r2, [r7, #7]
  400638:	797b      	ldrb	r3, [r7, #5]
  40063a:	4413      	add	r3, r2
  40063c:	b2da      	uxtb	r2, r3
  40063e:	7bfb      	ldrb	r3, [r7, #15]
  400640:	4611      	mov	r1, r2
  400642:	4618      	mov	r0, r3
  400644:	4b1e      	ldr	r3, [pc, #120]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400646:	4798      	blx	r3
  400648:	4603      	mov	r3, r0
  40064a:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  40064c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400650:	43db      	mvns	r3, r3
  400652:	b25a      	sxtb	r2, r3
  400654:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400658:	4013      	ands	r3, r2
  40065a:	b25b      	sxtb	r3, r3
  40065c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40065e:	79fa      	ldrb	r2, [r7, #7]
  400660:	797b      	ldrb	r3, [r7, #5]
  400662:	4413      	add	r3, r2
  400664:	b2d9      	uxtb	r1, r3
  400666:	7b7a      	ldrb	r2, [r7, #13]
  400668:	7bf8      	ldrb	r0, [r7, #15]
  40066a:	2300      	movs	r3, #0
  40066c:	4c15      	ldr	r4, [pc, #84]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40066e:	47a0      	blx	r4
		while (length-- > 0) {
  400670:	797b      	ldrb	r3, [r7, #5]
  400672:	1e5a      	subs	r2, r3, #1
  400674:	717a      	strb	r2, [r7, #5]
  400676:	2b00      	cmp	r3, #0
  400678:	d1dd      	bne.n	400636 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40067a:	e01e      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40067c:	79fa      	ldrb	r2, [r7, #7]
  40067e:	797b      	ldrb	r3, [r7, #5]
  400680:	4413      	add	r3, r2
  400682:	b2da      	uxtb	r2, r3
  400684:	7bfb      	ldrb	r3, [r7, #15]
  400686:	4611      	mov	r1, r2
  400688:	4618      	mov	r0, r3
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40068c:	4798      	blx	r3
  40068e:	4603      	mov	r3, r0
  400690:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400692:	7b7a      	ldrb	r2, [r7, #13]
  400694:	7bbb      	ldrb	r3, [r7, #14]
  400696:	4053      	eors	r3, r2
  400698:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40069a:	79fa      	ldrb	r2, [r7, #7]
  40069c:	797b      	ldrb	r3, [r7, #5]
  40069e:	4413      	add	r3, r2
  4006a0:	b2d9      	uxtb	r1, r3
  4006a2:	7b7a      	ldrb	r2, [r7, #13]
  4006a4:	7bf8      	ldrb	r0, [r7, #15]
  4006a6:	2300      	movs	r3, #0
  4006a8:	4c06      	ldr	r4, [pc, #24]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4006aa:	47a0      	blx	r4
		while (length-- > 0) {
  4006ac:	797b      	ldrb	r3, [r7, #5]
  4006ae:	1e5a      	subs	r2, r3, #1
  4006b0:	717a      	strb	r2, [r7, #5]
  4006b2:	2b00      	cmp	r3, #0
  4006b4:	d1e2      	bne.n	40067c <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  4006b6:	e000      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  4006b8:	bf00      	nop
	}
}
  4006ba:	3714      	adds	r7, #20
  4006bc:	46bd      	mov	sp, r7
  4006be:	bd90      	pop	{r4, r7, pc}
  4006c0:	00400ad5 	.word	0x00400ad5
  4006c4:	00400a51 	.word	0x00400a51

004006c8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4006c8:	b590      	push	{r4, r7, lr}
  4006ca:	b083      	sub	sp, #12
  4006cc:	af00      	add	r7, sp, #0
  4006ce:	4604      	mov	r4, r0
  4006d0:	4608      	mov	r0, r1
  4006d2:	4611      	mov	r1, r2
  4006d4:	461a      	mov	r2, r3
  4006d6:	4623      	mov	r3, r4
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	4603      	mov	r3, r0
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	460b      	mov	r3, r1
  4006e0:	717b      	strb	r3, [r7, #5]
  4006e2:	4613      	mov	r3, r2
  4006e4:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  4006e6:	793b      	ldrb	r3, [r7, #4]
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d00f      	beq.n	40070c <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  4006ec:	e008      	b.n	400700 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4006ee:	79ba      	ldrb	r2, [r7, #6]
  4006f0:	793b      	ldrb	r3, [r7, #4]
  4006f2:	4413      	add	r3, r2
  4006f4:	b2d9      	uxtb	r1, r3
  4006f6:	7e3b      	ldrb	r3, [r7, #24]
  4006f8:	797a      	ldrb	r2, [r7, #5]
  4006fa:	79f8      	ldrb	r0, [r7, #7]
  4006fc:	4c05      	ldr	r4, [pc, #20]	; (400714 <gfx_mono_generic_draw_filled_rect+0x4c>)
  4006fe:	47a0      	blx	r4
	while (height-- > 0) {
  400700:	793b      	ldrb	r3, [r7, #4]
  400702:	1e5a      	subs	r2, r3, #1
  400704:	713a      	strb	r2, [r7, #4]
  400706:	2b00      	cmp	r3, #0
  400708:	d1f1      	bne.n	4006ee <gfx_mono_generic_draw_filled_rect+0x26>
  40070a:	e000      	b.n	40070e <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  40070c:	bf00      	nop
	}
}
  40070e:	370c      	adds	r7, #12
  400710:	46bd      	mov	sp, r7
  400712:	bd90      	pop	{r4, r7, pc}
  400714:	00400599 	.word	0x00400599

00400718 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400718:	b580      	push	{r7, lr}
  40071a:	b086      	sub	sp, #24
  40071c:	af00      	add	r7, sp, #0
  40071e:	603b      	str	r3, [r7, #0]
  400720:	4603      	mov	r3, r0
  400722:	71fb      	strb	r3, [r7, #7]
  400724:	460b      	mov	r3, r1
  400726:	71bb      	strb	r3, [r7, #6]
  400728:	4613      	mov	r3, r2
  40072a:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  40072c:	79bb      	ldrb	r3, [r7, #6]
  40072e:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400730:	797b      	ldrb	r3, [r7, #5]
  400732:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400734:	683b      	ldr	r3, [r7, #0]
  400736:	7a1b      	ldrb	r3, [r3, #8]
  400738:	08db      	lsrs	r3, r3, #3
  40073a:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	7a1b      	ldrb	r3, [r3, #8]
  400740:	f003 0307 	and.w	r3, r3, #7
  400744:	b2db      	uxtb	r3, r3
  400746:	2b00      	cmp	r3, #0
  400748:	d002      	beq.n	400750 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  40074a:	7cfb      	ldrb	r3, [r7, #19]
  40074c:	3301      	adds	r3, #1
  40074e:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400750:	7cfb      	ldrb	r3, [r7, #19]
  400752:	b29a      	uxth	r2, r3
  400754:	683b      	ldr	r3, [r7, #0]
  400756:	7a5b      	ldrb	r3, [r3, #9]
  400758:	b29b      	uxth	r3, r3
  40075a:	fb12 f303 	smulbb	r3, r2, r3
  40075e:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400760:	79fb      	ldrb	r3, [r7, #7]
  400762:	6839      	ldr	r1, [r7, #0]
  400764:	7a89      	ldrb	r1, [r1, #10]
  400766:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400768:	b29b      	uxth	r3, r3
  40076a:	fb12 f303 	smulbb	r3, r2, r3
  40076e:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400770:	683b      	ldr	r3, [r7, #0]
  400772:	685a      	ldr	r2, [r3, #4]
  400774:	89bb      	ldrh	r3, [r7, #12]
  400776:	4413      	add	r3, r2
  400778:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  40077a:	683b      	ldr	r3, [r7, #0]
  40077c:	7a5b      	ldrb	r3, [r3, #9]
  40077e:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400780:	2300      	movs	r3, #0
  400782:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400784:	683b      	ldr	r3, [r7, #0]
  400786:	7a1b      	ldrb	r3, [r3, #8]
  400788:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  40078a:	2300      	movs	r3, #0
  40078c:	747b      	strb	r3, [r7, #17]
  40078e:	e01e      	b.n	4007ce <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400790:	7c7b      	ldrb	r3, [r7, #17]
  400792:	f003 0307 	and.w	r3, r3, #7
  400796:	b2db      	uxtb	r3, r3
  400798:	2b00      	cmp	r3, #0
  40079a:	d105      	bne.n	4007a8 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40079c:	697b      	ldr	r3, [r7, #20]
  40079e:	781b      	ldrb	r3, [r3, #0]
  4007a0:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  4007a2:	697b      	ldr	r3, [r7, #20]
  4007a4:	3301      	adds	r3, #1
  4007a6:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  4007a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4007ac:	2b00      	cmp	r3, #0
  4007ae:	da05      	bge.n	4007bc <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4007b0:	7bf9      	ldrb	r1, [r7, #15]
  4007b2:	7c3b      	ldrb	r3, [r7, #16]
  4007b4:	2201      	movs	r2, #1
  4007b6:	4618      	mov	r0, r3
  4007b8:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <gfx_mono_draw_char_progmem+0xdc>)
  4007ba:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  4007bc:	7c3b      	ldrb	r3, [r7, #16]
  4007be:	3301      	adds	r3, #1
  4007c0:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  4007c2:	7bbb      	ldrb	r3, [r7, #14]
  4007c4:	005b      	lsls	r3, r3, #1
  4007c6:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  4007c8:	7c7b      	ldrb	r3, [r7, #17]
  4007ca:	3301      	adds	r3, #1
  4007cc:	747b      	strb	r3, [r7, #17]
  4007ce:	7c7a      	ldrb	r2, [r7, #17]
  4007d0:	7afb      	ldrb	r3, [r7, #11]
  4007d2:	429a      	cmp	r2, r3
  4007d4:	d3dc      	bcc.n	400790 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  4007d6:	7bfb      	ldrb	r3, [r7, #15]
  4007d8:	3301      	adds	r3, #1
  4007da:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  4007dc:	79bb      	ldrb	r3, [r7, #6]
  4007de:	743b      	strb	r3, [r7, #16]
		rows_left--;
  4007e0:	7cbb      	ldrb	r3, [r7, #18]
  4007e2:	3b01      	subs	r3, #1
  4007e4:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  4007e6:	7cbb      	ldrb	r3, [r7, #18]
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d1c9      	bne.n	400780 <gfx_mono_draw_char_progmem+0x68>
}
  4007ec:	bf00      	nop
  4007ee:	3718      	adds	r7, #24
  4007f0:	46bd      	mov	sp, r7
  4007f2:	bd80      	pop	{r7, pc}
  4007f4:	004009b5 	.word	0x004009b5

004007f8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4007f8:	b590      	push	{r4, r7, lr}
  4007fa:	b085      	sub	sp, #20
  4007fc:	af02      	add	r7, sp, #8
  4007fe:	603b      	str	r3, [r7, #0]
  400800:	4603      	mov	r3, r0
  400802:	71fb      	strb	r3, [r7, #7]
  400804:	460b      	mov	r3, r1
  400806:	71bb      	strb	r3, [r7, #6]
  400808:	4613      	mov	r3, r2
  40080a:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40080c:	683b      	ldr	r3, [r7, #0]
  40080e:	7a1a      	ldrb	r2, [r3, #8]
  400810:	683b      	ldr	r3, [r7, #0]
  400812:	7a5c      	ldrb	r4, [r3, #9]
  400814:	7979      	ldrb	r1, [r7, #5]
  400816:	79b8      	ldrb	r0, [r7, #6]
  400818:	2300      	movs	r3, #0
  40081a:	9300      	str	r3, [sp, #0]
  40081c:	4623      	mov	r3, r4
  40081e:	4c09      	ldr	r4, [pc, #36]	; (400844 <gfx_mono_draw_char+0x4c>)
  400820:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	781b      	ldrb	r3, [r3, #0]
  400826:	2b00      	cmp	r3, #0
  400828:	d000      	beq.n	40082c <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  40082a:	e006      	b.n	40083a <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  40082c:	797a      	ldrb	r2, [r7, #5]
  40082e:	79b9      	ldrb	r1, [r7, #6]
  400830:	79f8      	ldrb	r0, [r7, #7]
  400832:	683b      	ldr	r3, [r7, #0]
  400834:	4c04      	ldr	r4, [pc, #16]	; (400848 <gfx_mono_draw_char+0x50>)
  400836:	47a0      	blx	r4
		break;
  400838:	bf00      	nop
	}
}
  40083a:	bf00      	nop
  40083c:	370c      	adds	r7, #12
  40083e:	46bd      	mov	sp, r7
  400840:	bd90      	pop	{r4, r7, pc}
  400842:	bf00      	nop
  400844:	004006c9 	.word	0x004006c9
  400848:	00400719 	.word	0x00400719

0040084c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40084c:	b590      	push	{r4, r7, lr}
  40084e:	b087      	sub	sp, #28
  400850:	af00      	add	r7, sp, #0
  400852:	60f8      	str	r0, [r7, #12]
  400854:	607b      	str	r3, [r7, #4]
  400856:	460b      	mov	r3, r1
  400858:	72fb      	strb	r3, [r7, #11]
  40085a:	4613      	mov	r3, r2
  40085c:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  40085e:	7afb      	ldrb	r3, [r7, #11]
  400860:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	781b      	ldrb	r3, [r3, #0]
  400866:	2b0a      	cmp	r3, #10
  400868:	d109      	bne.n	40087e <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  40086a:	7dfb      	ldrb	r3, [r7, #23]
  40086c:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  40086e:	687b      	ldr	r3, [r7, #4]
  400870:	7a5a      	ldrb	r2, [r3, #9]
  400872:	7abb      	ldrb	r3, [r7, #10]
  400874:	4413      	add	r3, r2
  400876:	b2db      	uxtb	r3, r3
  400878:	3301      	adds	r3, #1
  40087a:	72bb      	strb	r3, [r7, #10]
  40087c:	e00f      	b.n	40089e <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	781b      	ldrb	r3, [r3, #0]
  400882:	2b0d      	cmp	r3, #13
  400884:	d00b      	beq.n	40089e <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	7818      	ldrb	r0, [r3, #0]
  40088a:	7aba      	ldrb	r2, [r7, #10]
  40088c:	7af9      	ldrb	r1, [r7, #11]
  40088e:	687b      	ldr	r3, [r7, #4]
  400890:	4c08      	ldr	r4, [pc, #32]	; (4008b4 <gfx_mono_draw_string+0x68>)
  400892:	47a0      	blx	r4
			x += font->width;
  400894:	687b      	ldr	r3, [r7, #4]
  400896:	7a1a      	ldrb	r2, [r3, #8]
  400898:	7afb      	ldrb	r3, [r7, #11]
  40089a:	4413      	add	r3, r2
  40089c:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  40089e:	68fb      	ldr	r3, [r7, #12]
  4008a0:	3301      	adds	r3, #1
  4008a2:	60fb      	str	r3, [r7, #12]
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	781b      	ldrb	r3, [r3, #0]
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d1da      	bne.n	400862 <gfx_mono_draw_string+0x16>
}
  4008ac:	bf00      	nop
  4008ae:	371c      	adds	r7, #28
  4008b0:	46bd      	mov	sp, r7
  4008b2:	bd90      	pop	{r4, r7, pc}
  4008b4:	004007f9 	.word	0x004007f9

004008b8 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  4008b8:	b580      	push	{r7, lr}
  4008ba:	b082      	sub	sp, #8
  4008bc:	af00      	add	r7, sp, #0
  4008be:	4603      	mov	r3, r0
  4008c0:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4008c2:	79fb      	ldrb	r3, [r7, #7]
  4008c4:	f003 030f 	and.w	r3, r3, #15
  4008c8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4008ca:	79fb      	ldrb	r3, [r7, #7]
  4008cc:	f063 034f 	orn	r3, r3, #79	; 0x4f
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b02      	ldr	r3, [pc, #8]	; (4008e0 <ssd1306_set_page_address+0x28>)
  4008d6:	4798      	blx	r3
	
}
  4008d8:	bf00      	nop
  4008da:	3708      	adds	r7, #8
  4008dc:	46bd      	mov	sp, r7
  4008de:	bd80      	pop	{r7, pc}
  4008e0:	004011bd 	.word	0x004011bd

004008e4 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  4008e4:	b580      	push	{r7, lr}
  4008e6:	b082      	sub	sp, #8
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	4603      	mov	r3, r0
  4008ec:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  4008ee:	79fb      	ldrb	r3, [r7, #7]
  4008f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4008f4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4008f6:	79fb      	ldrb	r3, [r7, #7]
  4008f8:	091b      	lsrs	r3, r3, #4
  4008fa:	b2db      	uxtb	r3, r3
  4008fc:	f043 0310 	orr.w	r3, r3, #16
  400900:	b2db      	uxtb	r3, r3
  400902:	4618      	mov	r0, r3
  400904:	4b06      	ldr	r3, [pc, #24]	; (400920 <ssd1306_set_column_address+0x3c>)
  400906:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400908:	79fb      	ldrb	r3, [r7, #7]
  40090a:	f003 030f 	and.w	r3, r3, #15
  40090e:	b2db      	uxtb	r3, r3
  400910:	4618      	mov	r0, r3
  400912:	4b03      	ldr	r3, [pc, #12]	; (400920 <ssd1306_set_column_address+0x3c>)
  400914:	4798      	blx	r3
}
  400916:	bf00      	nop
  400918:	3708      	adds	r7, #8
  40091a:	46bd      	mov	sp, r7
  40091c:	bd80      	pop	{r7, pc}
  40091e:	bf00      	nop
  400920:	004011bd 	.word	0x004011bd

00400924 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400924:	b580      	push	{r7, lr}
  400926:	b082      	sub	sp, #8
  400928:	af00      	add	r7, sp, #0
  40092a:	4603      	mov	r3, r0
  40092c:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  40092e:	79fb      	ldrb	r3, [r7, #7]
  400930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400934:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400936:	79fb      	ldrb	r3, [r7, #7]
  400938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40093c:	b2db      	uxtb	r3, r3
  40093e:	4618      	mov	r0, r3
  400940:	4b02      	ldr	r3, [pc, #8]	; (40094c <ssd1306_set_display_start_line_address+0x28>)
  400942:	4798      	blx	r3
}
  400944:	bf00      	nop
  400946:	3708      	adds	r7, #8
  400948:	46bd      	mov	sp, r7
  40094a:	bd80      	pop	{r7, pc}
  40094c:	004011bd 	.word	0x004011bd

00400950 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400950:	b590      	push	{r4, r7, lr}
  400952:	b083      	sub	sp, #12
  400954:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400956:	4812      	ldr	r0, [pc, #72]	; (4009a0 <gfx_mono_ssd1306_init+0x50>)
  400958:	4b12      	ldr	r3, [pc, #72]	; (4009a4 <gfx_mono_ssd1306_init+0x54>)
  40095a:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  40095c:	4b12      	ldr	r3, [pc, #72]	; (4009a8 <gfx_mono_ssd1306_init+0x58>)
  40095e:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400960:	2000      	movs	r0, #0
  400962:	4b12      	ldr	r3, [pc, #72]	; (4009ac <gfx_mono_ssd1306_init+0x5c>)
  400964:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400966:	2300      	movs	r3, #0
  400968:	71fb      	strb	r3, [r7, #7]
  40096a:	e012      	b.n	400992 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40096c:	2300      	movs	r3, #0
  40096e:	71bb      	strb	r3, [r7, #6]
  400970:	e008      	b.n	400984 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400972:	79b9      	ldrb	r1, [r7, #6]
  400974:	79f8      	ldrb	r0, [r7, #7]
  400976:	2301      	movs	r3, #1
  400978:	2200      	movs	r2, #0
  40097a:	4c0d      	ldr	r4, [pc, #52]	; (4009b0 <gfx_mono_ssd1306_init+0x60>)
  40097c:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40097e:	79bb      	ldrb	r3, [r7, #6]
  400980:	3301      	adds	r3, #1
  400982:	71bb      	strb	r3, [r7, #6]
  400984:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400988:	2b00      	cmp	r3, #0
  40098a:	daf2      	bge.n	400972 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40098c:	79fb      	ldrb	r3, [r7, #7]
  40098e:	3301      	adds	r3, #1
  400990:	71fb      	strb	r3, [r7, #7]
  400992:	79fb      	ldrb	r3, [r7, #7]
  400994:	2b03      	cmp	r3, #3
  400996:	d9e9      	bls.n	40096c <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400998:	bf00      	nop
  40099a:	370c      	adds	r7, #12
  40099c:	46bd      	mov	sp, r7
  40099e:	bd90      	pop	{r4, r7, pc}
  4009a0:	204009f0 	.word	0x204009f0
  4009a4:	0040050d 	.word	0x0040050d
  4009a8:	0040110d 	.word	0x0040110d
  4009ac:	00400925 	.word	0x00400925
  4009b0:	00400a51 	.word	0x00400a51

004009b4 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  4009b4:	b590      	push	{r4, r7, lr}
  4009b6:	b085      	sub	sp, #20
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	4603      	mov	r3, r0
  4009bc:	71fb      	strb	r3, [r7, #7]
  4009be:	460b      	mov	r3, r1
  4009c0:	71bb      	strb	r3, [r7, #6]
  4009c2:	4613      	mov	r3, r2
  4009c4:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009ca:	2b00      	cmp	r3, #0
  4009cc:	db38      	blt.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
  4009ce:	79bb      	ldrb	r3, [r7, #6]
  4009d0:	2b1f      	cmp	r3, #31
  4009d2:	d835      	bhi.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009d4:	79bb      	ldrb	r3, [r7, #6]
  4009d6:	08db      	lsrs	r3, r3, #3
  4009d8:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  4009da:	79ba      	ldrb	r2, [r7, #6]
  4009dc:	7bbb      	ldrb	r3, [r7, #14]
  4009de:	00db      	lsls	r3, r3, #3
  4009e0:	1ad3      	subs	r3, r2, r3
  4009e2:	2201      	movs	r2, #1
  4009e4:	fa02 f303 	lsl.w	r3, r2, r3
  4009e8:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  4009ea:	79fa      	ldrb	r2, [r7, #7]
  4009ec:	7bbb      	ldrb	r3, [r7, #14]
  4009ee:	4611      	mov	r1, r2
  4009f0:	4618      	mov	r0, r3
  4009f2:	4b15      	ldr	r3, [pc, #84]	; (400a48 <gfx_mono_ssd1306_draw_pixel+0x94>)
  4009f4:	4798      	blx	r3
  4009f6:	4603      	mov	r3, r0
  4009f8:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  4009fa:	797b      	ldrb	r3, [r7, #5]
  4009fc:	2b01      	cmp	r3, #1
  4009fe:	d004      	beq.n	400a0a <gfx_mono_ssd1306_draw_pixel+0x56>
  400a00:	2b02      	cmp	r3, #2
  400a02:	d011      	beq.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x74>
  400a04:	2b00      	cmp	r3, #0
  400a06:	d005      	beq.n	400a14 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400a08:	e013      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400a0a:	7bfa      	ldrb	r2, [r7, #15]
  400a0c:	7b7b      	ldrb	r3, [r7, #13]
  400a0e:	4313      	orrs	r3, r2
  400a10:	73fb      	strb	r3, [r7, #15]
		break;
  400a12:	e00e      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400a14:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400a18:	43db      	mvns	r3, r3
  400a1a:	b25a      	sxtb	r2, r3
  400a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400a20:	4013      	ands	r3, r2
  400a22:	b25b      	sxtb	r3, r3
  400a24:	73fb      	strb	r3, [r7, #15]
		break;
  400a26:	e004      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400a28:	7bfa      	ldrb	r2, [r7, #15]
  400a2a:	7b7b      	ldrb	r3, [r7, #13]
  400a2c:	4053      	eors	r3, r2
  400a2e:	73fb      	strb	r3, [r7, #15]
		break;
  400a30:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400a32:	7bfa      	ldrb	r2, [r7, #15]
  400a34:	79f9      	ldrb	r1, [r7, #7]
  400a36:	7bb8      	ldrb	r0, [r7, #14]
  400a38:	2300      	movs	r3, #0
  400a3a:	4c04      	ldr	r4, [pc, #16]	; (400a4c <gfx_mono_ssd1306_draw_pixel+0x98>)
  400a3c:	47a0      	blx	r4
  400a3e:	e000      	b.n	400a42 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400a40:	bf00      	nop
}
  400a42:	3714      	adds	r7, #20
  400a44:	46bd      	mov	sp, r7
  400a46:	bd90      	pop	{r4, r7, pc}
  400a48:	00400ad5 	.word	0x00400ad5
  400a4c:	00400a51 	.word	0x00400a51

00400a50 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400a50:	b590      	push	{r4, r7, lr}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
  400a56:	4604      	mov	r4, r0
  400a58:	4608      	mov	r0, r1
  400a5a:	4611      	mov	r1, r2
  400a5c:	461a      	mov	r2, r3
  400a5e:	4623      	mov	r3, r4
  400a60:	71fb      	strb	r3, [r7, #7]
  400a62:	4603      	mov	r3, r0
  400a64:	71bb      	strb	r3, [r7, #6]
  400a66:	460b      	mov	r3, r1
  400a68:	717b      	strb	r3, [r7, #5]
  400a6a:	4613      	mov	r3, r2
  400a6c:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400a6e:	793b      	ldrb	r3, [r7, #4]
  400a70:	f083 0301 	eor.w	r3, r3, #1
  400a74:	b2db      	uxtb	r3, r3
  400a76:	2b00      	cmp	r3, #0
  400a78:	d00a      	beq.n	400a90 <gfx_mono_ssd1306_put_byte+0x40>
  400a7a:	79ba      	ldrb	r2, [r7, #6]
  400a7c:	79fb      	ldrb	r3, [r7, #7]
  400a7e:	4611      	mov	r1, r2
  400a80:	4618      	mov	r0, r3
  400a82:	4b0f      	ldr	r3, [pc, #60]	; (400ac0 <gfx_mono_ssd1306_put_byte+0x70>)
  400a84:	4798      	blx	r3
  400a86:	4603      	mov	r3, r0
  400a88:	461a      	mov	r2, r3
  400a8a:	797b      	ldrb	r3, [r7, #5]
  400a8c:	4293      	cmp	r3, r2
  400a8e:	d012      	beq.n	400ab6 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400a90:	797a      	ldrb	r2, [r7, #5]
  400a92:	79b9      	ldrb	r1, [r7, #6]
  400a94:	79fb      	ldrb	r3, [r7, #7]
  400a96:	4618      	mov	r0, r3
  400a98:	4b0a      	ldr	r3, [pc, #40]	; (400ac4 <gfx_mono_ssd1306_put_byte+0x74>)
  400a9a:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400a9c:	79fb      	ldrb	r3, [r7, #7]
  400a9e:	4618      	mov	r0, r3
  400aa0:	4b09      	ldr	r3, [pc, #36]	; (400ac8 <gfx_mono_ssd1306_put_byte+0x78>)
  400aa2:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400aa4:	79bb      	ldrb	r3, [r7, #6]
  400aa6:	4618      	mov	r0, r3
  400aa8:	4b08      	ldr	r3, [pc, #32]	; (400acc <gfx_mono_ssd1306_put_byte+0x7c>)
  400aaa:	4798      	blx	r3

	ssd1306_write_data(data);
  400aac:	797b      	ldrb	r3, [r7, #5]
  400aae:	4618      	mov	r0, r3
  400ab0:	4b07      	ldr	r3, [pc, #28]	; (400ad0 <gfx_mono_ssd1306_put_byte+0x80>)
  400ab2:	4798      	blx	r3
  400ab4:	e000      	b.n	400ab8 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400ab6:	bf00      	nop
}
  400ab8:	370c      	adds	r7, #12
  400aba:	46bd      	mov	sp, r7
  400abc:	bd90      	pop	{r4, r7, pc}
  400abe:	bf00      	nop
  400ac0:	00400565 	.word	0x00400565
  400ac4:	0040052d 	.word	0x0040052d
  400ac8:	004008b9 	.word	0x004008b9
  400acc:	004008e5 	.word	0x004008e5
  400ad0:	00401261 	.word	0x00401261

00400ad4 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400ad4:	b580      	push	{r7, lr}
  400ad6:	b082      	sub	sp, #8
  400ad8:	af00      	add	r7, sp, #0
  400ada:	4603      	mov	r3, r0
  400adc:	460a      	mov	r2, r1
  400ade:	71fb      	strb	r3, [r7, #7]
  400ae0:	4613      	mov	r3, r2
  400ae2:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400ae4:	79ba      	ldrb	r2, [r7, #6]
  400ae6:	79fb      	ldrb	r3, [r7, #7]
  400ae8:	4611      	mov	r1, r2
  400aea:	4618      	mov	r0, r3
  400aec:	4b03      	ldr	r3, [pc, #12]	; (400afc <gfx_mono_ssd1306_get_byte+0x28>)
  400aee:	4798      	blx	r3
  400af0:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400af2:	4618      	mov	r0, r3
  400af4:	3708      	adds	r7, #8
  400af6:	46bd      	mov	sp, r7
  400af8:	bd80      	pop	{r7, pc}
  400afa:	bf00      	nop
  400afc:	00400565 	.word	0x00400565

00400b00 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b00:	b480      	push	{r7}
  400b02:	b083      	sub	sp, #12
  400b04:	af00      	add	r7, sp, #0
  400b06:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	2b07      	cmp	r3, #7
  400b0c:	d825      	bhi.n	400b5a <osc_get_rate+0x5a>
  400b0e:	a201      	add	r2, pc, #4	; (adr r2, 400b14 <osc_get_rate+0x14>)
  400b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b14:	00400b35 	.word	0x00400b35
  400b18:	00400b3b 	.word	0x00400b3b
  400b1c:	00400b41 	.word	0x00400b41
  400b20:	00400b47 	.word	0x00400b47
  400b24:	00400b4b 	.word	0x00400b4b
  400b28:	00400b4f 	.word	0x00400b4f
  400b2c:	00400b53 	.word	0x00400b53
  400b30:	00400b57 	.word	0x00400b57
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400b34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b38:	e010      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b3e:	e00d      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400b40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b44:	e00a      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400b46:	4b08      	ldr	r3, [pc, #32]	; (400b68 <osc_get_rate+0x68>)
  400b48:	e008      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400b4a:	4b08      	ldr	r3, [pc, #32]	; (400b6c <osc_get_rate+0x6c>)
  400b4c:	e006      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400b4e:	4b08      	ldr	r3, [pc, #32]	; (400b70 <osc_get_rate+0x70>)
  400b50:	e004      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400b52:	4b07      	ldr	r3, [pc, #28]	; (400b70 <osc_get_rate+0x70>)
  400b54:	e002      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <osc_get_rate+0x70>)
  400b58:	e000      	b.n	400b5c <osc_get_rate+0x5c>
	}

	return 0;
  400b5a:	2300      	movs	r3, #0
}
  400b5c:	4618      	mov	r0, r3
  400b5e:	370c      	adds	r7, #12
  400b60:	46bd      	mov	sp, r7
  400b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b66:	4770      	bx	lr
  400b68:	003d0900 	.word	0x003d0900
  400b6c:	007a1200 	.word	0x007a1200
  400b70:	00b71b00 	.word	0x00b71b00

00400b74 <sysclk_get_main_hz>:
{
  400b74:	b580      	push	{r7, lr}
  400b76:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400b78:	2006      	movs	r0, #6
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <sysclk_get_main_hz+0x1c>)
  400b7c:	4798      	blx	r3
  400b7e:	4602      	mov	r2, r0
  400b80:	4613      	mov	r3, r2
  400b82:	009b      	lsls	r3, r3, #2
  400b84:	4413      	add	r3, r2
  400b86:	009a      	lsls	r2, r3, #2
  400b88:	4413      	add	r3, r2
}
  400b8a:	4618      	mov	r0, r3
  400b8c:	bd80      	pop	{r7, pc}
  400b8e:	bf00      	nop
  400b90:	00400b01 	.word	0x00400b01

00400b94 <sysclk_get_cpu_hz>:
{
  400b94:	b580      	push	{r7, lr}
  400b96:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400b98:	4b02      	ldr	r3, [pc, #8]	; (400ba4 <sysclk_get_cpu_hz+0x10>)
  400b9a:	4798      	blx	r3
  400b9c:	4603      	mov	r3, r0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	bd80      	pop	{r7, pc}
  400ba2:	bf00      	nop
  400ba4:	00400b75 	.word	0x00400b75

00400ba8 <sysclk_get_peripheral_hz>:
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400bac:	4b02      	ldr	r3, [pc, #8]	; (400bb8 <sysclk_get_peripheral_hz+0x10>)
  400bae:	4798      	blx	r3
  400bb0:	4603      	mov	r3, r0
  400bb2:	085b      	lsrs	r3, r3, #1
}
  400bb4:	4618      	mov	r0, r3
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	00400b75 	.word	0x00400b75

00400bbc <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400bbc:	b480      	push	{r7}
  400bbe:	b089      	sub	sp, #36	; 0x24
  400bc0:	af00      	add	r7, sp, #0
  400bc2:	6078      	str	r0, [r7, #4]
  400bc4:	687b      	ldr	r3, [r7, #4]
  400bc6:	61fb      	str	r3, [r7, #28]
  400bc8:	69fb      	ldr	r3, [r7, #28]
  400bca:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400bcc:	69bb      	ldr	r3, [r7, #24]
  400bce:	095a      	lsrs	r2, r3, #5
  400bd0:	69fb      	ldr	r3, [r7, #28]
  400bd2:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400bd4:	697b      	ldr	r3, [r7, #20]
  400bd6:	f003 031f 	and.w	r3, r3, #31
  400bda:	2101      	movs	r1, #1
  400bdc:	fa01 f303 	lsl.w	r3, r1, r3
  400be0:	613a      	str	r2, [r7, #16]
  400be2:	60fb      	str	r3, [r7, #12]
  400be4:	693b      	ldr	r3, [r7, #16]
  400be6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400be8:	68ba      	ldr	r2, [r7, #8]
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <ioport_enable_pin+0x48>)
  400bec:	4413      	add	r3, r2
  400bee:	025b      	lsls	r3, r3, #9
  400bf0:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400bf6:	bf00      	nop
  400bf8:	3724      	adds	r7, #36	; 0x24
  400bfa:	46bd      	mov	sp, r7
  400bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	00200707 	.word	0x00200707

00400c08 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400c08:	b480      	push	{r7}
  400c0a:	b08d      	sub	sp, #52	; 0x34
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
  400c10:	6039      	str	r1, [r7, #0]
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c16:	683b      	ldr	r3, [r7, #0]
  400c18:	62bb      	str	r3, [r7, #40]	; 0x28
  400c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c1c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c20:	095a      	lsrs	r2, r3, #5
  400c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c24:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400c26:	6a3b      	ldr	r3, [r7, #32]
  400c28:	f003 031f 	and.w	r3, r3, #31
  400c2c:	2101      	movs	r1, #1
  400c2e:	fa01 f303 	lsl.w	r3, r1, r3
  400c32:	61fa      	str	r2, [r7, #28]
  400c34:	61bb      	str	r3, [r7, #24]
  400c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c38:	617b      	str	r3, [r7, #20]
  400c3a:	69fb      	ldr	r3, [r7, #28]
  400c3c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400c3e:	693a      	ldr	r2, [r7, #16]
  400c40:	4b37      	ldr	r3, [pc, #220]	; (400d20 <ioport_set_pin_mode+0x118>)
  400c42:	4413      	add	r3, r2
  400c44:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400c46:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400c48:	697b      	ldr	r3, [r7, #20]
  400c4a:	f003 0308 	and.w	r3, r3, #8
  400c4e:	2b00      	cmp	r3, #0
  400c50:	d003      	beq.n	400c5a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400c52:	68fb      	ldr	r3, [r7, #12]
  400c54:	69ba      	ldr	r2, [r7, #24]
  400c56:	665a      	str	r2, [r3, #100]	; 0x64
  400c58:	e002      	b.n	400c60 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	69ba      	ldr	r2, [r7, #24]
  400c5e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400c60:	697b      	ldr	r3, [r7, #20]
  400c62:	f003 0310 	and.w	r3, r3, #16
  400c66:	2b00      	cmp	r3, #0
  400c68:	d004      	beq.n	400c74 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	69ba      	ldr	r2, [r7, #24]
  400c6e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400c72:	e003      	b.n	400c7c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400c74:	68fb      	ldr	r3, [r7, #12]
  400c76:	69ba      	ldr	r2, [r7, #24]
  400c78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400c7c:	697b      	ldr	r3, [r7, #20]
  400c7e:	f003 0320 	and.w	r3, r3, #32
  400c82:	2b00      	cmp	r3, #0
  400c84:	d003      	beq.n	400c8e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	69ba      	ldr	r2, [r7, #24]
  400c8a:	651a      	str	r2, [r3, #80]	; 0x50
  400c8c:	e002      	b.n	400c94 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	69ba      	ldr	r2, [r7, #24]
  400c92:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400c94:	697b      	ldr	r3, [r7, #20]
  400c96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400c9a:	2b00      	cmp	r3, #0
  400c9c:	d003      	beq.n	400ca6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	69ba      	ldr	r2, [r7, #24]
  400ca2:	621a      	str	r2, [r3, #32]
  400ca4:	e002      	b.n	400cac <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400ca6:	68fb      	ldr	r3, [r7, #12]
  400ca8:	69ba      	ldr	r2, [r7, #24]
  400caa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400cac:	697b      	ldr	r3, [r7, #20]
  400cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d004      	beq.n	400cc0 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400cb6:	68fb      	ldr	r3, [r7, #12]
  400cb8:	69ba      	ldr	r2, [r7, #24]
  400cba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400cbe:	e003      	b.n	400cc8 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400cc0:	68fb      	ldr	r3, [r7, #12]
  400cc2:	69ba      	ldr	r2, [r7, #24]
  400cc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400cc8:	697b      	ldr	r3, [r7, #20]
  400cca:	f003 0301 	and.w	r3, r3, #1
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d006      	beq.n	400ce0 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400cd2:	68fb      	ldr	r3, [r7, #12]
  400cd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cd6:	69bb      	ldr	r3, [r7, #24]
  400cd8:	431a      	orrs	r2, r3
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	671a      	str	r2, [r3, #112]	; 0x70
  400cde:	e006      	b.n	400cee <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ce0:	68fb      	ldr	r3, [r7, #12]
  400ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ce4:	69bb      	ldr	r3, [r7, #24]
  400ce6:	43db      	mvns	r3, r3
  400ce8:	401a      	ands	r2, r3
  400cea:	68fb      	ldr	r3, [r7, #12]
  400cec:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400cee:	697b      	ldr	r3, [r7, #20]
  400cf0:	f003 0302 	and.w	r3, r3, #2
  400cf4:	2b00      	cmp	r3, #0
  400cf6:	d006      	beq.n	400d06 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400cf8:	68fb      	ldr	r3, [r7, #12]
  400cfa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cfc:	69bb      	ldr	r3, [r7, #24]
  400cfe:	431a      	orrs	r2, r3
  400d00:	68fb      	ldr	r3, [r7, #12]
  400d02:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400d04:	e006      	b.n	400d14 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400d06:	68fb      	ldr	r3, [r7, #12]
  400d08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d0a:	69bb      	ldr	r3, [r7, #24]
  400d0c:	43db      	mvns	r3, r3
  400d0e:	401a      	ands	r2, r3
  400d10:	68fb      	ldr	r3, [r7, #12]
  400d12:	675a      	str	r2, [r3, #116]	; 0x74
  400d14:	bf00      	nop
  400d16:	3734      	adds	r7, #52	; 0x34
  400d18:	46bd      	mov	sp, r7
  400d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d1e:	4770      	bx	lr
  400d20:	00200707 	.word	0x00200707

00400d24 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400d24:	b480      	push	{r7}
  400d26:	b08d      	sub	sp, #52	; 0x34
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
  400d2c:	460b      	mov	r3, r1
  400d2e:	70fb      	strb	r3, [r7, #3]
  400d30:	687b      	ldr	r3, [r7, #4]
  400d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d34:	78fb      	ldrb	r3, [r7, #3]
  400d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d3c:	627b      	str	r3, [r7, #36]	; 0x24
  400d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d40:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400d42:	6a3b      	ldr	r3, [r7, #32]
  400d44:	095b      	lsrs	r3, r3, #5
  400d46:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d48:	69fa      	ldr	r2, [r7, #28]
  400d4a:	4b17      	ldr	r3, [pc, #92]	; (400da8 <ioport_set_pin_dir+0x84>)
  400d4c:	4413      	add	r3, r2
  400d4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400d50:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400d52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d56:	2b01      	cmp	r3, #1
  400d58:	d109      	bne.n	400d6e <ioport_set_pin_dir+0x4a>
  400d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d5c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d5e:	697b      	ldr	r3, [r7, #20]
  400d60:	f003 031f 	and.w	r3, r3, #31
  400d64:	2201      	movs	r2, #1
  400d66:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d68:	69bb      	ldr	r3, [r7, #24]
  400d6a:	611a      	str	r2, [r3, #16]
  400d6c:	e00c      	b.n	400d88 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400d6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d72:	2b00      	cmp	r3, #0
  400d74:	d108      	bne.n	400d88 <ioport_set_pin_dir+0x64>
  400d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d78:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400d7a:	693b      	ldr	r3, [r7, #16]
  400d7c:	f003 031f 	and.w	r3, r3, #31
  400d80:	2201      	movs	r2, #1
  400d82:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d84:	69bb      	ldr	r3, [r7, #24]
  400d86:	615a      	str	r2, [r3, #20]
  400d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d8a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	f003 031f 	and.w	r3, r3, #31
  400d92:	2201      	movs	r2, #1
  400d94:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d96:	69bb      	ldr	r3, [r7, #24]
  400d98:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400d9c:	bf00      	nop
  400d9e:	3734      	adds	r7, #52	; 0x34
  400da0:	46bd      	mov	sp, r7
  400da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da6:	4770      	bx	lr
  400da8:	00200707 	.word	0x00200707

00400dac <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400dac:	b480      	push	{r7}
  400dae:	b08b      	sub	sp, #44	; 0x2c
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	460b      	mov	r3, r1
  400db6:	70fb      	strb	r3, [r7, #3]
  400db8:	687b      	ldr	r3, [r7, #4]
  400dba:	627b      	str	r3, [r7, #36]	; 0x24
  400dbc:	78fb      	ldrb	r3, [r7, #3]
  400dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dc4:	61fb      	str	r3, [r7, #28]
  400dc6:	69fb      	ldr	r3, [r7, #28]
  400dc8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400dca:	69bb      	ldr	r3, [r7, #24]
  400dcc:	095b      	lsrs	r3, r3, #5
  400dce:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dd0:	697a      	ldr	r2, [r7, #20]
  400dd2:	4b10      	ldr	r3, [pc, #64]	; (400e14 <ioport_set_pin_level+0x68>)
  400dd4:	4413      	add	r3, r2
  400dd6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400dd8:	613b      	str	r3, [r7, #16]

	if (level) {
  400dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400dde:	2b00      	cmp	r3, #0
  400de0:	d009      	beq.n	400df6 <ioport_set_pin_level+0x4a>
  400de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400de4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	f003 031f 	and.w	r3, r3, #31
  400dec:	2201      	movs	r2, #1
  400dee:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400df0:	693b      	ldr	r3, [r7, #16]
  400df2:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400df4:	e008      	b.n	400e08 <ioport_set_pin_level+0x5c>
  400df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400df8:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400dfa:	68bb      	ldr	r3, [r7, #8]
  400dfc:	f003 031f 	and.w	r3, r3, #31
  400e00:	2201      	movs	r2, #1
  400e02:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e04:	693b      	ldr	r3, [r7, #16]
  400e06:	635a      	str	r2, [r3, #52]	; 0x34
  400e08:	bf00      	nop
  400e0a:	372c      	adds	r7, #44	; 0x2c
  400e0c:	46bd      	mov	sp, r7
  400e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e12:	4770      	bx	lr
  400e14:	00200707 	.word	0x00200707

00400e18 <spi_reset>:
{
  400e18:	b480      	push	{r7}
  400e1a:	b083      	sub	sp, #12
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400e20:	687b      	ldr	r3, [r7, #4]
  400e22:	2280      	movs	r2, #128	; 0x80
  400e24:	601a      	str	r2, [r3, #0]
}
  400e26:	bf00      	nop
  400e28:	370c      	adds	r7, #12
  400e2a:	46bd      	mov	sp, r7
  400e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e30:	4770      	bx	lr

00400e32 <spi_enable>:
{
  400e32:	b480      	push	{r7}
  400e34:	b083      	sub	sp, #12
  400e36:	af00      	add	r7, sp, #0
  400e38:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	2201      	movs	r2, #1
  400e3e:	601a      	str	r2, [r3, #0]
}
  400e40:	bf00      	nop
  400e42:	370c      	adds	r7, #12
  400e44:	46bd      	mov	sp, r7
  400e46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4a:	4770      	bx	lr

00400e4c <spi_disable>:
{
  400e4c:	b480      	push	{r7}
  400e4e:	b083      	sub	sp, #12
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400e54:	687b      	ldr	r3, [r7, #4]
  400e56:	2202      	movs	r2, #2
  400e58:	601a      	str	r2, [r3, #0]
}
  400e5a:	bf00      	nop
  400e5c:	370c      	adds	r7, #12
  400e5e:	46bd      	mov	sp, r7
  400e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e64:	4770      	bx	lr

00400e66 <spi_set_master_mode>:
{
  400e66:	b480      	push	{r7}
  400e68:	b083      	sub	sp, #12
  400e6a:	af00      	add	r7, sp, #0
  400e6c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400e6e:	687b      	ldr	r3, [r7, #4]
  400e70:	685b      	ldr	r3, [r3, #4]
  400e72:	f043 0201 	orr.w	r2, r3, #1
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	605a      	str	r2, [r3, #4]
}
  400e7a:	bf00      	nop
  400e7c:	370c      	adds	r7, #12
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr

00400e86 <spi_set_fixed_peripheral_select>:
{
  400e86:	b480      	push	{r7}
  400e88:	b083      	sub	sp, #12
  400e8a:	af00      	add	r7, sp, #0
  400e8c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	685b      	ldr	r3, [r3, #4]
  400e92:	f023 0202 	bic.w	r2, r3, #2
  400e96:	687b      	ldr	r3, [r7, #4]
  400e98:	605a      	str	r2, [r3, #4]
}
  400e9a:	bf00      	nop
  400e9c:	370c      	adds	r7, #12
  400e9e:	46bd      	mov	sp, r7
  400ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea4:	4770      	bx	lr

00400ea6 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  400ea6:	b480      	push	{r7}
  400ea8:	b083      	sub	sp, #12
  400eaa:	af00      	add	r7, sp, #0
  400eac:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400eae:	687b      	ldr	r3, [r7, #4]
  400eb0:	685b      	ldr	r3, [r3, #4]
  400eb2:	f043 0210 	orr.w	r2, r3, #16
  400eb6:	687b      	ldr	r3, [r7, #4]
  400eb8:	605a      	str	r2, [r3, #4]
}
  400eba:	bf00      	nop
  400ebc:	370c      	adds	r7, #12
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr

00400ec6 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  400ec6:	b480      	push	{r7}
  400ec8:	b083      	sub	sp, #12
  400eca:	af00      	add	r7, sp, #0
  400ecc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ece:	687b      	ldr	r3, [r7, #4]
  400ed0:	685b      	ldr	r3, [r3, #4]
  400ed2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	605a      	str	r2, [r3, #4]
}
  400eda:	bf00      	nop
  400edc:	370c      	adds	r7, #12
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
	...

00400ee8 <ssd1306_hard_reset>:
{
  400ee8:	b580      	push	{r7, lr}
  400eea:	b082      	sub	sp, #8
  400eec:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  400eee:	4b0f      	ldr	r3, [pc, #60]	; (400f2c <ssd1306_hard_reset+0x44>)
  400ef0:	4798      	blx	r3
  400ef2:	4602      	mov	r2, r0
  400ef4:	4b0e      	ldr	r3, [pc, #56]	; (400f30 <ssd1306_hard_reset+0x48>)
  400ef6:	fba3 2302 	umull	r2, r3, r3, r2
  400efa:	0c9a      	lsrs	r2, r3, #18
  400efc:	4613      	mov	r3, r2
  400efe:	009b      	lsls	r3, r3, #2
  400f00:	4413      	add	r3, r2
  400f02:	005b      	lsls	r3, r3, #1
  400f04:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  400f06:	2100      	movs	r1, #0
  400f08:	2051      	movs	r0, #81	; 0x51
  400f0a:	4b0a      	ldr	r3, [pc, #40]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f0c:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f0e:	6878      	ldr	r0, [r7, #4]
  400f10:	4b09      	ldr	r3, [pc, #36]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f12:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400f14:	2101      	movs	r1, #1
  400f16:	2051      	movs	r0, #81	; 0x51
  400f18:	4b06      	ldr	r3, [pc, #24]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f1a:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f1c:	6878      	ldr	r0, [r7, #4]
  400f1e:	4b06      	ldr	r3, [pc, #24]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f20:	4798      	blx	r3
}
  400f22:	bf00      	nop
  400f24:	3708      	adds	r7, #8
  400f26:	46bd      	mov	sp, r7
  400f28:	bd80      	pop	{r7, pc}
  400f2a:	bf00      	nop
  400f2c:	00400b95 	.word	0x00400b95
  400f30:	431bde83 	.word	0x431bde83
  400f34:	00400dad 	.word	0x00400dad
  400f38:	20400001 	.word	0x20400001

00400f3c <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400f40:	20af      	movs	r0, #175	; 0xaf
  400f42:	4b02      	ldr	r3, [pc, #8]	; (400f4c <ssd1306_display_on+0x10>)
  400f44:	4798      	blx	r3
}
  400f46:	bf00      	nop
  400f48:	bd80      	pop	{r7, pc}
  400f4a:	bf00      	nop
  400f4c:	004011bd 	.word	0x004011bd

00400f50 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  400f50:	b580      	push	{r7, lr}
  400f52:	b082      	sub	sp, #8
  400f54:	af00      	add	r7, sp, #0
  400f56:	4603      	mov	r3, r0
  400f58:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400f5a:	2081      	movs	r0, #129	; 0x81
  400f5c:	4b05      	ldr	r3, [pc, #20]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f5e:	4798      	blx	r3
	ssd1306_write_command(contrast);
  400f60:	79fb      	ldrb	r3, [r7, #7]
  400f62:	4618      	mov	r0, r3
  400f64:	4b03      	ldr	r3, [pc, #12]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f66:	4798      	blx	r3
	return contrast;
  400f68:	79fb      	ldrb	r3, [r7, #7]
}
  400f6a:	4618      	mov	r0, r3
  400f6c:	3708      	adds	r7, #8
  400f6e:	46bd      	mov	sp, r7
  400f70:	bd80      	pop	{r7, pc}
  400f72:	bf00      	nop
  400f74:	004011bd 	.word	0x004011bd

00400f78 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  400f78:	b580      	push	{r7, lr}
  400f7a:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400f7c:	20a6      	movs	r0, #166	; 0xa6
  400f7e:	4b02      	ldr	r3, [pc, #8]	; (400f88 <ssd1306_display_invert_disable+0x10>)
  400f80:	4798      	blx	r3
}
  400f82:	bf00      	nop
  400f84:	bd80      	pop	{r7, pc}
  400f86:	bf00      	nop
  400f88:	004011bd 	.word	0x004011bd

00400f8c <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  400f8c:	b590      	push	{r4, r7, lr}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  400f92:	2101      	movs	r1, #1
  400f94:	2051      	movs	r0, #81	; 0x51
  400f96:	4b46      	ldr	r3, [pc, #280]	; (4010b0 <ssd1306_interface_init+0x124>)
  400f98:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  400f9a:	2101      	movs	r1, #1
  400f9c:	2023      	movs	r0, #35	; 0x23
  400f9e:	4b44      	ldr	r3, [pc, #272]	; (4010b0 <ssd1306_interface_init+0x124>)
  400fa0:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  400fa2:	2108      	movs	r1, #8
  400fa4:	2051      	movs	r0, #81	; 0x51
  400fa6:	4b43      	ldr	r3, [pc, #268]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fa8:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  400faa:	2108      	movs	r1, #8
  400fac:	2023      	movs	r0, #35	; 0x23
  400fae:	4b41      	ldr	r3, [pc, #260]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fb0:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  400fb2:	2023      	movs	r0, #35	; 0x23
  400fb4:	4b40      	ldr	r3, [pc, #256]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fb6:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  400fb8:	2051      	movs	r0, #81	; 0x51
  400fba:	4b3f      	ldr	r3, [pc, #252]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fbc:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  400fbe:	2101      	movs	r1, #1
  400fc0:	2023      	movs	r0, #35	; 0x23
  400fc2:	4b3e      	ldr	r3, [pc, #248]	; (4010bc <ssd1306_interface_init+0x130>)
  400fc4:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400fc6:	2101      	movs	r1, #1
  400fc8:	2051      	movs	r0, #81	; 0x51
  400fca:	4b3c      	ldr	r3, [pc, #240]	; (4010bc <ssd1306_interface_init+0x130>)
  400fcc:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400fce:	2300      	movs	r3, #0
  400fd0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fd4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fd8:	4839      	ldr	r0, [pc, #228]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fda:	4c3a      	ldr	r4, [pc, #232]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fdc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400fde:	2300      	movs	r3, #0
  400fe0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400fe4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fe8:	4835      	ldr	r0, [pc, #212]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fea:	4c36      	ldr	r4, [pc, #216]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fec:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400fee:	2300      	movs	r3, #0
  400ff0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400ff4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ff8:	4831      	ldr	r0, [pc, #196]	; (4010c0 <ssd1306_interface_init+0x134>)
  400ffa:	4c32      	ldr	r4, [pc, #200]	; (4010c4 <ssd1306_interface_init+0x138>)
  400ffc:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400ffe:	2300      	movs	r3, #0
  401000:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401004:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401008:	482d      	ldr	r0, [pc, #180]	; (4010c0 <ssd1306_interface_init+0x134>)
  40100a:	4c2e      	ldr	r4, [pc, #184]	; (4010c4 <ssd1306_interface_init+0x138>)
  40100c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40100e:	2300      	movs	r3, #0
  401010:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401014:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401018:	4829      	ldr	r0, [pc, #164]	; (4010c0 <ssd1306_interface_init+0x134>)
  40101a:	4c2a      	ldr	r4, [pc, #168]	; (4010c4 <ssd1306_interface_init+0x138>)
  40101c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40101e:	2300      	movs	r3, #0
  401020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401024:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401028:	4825      	ldr	r0, [pc, #148]	; (4010c0 <ssd1306_interface_init+0x134>)
  40102a:	4c26      	ldr	r4, [pc, #152]	; (4010c4 <ssd1306_interface_init+0x138>)
  40102c:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40102e:	4826      	ldr	r0, [pc, #152]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401030:	4b26      	ldr	r3, [pc, #152]	; (4010cc <ssd1306_interface_init+0x140>)
  401032:	4798      	blx	r3
		spi_reset(SPI0);
  401034:	4824      	ldr	r0, [pc, #144]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401036:	4b26      	ldr	r3, [pc, #152]	; (4010d0 <ssd1306_interface_init+0x144>)
  401038:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  40103a:	4823      	ldr	r0, [pc, #140]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40103c:	4b25      	ldr	r3, [pc, #148]	; (4010d4 <ssd1306_interface_init+0x148>)
  40103e:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401040:	2208      	movs	r2, #8
  401042:	2101      	movs	r1, #1
  401044:	4820      	ldr	r0, [pc, #128]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401046:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <ssd1306_interface_init+0x14c>)
  401048:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40104a:	2200      	movs	r2, #0
  40104c:	2101      	movs	r1, #1
  40104e:	481e      	ldr	r0, [pc, #120]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401050:	4b22      	ldr	r3, [pc, #136]	; (4010dc <ssd1306_interface_init+0x150>)
  401052:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401054:	2200      	movs	r2, #0
  401056:	2101      	movs	r1, #1
  401058:	481b      	ldr	r0, [pc, #108]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40105a:	4b21      	ldr	r3, [pc, #132]	; (4010e0 <ssd1306_interface_init+0x154>)
  40105c:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  40105e:	481a      	ldr	r0, [pc, #104]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401060:	4b20      	ldr	r3, [pc, #128]	; (4010e4 <ssd1306_interface_init+0x158>)
  401062:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401064:	2200      	movs	r2, #0
  401066:	2101      	movs	r1, #1
  401068:	4817      	ldr	r0, [pc, #92]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40106a:	4b1f      	ldr	r3, [pc, #124]	; (4010e8 <ssd1306_interface_init+0x15c>)
  40106c:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  40106e:	4816      	ldr	r0, [pc, #88]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401070:	4b1e      	ldr	r3, [pc, #120]	; (4010ec <ssd1306_interface_init+0x160>)
  401072:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401074:	4814      	ldr	r0, [pc, #80]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401076:	4b1e      	ldr	r3, [pc, #120]	; (4010f0 <ssd1306_interface_init+0x164>)
  401078:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40107a:	4b1e      	ldr	r3, [pc, #120]	; (4010f4 <ssd1306_interface_init+0x168>)
  40107c:	4798      	blx	r3
  40107e:	4603      	mov	r3, r0
  401080:	4619      	mov	r1, r3
  401082:	481d      	ldr	r0, [pc, #116]	; (4010f8 <ssd1306_interface_init+0x16c>)
  401084:	4b1d      	ldr	r3, [pc, #116]	; (4010fc <ssd1306_interface_init+0x170>)
  401086:	4798      	blx	r3
  401088:	4603      	mov	r3, r0
  40108a:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  40108c:	687b      	ldr	r3, [r7, #4]
  40108e:	b2db      	uxtb	r3, r3
  401090:	461a      	mov	r2, r3
  401092:	2101      	movs	r1, #1
  401094:	480c      	ldr	r0, [pc, #48]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <ssd1306_interface_init+0x174>)
  401098:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40109a:	480b      	ldr	r0, [pc, #44]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40109c:	4b19      	ldr	r3, [pc, #100]	; (401104 <ssd1306_interface_init+0x178>)
  40109e:	4798      	blx	r3
		
		spi_enable(SPI0);
  4010a0:	4809      	ldr	r0, [pc, #36]	; (4010c8 <ssd1306_interface_init+0x13c>)
  4010a2:	4b19      	ldr	r3, [pc, #100]	; (401108 <ssd1306_interface_init+0x17c>)
  4010a4:	4798      	blx	r3
}
  4010a6:	bf00      	nop
  4010a8:	370c      	adds	r7, #12
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bd90      	pop	{r4, r7, pc}
  4010ae:	bf00      	nop
  4010b0:	00400d25 	.word	0x00400d25
  4010b4:	00400c09 	.word	0x00400c09
  4010b8:	00400bbd 	.word	0x00400bbd
  4010bc:	00400dad 	.word	0x00400dad
  4010c0:	400e1400 	.word	0x400e1400
  4010c4:	00401e25 	.word	0x00401e25
  4010c8:	40008000 	.word	0x40008000
  4010cc:	00400e4d 	.word	0x00400e4d
  4010d0:	00400e19 	.word	0x00400e19
  4010d4:	00400e67 	.word	0x00400e67
  4010d8:	00400381 	.word	0x00400381
  4010dc:	004002e1 	.word	0x004002e1
  4010e0:	00400331 	.word	0x00400331
  4010e4:	00400e87 	.word	0x00400e87
  4010e8:	00400427 	.word	0x00400427
  4010ec:	00400ec7 	.word	0x00400ec7
  4010f0:	00400ea7 	.word	0x00400ea7
  4010f4:	00400ba9 	.word	0x00400ba9
  4010f8:	001e8480 	.word	0x001e8480
  4010fc:	00400471 	.word	0x00400471
  401100:	004004ad 	.word	0x004004ad
  401104:	004001f1 	.word	0x004001f1
  401108:	00400e33 	.word	0x00400e33

0040110c <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  40110c:	b580      	push	{r7, lr}
  40110e:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401110:	4b23      	ldr	r3, [pc, #140]	; (4011a0 <ssd1306_init+0x94>)
  401112:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401114:	4b23      	ldr	r3, [pc, #140]	; (4011a4 <ssd1306_init+0x98>)
  401116:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401118:	2101      	movs	r1, #1
  40111a:	2051      	movs	r0, #81	; 0x51
  40111c:	4b22      	ldr	r3, [pc, #136]	; (4011a8 <ssd1306_init+0x9c>)
  40111e:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401120:	20a8      	movs	r0, #168	; 0xa8
  401122:	4b22      	ldr	r3, [pc, #136]	; (4011ac <ssd1306_init+0xa0>)
  401124:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401126:	201f      	movs	r0, #31
  401128:	4b20      	ldr	r3, [pc, #128]	; (4011ac <ssd1306_init+0xa0>)
  40112a:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40112c:	20d3      	movs	r0, #211	; 0xd3
  40112e:	4b1f      	ldr	r3, [pc, #124]	; (4011ac <ssd1306_init+0xa0>)
  401130:	4798      	blx	r3
	ssd1306_write_command(0x00);
  401132:	2000      	movs	r0, #0
  401134:	4b1d      	ldr	r3, [pc, #116]	; (4011ac <ssd1306_init+0xa0>)
  401136:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401138:	2040      	movs	r0, #64	; 0x40
  40113a:	4b1c      	ldr	r3, [pc, #112]	; (4011ac <ssd1306_init+0xa0>)
  40113c:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40113e:	20a1      	movs	r0, #161	; 0xa1
  401140:	4b1a      	ldr	r3, [pc, #104]	; (4011ac <ssd1306_init+0xa0>)
  401142:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401144:	20c8      	movs	r0, #200	; 0xc8
  401146:	4b19      	ldr	r3, [pc, #100]	; (4011ac <ssd1306_init+0xa0>)
  401148:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40114a:	20da      	movs	r0, #218	; 0xda
  40114c:	4b17      	ldr	r3, [pc, #92]	; (4011ac <ssd1306_init+0xa0>)
  40114e:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401150:	2002      	movs	r0, #2
  401152:	4b16      	ldr	r3, [pc, #88]	; (4011ac <ssd1306_init+0xa0>)
  401154:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  401156:	208f      	movs	r0, #143	; 0x8f
  401158:	4b15      	ldr	r3, [pc, #84]	; (4011b0 <ssd1306_init+0xa4>)
  40115a:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40115c:	20a4      	movs	r0, #164	; 0xa4
  40115e:	4b13      	ldr	r3, [pc, #76]	; (4011ac <ssd1306_init+0xa0>)
  401160:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401162:	4b14      	ldr	r3, [pc, #80]	; (4011b4 <ssd1306_init+0xa8>)
  401164:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401166:	20d5      	movs	r0, #213	; 0xd5
  401168:	4b10      	ldr	r3, [pc, #64]	; (4011ac <ssd1306_init+0xa0>)
  40116a:	4798      	blx	r3
	ssd1306_write_command(0x80);
  40116c:	2080      	movs	r0, #128	; 0x80
  40116e:	4b0f      	ldr	r3, [pc, #60]	; (4011ac <ssd1306_init+0xa0>)
  401170:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401172:	208d      	movs	r0, #141	; 0x8d
  401174:	4b0d      	ldr	r3, [pc, #52]	; (4011ac <ssd1306_init+0xa0>)
  401176:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401178:	2014      	movs	r0, #20
  40117a:	4b0c      	ldr	r3, [pc, #48]	; (4011ac <ssd1306_init+0xa0>)
  40117c:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40117e:	20db      	movs	r0, #219	; 0xdb
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <ssd1306_init+0xa0>)
  401182:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401184:	2040      	movs	r0, #64	; 0x40
  401186:	4b09      	ldr	r3, [pc, #36]	; (4011ac <ssd1306_init+0xa0>)
  401188:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40118a:	20d9      	movs	r0, #217	; 0xd9
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <ssd1306_init+0xa0>)
  40118e:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401190:	20f1      	movs	r0, #241	; 0xf1
  401192:	4b06      	ldr	r3, [pc, #24]	; (4011ac <ssd1306_init+0xa0>)
  401194:	4798      	blx	r3

	
	ssd1306_display_on();
  401196:	4b08      	ldr	r3, [pc, #32]	; (4011b8 <ssd1306_init+0xac>)
  401198:	4798      	blx	r3
}
  40119a:	bf00      	nop
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	00400f8d 	.word	0x00400f8d
  4011a4:	00400ee9 	.word	0x00400ee9
  4011a8:	00400dad 	.word	0x00400dad
  4011ac:	004011bd 	.word	0x004011bd
  4011b0:	00400f51 	.word	0x00400f51
  4011b4:	00400f79 	.word	0x00400f79
  4011b8:	00400f3d 	.word	0x00400f3d

004011bc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4011bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011be:	b083      	sub	sp, #12
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	4603      	mov	r3, r0
  4011c4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  4011c6:	2100      	movs	r1, #0
  4011c8:	2023      	movs	r0, #35	; 0x23
  4011ca:	4b1c      	ldr	r3, [pc, #112]	; (40123c <ssd1306_write_command+0x80>)
  4011cc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4011ce:	2101      	movs	r1, #1
  4011d0:	481b      	ldr	r0, [pc, #108]	; (401240 <ssd1306_write_command+0x84>)
  4011d2:	4b1c      	ldr	r3, [pc, #112]	; (401244 <ssd1306_write_command+0x88>)
  4011d4:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4011d6:	79fb      	ldrb	r3, [r7, #7]
  4011d8:	b299      	uxth	r1, r3
  4011da:	2301      	movs	r3, #1
  4011dc:	2201      	movs	r2, #1
  4011de:	4818      	ldr	r0, [pc, #96]	; (401240 <ssd1306_write_command+0x84>)
  4011e0:	4c19      	ldr	r4, [pc, #100]	; (401248 <ssd1306_write_command+0x8c>)
  4011e2:	47a0      	blx	r4
	delay_us(10);
  4011e4:	4b19      	ldr	r3, [pc, #100]	; (40124c <ssd1306_write_command+0x90>)
  4011e6:	4798      	blx	r3
  4011e8:	4603      	mov	r3, r0
  4011ea:	4619      	mov	r1, r3
  4011ec:	f04f 0200 	mov.w	r2, #0
  4011f0:	460b      	mov	r3, r1
  4011f2:	4614      	mov	r4, r2
  4011f4:	00a6      	lsls	r6, r4, #2
  4011f6:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4011fa:	009d      	lsls	r5, r3, #2
  4011fc:	462b      	mov	r3, r5
  4011fe:	4634      	mov	r4, r6
  401200:	185b      	adds	r3, r3, r1
  401202:	eb44 0402 	adc.w	r4, r4, r2
  401206:	18db      	adds	r3, r3, r3
  401208:	eb44 0404 	adc.w	r4, r4, r4
  40120c:	4619      	mov	r1, r3
  40120e:	4622      	mov	r2, r4
  401210:	4b0f      	ldr	r3, [pc, #60]	; (401250 <ssd1306_write_command+0x94>)
  401212:	f04f 0400 	mov.w	r4, #0
  401216:	18cd      	adds	r5, r1, r3
  401218:	eb42 0604 	adc.w	r6, r2, r4
  40121c:	4628      	mov	r0, r5
  40121e:	4631      	mov	r1, r6
  401220:	4c0c      	ldr	r4, [pc, #48]	; (401254 <ssd1306_write_command+0x98>)
  401222:	4a0d      	ldr	r2, [pc, #52]	; (401258 <ssd1306_write_command+0x9c>)
  401224:	f04f 0300 	mov.w	r3, #0
  401228:	47a0      	blx	r4
  40122a:	4603      	mov	r3, r0
  40122c:	460c      	mov	r4, r1
  40122e:	4618      	mov	r0, r3
  401230:	4b0a      	ldr	r3, [pc, #40]	; (40125c <ssd1306_write_command+0xa0>)
  401232:	4798      	blx	r3
}
  401234:	bf00      	nop
  401236:	370c      	adds	r7, #12
  401238:	46bd      	mov	sp, r7
  40123a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40123c:	00400dad 	.word	0x00400dad
  401240:	40008000 	.word	0x40008000
  401244:	0040022d 	.word	0x0040022d
  401248:	00400261 	.word	0x00400261
  40124c:	00400b95 	.word	0x00400b95
  401250:	005a83df 	.word	0x005a83df
  401254:	00403bc5 	.word	0x00403bc5
  401258:	005a83e0 	.word	0x005a83e0
  40125c:	20400001 	.word	0x20400001

00401260 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401260:	b5f0      	push	{r4, r5, r6, r7, lr}
  401262:	b083      	sub	sp, #12
  401264:	af00      	add	r7, sp, #0
  401266:	4603      	mov	r3, r0
  401268:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40126a:	2101      	movs	r1, #1
  40126c:	2023      	movs	r0, #35	; 0x23
  40126e:	4b1c      	ldr	r3, [pc, #112]	; (4012e0 <ssd1306_write_data+0x80>)
  401270:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401272:	2101      	movs	r1, #1
  401274:	481b      	ldr	r0, [pc, #108]	; (4012e4 <ssd1306_write_data+0x84>)
  401276:	4b1c      	ldr	r3, [pc, #112]	; (4012e8 <ssd1306_write_data+0x88>)
  401278:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40127a:	79fb      	ldrb	r3, [r7, #7]
  40127c:	b299      	uxth	r1, r3
  40127e:	2301      	movs	r3, #1
  401280:	2201      	movs	r2, #1
  401282:	4818      	ldr	r0, [pc, #96]	; (4012e4 <ssd1306_write_data+0x84>)
  401284:	4c19      	ldr	r4, [pc, #100]	; (4012ec <ssd1306_write_data+0x8c>)
  401286:	47a0      	blx	r4
	delay_us(10);
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <ssd1306_write_data+0x90>)
  40128a:	4798      	blx	r3
  40128c:	4603      	mov	r3, r0
  40128e:	4619      	mov	r1, r3
  401290:	f04f 0200 	mov.w	r2, #0
  401294:	460b      	mov	r3, r1
  401296:	4614      	mov	r4, r2
  401298:	00a6      	lsls	r6, r4, #2
  40129a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40129e:	009d      	lsls	r5, r3, #2
  4012a0:	462b      	mov	r3, r5
  4012a2:	4634      	mov	r4, r6
  4012a4:	185b      	adds	r3, r3, r1
  4012a6:	eb44 0402 	adc.w	r4, r4, r2
  4012aa:	18db      	adds	r3, r3, r3
  4012ac:	eb44 0404 	adc.w	r4, r4, r4
  4012b0:	4619      	mov	r1, r3
  4012b2:	4622      	mov	r2, r4
  4012b4:	4b0f      	ldr	r3, [pc, #60]	; (4012f4 <ssd1306_write_data+0x94>)
  4012b6:	f04f 0400 	mov.w	r4, #0
  4012ba:	18cd      	adds	r5, r1, r3
  4012bc:	eb42 0604 	adc.w	r6, r2, r4
  4012c0:	4628      	mov	r0, r5
  4012c2:	4631      	mov	r1, r6
  4012c4:	4c0c      	ldr	r4, [pc, #48]	; (4012f8 <ssd1306_write_data+0x98>)
  4012c6:	4a0d      	ldr	r2, [pc, #52]	; (4012fc <ssd1306_write_data+0x9c>)
  4012c8:	f04f 0300 	mov.w	r3, #0
  4012cc:	47a0      	blx	r4
  4012ce:	4603      	mov	r3, r0
  4012d0:	460c      	mov	r4, r1
  4012d2:	4618      	mov	r0, r3
  4012d4:	4b0a      	ldr	r3, [pc, #40]	; (401300 <ssd1306_write_data+0xa0>)
  4012d6:	4798      	blx	r3
}
  4012d8:	bf00      	nop
  4012da:	370c      	adds	r7, #12
  4012dc:	46bd      	mov	sp, r7
  4012de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4012e0:	00400dad 	.word	0x00400dad
  4012e4:	40008000 	.word	0x40008000
  4012e8:	0040022d 	.word	0x0040022d
  4012ec:	00400261 	.word	0x00400261
  4012f0:	00400b95 	.word	0x00400b95
  4012f4:	005a83df 	.word	0x005a83df
  4012f8:	00403bc5 	.word	0x00403bc5
  4012fc:	005a83e0 	.word	0x005a83e0
  401300:	20400001 	.word	0x20400001

00401304 <osc_enable>:
{
  401304:	b580      	push	{r7, lr}
  401306:	b082      	sub	sp, #8
  401308:	af00      	add	r7, sp, #0
  40130a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	2b07      	cmp	r3, #7
  401310:	d831      	bhi.n	401376 <osc_enable+0x72>
  401312:	a201      	add	r2, pc, #4	; (adr r2, 401318 <osc_enable+0x14>)
  401314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401318:	00401375 	.word	0x00401375
  40131c:	00401339 	.word	0x00401339
  401320:	00401341 	.word	0x00401341
  401324:	00401349 	.word	0x00401349
  401328:	00401351 	.word	0x00401351
  40132c:	00401359 	.word	0x00401359
  401330:	00401361 	.word	0x00401361
  401334:	0040136b 	.word	0x0040136b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401338:	2000      	movs	r0, #0
  40133a:	4b11      	ldr	r3, [pc, #68]	; (401380 <osc_enable+0x7c>)
  40133c:	4798      	blx	r3
		break;
  40133e:	e01a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401340:	2001      	movs	r0, #1
  401342:	4b0f      	ldr	r3, [pc, #60]	; (401380 <osc_enable+0x7c>)
  401344:	4798      	blx	r3
		break;
  401346:	e016      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401348:	2000      	movs	r0, #0
  40134a:	4b0e      	ldr	r3, [pc, #56]	; (401384 <osc_enable+0x80>)
  40134c:	4798      	blx	r3
		break;
  40134e:	e012      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401350:	2010      	movs	r0, #16
  401352:	4b0c      	ldr	r3, [pc, #48]	; (401384 <osc_enable+0x80>)
  401354:	4798      	blx	r3
		break;
  401356:	e00e      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401358:	2020      	movs	r0, #32
  40135a:	4b0a      	ldr	r3, [pc, #40]	; (401384 <osc_enable+0x80>)
  40135c:	4798      	blx	r3
		break;
  40135e:	e00a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401360:	213e      	movs	r1, #62	; 0x3e
  401362:	2000      	movs	r0, #0
  401364:	4b08      	ldr	r3, [pc, #32]	; (401388 <osc_enable+0x84>)
  401366:	4798      	blx	r3
		break;
  401368:	e005      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40136a:	213e      	movs	r1, #62	; 0x3e
  40136c:	2001      	movs	r0, #1
  40136e:	4b06      	ldr	r3, [pc, #24]	; (401388 <osc_enable+0x84>)
  401370:	4798      	blx	r3
		break;
  401372:	e000      	b.n	401376 <osc_enable+0x72>
		break;
  401374:	bf00      	nop
}
  401376:	bf00      	nop
  401378:	3708      	adds	r7, #8
  40137a:	46bd      	mov	sp, r7
  40137c:	bd80      	pop	{r7, pc}
  40137e:	bf00      	nop
  401380:	00402291 	.word	0x00402291
  401384:	004022fd 	.word	0x004022fd
  401388:	0040236d 	.word	0x0040236d

0040138c <osc_is_ready>:
{
  40138c:	b580      	push	{r7, lr}
  40138e:	b082      	sub	sp, #8
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	2b07      	cmp	r3, #7
  401398:	d826      	bhi.n	4013e8 <osc_is_ready+0x5c>
  40139a:	a201      	add	r2, pc, #4	; (adr r2, 4013a0 <osc_is_ready+0x14>)
  40139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013a0:	004013c1 	.word	0x004013c1
  4013a4:	004013c5 	.word	0x004013c5
  4013a8:	004013c5 	.word	0x004013c5
  4013ac:	004013d7 	.word	0x004013d7
  4013b0:	004013d7 	.word	0x004013d7
  4013b4:	004013d7 	.word	0x004013d7
  4013b8:	004013d7 	.word	0x004013d7
  4013bc:	004013d7 	.word	0x004013d7
		return 1;
  4013c0:	2301      	movs	r3, #1
  4013c2:	e012      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4013c4:	4b0b      	ldr	r3, [pc, #44]	; (4013f4 <osc_is_ready+0x68>)
  4013c6:	4798      	blx	r3
  4013c8:	4603      	mov	r3, r0
  4013ca:	2b00      	cmp	r3, #0
  4013cc:	bf14      	ite	ne
  4013ce:	2301      	movne	r3, #1
  4013d0:	2300      	moveq	r3, #0
  4013d2:	b2db      	uxtb	r3, r3
  4013d4:	e009      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4013d6:	4b08      	ldr	r3, [pc, #32]	; (4013f8 <osc_is_ready+0x6c>)
  4013d8:	4798      	blx	r3
  4013da:	4603      	mov	r3, r0
  4013dc:	2b00      	cmp	r3, #0
  4013de:	bf14      	ite	ne
  4013e0:	2301      	movne	r3, #1
  4013e2:	2300      	moveq	r3, #0
  4013e4:	b2db      	uxtb	r3, r3
  4013e6:	e000      	b.n	4013ea <osc_is_ready+0x5e>
	return 0;
  4013e8:	2300      	movs	r3, #0
}
  4013ea:	4618      	mov	r0, r3
  4013ec:	3708      	adds	r7, #8
  4013ee:	46bd      	mov	sp, r7
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	004022c9 	.word	0x004022c9
  4013f8:	004023e5 	.word	0x004023e5

004013fc <osc_get_rate>:
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401404:	687b      	ldr	r3, [r7, #4]
  401406:	2b07      	cmp	r3, #7
  401408:	d825      	bhi.n	401456 <osc_get_rate+0x5a>
  40140a:	a201      	add	r2, pc, #4	; (adr r2, 401410 <osc_get_rate+0x14>)
  40140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401410:	00401431 	.word	0x00401431
  401414:	00401437 	.word	0x00401437
  401418:	0040143d 	.word	0x0040143d
  40141c:	00401443 	.word	0x00401443
  401420:	00401447 	.word	0x00401447
  401424:	0040144b 	.word	0x0040144b
  401428:	0040144f 	.word	0x0040144f
  40142c:	00401453 	.word	0x00401453
		return OSC_SLCK_32K_RC_HZ;
  401430:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401434:	e010      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40143a:	e00d      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40143c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401440:	e00a      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401442:	4b08      	ldr	r3, [pc, #32]	; (401464 <osc_get_rate+0x68>)
  401444:	e008      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401446:	4b08      	ldr	r3, [pc, #32]	; (401468 <osc_get_rate+0x6c>)
  401448:	e006      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40144a:	4b08      	ldr	r3, [pc, #32]	; (40146c <osc_get_rate+0x70>)
  40144c:	e004      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40144e:	4b07      	ldr	r3, [pc, #28]	; (40146c <osc_get_rate+0x70>)
  401450:	e002      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401452:	4b06      	ldr	r3, [pc, #24]	; (40146c <osc_get_rate+0x70>)
  401454:	e000      	b.n	401458 <osc_get_rate+0x5c>
	return 0;
  401456:	2300      	movs	r3, #0
}
  401458:	4618      	mov	r0, r3
  40145a:	370c      	adds	r7, #12
  40145c:	46bd      	mov	sp, r7
  40145e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401462:	4770      	bx	lr
  401464:	003d0900 	.word	0x003d0900
  401468:	007a1200 	.word	0x007a1200
  40146c:	00b71b00 	.word	0x00b71b00

00401470 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401470:	b580      	push	{r7, lr}
  401472:	b082      	sub	sp, #8
  401474:	af00      	add	r7, sp, #0
  401476:	4603      	mov	r3, r0
  401478:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40147a:	bf00      	nop
  40147c:	79fb      	ldrb	r3, [r7, #7]
  40147e:	4618      	mov	r0, r3
  401480:	4b05      	ldr	r3, [pc, #20]	; (401498 <osc_wait_ready+0x28>)
  401482:	4798      	blx	r3
  401484:	4603      	mov	r3, r0
  401486:	f083 0301 	eor.w	r3, r3, #1
  40148a:	b2db      	uxtb	r3, r3
  40148c:	2b00      	cmp	r3, #0
  40148e:	d1f5      	bne.n	40147c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401490:	bf00      	nop
  401492:	3708      	adds	r7, #8
  401494:	46bd      	mov	sp, r7
  401496:	bd80      	pop	{r7, pc}
  401498:	0040138d 	.word	0x0040138d

0040149c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40149c:	b580      	push	{r7, lr}
  40149e:	b086      	sub	sp, #24
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	60f8      	str	r0, [r7, #12]
  4014a4:	607a      	str	r2, [r7, #4]
  4014a6:	603b      	str	r3, [r7, #0]
  4014a8:	460b      	mov	r3, r1
  4014aa:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4014ac:	687b      	ldr	r3, [r7, #4]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d107      	bne.n	4014c2 <pll_config_init+0x26>
  4014b2:	683b      	ldr	r3, [r7, #0]
  4014b4:	2b00      	cmp	r3, #0
  4014b6:	d104      	bne.n	4014c2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4014be:	601a      	str	r2, [r3, #0]
  4014c0:	e019      	b.n	4014f6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4014c2:	7afb      	ldrb	r3, [r7, #11]
  4014c4:	4618      	mov	r0, r3
  4014c6:	4b0e      	ldr	r3, [pc, #56]	; (401500 <pll_config_init+0x64>)
  4014c8:	4798      	blx	r3
  4014ca:	4602      	mov	r2, r0
  4014cc:	687b      	ldr	r3, [r7, #4]
  4014ce:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4014d4:	697b      	ldr	r3, [r7, #20]
  4014d6:	683a      	ldr	r2, [r7, #0]
  4014d8:	fb02 f303 	mul.w	r3, r2, r3
  4014dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014de:	683b      	ldr	r3, [r7, #0]
  4014e0:	3b01      	subs	r3, #1
  4014e2:	041a      	lsls	r2, r3, #16
  4014e4:	4b07      	ldr	r3, [pc, #28]	; (401504 <pll_config_init+0x68>)
  4014e6:	4013      	ands	r3, r2
  4014e8:	687a      	ldr	r2, [r7, #4]
  4014ea:	b2d2      	uxtb	r2, r2
  4014ec:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4014ee:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	601a      	str	r2, [r3, #0]
	}
}
  4014f6:	bf00      	nop
  4014f8:	3718      	adds	r7, #24
  4014fa:	46bd      	mov	sp, r7
  4014fc:	bd80      	pop	{r7, pc}
  4014fe:	bf00      	nop
  401500:	004013fd 	.word	0x004013fd
  401504:	07ff0000 	.word	0x07ff0000

00401508 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401508:	b580      	push	{r7, lr}
  40150a:	b082      	sub	sp, #8
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
  401510:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401512:	683b      	ldr	r3, [r7, #0]
  401514:	2b00      	cmp	r3, #0
  401516:	d108      	bne.n	40152a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401518:	4b09      	ldr	r3, [pc, #36]	; (401540 <pll_enable+0x38>)
  40151a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40151c:	4a09      	ldr	r2, [pc, #36]	; (401544 <pll_enable+0x3c>)
  40151e:	687b      	ldr	r3, [r7, #4]
  401520:	681b      	ldr	r3, [r3, #0]
  401522:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401526:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401528:	e005      	b.n	401536 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40152a:	4a06      	ldr	r2, [pc, #24]	; (401544 <pll_enable+0x3c>)
  40152c:	687b      	ldr	r3, [r7, #4]
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401534:	61d3      	str	r3, [r2, #28]
}
  401536:	bf00      	nop
  401538:	3708      	adds	r7, #8
  40153a:	46bd      	mov	sp, r7
  40153c:	bd80      	pop	{r7, pc}
  40153e:	bf00      	nop
  401540:	00402401 	.word	0x00402401
  401544:	400e0600 	.word	0x400e0600

00401548 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401548:	b580      	push	{r7, lr}
  40154a:	b082      	sub	sp, #8
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	2b00      	cmp	r3, #0
  401554:	d103      	bne.n	40155e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <pll_is_locked+0x24>)
  401558:	4798      	blx	r3
  40155a:	4603      	mov	r3, r0
  40155c:	e002      	b.n	401564 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40155e:	4b04      	ldr	r3, [pc, #16]	; (401570 <pll_is_locked+0x28>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
	}
}
  401564:	4618      	mov	r0, r3
  401566:	3708      	adds	r7, #8
  401568:	46bd      	mov	sp, r7
  40156a:	bd80      	pop	{r7, pc}
  40156c:	0040241d 	.word	0x0040241d
  401570:	00402439 	.word	0x00402439

00401574 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401574:	b580      	push	{r7, lr}
  401576:	b082      	sub	sp, #8
  401578:	af00      	add	r7, sp, #0
  40157a:	4603      	mov	r3, r0
  40157c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40157e:	79fb      	ldrb	r3, [r7, #7]
  401580:	3b03      	subs	r3, #3
  401582:	2b04      	cmp	r3, #4
  401584:	d808      	bhi.n	401598 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401586:	79fb      	ldrb	r3, [r7, #7]
  401588:	4618      	mov	r0, r3
  40158a:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <pll_enable_source+0x30>)
  40158c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40158e:	79fb      	ldrb	r3, [r7, #7]
  401590:	4618      	mov	r0, r3
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pll_enable_source+0x34>)
  401594:	4798      	blx	r3
		break;
  401596:	e000      	b.n	40159a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401598:	bf00      	nop
	}
}
  40159a:	bf00      	nop
  40159c:	3708      	adds	r7, #8
  40159e:	46bd      	mov	sp, r7
  4015a0:	bd80      	pop	{r7, pc}
  4015a2:	bf00      	nop
  4015a4:	00401305 	.word	0x00401305
  4015a8:	00401471 	.word	0x00401471

004015ac <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	b082      	sub	sp, #8
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4015b4:	bf00      	nop
  4015b6:	6878      	ldr	r0, [r7, #4]
  4015b8:	4b04      	ldr	r3, [pc, #16]	; (4015cc <pll_wait_for_lock+0x20>)
  4015ba:	4798      	blx	r3
  4015bc:	4603      	mov	r3, r0
  4015be:	2b00      	cmp	r3, #0
  4015c0:	d0f9      	beq.n	4015b6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4015c2:	2300      	movs	r3, #0
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	3708      	adds	r7, #8
  4015c8:	46bd      	mov	sp, r7
  4015ca:	bd80      	pop	{r7, pc}
  4015cc:	00401549 	.word	0x00401549

004015d0 <sysclk_get_main_hz>:
{
  4015d0:	b580      	push	{r7, lr}
  4015d2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4015d4:	2006      	movs	r0, #6
  4015d6:	4b05      	ldr	r3, [pc, #20]	; (4015ec <sysclk_get_main_hz+0x1c>)
  4015d8:	4798      	blx	r3
  4015da:	4602      	mov	r2, r0
  4015dc:	4613      	mov	r3, r2
  4015de:	009b      	lsls	r3, r3, #2
  4015e0:	4413      	add	r3, r2
  4015e2:	009a      	lsls	r2, r3, #2
  4015e4:	4413      	add	r3, r2
}
  4015e6:	4618      	mov	r0, r3
  4015e8:	bd80      	pop	{r7, pc}
  4015ea:	bf00      	nop
  4015ec:	004013fd 	.word	0x004013fd

004015f0 <sysclk_get_cpu_hz>:
{
  4015f0:	b580      	push	{r7, lr}
  4015f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4015f4:	4b02      	ldr	r3, [pc, #8]	; (401600 <sysclk_get_cpu_hz+0x10>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
}
  4015fa:	4618      	mov	r0, r3
  4015fc:	bd80      	pop	{r7, pc}
  4015fe:	bf00      	nop
  401600:	004015d1 	.word	0x004015d1

00401604 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401604:	b590      	push	{r4, r7, lr}
  401606:	b083      	sub	sp, #12
  401608:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40160a:	4813      	ldr	r0, [pc, #76]	; (401658 <sysclk_init+0x54>)
  40160c:	4b13      	ldr	r3, [pc, #76]	; (40165c <sysclk_init+0x58>)
  40160e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401610:	2006      	movs	r0, #6
  401612:	4b13      	ldr	r3, [pc, #76]	; (401660 <sysclk_init+0x5c>)
  401614:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401616:	1d38      	adds	r0, r7, #4
  401618:	2319      	movs	r3, #25
  40161a:	2201      	movs	r2, #1
  40161c:	2106      	movs	r1, #6
  40161e:	4c11      	ldr	r4, [pc, #68]	; (401664 <sysclk_init+0x60>)
  401620:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401622:	1d3b      	adds	r3, r7, #4
  401624:	2100      	movs	r1, #0
  401626:	4618      	mov	r0, r3
  401628:	4b0f      	ldr	r3, [pc, #60]	; (401668 <sysclk_init+0x64>)
  40162a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40162c:	2000      	movs	r0, #0
  40162e:	4b0f      	ldr	r3, [pc, #60]	; (40166c <sysclk_init+0x68>)
  401630:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401632:	2002      	movs	r0, #2
  401634:	4b0e      	ldr	r3, [pc, #56]	; (401670 <sysclk_init+0x6c>)
  401636:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401638:	2000      	movs	r0, #0
  40163a:	4b0e      	ldr	r3, [pc, #56]	; (401674 <sysclk_init+0x70>)
  40163c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40163e:	4b0e      	ldr	r3, [pc, #56]	; (401678 <sysclk_init+0x74>)
  401640:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401642:	4b0e      	ldr	r3, [pc, #56]	; (40167c <sysclk_init+0x78>)
  401644:	4798      	blx	r3
  401646:	4603      	mov	r3, r0
  401648:	4618      	mov	r0, r3
  40164a:	4b04      	ldr	r3, [pc, #16]	; (40165c <sysclk_init+0x58>)
  40164c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40164e:	bf00      	nop
  401650:	370c      	adds	r7, #12
  401652:	46bd      	mov	sp, r7
  401654:	bd90      	pop	{r4, r7, pc}
  401656:	bf00      	nop
  401658:	11e1a300 	.word	0x11e1a300
  40165c:	00402bc9 	.word	0x00402bc9
  401660:	00401575 	.word	0x00401575
  401664:	0040149d 	.word	0x0040149d
  401668:	00401509 	.word	0x00401509
  40166c:	004015ad 	.word	0x004015ad
  401670:	00402191 	.word	0x00402191
  401674:	0040220d 	.word	0x0040220d
  401678:	00402a61 	.word	0x00402a61
  40167c:	004015f1 	.word	0x004015f1

00401680 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401680:	b480      	push	{r7}
  401682:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401684:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401688:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40168c:	4b09      	ldr	r3, [pc, #36]	; (4016b4 <SCB_EnableICache+0x34>)
  40168e:	2200      	movs	r2, #0
  401690:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401694:	4a07      	ldr	r2, [pc, #28]	; (4016b4 <SCB_EnableICache+0x34>)
  401696:	4b07      	ldr	r3, [pc, #28]	; (4016b4 <SCB_EnableICache+0x34>)
  401698:	695b      	ldr	r3, [r3, #20]
  40169a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40169e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4016a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016a4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4016a8:	bf00      	nop
  4016aa:	46bd      	mov	sp, r7
  4016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b0:	4770      	bx	lr
  4016b2:	bf00      	nop
  4016b4:	e000ed00 	.word	0xe000ed00

004016b8 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4016b8:	b480      	push	{r7}
  4016ba:	b08b      	sub	sp, #44	; 0x2c
  4016bc:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4016be:	4b26      	ldr	r3, [pc, #152]	; (401758 <SCB_EnableDCache+0xa0>)
  4016c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4016c4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4016c6:	69fb      	ldr	r3, [r7, #28]
  4016c8:	0b5b      	lsrs	r3, r3, #13
  4016ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4016ce:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4016d0:	69fb      	ldr	r3, [r7, #28]
  4016d2:	f003 0307 	and.w	r3, r3, #7
  4016d6:	3304      	adds	r3, #4
  4016d8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4016da:	69fb      	ldr	r3, [r7, #28]
  4016dc:	08db      	lsrs	r3, r3, #3
  4016de:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4016e2:	617b      	str	r3, [r7, #20]
  4016e4:	697b      	ldr	r3, [r7, #20]
  4016e6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4016e8:	68bb      	ldr	r3, [r7, #8]
  4016ea:	fab3 f383 	clz	r3, r3
  4016ee:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  4016f0:	687b      	ldr	r3, [r7, #4]
  4016f2:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  4016f4:	f003 031f 	and.w	r3, r3, #31
  4016f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4016fa:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4016fe:	697b      	ldr	r3, [r7, #20]
  401700:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401702:	6a3a      	ldr	r2, [r7, #32]
  401704:	693b      	ldr	r3, [r7, #16]
  401706:	fa02 f303 	lsl.w	r3, r2, r3
  40170a:	4619      	mov	r1, r3
  40170c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40170e:	69bb      	ldr	r3, [r7, #24]
  401710:	fa02 f303 	lsl.w	r3, r2, r3
  401714:	430b      	orrs	r3, r1
  401716:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401718:	4a0f      	ldr	r2, [pc, #60]	; (401758 <SCB_EnableDCache+0xa0>)
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401720:	6a3b      	ldr	r3, [r7, #32]
  401722:	1e5a      	subs	r2, r3, #1
  401724:	623a      	str	r2, [r7, #32]
  401726:	2b00      	cmp	r3, #0
  401728:	d1eb      	bne.n	401702 <SCB_EnableDCache+0x4a>
        } while(sets--);
  40172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40172c:	1e5a      	subs	r2, r3, #1
  40172e:	627a      	str	r2, [r7, #36]	; 0x24
  401730:	2b00      	cmp	r3, #0
  401732:	d1e4      	bne.n	4016fe <SCB_EnableDCache+0x46>
  401734:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401738:	4a07      	ldr	r2, [pc, #28]	; (401758 <SCB_EnableDCache+0xa0>)
  40173a:	4b07      	ldr	r3, [pc, #28]	; (401758 <SCB_EnableDCache+0xa0>)
  40173c:	695b      	ldr	r3, [r3, #20]
  40173e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401742:	6153      	str	r3, [r2, #20]
  401744:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401748:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  40174c:	bf00      	nop
  40174e:	372c      	adds	r7, #44	; 0x2c
  401750:	46bd      	mov	sp, r7
  401752:	f85d 7b04 	ldr.w	r7, [sp], #4
  401756:	4770      	bx	lr
  401758:	e000ed00 	.word	0xe000ed00

0040175c <sysclk_enable_peripheral_clock>:
{
  40175c:	b580      	push	{r7, lr}
  40175e:	b082      	sub	sp, #8
  401760:	af00      	add	r7, sp, #0
  401762:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401764:	6878      	ldr	r0, [r7, #4]
  401766:	4b03      	ldr	r3, [pc, #12]	; (401774 <sysclk_enable_peripheral_clock+0x18>)
  401768:	4798      	blx	r3
}
  40176a:	bf00      	nop
  40176c:	3708      	adds	r7, #8
  40176e:	46bd      	mov	sp, r7
  401770:	bd80      	pop	{r7, pc}
  401772:	bf00      	nop
  401774:	00402455 	.word	0x00402455

00401778 <ioport_init>:
{
  401778:	b580      	push	{r7, lr}
  40177a:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  40177c:	200a      	movs	r0, #10
  40177e:	4b08      	ldr	r3, [pc, #32]	; (4017a0 <ioport_init+0x28>)
  401780:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401782:	200b      	movs	r0, #11
  401784:	4b06      	ldr	r3, [pc, #24]	; (4017a0 <ioport_init+0x28>)
  401786:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401788:	200c      	movs	r0, #12
  40178a:	4b05      	ldr	r3, [pc, #20]	; (4017a0 <ioport_init+0x28>)
  40178c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40178e:	2010      	movs	r0, #16
  401790:	4b03      	ldr	r3, [pc, #12]	; (4017a0 <ioport_init+0x28>)
  401792:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401794:	2011      	movs	r0, #17
  401796:	4b02      	ldr	r3, [pc, #8]	; (4017a0 <ioport_init+0x28>)
  401798:	4798      	blx	r3
}
  40179a:	bf00      	nop
  40179c:	bd80      	pop	{r7, pc}
  40179e:	bf00      	nop
  4017a0:	0040175d 	.word	0x0040175d

004017a4 <ioport_set_pin_mode>:
{
  4017a4:	b480      	push	{r7}
  4017a6:	b08d      	sub	sp, #52	; 0x34
  4017a8:	af00      	add	r7, sp, #0
  4017aa:	6078      	str	r0, [r7, #4]
  4017ac:	6039      	str	r1, [r7, #0]
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  4017b2:	683b      	ldr	r3, [r7, #0]
  4017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  4017b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017b8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4017ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017bc:	095a      	lsrs	r2, r3, #5
  4017be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017c0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4017c2:	6a3b      	ldr	r3, [r7, #32]
  4017c4:	f003 031f 	and.w	r3, r3, #31
  4017c8:	2101      	movs	r1, #1
  4017ca:	fa01 f303 	lsl.w	r3, r1, r3
  4017ce:	61fa      	str	r2, [r7, #28]
  4017d0:	61bb      	str	r3, [r7, #24]
  4017d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4017d4:	617b      	str	r3, [r7, #20]
  4017d6:	69fb      	ldr	r3, [r7, #28]
  4017d8:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4017da:	693a      	ldr	r2, [r7, #16]
  4017dc:	4b37      	ldr	r3, [pc, #220]	; (4018bc <ioport_set_pin_mode+0x118>)
  4017de:	4413      	add	r3, r2
  4017e0:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  4017e2:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  4017e4:	697b      	ldr	r3, [r7, #20]
  4017e6:	f003 0308 	and.w	r3, r3, #8
  4017ea:	2b00      	cmp	r3, #0
  4017ec:	d003      	beq.n	4017f6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4017ee:	68fb      	ldr	r3, [r7, #12]
  4017f0:	69ba      	ldr	r2, [r7, #24]
  4017f2:	665a      	str	r2, [r3, #100]	; 0x64
  4017f4:	e002      	b.n	4017fc <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  4017f6:	68fb      	ldr	r3, [r7, #12]
  4017f8:	69ba      	ldr	r2, [r7, #24]
  4017fa:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  4017fc:	697b      	ldr	r3, [r7, #20]
  4017fe:	f003 0310 	and.w	r3, r3, #16
  401802:	2b00      	cmp	r3, #0
  401804:	d004      	beq.n	401810 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401806:	68fb      	ldr	r3, [r7, #12]
  401808:	69ba      	ldr	r2, [r7, #24]
  40180a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40180e:	e003      	b.n	401818 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401810:	68fb      	ldr	r3, [r7, #12]
  401812:	69ba      	ldr	r2, [r7, #24]
  401814:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401818:	697b      	ldr	r3, [r7, #20]
  40181a:	f003 0320 	and.w	r3, r3, #32
  40181e:	2b00      	cmp	r3, #0
  401820:	d003      	beq.n	40182a <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401822:	68fb      	ldr	r3, [r7, #12]
  401824:	69ba      	ldr	r2, [r7, #24]
  401826:	651a      	str	r2, [r3, #80]	; 0x50
  401828:	e002      	b.n	401830 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	69ba      	ldr	r2, [r7, #24]
  40182e:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401830:	697b      	ldr	r3, [r7, #20]
  401832:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401836:	2b00      	cmp	r3, #0
  401838:	d003      	beq.n	401842 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	69ba      	ldr	r2, [r7, #24]
  40183e:	621a      	str	r2, [r3, #32]
  401840:	e002      	b.n	401848 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401842:	68fb      	ldr	r3, [r7, #12]
  401844:	69ba      	ldr	r2, [r7, #24]
  401846:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401848:	697b      	ldr	r3, [r7, #20]
  40184a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40184e:	2b00      	cmp	r3, #0
  401850:	d004      	beq.n	40185c <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401852:	68fb      	ldr	r3, [r7, #12]
  401854:	69ba      	ldr	r2, [r7, #24]
  401856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40185a:	e003      	b.n	401864 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  40185c:	68fb      	ldr	r3, [r7, #12]
  40185e:	69ba      	ldr	r2, [r7, #24]
  401860:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401864:	697b      	ldr	r3, [r7, #20]
  401866:	f003 0301 	and.w	r3, r3, #1
  40186a:	2b00      	cmp	r3, #0
  40186c:	d006      	beq.n	40187c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40186e:	68fb      	ldr	r3, [r7, #12]
  401870:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401872:	69bb      	ldr	r3, [r7, #24]
  401874:	431a      	orrs	r2, r3
  401876:	68fb      	ldr	r3, [r7, #12]
  401878:	671a      	str	r2, [r3, #112]	; 0x70
  40187a:	e006      	b.n	40188a <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  40187c:	68fb      	ldr	r3, [r7, #12]
  40187e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401880:	69bb      	ldr	r3, [r7, #24]
  401882:	43db      	mvns	r3, r3
  401884:	401a      	ands	r2, r3
  401886:	68fb      	ldr	r3, [r7, #12]
  401888:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  40188a:	697b      	ldr	r3, [r7, #20]
  40188c:	f003 0302 	and.w	r3, r3, #2
  401890:	2b00      	cmp	r3, #0
  401892:	d006      	beq.n	4018a2 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401894:	68fb      	ldr	r3, [r7, #12]
  401896:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401898:	69bb      	ldr	r3, [r7, #24]
  40189a:	431a      	orrs	r2, r3
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	675a      	str	r2, [r3, #116]	; 0x74
}
  4018a0:	e006      	b.n	4018b0 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  4018a2:	68fb      	ldr	r3, [r7, #12]
  4018a4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018a6:	69bb      	ldr	r3, [r7, #24]
  4018a8:	43db      	mvns	r3, r3
  4018aa:	401a      	ands	r2, r3
  4018ac:	68fb      	ldr	r3, [r7, #12]
  4018ae:	675a      	str	r2, [r3, #116]	; 0x74
  4018b0:	bf00      	nop
  4018b2:	3734      	adds	r7, #52	; 0x34
  4018b4:	46bd      	mov	sp, r7
  4018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ba:	4770      	bx	lr
  4018bc:	00200707 	.word	0x00200707

004018c0 <ioport_set_pin_dir>:
{
  4018c0:	b480      	push	{r7}
  4018c2:	b08d      	sub	sp, #52	; 0x34
  4018c4:	af00      	add	r7, sp, #0
  4018c6:	6078      	str	r0, [r7, #4]
  4018c8:	460b      	mov	r3, r1
  4018ca:	70fb      	strb	r3, [r7, #3]
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  4018d0:	78fb      	ldrb	r3, [r7, #3]
  4018d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4018d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4018d8:	627b      	str	r3, [r7, #36]	; 0x24
  4018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4018dc:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4018de:	6a3b      	ldr	r3, [r7, #32]
  4018e0:	095b      	lsrs	r3, r3, #5
  4018e2:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4018e4:	69fa      	ldr	r2, [r7, #28]
  4018e6:	4b17      	ldr	r3, [pc, #92]	; (401944 <ioport_set_pin_dir+0x84>)
  4018e8:	4413      	add	r3, r2
  4018ea:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4018ec:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4018ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4018f2:	2b01      	cmp	r3, #1
  4018f4:	d109      	bne.n	40190a <ioport_set_pin_dir+0x4a>
  4018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4018f8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4018fa:	697b      	ldr	r3, [r7, #20]
  4018fc:	f003 031f 	and.w	r3, r3, #31
  401900:	2201      	movs	r2, #1
  401902:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401904:	69bb      	ldr	r3, [r7, #24]
  401906:	611a      	str	r2, [r3, #16]
  401908:	e00c      	b.n	401924 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40190a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40190e:	2b00      	cmp	r3, #0
  401910:	d108      	bne.n	401924 <ioport_set_pin_dir+0x64>
  401912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401914:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401916:	693b      	ldr	r3, [r7, #16]
  401918:	f003 031f 	and.w	r3, r3, #31
  40191c:	2201      	movs	r2, #1
  40191e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401920:	69bb      	ldr	r3, [r7, #24]
  401922:	615a      	str	r2, [r3, #20]
  401924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401926:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401928:	68fb      	ldr	r3, [r7, #12]
  40192a:	f003 031f 	and.w	r3, r3, #31
  40192e:	2201      	movs	r2, #1
  401930:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401932:	69bb      	ldr	r3, [r7, #24]
  401934:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401938:	bf00      	nop
  40193a:	3734      	adds	r7, #52	; 0x34
  40193c:	46bd      	mov	sp, r7
  40193e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401942:	4770      	bx	lr
  401944:	00200707 	.word	0x00200707

00401948 <ioport_set_pin_level>:
{
  401948:	b480      	push	{r7}
  40194a:	b08b      	sub	sp, #44	; 0x2c
  40194c:	af00      	add	r7, sp, #0
  40194e:	6078      	str	r0, [r7, #4]
  401950:	460b      	mov	r3, r1
  401952:	70fb      	strb	r3, [r7, #3]
  401954:	687b      	ldr	r3, [r7, #4]
  401956:	627b      	str	r3, [r7, #36]	; 0x24
  401958:	78fb      	ldrb	r3, [r7, #3]
  40195a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401960:	61fb      	str	r3, [r7, #28]
  401962:	69fb      	ldr	r3, [r7, #28]
  401964:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401966:	69bb      	ldr	r3, [r7, #24]
  401968:	095b      	lsrs	r3, r3, #5
  40196a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40196c:	697a      	ldr	r2, [r7, #20]
  40196e:	4b10      	ldr	r3, [pc, #64]	; (4019b0 <ioport_set_pin_level+0x68>)
  401970:	4413      	add	r3, r2
  401972:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401974:	613b      	str	r3, [r7, #16]
	if (level) {
  401976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40197a:	2b00      	cmp	r3, #0
  40197c:	d009      	beq.n	401992 <ioport_set_pin_level+0x4a>
  40197e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401980:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	f003 031f 	and.w	r3, r3, #31
  401988:	2201      	movs	r2, #1
  40198a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40198c:	693b      	ldr	r3, [r7, #16]
  40198e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401990:	e008      	b.n	4019a4 <ioport_set_pin_level+0x5c>
  401992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401994:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401996:	68bb      	ldr	r3, [r7, #8]
  401998:	f003 031f 	and.w	r3, r3, #31
  40199c:	2201      	movs	r2, #1
  40199e:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4019a0:	693b      	ldr	r3, [r7, #16]
  4019a2:	635a      	str	r2, [r3, #52]	; 0x34
  4019a4:	bf00      	nop
  4019a6:	372c      	adds	r7, #44	; 0x2c
  4019a8:	46bd      	mov	sp, r7
  4019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ae:	4770      	bx	lr
  4019b0:	00200707 	.word	0x00200707

004019b4 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4019b4:	b480      	push	{r7}
  4019b6:	b08d      	sub	sp, #52	; 0x34
  4019b8:	af00      	add	r7, sp, #0
  4019ba:	6078      	str	r0, [r7, #4]
  4019bc:	460b      	mov	r3, r1
  4019be:	70fb      	strb	r3, [r7, #3]
  4019c0:	687b      	ldr	r3, [r7, #4]
  4019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4019c4:	78fb      	ldrb	r3, [r7, #3]
  4019c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4019ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4019cc:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019d0:	095a      	lsrs	r2, r3, #5
  4019d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4019d4:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4019d6:	6a3b      	ldr	r3, [r7, #32]
  4019d8:	f003 031f 	and.w	r3, r3, #31
  4019dc:	2101      	movs	r1, #1
  4019de:	fa01 f303 	lsl.w	r3, r1, r3
  4019e2:	61fa      	str	r2, [r7, #28]
  4019e4:	61bb      	str	r3, [r7, #24]
  4019e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4019ea:	75fb      	strb	r3, [r7, #23]
  4019ec:	69fb      	ldr	r3, [r7, #28]
  4019ee:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4019f0:	693a      	ldr	r2, [r7, #16]
  4019f2:	4b23      	ldr	r3, [pc, #140]	; (401a80 <ioport_set_pin_sense_mode+0xcc>)
  4019f4:	4413      	add	r3, r2
  4019f6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4019f8:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4019fa:	7dfb      	ldrb	r3, [r7, #23]
  4019fc:	3b01      	subs	r3, #1
  4019fe:	2b03      	cmp	r3, #3
  401a00:	d82e      	bhi.n	401a60 <ioport_set_pin_sense_mode+0xac>
  401a02:	a201      	add	r2, pc, #4	; (adr r2, 401a08 <ioport_set_pin_sense_mode+0x54>)
  401a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a08:	00401a3d 	.word	0x00401a3d
  401a0c:	00401a4f 	.word	0x00401a4f
  401a10:	00401a19 	.word	0x00401a19
  401a14:	00401a2b 	.word	0x00401a2b
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401a18:	68fb      	ldr	r3, [r7, #12]
  401a1a:	69ba      	ldr	r2, [r7, #24]
  401a1c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401a20:	68fb      	ldr	r3, [r7, #12]
  401a22:	69ba      	ldr	r2, [r7, #24]
  401a24:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401a28:	e01f      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401a2a:	68fb      	ldr	r3, [r7, #12]
  401a2c:	69ba      	ldr	r2, [r7, #24]
  401a2e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401a32:	68fb      	ldr	r3, [r7, #12]
  401a34:	69ba      	ldr	r2, [r7, #24]
  401a36:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a3a:	e016      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401a3c:	68fb      	ldr	r3, [r7, #12]
  401a3e:	69ba      	ldr	r2, [r7, #24]
  401a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401a44:	68fb      	ldr	r3, [r7, #12]
  401a46:	69ba      	ldr	r2, [r7, #24]
  401a48:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401a4c:	e00d      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401a4e:	68fb      	ldr	r3, [r7, #12]
  401a50:	69ba      	ldr	r2, [r7, #24]
  401a52:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401a56:	68fb      	ldr	r3, [r7, #12]
  401a58:	69ba      	ldr	r2, [r7, #24]
  401a5a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a5e:	e004      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401a60:	68fb      	ldr	r3, [r7, #12]
  401a62:	69ba      	ldr	r2, [r7, #24]
  401a64:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401a68:	e003      	b.n	401a72 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401a6a:	68fb      	ldr	r3, [r7, #12]
  401a6c:	69ba      	ldr	r2, [r7, #24]
  401a6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401a72:	bf00      	nop
  401a74:	3734      	adds	r7, #52	; 0x34
  401a76:	46bd      	mov	sp, r7
  401a78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop
  401a80:	00200707 	.word	0x00200707

00401a84 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401a84:	b480      	push	{r7}
  401a86:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401a88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a8c:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401a90:	4a0c      	ldr	r2, [pc, #48]	; (401ac4 <tcm_disable+0x40>)
  401a92:	4b0c      	ldr	r3, [pc, #48]	; (401ac4 <tcm_disable+0x40>)
  401a94:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401a98:	f023 0301 	bic.w	r3, r3, #1
  401a9c:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401aa0:	4a08      	ldr	r2, [pc, #32]	; (401ac4 <tcm_disable+0x40>)
  401aa2:	4b08      	ldr	r3, [pc, #32]	; (401ac4 <tcm_disable+0x40>)
  401aa4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401aa8:	f023 0301 	bic.w	r3, r3, #1
  401aac:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ab4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401ab8:	bf00      	nop
  401aba:	46bd      	mov	sp, r7
  401abc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac0:	4770      	bx	lr
  401ac2:	bf00      	nop
  401ac4:	e000ed00 	.word	0xe000ed00

00401ac8 <board_init>:
#endif

void board_init(void)
{
  401ac8:	b580      	push	{r7, lr}
  401aca:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401acc:	4b13      	ldr	r3, [pc, #76]	; (401b1c <board_init+0x54>)
  401ace:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ad2:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401ad4:	4b12      	ldr	r3, [pc, #72]	; (401b20 <board_init+0x58>)
  401ad6:	4798      	blx	r3
	SCB_EnableDCache();
  401ad8:	4b12      	ldr	r3, [pc, #72]	; (401b24 <board_init+0x5c>)
  401ada:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401adc:	4b12      	ldr	r3, [pc, #72]	; (401b28 <board_init+0x60>)
  401ade:	4a13      	ldr	r2, [pc, #76]	; (401b2c <board_init+0x64>)
  401ae0:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401ae2:	4b11      	ldr	r3, [pc, #68]	; (401b28 <board_init+0x60>)
  401ae4:	4a12      	ldr	r2, [pc, #72]	; (401b30 <board_init+0x68>)
  401ae6:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401ae8:	4b12      	ldr	r3, [pc, #72]	; (401b34 <board_init+0x6c>)
  401aea:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401aec:	4b12      	ldr	r3, [pc, #72]	; (401b38 <board_init+0x70>)
  401aee:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401af0:	2101      	movs	r1, #1
  401af2:	2048      	movs	r0, #72	; 0x48
  401af4:	4b11      	ldr	r3, [pc, #68]	; (401b3c <board_init+0x74>)
  401af6:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401af8:	2101      	movs	r1, #1
  401afa:	2048      	movs	r0, #72	; 0x48
  401afc:	4b10      	ldr	r3, [pc, #64]	; (401b40 <board_init+0x78>)
  401afe:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401b00:	2100      	movs	r1, #0
  401b02:	200b      	movs	r0, #11
  401b04:	4b0d      	ldr	r3, [pc, #52]	; (401b3c <board_init+0x74>)
  401b06:	4798      	blx	r3
  401b08:	2188      	movs	r1, #136	; 0x88
  401b0a:	200b      	movs	r0, #11
  401b0c:	4b0d      	ldr	r3, [pc, #52]	; (401b44 <board_init+0x7c>)
  401b0e:	4798      	blx	r3
  401b10:	2102      	movs	r1, #2
  401b12:	200b      	movs	r0, #11
  401b14:	4b0c      	ldr	r3, [pc, #48]	; (401b48 <board_init+0x80>)
  401b16:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401b18:	bf00      	nop
  401b1a:	bd80      	pop	{r7, pc}
  401b1c:	400e1850 	.word	0x400e1850
  401b20:	00401681 	.word	0x00401681
  401b24:	004016b9 	.word	0x004016b9
  401b28:	400e0c00 	.word	0x400e0c00
  401b2c:	5a00080c 	.word	0x5a00080c
  401b30:	5a00070c 	.word	0x5a00070c
  401b34:	00401a85 	.word	0x00401a85
  401b38:	00401779 	.word	0x00401779
  401b3c:	004018c1 	.word	0x004018c1
  401b40:	00401949 	.word	0x00401949
  401b44:	004017a5 	.word	0x004017a5
  401b48:	004019b5 	.word	0x004019b5

00401b4c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401b4c:	b480      	push	{r7}
  401b4e:	b085      	sub	sp, #20
  401b50:	af00      	add	r7, sp, #0
  401b52:	60f8      	str	r0, [r7, #12]
  401b54:	60b9      	str	r1, [r7, #8]
  401b56:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b58:	687b      	ldr	r3, [r7, #4]
  401b5a:	2b00      	cmp	r3, #0
  401b5c:	d003      	beq.n	401b66 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401b5e:	68fb      	ldr	r3, [r7, #12]
  401b60:	68ba      	ldr	r2, [r7, #8]
  401b62:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401b64:	e002      	b.n	401b6c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401b66:	68fb      	ldr	r3, [r7, #12]
  401b68:	68ba      	ldr	r2, [r7, #8]
  401b6a:	661a      	str	r2, [r3, #96]	; 0x60
}
  401b6c:	bf00      	nop
  401b6e:	3714      	adds	r7, #20
  401b70:	46bd      	mov	sp, r7
  401b72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b76:	4770      	bx	lr

00401b78 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401b78:	b480      	push	{r7}
  401b7a:	b085      	sub	sp, #20
  401b7c:	af00      	add	r7, sp, #0
  401b7e:	60f8      	str	r0, [r7, #12]
  401b80:	60b9      	str	r1, [r7, #8]
  401b82:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401b84:	68fb      	ldr	r3, [r7, #12]
  401b86:	68ba      	ldr	r2, [r7, #8]
  401b88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401b8c:	687b      	ldr	r3, [r7, #4]
  401b8e:	005b      	lsls	r3, r3, #1
  401b90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401b94:	fbb2 f3f3 	udiv	r3, r2, r3
  401b98:	3b01      	subs	r3, #1
  401b9a:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401b9e:	68fb      	ldr	r3, [r7, #12]
  401ba0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401ba4:	bf00      	nop
  401ba6:	3714      	adds	r7, #20
  401ba8:	46bd      	mov	sp, r7
  401baa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bae:	4770      	bx	lr

00401bb0 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401bb0:	b480      	push	{r7}
  401bb2:	b083      	sub	sp, #12
  401bb4:	af00      	add	r7, sp, #0
  401bb6:	6078      	str	r0, [r7, #4]
  401bb8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401bba:	687b      	ldr	r3, [r7, #4]
  401bbc:	683a      	ldr	r2, [r7, #0]
  401bbe:	631a      	str	r2, [r3, #48]	; 0x30
}
  401bc0:	bf00      	nop
  401bc2:	370c      	adds	r7, #12
  401bc4:	46bd      	mov	sp, r7
  401bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bca:	4770      	bx	lr

00401bcc <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401bcc:	b480      	push	{r7}
  401bce:	b083      	sub	sp, #12
  401bd0:	af00      	add	r7, sp, #0
  401bd2:	6078      	str	r0, [r7, #4]
  401bd4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401bd6:	687b      	ldr	r3, [r7, #4]
  401bd8:	683a      	ldr	r2, [r7, #0]
  401bda:	635a      	str	r2, [r3, #52]	; 0x34
}
  401bdc:	bf00      	nop
  401bde:	370c      	adds	r7, #12
  401be0:	46bd      	mov	sp, r7
  401be2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401be6:	4770      	bx	lr

00401be8 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401be8:	b480      	push	{r7}
  401bea:	b087      	sub	sp, #28
  401bec:	af00      	add	r7, sp, #0
  401bee:	60f8      	str	r0, [r7, #12]
  401bf0:	60b9      	str	r1, [r7, #8]
  401bf2:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401bf4:	68bb      	ldr	r3, [r7, #8]
  401bf6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401bfa:	d003      	beq.n	401c04 <pio_get+0x1c>
  401bfc:	68bb      	ldr	r3, [r7, #8]
  401bfe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c02:	d103      	bne.n	401c0c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401c04:	68fb      	ldr	r3, [r7, #12]
  401c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401c08:	617b      	str	r3, [r7, #20]
  401c0a:	e002      	b.n	401c12 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401c0c:	68fb      	ldr	r3, [r7, #12]
  401c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401c10:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401c12:	697a      	ldr	r2, [r7, #20]
  401c14:	687b      	ldr	r3, [r7, #4]
  401c16:	4013      	ands	r3, r2
  401c18:	2b00      	cmp	r3, #0
  401c1a:	d101      	bne.n	401c20 <pio_get+0x38>
		return 0;
  401c1c:	2300      	movs	r3, #0
  401c1e:	e000      	b.n	401c22 <pio_get+0x3a>
	} else {
		return 1;
  401c20:	2301      	movs	r3, #1
	}
}
  401c22:	4618      	mov	r0, r3
  401c24:	371c      	adds	r7, #28
  401c26:	46bd      	mov	sp, r7
  401c28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c2c:	4770      	bx	lr

00401c2e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401c2e:	b480      	push	{r7}
  401c30:	b087      	sub	sp, #28
  401c32:	af00      	add	r7, sp, #0
  401c34:	60f8      	str	r0, [r7, #12]
  401c36:	60b9      	str	r1, [r7, #8]
  401c38:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401c3a:	68fb      	ldr	r3, [r7, #12]
  401c3c:	687a      	ldr	r2, [r7, #4]
  401c3e:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401c40:	68bb      	ldr	r3, [r7, #8]
  401c42:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c46:	d04a      	beq.n	401cde <pio_set_peripheral+0xb0>
  401c48:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c4c:	d808      	bhi.n	401c60 <pio_set_peripheral+0x32>
  401c4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c52:	d016      	beq.n	401c82 <pio_set_peripheral+0x54>
  401c54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c58:	d02c      	beq.n	401cb4 <pio_set_peripheral+0x86>
  401c5a:	2b00      	cmp	r3, #0
  401c5c:	d069      	beq.n	401d32 <pio_set_peripheral+0x104>
  401c5e:	e064      	b.n	401d2a <pio_set_peripheral+0xfc>
  401c60:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c64:	d065      	beq.n	401d32 <pio_set_peripheral+0x104>
  401c66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c6a:	d803      	bhi.n	401c74 <pio_set_peripheral+0x46>
  401c6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c70:	d04a      	beq.n	401d08 <pio_set_peripheral+0xda>
  401c72:	e05a      	b.n	401d2a <pio_set_peripheral+0xfc>
  401c74:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c78:	d05b      	beq.n	401d32 <pio_set_peripheral+0x104>
  401c7a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c7e:	d058      	beq.n	401d32 <pio_set_peripheral+0x104>
  401c80:	e053      	b.n	401d2a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c82:	68fb      	ldr	r3, [r7, #12]
  401c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c88:	68fb      	ldr	r3, [r7, #12]
  401c8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401c8c:	687b      	ldr	r3, [r7, #4]
  401c8e:	43d9      	mvns	r1, r3
  401c90:	697b      	ldr	r3, [r7, #20]
  401c92:	400b      	ands	r3, r1
  401c94:	401a      	ands	r2, r3
  401c96:	68fb      	ldr	r3, [r7, #12]
  401c98:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c9a:	68fb      	ldr	r3, [r7, #12]
  401c9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c9e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401ca0:	68fb      	ldr	r3, [r7, #12]
  401ca2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ca4:	687b      	ldr	r3, [r7, #4]
  401ca6:	43d9      	mvns	r1, r3
  401ca8:	697b      	ldr	r3, [r7, #20]
  401caa:	400b      	ands	r3, r1
  401cac:	401a      	ands	r2, r3
  401cae:	68fb      	ldr	r3, [r7, #12]
  401cb0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401cb2:	e03a      	b.n	401d2a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cb4:	68fb      	ldr	r3, [r7, #12]
  401cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401cb8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cba:	687a      	ldr	r2, [r7, #4]
  401cbc:	697b      	ldr	r3, [r7, #20]
  401cbe:	431a      	orrs	r2, r3
  401cc0:	68fb      	ldr	r3, [r7, #12]
  401cc2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401cc4:	68fb      	ldr	r3, [r7, #12]
  401cc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401cc8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401cca:	68fb      	ldr	r3, [r7, #12]
  401ccc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401cce:	687b      	ldr	r3, [r7, #4]
  401cd0:	43d9      	mvns	r1, r3
  401cd2:	697b      	ldr	r3, [r7, #20]
  401cd4:	400b      	ands	r3, r1
  401cd6:	401a      	ands	r2, r3
  401cd8:	68fb      	ldr	r3, [r7, #12]
  401cda:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401cdc:	e025      	b.n	401d2a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cde:	68fb      	ldr	r3, [r7, #12]
  401ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401ce2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ce4:	68fb      	ldr	r3, [r7, #12]
  401ce6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ce8:	687b      	ldr	r3, [r7, #4]
  401cea:	43d9      	mvns	r1, r3
  401cec:	697b      	ldr	r3, [r7, #20]
  401cee:	400b      	ands	r3, r1
  401cf0:	401a      	ands	r2, r3
  401cf2:	68fb      	ldr	r3, [r7, #12]
  401cf4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401cf6:	68fb      	ldr	r3, [r7, #12]
  401cf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401cfa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401cfc:	687a      	ldr	r2, [r7, #4]
  401cfe:	697b      	ldr	r3, [r7, #20]
  401d00:	431a      	orrs	r2, r3
  401d02:	68fb      	ldr	r3, [r7, #12]
  401d04:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401d06:	e010      	b.n	401d2a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401d08:	68fb      	ldr	r3, [r7, #12]
  401d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401d0c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401d0e:	687a      	ldr	r2, [r7, #4]
  401d10:	697b      	ldr	r3, [r7, #20]
  401d12:	431a      	orrs	r2, r3
  401d14:	68fb      	ldr	r3, [r7, #12]
  401d16:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401d18:	68fb      	ldr	r3, [r7, #12]
  401d1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401d1c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401d1e:	687a      	ldr	r2, [r7, #4]
  401d20:	697b      	ldr	r3, [r7, #20]
  401d22:	431a      	orrs	r2, r3
  401d24:	68fb      	ldr	r3, [r7, #12]
  401d26:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401d28:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401d2a:	68fb      	ldr	r3, [r7, #12]
  401d2c:	687a      	ldr	r2, [r7, #4]
  401d2e:	605a      	str	r2, [r3, #4]
  401d30:	e000      	b.n	401d34 <pio_set_peripheral+0x106>
		return;
  401d32:	bf00      	nop
}
  401d34:	371c      	adds	r7, #28
  401d36:	46bd      	mov	sp, r7
  401d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3c:	4770      	bx	lr
	...

00401d40 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401d40:	b580      	push	{r7, lr}
  401d42:	b084      	sub	sp, #16
  401d44:	af00      	add	r7, sp, #0
  401d46:	60f8      	str	r0, [r7, #12]
  401d48:	60b9      	str	r1, [r7, #8]
  401d4a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401d4c:	68b9      	ldr	r1, [r7, #8]
  401d4e:	68f8      	ldr	r0, [r7, #12]
  401d50:	4b19      	ldr	r3, [pc, #100]	; (401db8 <pio_set_input+0x78>)
  401d52:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	f003 0301 	and.w	r3, r3, #1
  401d5a:	461a      	mov	r2, r3
  401d5c:	68b9      	ldr	r1, [r7, #8]
  401d5e:	68f8      	ldr	r0, [r7, #12]
  401d60:	4b16      	ldr	r3, [pc, #88]	; (401dbc <pio_set_input+0x7c>)
  401d62:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401d64:	687b      	ldr	r3, [r7, #4]
  401d66:	f003 030a 	and.w	r3, r3, #10
  401d6a:	2b00      	cmp	r3, #0
  401d6c:	d003      	beq.n	401d76 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401d6e:	68fb      	ldr	r3, [r7, #12]
  401d70:	68ba      	ldr	r2, [r7, #8]
  401d72:	621a      	str	r2, [r3, #32]
  401d74:	e002      	b.n	401d7c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401d76:	68fb      	ldr	r3, [r7, #12]
  401d78:	68ba      	ldr	r2, [r7, #8]
  401d7a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401d7c:	687b      	ldr	r3, [r7, #4]
  401d7e:	f003 0302 	and.w	r3, r3, #2
  401d82:	2b00      	cmp	r3, #0
  401d84:	d004      	beq.n	401d90 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401d86:	68fb      	ldr	r3, [r7, #12]
  401d88:	68ba      	ldr	r2, [r7, #8]
  401d8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401d8e:	e008      	b.n	401da2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401d90:	687b      	ldr	r3, [r7, #4]
  401d92:	f003 0308 	and.w	r3, r3, #8
  401d96:	2b00      	cmp	r3, #0
  401d98:	d003      	beq.n	401da2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401d9a:	68fb      	ldr	r3, [r7, #12]
  401d9c:	68ba      	ldr	r2, [r7, #8]
  401d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401da2:	68fb      	ldr	r3, [r7, #12]
  401da4:	68ba      	ldr	r2, [r7, #8]
  401da6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401da8:	68fb      	ldr	r3, [r7, #12]
  401daa:	68ba      	ldr	r2, [r7, #8]
  401dac:	601a      	str	r2, [r3, #0]
}
  401dae:	bf00      	nop
  401db0:	3710      	adds	r7, #16
  401db2:	46bd      	mov	sp, r7
  401db4:	bd80      	pop	{r7, pc}
  401db6:	bf00      	nop
  401db8:	00401f79 	.word	0x00401f79
  401dbc:	00401b4d 	.word	0x00401b4d

00401dc0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401dc0:	b580      	push	{r7, lr}
  401dc2:	b084      	sub	sp, #16
  401dc4:	af00      	add	r7, sp, #0
  401dc6:	60f8      	str	r0, [r7, #12]
  401dc8:	60b9      	str	r1, [r7, #8]
  401dca:	607a      	str	r2, [r7, #4]
  401dcc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401dce:	68b9      	ldr	r1, [r7, #8]
  401dd0:	68f8      	ldr	r0, [r7, #12]
  401dd2:	4b12      	ldr	r3, [pc, #72]	; (401e1c <pio_set_output+0x5c>)
  401dd4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401dd6:	69ba      	ldr	r2, [r7, #24]
  401dd8:	68b9      	ldr	r1, [r7, #8]
  401dda:	68f8      	ldr	r0, [r7, #12]
  401ddc:	4b10      	ldr	r3, [pc, #64]	; (401e20 <pio_set_output+0x60>)
  401dde:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401de0:	683b      	ldr	r3, [r7, #0]
  401de2:	2b00      	cmp	r3, #0
  401de4:	d003      	beq.n	401dee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401de6:	68fb      	ldr	r3, [r7, #12]
  401de8:	68ba      	ldr	r2, [r7, #8]
  401dea:	651a      	str	r2, [r3, #80]	; 0x50
  401dec:	e002      	b.n	401df4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401dee:	68fb      	ldr	r3, [r7, #12]
  401df0:	68ba      	ldr	r2, [r7, #8]
  401df2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	2b00      	cmp	r3, #0
  401df8:	d003      	beq.n	401e02 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401dfa:	68fb      	ldr	r3, [r7, #12]
  401dfc:	68ba      	ldr	r2, [r7, #8]
  401dfe:	631a      	str	r2, [r3, #48]	; 0x30
  401e00:	e002      	b.n	401e08 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401e02:	68fb      	ldr	r3, [r7, #12]
  401e04:	68ba      	ldr	r2, [r7, #8]
  401e06:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	68ba      	ldr	r2, [r7, #8]
  401e0c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401e0e:	68fb      	ldr	r3, [r7, #12]
  401e10:	68ba      	ldr	r2, [r7, #8]
  401e12:	601a      	str	r2, [r3, #0]
}
  401e14:	bf00      	nop
  401e16:	3710      	adds	r7, #16
  401e18:	46bd      	mov	sp, r7
  401e1a:	bd80      	pop	{r7, pc}
  401e1c:	00401f79 	.word	0x00401f79
  401e20:	00401b4d 	.word	0x00401b4d

00401e24 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401e24:	b590      	push	{r4, r7, lr}
  401e26:	b087      	sub	sp, #28
  401e28:	af02      	add	r7, sp, #8
  401e2a:	60f8      	str	r0, [r7, #12]
  401e2c:	60b9      	str	r1, [r7, #8]
  401e2e:	607a      	str	r2, [r7, #4]
  401e30:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401e32:	68bb      	ldr	r3, [r7, #8]
  401e34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e38:	d016      	beq.n	401e68 <pio_configure+0x44>
  401e3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e3e:	d809      	bhi.n	401e54 <pio_configure+0x30>
  401e40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401e44:	d010      	beq.n	401e68 <pio_configure+0x44>
  401e46:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401e4a:	d00d      	beq.n	401e68 <pio_configure+0x44>
  401e4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401e50:	d00a      	beq.n	401e68 <pio_configure+0x44>
  401e52:	e03d      	b.n	401ed0 <pio_configure+0xac>
  401e54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401e58:	d01a      	beq.n	401e90 <pio_configure+0x6c>
  401e5a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e5e:	d017      	beq.n	401e90 <pio_configure+0x6c>
  401e60:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401e64:	d00e      	beq.n	401e84 <pio_configure+0x60>
  401e66:	e033      	b.n	401ed0 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401e68:	687a      	ldr	r2, [r7, #4]
  401e6a:	68b9      	ldr	r1, [r7, #8]
  401e6c:	68f8      	ldr	r0, [r7, #12]
  401e6e:	4b1c      	ldr	r3, [pc, #112]	; (401ee0 <pio_configure+0xbc>)
  401e70:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401e72:	683b      	ldr	r3, [r7, #0]
  401e74:	f003 0301 	and.w	r3, r3, #1
  401e78:	461a      	mov	r2, r3
  401e7a:	6879      	ldr	r1, [r7, #4]
  401e7c:	68f8      	ldr	r0, [r7, #12]
  401e7e:	4b19      	ldr	r3, [pc, #100]	; (401ee4 <pio_configure+0xc0>)
  401e80:	4798      	blx	r3
		break;
  401e82:	e027      	b.n	401ed4 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401e84:	683a      	ldr	r2, [r7, #0]
  401e86:	6879      	ldr	r1, [r7, #4]
  401e88:	68f8      	ldr	r0, [r7, #12]
  401e8a:	4b17      	ldr	r3, [pc, #92]	; (401ee8 <pio_configure+0xc4>)
  401e8c:	4798      	blx	r3
		break;
  401e8e:	e021      	b.n	401ed4 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401e90:	68bb      	ldr	r3, [r7, #8]
  401e92:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e96:	bf0c      	ite	eq
  401e98:	2301      	moveq	r3, #1
  401e9a:	2300      	movne	r3, #0
  401e9c:	b2db      	uxtb	r3, r3
  401e9e:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401ea0:	683b      	ldr	r3, [r7, #0]
  401ea2:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401ea6:	2b00      	cmp	r3, #0
  401ea8:	bf14      	ite	ne
  401eaa:	2301      	movne	r3, #1
  401eac:	2300      	moveq	r3, #0
  401eae:	b2db      	uxtb	r3, r3
  401eb0:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401eb2:	683b      	ldr	r3, [r7, #0]
  401eb4:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401eb8:	2b00      	cmp	r3, #0
  401eba:	bf14      	ite	ne
  401ebc:	2301      	movne	r3, #1
  401ebe:	2300      	moveq	r3, #0
  401ec0:	b2db      	uxtb	r3, r3
  401ec2:	9300      	str	r3, [sp, #0]
  401ec4:	460b      	mov	r3, r1
  401ec6:	6879      	ldr	r1, [r7, #4]
  401ec8:	68f8      	ldr	r0, [r7, #12]
  401eca:	4c08      	ldr	r4, [pc, #32]	; (401eec <pio_configure+0xc8>)
  401ecc:	47a0      	blx	r4
		break;
  401ece:	e001      	b.n	401ed4 <pio_configure+0xb0>

	default:
		return 0;
  401ed0:	2300      	movs	r3, #0
  401ed2:	e000      	b.n	401ed6 <pio_configure+0xb2>
	}

	return 1;
  401ed4:	2301      	movs	r3, #1
}
  401ed6:	4618      	mov	r0, r3
  401ed8:	3714      	adds	r7, #20
  401eda:	46bd      	mov	sp, r7
  401edc:	bd90      	pop	{r4, r7, pc}
  401ede:	bf00      	nop
  401ee0:	00401c2f 	.word	0x00401c2f
  401ee4:	00401b4d 	.word	0x00401b4d
  401ee8:	00401d41 	.word	0x00401d41
  401eec:	00401dc1 	.word	0x00401dc1

00401ef0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401ef0:	b480      	push	{r7}
  401ef2:	b085      	sub	sp, #20
  401ef4:	af00      	add	r7, sp, #0
  401ef6:	60f8      	str	r0, [r7, #12]
  401ef8:	60b9      	str	r1, [r7, #8]
  401efa:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401efc:	687b      	ldr	r3, [r7, #4]
  401efe:	f003 0310 	and.w	r3, r3, #16
  401f02:	2b00      	cmp	r3, #0
  401f04:	d020      	beq.n	401f48 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401f06:	68fb      	ldr	r3, [r7, #12]
  401f08:	68ba      	ldr	r2, [r7, #8]
  401f0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401f0e:	687b      	ldr	r3, [r7, #4]
  401f10:	f003 0320 	and.w	r3, r3, #32
  401f14:	2b00      	cmp	r3, #0
  401f16:	d004      	beq.n	401f22 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401f18:	68fb      	ldr	r3, [r7, #12]
  401f1a:	68ba      	ldr	r2, [r7, #8]
  401f1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401f20:	e003      	b.n	401f2a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401f22:	68fb      	ldr	r3, [r7, #12]
  401f24:	68ba      	ldr	r2, [r7, #8]
  401f26:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401f2a:	687b      	ldr	r3, [r7, #4]
  401f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401f30:	2b00      	cmp	r3, #0
  401f32:	d004      	beq.n	401f3e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401f34:	68fb      	ldr	r3, [r7, #12]
  401f36:	68ba      	ldr	r2, [r7, #8]
  401f38:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401f3c:	e008      	b.n	401f50 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  401f3e:	68fb      	ldr	r3, [r7, #12]
  401f40:	68ba      	ldr	r2, [r7, #8]
  401f42:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401f46:	e003      	b.n	401f50 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401f48:	68fb      	ldr	r3, [r7, #12]
  401f4a:	68ba      	ldr	r2, [r7, #8]
  401f4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401f50:	bf00      	nop
  401f52:	3714      	adds	r7, #20
  401f54:	46bd      	mov	sp, r7
  401f56:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f5a:	4770      	bx	lr

00401f5c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f5c:	b480      	push	{r7}
  401f5e:	b083      	sub	sp, #12
  401f60:	af00      	add	r7, sp, #0
  401f62:	6078      	str	r0, [r7, #4]
  401f64:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401f66:	687b      	ldr	r3, [r7, #4]
  401f68:	683a      	ldr	r2, [r7, #0]
  401f6a:	641a      	str	r2, [r3, #64]	; 0x40
}
  401f6c:	bf00      	nop
  401f6e:	370c      	adds	r7, #12
  401f70:	46bd      	mov	sp, r7
  401f72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f76:	4770      	bx	lr

00401f78 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f78:	b480      	push	{r7}
  401f7a:	b083      	sub	sp, #12
  401f7c:	af00      	add	r7, sp, #0
  401f7e:	6078      	str	r0, [r7, #4]
  401f80:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401f82:	687b      	ldr	r3, [r7, #4]
  401f84:	683a      	ldr	r2, [r7, #0]
  401f86:	645a      	str	r2, [r3, #68]	; 0x44
}
  401f88:	bf00      	nop
  401f8a:	370c      	adds	r7, #12
  401f8c:	46bd      	mov	sp, r7
  401f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f92:	4770      	bx	lr

00401f94 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401f94:	b480      	push	{r7}
  401f96:	b083      	sub	sp, #12
  401f98:	af00      	add	r7, sp, #0
  401f9a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401fa0:	4618      	mov	r0, r3
  401fa2:	370c      	adds	r7, #12
  401fa4:	46bd      	mov	sp, r7
  401fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401faa:	4770      	bx	lr

00401fac <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401fac:	b480      	push	{r7}
  401fae:	b083      	sub	sp, #12
  401fb0:	af00      	add	r7, sp, #0
  401fb2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401fb4:	687b      	ldr	r3, [r7, #4]
  401fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401fb8:	4618      	mov	r0, r3
  401fba:	370c      	adds	r7, #12
  401fbc:	46bd      	mov	sp, r7
  401fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fc2:	4770      	bx	lr

00401fc4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401fc4:	b580      	push	{r7, lr}
  401fc6:	b084      	sub	sp, #16
  401fc8:	af00      	add	r7, sp, #0
  401fca:	6078      	str	r0, [r7, #4]
  401fcc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401fce:	6878      	ldr	r0, [r7, #4]
  401fd0:	4b26      	ldr	r3, [pc, #152]	; (40206c <pio_handler_process+0xa8>)
  401fd2:	4798      	blx	r3
  401fd4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401fd6:	6878      	ldr	r0, [r7, #4]
  401fd8:	4b25      	ldr	r3, [pc, #148]	; (402070 <pio_handler_process+0xac>)
  401fda:	4798      	blx	r3
  401fdc:	4602      	mov	r2, r0
  401fde:	68fb      	ldr	r3, [r7, #12]
  401fe0:	4013      	ands	r3, r2
  401fe2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401fe4:	68fb      	ldr	r3, [r7, #12]
  401fe6:	2b00      	cmp	r3, #0
  401fe8:	d03c      	beq.n	402064 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401fea:	2300      	movs	r3, #0
  401fec:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401fee:	e034      	b.n	40205a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401ff0:	4a20      	ldr	r2, [pc, #128]	; (402074 <pio_handler_process+0xb0>)
  401ff2:	68bb      	ldr	r3, [r7, #8]
  401ff4:	011b      	lsls	r3, r3, #4
  401ff6:	4413      	add	r3, r2
  401ff8:	681a      	ldr	r2, [r3, #0]
  401ffa:	683b      	ldr	r3, [r7, #0]
  401ffc:	429a      	cmp	r2, r3
  401ffe:	d126      	bne.n	40204e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402000:	4a1c      	ldr	r2, [pc, #112]	; (402074 <pio_handler_process+0xb0>)
  402002:	68bb      	ldr	r3, [r7, #8]
  402004:	011b      	lsls	r3, r3, #4
  402006:	4413      	add	r3, r2
  402008:	3304      	adds	r3, #4
  40200a:	681a      	ldr	r2, [r3, #0]
  40200c:	68fb      	ldr	r3, [r7, #12]
  40200e:	4013      	ands	r3, r2
  402010:	2b00      	cmp	r3, #0
  402012:	d01c      	beq.n	40204e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402014:	4a17      	ldr	r2, [pc, #92]	; (402074 <pio_handler_process+0xb0>)
  402016:	68bb      	ldr	r3, [r7, #8]
  402018:	011b      	lsls	r3, r3, #4
  40201a:	4413      	add	r3, r2
  40201c:	330c      	adds	r3, #12
  40201e:	681b      	ldr	r3, [r3, #0]
  402020:	4914      	ldr	r1, [pc, #80]	; (402074 <pio_handler_process+0xb0>)
  402022:	68ba      	ldr	r2, [r7, #8]
  402024:	0112      	lsls	r2, r2, #4
  402026:	440a      	add	r2, r1
  402028:	6810      	ldr	r0, [r2, #0]
  40202a:	4912      	ldr	r1, [pc, #72]	; (402074 <pio_handler_process+0xb0>)
  40202c:	68ba      	ldr	r2, [r7, #8]
  40202e:	0112      	lsls	r2, r2, #4
  402030:	440a      	add	r2, r1
  402032:	3204      	adds	r2, #4
  402034:	6812      	ldr	r2, [r2, #0]
  402036:	4611      	mov	r1, r2
  402038:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40203a:	4a0e      	ldr	r2, [pc, #56]	; (402074 <pio_handler_process+0xb0>)
  40203c:	68bb      	ldr	r3, [r7, #8]
  40203e:	011b      	lsls	r3, r3, #4
  402040:	4413      	add	r3, r2
  402042:	3304      	adds	r3, #4
  402044:	681b      	ldr	r3, [r3, #0]
  402046:	43db      	mvns	r3, r3
  402048:	68fa      	ldr	r2, [r7, #12]
  40204a:	4013      	ands	r3, r2
  40204c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40204e:	68bb      	ldr	r3, [r7, #8]
  402050:	3301      	adds	r3, #1
  402052:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402054:	68bb      	ldr	r3, [r7, #8]
  402056:	2b06      	cmp	r3, #6
  402058:	d803      	bhi.n	402062 <pio_handler_process+0x9e>
		while (status != 0) {
  40205a:	68fb      	ldr	r3, [r7, #12]
  40205c:	2b00      	cmp	r3, #0
  40205e:	d1c7      	bne.n	401ff0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402060:	e000      	b.n	402064 <pio_handler_process+0xa0>
				break;
  402062:	bf00      	nop
}
  402064:	bf00      	nop
  402066:	3710      	adds	r7, #16
  402068:	46bd      	mov	sp, r7
  40206a:	bd80      	pop	{r7, pc}
  40206c:	00401f95 	.word	0x00401f95
  402070:	00401fad 	.word	0x00401fad
  402074:	20400bf0 	.word	0x20400bf0

00402078 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  402078:	b580      	push	{r7, lr}
  40207a:	b086      	sub	sp, #24
  40207c:	af00      	add	r7, sp, #0
  40207e:	60f8      	str	r0, [r7, #12]
  402080:	60b9      	str	r1, [r7, #8]
  402082:	607a      	str	r2, [r7, #4]
  402084:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  402086:	4b21      	ldr	r3, [pc, #132]	; (40210c <pio_handler_set+0x94>)
  402088:	681b      	ldr	r3, [r3, #0]
  40208a:	2b06      	cmp	r3, #6
  40208c:	d901      	bls.n	402092 <pio_handler_set+0x1a>
		return 1;
  40208e:	2301      	movs	r3, #1
  402090:	e038      	b.n	402104 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402092:	2300      	movs	r3, #0
  402094:	75fb      	strb	r3, [r7, #23]
  402096:	e011      	b.n	4020bc <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  402098:	7dfb      	ldrb	r3, [r7, #23]
  40209a:	011b      	lsls	r3, r3, #4
  40209c:	4a1c      	ldr	r2, [pc, #112]	; (402110 <pio_handler_set+0x98>)
  40209e:	4413      	add	r3, r2
  4020a0:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4020a2:	693b      	ldr	r3, [r7, #16]
  4020a4:	681a      	ldr	r2, [r3, #0]
  4020a6:	68bb      	ldr	r3, [r7, #8]
  4020a8:	429a      	cmp	r2, r3
  4020aa:	d104      	bne.n	4020b6 <pio_handler_set+0x3e>
  4020ac:	693b      	ldr	r3, [r7, #16]
  4020ae:	685a      	ldr	r2, [r3, #4]
  4020b0:	687b      	ldr	r3, [r7, #4]
  4020b2:	429a      	cmp	r2, r3
  4020b4:	d008      	beq.n	4020c8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4020b6:	7dfb      	ldrb	r3, [r7, #23]
  4020b8:	3301      	adds	r3, #1
  4020ba:	75fb      	strb	r3, [r7, #23]
  4020bc:	7dfa      	ldrb	r2, [r7, #23]
  4020be:	4b13      	ldr	r3, [pc, #76]	; (40210c <pio_handler_set+0x94>)
  4020c0:	681b      	ldr	r3, [r3, #0]
  4020c2:	429a      	cmp	r2, r3
  4020c4:	d9e8      	bls.n	402098 <pio_handler_set+0x20>
  4020c6:	e000      	b.n	4020ca <pio_handler_set+0x52>
			break;
  4020c8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4020ca:	693b      	ldr	r3, [r7, #16]
  4020cc:	68ba      	ldr	r2, [r7, #8]
  4020ce:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4020d0:	693b      	ldr	r3, [r7, #16]
  4020d2:	687a      	ldr	r2, [r7, #4]
  4020d4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4020d6:	693b      	ldr	r3, [r7, #16]
  4020d8:	683a      	ldr	r2, [r7, #0]
  4020da:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4020dc:	693b      	ldr	r3, [r7, #16]
  4020de:	6a3a      	ldr	r2, [r7, #32]
  4020e0:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4020e2:	7dfa      	ldrb	r2, [r7, #23]
  4020e4:	4b09      	ldr	r3, [pc, #36]	; (40210c <pio_handler_set+0x94>)
  4020e6:	681b      	ldr	r3, [r3, #0]
  4020e8:	3301      	adds	r3, #1
  4020ea:	429a      	cmp	r2, r3
  4020ec:	d104      	bne.n	4020f8 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4020ee:	4b07      	ldr	r3, [pc, #28]	; (40210c <pio_handler_set+0x94>)
  4020f0:	681b      	ldr	r3, [r3, #0]
  4020f2:	3301      	adds	r3, #1
  4020f4:	4a05      	ldr	r2, [pc, #20]	; (40210c <pio_handler_set+0x94>)
  4020f6:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4020f8:	683a      	ldr	r2, [r7, #0]
  4020fa:	6879      	ldr	r1, [r7, #4]
  4020fc:	68f8      	ldr	r0, [r7, #12]
  4020fe:	4b05      	ldr	r3, [pc, #20]	; (402114 <pio_handler_set+0x9c>)
  402100:	4798      	blx	r3

	return 0;
  402102:	2300      	movs	r3, #0
}
  402104:	4618      	mov	r0, r3
  402106:	3718      	adds	r7, #24
  402108:	46bd      	mov	sp, r7
  40210a:	bd80      	pop	{r7, pc}
  40210c:	20400c60 	.word	0x20400c60
  402110:	20400bf0 	.word	0x20400bf0
  402114:	00401ef1 	.word	0x00401ef1

00402118 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402118:	b580      	push	{r7, lr}
  40211a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40211c:	210a      	movs	r1, #10
  40211e:	4802      	ldr	r0, [pc, #8]	; (402128 <PIOA_Handler+0x10>)
  402120:	4b02      	ldr	r3, [pc, #8]	; (40212c <PIOA_Handler+0x14>)
  402122:	4798      	blx	r3
}
  402124:	bf00      	nop
  402126:	bd80      	pop	{r7, pc}
  402128:	400e0e00 	.word	0x400e0e00
  40212c:	00401fc5 	.word	0x00401fc5

00402130 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402130:	b580      	push	{r7, lr}
  402132:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402134:	210b      	movs	r1, #11
  402136:	4802      	ldr	r0, [pc, #8]	; (402140 <PIOB_Handler+0x10>)
  402138:	4b02      	ldr	r3, [pc, #8]	; (402144 <PIOB_Handler+0x14>)
  40213a:	4798      	blx	r3
}
  40213c:	bf00      	nop
  40213e:	bd80      	pop	{r7, pc}
  402140:	400e1000 	.word	0x400e1000
  402144:	00401fc5 	.word	0x00401fc5

00402148 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402148:	b580      	push	{r7, lr}
  40214a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40214c:	210c      	movs	r1, #12
  40214e:	4802      	ldr	r0, [pc, #8]	; (402158 <PIOC_Handler+0x10>)
  402150:	4b02      	ldr	r3, [pc, #8]	; (40215c <PIOC_Handler+0x14>)
  402152:	4798      	blx	r3
}
  402154:	bf00      	nop
  402156:	bd80      	pop	{r7, pc}
  402158:	400e1200 	.word	0x400e1200
  40215c:	00401fc5 	.word	0x00401fc5

00402160 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402160:	b580      	push	{r7, lr}
  402162:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402164:	2110      	movs	r1, #16
  402166:	4802      	ldr	r0, [pc, #8]	; (402170 <PIOD_Handler+0x10>)
  402168:	4b02      	ldr	r3, [pc, #8]	; (402174 <PIOD_Handler+0x14>)
  40216a:	4798      	blx	r3
}
  40216c:	bf00      	nop
  40216e:	bd80      	pop	{r7, pc}
  402170:	400e1400 	.word	0x400e1400
  402174:	00401fc5 	.word	0x00401fc5

00402178 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402178:	b580      	push	{r7, lr}
  40217a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40217c:	2111      	movs	r1, #17
  40217e:	4802      	ldr	r0, [pc, #8]	; (402188 <PIOE_Handler+0x10>)
  402180:	4b02      	ldr	r3, [pc, #8]	; (40218c <PIOE_Handler+0x14>)
  402182:	4798      	blx	r3
}
  402184:	bf00      	nop
  402186:	bd80      	pop	{r7, pc}
  402188:	400e1600 	.word	0x400e1600
  40218c:	00401fc5 	.word	0x00401fc5

00402190 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402190:	b480      	push	{r7}
  402192:	b083      	sub	sp, #12
  402194:	af00      	add	r7, sp, #0
  402196:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  402198:	687b      	ldr	r3, [r7, #4]
  40219a:	3b01      	subs	r3, #1
  40219c:	2b03      	cmp	r3, #3
  40219e:	d81a      	bhi.n	4021d6 <pmc_mck_set_division+0x46>
  4021a0:	a201      	add	r2, pc, #4	; (adr r2, 4021a8 <pmc_mck_set_division+0x18>)
  4021a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021a6:	bf00      	nop
  4021a8:	004021b9 	.word	0x004021b9
  4021ac:	004021bf 	.word	0x004021bf
  4021b0:	004021c7 	.word	0x004021c7
  4021b4:	004021cf 	.word	0x004021cf
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4021b8:	2300      	movs	r3, #0
  4021ba:	607b      	str	r3, [r7, #4]
			break;
  4021bc:	e00e      	b.n	4021dc <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4021be:	f44f 7380 	mov.w	r3, #256	; 0x100
  4021c2:	607b      	str	r3, [r7, #4]
			break;
  4021c4:	e00a      	b.n	4021dc <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4021c6:	f44f 7340 	mov.w	r3, #768	; 0x300
  4021ca:	607b      	str	r3, [r7, #4]
			break;
  4021cc:	e006      	b.n	4021dc <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4021ce:	f44f 7300 	mov.w	r3, #512	; 0x200
  4021d2:	607b      	str	r3, [r7, #4]
			break;
  4021d4:	e002      	b.n	4021dc <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4021d6:	2300      	movs	r3, #0
  4021d8:	607b      	str	r3, [r7, #4]
			break;
  4021da:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4021dc:	490a      	ldr	r1, [pc, #40]	; (402208 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4021de:	4b0a      	ldr	r3, [pc, #40]	; (402208 <pmc_mck_set_division+0x78>)
  4021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4021e6:	687b      	ldr	r3, [r7, #4]
  4021e8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4021ea:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4021ec:	bf00      	nop
  4021ee:	4b06      	ldr	r3, [pc, #24]	; (402208 <pmc_mck_set_division+0x78>)
  4021f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021f2:	f003 0308 	and.w	r3, r3, #8
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d0f9      	beq.n	4021ee <pmc_mck_set_division+0x5e>
}
  4021fa:	bf00      	nop
  4021fc:	370c      	adds	r7, #12
  4021fe:	46bd      	mov	sp, r7
  402200:	f85d 7b04 	ldr.w	r7, [sp], #4
  402204:	4770      	bx	lr
  402206:	bf00      	nop
  402208:	400e0600 	.word	0x400e0600

0040220c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40220c:	b480      	push	{r7}
  40220e:	b085      	sub	sp, #20
  402210:	af00      	add	r7, sp, #0
  402212:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402214:	491d      	ldr	r1, [pc, #116]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  402216:	4b1d      	ldr	r3, [pc, #116]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  402218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40221a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40221e:	687b      	ldr	r3, [r7, #4]
  402220:	4313      	orrs	r3, r2
  402222:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402224:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402228:	60fb      	str	r3, [r7, #12]
  40222a:	e007      	b.n	40223c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40222c:	68fb      	ldr	r3, [r7, #12]
  40222e:	2b00      	cmp	r3, #0
  402230:	d101      	bne.n	402236 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402232:	2301      	movs	r3, #1
  402234:	e023      	b.n	40227e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402236:	68fb      	ldr	r3, [r7, #12]
  402238:	3b01      	subs	r3, #1
  40223a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40223c:	4b13      	ldr	r3, [pc, #76]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  40223e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402240:	f003 0308 	and.w	r3, r3, #8
  402244:	2b00      	cmp	r3, #0
  402246:	d0f1      	beq.n	40222c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402248:	4a10      	ldr	r2, [pc, #64]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  40224a:	4b10      	ldr	r3, [pc, #64]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  40224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40224e:	f023 0303 	bic.w	r3, r3, #3
  402252:	f043 0302 	orr.w	r3, r3, #2
  402256:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40225c:	60fb      	str	r3, [r7, #12]
  40225e:	e007      	b.n	402270 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402260:	68fb      	ldr	r3, [r7, #12]
  402262:	2b00      	cmp	r3, #0
  402264:	d101      	bne.n	40226a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  402266:	2301      	movs	r3, #1
  402268:	e009      	b.n	40227e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40226a:	68fb      	ldr	r3, [r7, #12]
  40226c:	3b01      	subs	r3, #1
  40226e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402270:	4b06      	ldr	r3, [pc, #24]	; (40228c <pmc_switch_mck_to_pllack+0x80>)
  402272:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402274:	f003 0308 	and.w	r3, r3, #8
  402278:	2b00      	cmp	r3, #0
  40227a:	d0f1      	beq.n	402260 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  40227c:	2300      	movs	r3, #0
}
  40227e:	4618      	mov	r0, r3
  402280:	3714      	adds	r7, #20
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop
  40228c:	400e0600 	.word	0x400e0600

00402290 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402290:	b480      	push	{r7}
  402292:	b083      	sub	sp, #12
  402294:	af00      	add	r7, sp, #0
  402296:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402298:	687b      	ldr	r3, [r7, #4]
  40229a:	2b01      	cmp	r3, #1
  40229c:	d105      	bne.n	4022aa <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40229e:	4907      	ldr	r1, [pc, #28]	; (4022bc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4022a0:	4b06      	ldr	r3, [pc, #24]	; (4022bc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4022a2:	689a      	ldr	r2, [r3, #8]
  4022a4:	4b06      	ldr	r3, [pc, #24]	; (4022c0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4022a6:	4313      	orrs	r3, r2
  4022a8:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4022aa:	4b04      	ldr	r3, [pc, #16]	; (4022bc <pmc_switch_sclk_to_32kxtal+0x2c>)
  4022ac:	4a05      	ldr	r2, [pc, #20]	; (4022c4 <pmc_switch_sclk_to_32kxtal+0x34>)
  4022ae:	601a      	str	r2, [r3, #0]
}
  4022b0:	bf00      	nop
  4022b2:	370c      	adds	r7, #12
  4022b4:	46bd      	mov	sp, r7
  4022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ba:	4770      	bx	lr
  4022bc:	400e1810 	.word	0x400e1810
  4022c0:	a5100000 	.word	0xa5100000
  4022c4:	a5000008 	.word	0xa5000008

004022c8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4022c8:	b480      	push	{r7}
  4022ca:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4022cc:	4b09      	ldr	r3, [pc, #36]	; (4022f4 <pmc_osc_is_ready_32kxtal+0x2c>)
  4022ce:	695b      	ldr	r3, [r3, #20]
  4022d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4022d4:	2b00      	cmp	r3, #0
  4022d6:	d007      	beq.n	4022e8 <pmc_osc_is_ready_32kxtal+0x20>
  4022d8:	4b07      	ldr	r3, [pc, #28]	; (4022f8 <pmc_osc_is_ready_32kxtal+0x30>)
  4022da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4022e0:	2b00      	cmp	r3, #0
  4022e2:	d001      	beq.n	4022e8 <pmc_osc_is_ready_32kxtal+0x20>
  4022e4:	2301      	movs	r3, #1
  4022e6:	e000      	b.n	4022ea <pmc_osc_is_ready_32kxtal+0x22>
  4022e8:	2300      	movs	r3, #0
}
  4022ea:	4618      	mov	r0, r3
  4022ec:	46bd      	mov	sp, r7
  4022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022f2:	4770      	bx	lr
  4022f4:	400e1810 	.word	0x400e1810
  4022f8:	400e0600 	.word	0x400e0600

004022fc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4022fc:	b480      	push	{r7}
  4022fe:	b083      	sub	sp, #12
  402300:	af00      	add	r7, sp, #0
  402302:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402304:	4915      	ldr	r1, [pc, #84]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402306:	4b15      	ldr	r3, [pc, #84]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402308:	6a1a      	ldr	r2, [r3, #32]
  40230a:	4b15      	ldr	r3, [pc, #84]	; (402360 <pmc_switch_mainck_to_fastrc+0x64>)
  40230c:	4313      	orrs	r3, r2
  40230e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402310:	bf00      	nop
  402312:	4b12      	ldr	r3, [pc, #72]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402314:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40231a:	2b00      	cmp	r3, #0
  40231c:	d0f9      	beq.n	402312 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40231e:	490f      	ldr	r1, [pc, #60]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402320:	4b0e      	ldr	r3, [pc, #56]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402322:	6a1a      	ldr	r2, [r3, #32]
  402324:	4b0f      	ldr	r3, [pc, #60]	; (402364 <pmc_switch_mainck_to_fastrc+0x68>)
  402326:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402328:	687a      	ldr	r2, [r7, #4]
  40232a:	4313      	orrs	r3, r2
  40232c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402330:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402332:	bf00      	nop
  402334:	4b09      	ldr	r3, [pc, #36]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40233c:	2b00      	cmp	r3, #0
  40233e:	d0f9      	beq.n	402334 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402340:	4906      	ldr	r1, [pc, #24]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402342:	4b06      	ldr	r3, [pc, #24]	; (40235c <pmc_switch_mainck_to_fastrc+0x60>)
  402344:	6a1a      	ldr	r2, [r3, #32]
  402346:	4b08      	ldr	r3, [pc, #32]	; (402368 <pmc_switch_mainck_to_fastrc+0x6c>)
  402348:	4013      	ands	r3, r2
  40234a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40234e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402350:	bf00      	nop
  402352:	370c      	adds	r7, #12
  402354:	46bd      	mov	sp, r7
  402356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235a:	4770      	bx	lr
  40235c:	400e0600 	.word	0x400e0600
  402360:	00370008 	.word	0x00370008
  402364:	ffc8ff8f 	.word	0xffc8ff8f
  402368:	fec8ffff 	.word	0xfec8ffff

0040236c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40236c:	b480      	push	{r7}
  40236e:	b083      	sub	sp, #12
  402370:	af00      	add	r7, sp, #0
  402372:	6078      	str	r0, [r7, #4]
  402374:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402376:	687b      	ldr	r3, [r7, #4]
  402378:	2b00      	cmp	r3, #0
  40237a:	d008      	beq.n	40238e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40237c:	4913      	ldr	r1, [pc, #76]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  40237e:	4b13      	ldr	r3, [pc, #76]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  402380:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402382:	4a13      	ldr	r2, [pc, #76]	; (4023d0 <pmc_switch_mainck_to_xtal+0x64>)
  402384:	401a      	ands	r2, r3
  402386:	4b13      	ldr	r3, [pc, #76]	; (4023d4 <pmc_switch_mainck_to_xtal+0x68>)
  402388:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40238a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40238c:	e018      	b.n	4023c0 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40238e:	490f      	ldr	r1, [pc, #60]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  402390:	4b0e      	ldr	r3, [pc, #56]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  402392:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402394:	4b10      	ldr	r3, [pc, #64]	; (4023d8 <pmc_switch_mainck_to_xtal+0x6c>)
  402396:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402398:	683a      	ldr	r2, [r7, #0]
  40239a:	0212      	lsls	r2, r2, #8
  40239c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40239e:	431a      	orrs	r2, r3
  4023a0:	4b0e      	ldr	r3, [pc, #56]	; (4023dc <pmc_switch_mainck_to_xtal+0x70>)
  4023a2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4023a4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4023a6:	bf00      	nop
  4023a8:	4b08      	ldr	r3, [pc, #32]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  4023aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023ac:	f003 0301 	and.w	r3, r3, #1
  4023b0:	2b00      	cmp	r3, #0
  4023b2:	d0f9      	beq.n	4023a8 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4023b4:	4905      	ldr	r1, [pc, #20]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  4023b6:	4b05      	ldr	r3, [pc, #20]	; (4023cc <pmc_switch_mainck_to_xtal+0x60>)
  4023b8:	6a1a      	ldr	r2, [r3, #32]
  4023ba:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <pmc_switch_mainck_to_xtal+0x74>)
  4023bc:	4313      	orrs	r3, r2
  4023be:	620b      	str	r3, [r1, #32]
}
  4023c0:	bf00      	nop
  4023c2:	370c      	adds	r7, #12
  4023c4:	46bd      	mov	sp, r7
  4023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ca:	4770      	bx	lr
  4023cc:	400e0600 	.word	0x400e0600
  4023d0:	fec8fffc 	.word	0xfec8fffc
  4023d4:	01370002 	.word	0x01370002
  4023d8:	ffc8fffc 	.word	0xffc8fffc
  4023dc:	00370001 	.word	0x00370001
  4023e0:	01370000 	.word	0x01370000

004023e4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4023e4:	b480      	push	{r7}
  4023e6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4023e8:	4b04      	ldr	r3, [pc, #16]	; (4023fc <pmc_osc_is_ready_mainck+0x18>)
  4023ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4023f0:	4618      	mov	r0, r3
  4023f2:	46bd      	mov	sp, r7
  4023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023f8:	4770      	bx	lr
  4023fa:	bf00      	nop
  4023fc:	400e0600 	.word	0x400e0600

00402400 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402400:	b480      	push	{r7}
  402402:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402404:	4b04      	ldr	r3, [pc, #16]	; (402418 <pmc_disable_pllack+0x18>)
  402406:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40240a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40240c:	bf00      	nop
  40240e:	46bd      	mov	sp, r7
  402410:	f85d 7b04 	ldr.w	r7, [sp], #4
  402414:	4770      	bx	lr
  402416:	bf00      	nop
  402418:	400e0600 	.word	0x400e0600

0040241c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40241c:	b480      	push	{r7}
  40241e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402420:	4b04      	ldr	r3, [pc, #16]	; (402434 <pmc_is_locked_pllack+0x18>)
  402422:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402424:	f003 0302 	and.w	r3, r3, #2
}
  402428:	4618      	mov	r0, r3
  40242a:	46bd      	mov	sp, r7
  40242c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402430:	4770      	bx	lr
  402432:	bf00      	nop
  402434:	400e0600 	.word	0x400e0600

00402438 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402438:	b480      	push	{r7}
  40243a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40243c:	4b04      	ldr	r3, [pc, #16]	; (402450 <pmc_is_locked_upll+0x18>)
  40243e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402440:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402444:	4618      	mov	r0, r3
  402446:	46bd      	mov	sp, r7
  402448:	f85d 7b04 	ldr.w	r7, [sp], #4
  40244c:	4770      	bx	lr
  40244e:	bf00      	nop
  402450:	400e0600 	.word	0x400e0600

00402454 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402454:	b480      	push	{r7}
  402456:	b083      	sub	sp, #12
  402458:	af00      	add	r7, sp, #0
  40245a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40245c:	687b      	ldr	r3, [r7, #4]
  40245e:	2b3f      	cmp	r3, #63	; 0x3f
  402460:	d901      	bls.n	402466 <pmc_enable_periph_clk+0x12>
		return 1;
  402462:	2301      	movs	r3, #1
  402464:	e02f      	b.n	4024c6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402466:	687b      	ldr	r3, [r7, #4]
  402468:	2b1f      	cmp	r3, #31
  40246a:	d813      	bhi.n	402494 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40246c:	4b19      	ldr	r3, [pc, #100]	; (4024d4 <pmc_enable_periph_clk+0x80>)
  40246e:	699a      	ldr	r2, [r3, #24]
  402470:	2101      	movs	r1, #1
  402472:	687b      	ldr	r3, [r7, #4]
  402474:	fa01 f303 	lsl.w	r3, r1, r3
  402478:	401a      	ands	r2, r3
  40247a:	2101      	movs	r1, #1
  40247c:	687b      	ldr	r3, [r7, #4]
  40247e:	fa01 f303 	lsl.w	r3, r1, r3
  402482:	429a      	cmp	r2, r3
  402484:	d01e      	beq.n	4024c4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402486:	4a13      	ldr	r2, [pc, #76]	; (4024d4 <pmc_enable_periph_clk+0x80>)
  402488:	2101      	movs	r1, #1
  40248a:	687b      	ldr	r3, [r7, #4]
  40248c:	fa01 f303 	lsl.w	r3, r1, r3
  402490:	6113      	str	r3, [r2, #16]
  402492:	e017      	b.n	4024c4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402494:	687b      	ldr	r3, [r7, #4]
  402496:	3b20      	subs	r3, #32
  402498:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40249a:	4b0e      	ldr	r3, [pc, #56]	; (4024d4 <pmc_enable_periph_clk+0x80>)
  40249c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4024a0:	2101      	movs	r1, #1
  4024a2:	687b      	ldr	r3, [r7, #4]
  4024a4:	fa01 f303 	lsl.w	r3, r1, r3
  4024a8:	401a      	ands	r2, r3
  4024aa:	2101      	movs	r1, #1
  4024ac:	687b      	ldr	r3, [r7, #4]
  4024ae:	fa01 f303 	lsl.w	r3, r1, r3
  4024b2:	429a      	cmp	r2, r3
  4024b4:	d006      	beq.n	4024c4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4024b6:	4a07      	ldr	r2, [pc, #28]	; (4024d4 <pmc_enable_periph_clk+0x80>)
  4024b8:	2101      	movs	r1, #1
  4024ba:	687b      	ldr	r3, [r7, #4]
  4024bc:	fa01 f303 	lsl.w	r3, r1, r3
  4024c0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4024c4:	2300      	movs	r3, #0
}
  4024c6:	4618      	mov	r0, r3
  4024c8:	370c      	adds	r7, #12
  4024ca:	46bd      	mov	sp, r7
  4024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024d0:	4770      	bx	lr
  4024d2:	bf00      	nop
  4024d4:	400e0600 	.word	0x400e0600

004024d8 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4024d8:	b480      	push	{r7}
  4024da:	b083      	sub	sp, #12
  4024dc:	af00      	add	r7, sp, #0
  4024de:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  4024e0:	4a04      	ldr	r2, [pc, #16]	; (4024f4 <pmc_set_flash_in_wait_mode+0x1c>)
  4024e2:	687b      	ldr	r3, [r7, #4]
  4024e4:	6013      	str	r3, [r2, #0]
}
  4024e6:	bf00      	nop
  4024e8:	370c      	adds	r7, #12
  4024ea:	46bd      	mov	sp, r7
  4024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024f0:	4770      	bx	lr
  4024f2:	bf00      	nop
  4024f4:	2040001c 	.word	0x2040001c

004024f8 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  4024f8:	b480      	push	{r7}
  4024fa:	b083      	sub	sp, #12
  4024fc:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4024fe:	4b20      	ldr	r3, [pc, #128]	; (402580 <pmc_enable_waitmode+0x88>)
  402500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402502:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402504:	687b      	ldr	r3, [r7, #4]
  402506:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40250a:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40250c:	687b      	ldr	r3, [r7, #4]
  40250e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402512:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402514:	4a1a      	ldr	r2, [pc, #104]	; (402580 <pmc_enable_waitmode+0x88>)
  402516:	687b      	ldr	r3, [r7, #4]
  402518:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40251a:	4919      	ldr	r1, [pc, #100]	; (402580 <pmc_enable_waitmode+0x88>)
  40251c:	4b18      	ldr	r3, [pc, #96]	; (402580 <pmc_enable_waitmode+0x88>)
  40251e:	6a1a      	ldr	r2, [r3, #32]
  402520:	4b18      	ldr	r3, [pc, #96]	; (402584 <pmc_enable_waitmode+0x8c>)
  402522:	4313      	orrs	r3, r2
  402524:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402526:	bf00      	nop
  402528:	4b15      	ldr	r3, [pc, #84]	; (402580 <pmc_enable_waitmode+0x88>)
  40252a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40252c:	f003 0308 	and.w	r3, r3, #8
  402530:	2b00      	cmp	r3, #0
  402532:	d0f9      	beq.n	402528 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402534:	2300      	movs	r3, #0
  402536:	607b      	str	r3, [r7, #4]
  402538:	e003      	b.n	402542 <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  40253a:	bf00      	nop
  40253c:	687b      	ldr	r3, [r7, #4]
  40253e:	3301      	adds	r3, #1
  402540:	607b      	str	r3, [r7, #4]
  402542:	687b      	ldr	r3, [r7, #4]
  402544:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  402548:	d3f7      	bcc.n	40253a <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40254a:	bf00      	nop
  40254c:	4b0c      	ldr	r3, [pc, #48]	; (402580 <pmc_enable_waitmode+0x88>)
  40254e:	6a1b      	ldr	r3, [r3, #32]
  402550:	f003 0308 	and.w	r3, r3, #8
  402554:	2b00      	cmp	r3, #0
  402556:	d0f9      	beq.n	40254c <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  402558:	4b09      	ldr	r3, [pc, #36]	; (402580 <pmc_enable_waitmode+0x88>)
  40255a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40255c:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40255e:	687b      	ldr	r3, [r7, #4]
  402560:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402564:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402566:	687b      	ldr	r3, [r7, #4]
  402568:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40256c:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  40256e:	4a04      	ldr	r2, [pc, #16]	; (402580 <pmc_enable_waitmode+0x88>)
  402570:	687b      	ldr	r3, [r7, #4]
  402572:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  402574:	bf00      	nop
  402576:	370c      	adds	r7, #12
  402578:	46bd      	mov	sp, r7
  40257a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40257e:	4770      	bx	lr
  402580:	400e0600 	.word	0x400e0600
  402584:	00370004 	.word	0x00370004

00402588 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  402588:	b590      	push	{r4, r7, lr}
  40258a:	b099      	sub	sp, #100	; 0x64
  40258c:	af00      	add	r7, sp, #0
  40258e:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402590:	687b      	ldr	r3, [r7, #4]
  402592:	3b01      	subs	r3, #1
  402594:	2b04      	cmp	r3, #4
  402596:	f200 81a5 	bhi.w	4028e4 <pmc_sleep+0x35c>
  40259a:	a201      	add	r2, pc, #4	; (adr r2, 4025a0 <pmc_sleep+0x18>)
  40259c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025a0:	004025b5 	.word	0x004025b5
  4025a4:	004025b5 	.word	0x004025b5
  4025a8:	004025d5 	.word	0x004025d5
  4025ac:	004025d5 	.word	0x004025d5
  4025b0:	004028c3 	.word	0x004028c3
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4025b4:	4a72      	ldr	r2, [pc, #456]	; (402780 <pmc_sleep+0x1f8>)
  4025b6:	4b72      	ldr	r3, [pc, #456]	; (402780 <pmc_sleep+0x1f8>)
  4025b8:	691b      	ldr	r3, [r3, #16]
  4025ba:	f023 0304 	bic.w	r3, r3, #4
  4025be:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4025c0:	4b70      	ldr	r3, [pc, #448]	; (402784 <pmc_sleep+0x1fc>)
  4025c2:	2201      	movs	r2, #1
  4025c4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4025c6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4025ca:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4025cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4025d0:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  4025d2:	e187      	b.n	4028e4 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4025d4:	687b      	ldr	r3, [r7, #4]
  4025d6:	2b03      	cmp	r3, #3
  4025d8:	d103      	bne.n	4025e2 <pmc_sleep+0x5a>
  4025da:	2000      	movs	r0, #0
  4025dc:	4b6a      	ldr	r3, [pc, #424]	; (402788 <pmc_sleep+0x200>)
  4025de:	4798      	blx	r3
  4025e0:	e003      	b.n	4025ea <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4025e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4025e6:	4b68      	ldr	r3, [pc, #416]	; (402788 <pmc_sleep+0x200>)
  4025e8:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4025ea:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4025ec:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4025f0:	4b64      	ldr	r3, [pc, #400]	; (402784 <pmc_sleep+0x1fc>)
  4025f2:	2200      	movs	r2, #0
  4025f4:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4025f6:	4b65      	ldr	r3, [pc, #404]	; (40278c <pmc_sleep+0x204>)
  4025f8:	2201      	movs	r2, #1
  4025fa:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  4025fc:	687b      	ldr	r3, [r7, #4]
  4025fe:	2b04      	cmp	r3, #4
  402600:	bf0c      	ite	eq
  402602:	2301      	moveq	r3, #1
  402604:	2300      	movne	r3, #0
  402606:	b2da      	uxtb	r2, r3
  402608:	f107 031c 	add.w	r3, r7, #28
  40260c:	643b      	str	r3, [r7, #64]	; 0x40
  40260e:	f107 0318 	add.w	r3, r7, #24
  402612:	63fb      	str	r3, [r7, #60]	; 0x3c
  402614:	f107 0314 	add.w	r3, r7, #20
  402618:	63bb      	str	r3, [r7, #56]	; 0x38
  40261a:	f107 0310 	add.w	r3, r7, #16
  40261e:	637b      	str	r3, [r7, #52]	; 0x34
  402620:	f107 030c 	add.w	r3, r7, #12
  402624:	633b      	str	r3, [r7, #48]	; 0x30
  402626:	4613      	mov	r3, r2
  402628:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  40262c:	4b58      	ldr	r3, [pc, #352]	; (402790 <pmc_sleep+0x208>)
  40262e:	6a1b      	ldr	r3, [r3, #32]
  402630:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402632:	4b57      	ldr	r3, [pc, #348]	; (402790 <pmc_sleep+0x208>)
  402634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402636:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402638:	4b56      	ldr	r3, [pc, #344]	; (402794 <pmc_sleep+0x20c>)
  40263a:	681b      	ldr	r3, [r3, #0]
  40263c:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  40263e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402640:	2b00      	cmp	r3, #0
  402642:	d002      	beq.n	40264a <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402646:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402648:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  40264a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40264c:	2b00      	cmp	r3, #0
  40264e:	d003      	beq.n	402658 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402650:	4b4f      	ldr	r3, [pc, #316]	; (402790 <pmc_sleep+0x208>)
  402652:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402656:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40265a:	2b00      	cmp	r3, #0
  40265c:	d002      	beq.n	402664 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  40265e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402660:	2200      	movs	r2, #0
  402662:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402666:	2b00      	cmp	r3, #0
  402668:	d002      	beq.n	402670 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  40266a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40266c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40266e:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402672:	2b00      	cmp	r3, #0
  402674:	d002      	beq.n	40267c <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  402676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402678:	6a3a      	ldr	r2, [r7, #32]
  40267a:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40267c:	4944      	ldr	r1, [pc, #272]	; (402790 <pmc_sleep+0x208>)
  40267e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402680:	4b45      	ldr	r3, [pc, #276]	; (402798 <pmc_sleep+0x210>)
  402682:	4313      	orrs	r3, r2
  402684:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402688:	f003 0303 	and.w	r3, r3, #3
  40268c:	2b01      	cmp	r3, #1
  40268e:	d90e      	bls.n	4026ae <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402692:	f023 0303 	bic.w	r3, r3, #3
  402696:	f043 0301 	orr.w	r3, r3, #1
  40269a:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  40269c:	4a3c      	ldr	r2, [pc, #240]	; (402790 <pmc_sleep+0x208>)
  40269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026a0:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026a2:	4b3b      	ldr	r3, [pc, #236]	; (402790 <pmc_sleep+0x208>)
  4026a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026a6:	f003 0308 	and.w	r3, r3, #8
  4026aa:	2b00      	cmp	r3, #0
  4026ac:	d0f9      	beq.n	4026a2 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4026ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026b4:	2b00      	cmp	r3, #0
  4026b6:	d00c      	beq.n	4026d2 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4026b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4026be:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4026c0:	4a33      	ldr	r2, [pc, #204]	; (402790 <pmc_sleep+0x208>)
  4026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026c4:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026c6:	4b32      	ldr	r3, [pc, #200]	; (402790 <pmc_sleep+0x208>)
  4026c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026ca:	f003 0308 	and.w	r3, r3, #8
  4026ce:	2b00      	cmp	r3, #0
  4026d0:	d0f9      	beq.n	4026c6 <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4026d2:	4b32      	ldr	r3, [pc, #200]	; (40279c <pmc_sleep+0x214>)
  4026d4:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4026d6:	4b2e      	ldr	r3, [pc, #184]	; (402790 <pmc_sleep+0x208>)
  4026d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4026de:	2b00      	cmp	r3, #0
  4026e0:	d0f9      	beq.n	4026d6 <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4026e2:	492b      	ldr	r1, [pc, #172]	; (402790 <pmc_sleep+0x208>)
  4026e4:	4b2a      	ldr	r3, [pc, #168]	; (402790 <pmc_sleep+0x208>)
  4026e6:	6a1a      	ldr	r2, [r3, #32]
  4026e8:	4b2d      	ldr	r3, [pc, #180]	; (4027a0 <pmc_sleep+0x218>)
  4026ea:	4013      	ands	r3, r2
  4026ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4026f0:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4026f2:	4b27      	ldr	r3, [pc, #156]	; (402790 <pmc_sleep+0x208>)
  4026f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4026fa:	2b00      	cmp	r3, #0
  4026fc:	d0f9      	beq.n	4026f2 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4026fe:	4a25      	ldr	r2, [pc, #148]	; (402794 <pmc_sleep+0x20c>)
  402700:	6a3b      	ldr	r3, [r7, #32]
  402702:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402706:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402708:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40270c:	2b00      	cmp	r3, #0
  40270e:	d007      	beq.n	402720 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402710:	491f      	ldr	r1, [pc, #124]	; (402790 <pmc_sleep+0x208>)
  402712:	4b1f      	ldr	r3, [pc, #124]	; (402790 <pmc_sleep+0x208>)
  402714:	6a1a      	ldr	r2, [r3, #32]
  402716:	4b23      	ldr	r3, [pc, #140]	; (4027a4 <pmc_sleep+0x21c>)
  402718:	4013      	ands	r3, r2
  40271a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40271e:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402720:	4b18      	ldr	r3, [pc, #96]	; (402784 <pmc_sleep+0x1fc>)
  402722:	2201      	movs	r2, #1
  402724:	701a      	strb	r2, [r3, #0]
  402726:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40272a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40272c:	4b1e      	ldr	r3, [pc, #120]	; (4027a8 <pmc_sleep+0x220>)
  40272e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402730:	b672      	cpsid	i
  402732:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402736:	4b13      	ldr	r3, [pc, #76]	; (402784 <pmc_sleep+0x1fc>)
  402738:	2200      	movs	r2, #0
  40273a:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  40273c:	69fc      	ldr	r4, [r7, #28]
  40273e:	69b8      	ldr	r0, [r7, #24]
  402740:	6979      	ldr	r1, [r7, #20]
  402742:	693a      	ldr	r2, [r7, #16]
  402744:	68fb      	ldr	r3, [r7, #12]
  402746:	65fc      	str	r4, [r7, #92]	; 0x5c
  402748:	65b8      	str	r0, [r7, #88]	; 0x58
  40274a:	6579      	str	r1, [r7, #84]	; 0x54
  40274c:	653a      	str	r2, [r7, #80]	; 0x50
  40274e:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402750:	2300      	movs	r3, #0
  402752:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402754:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402756:	f003 0302 	and.w	r3, r3, #2
  40275a:	2b00      	cmp	r3, #0
  40275c:	d02c      	beq.n	4027b8 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40275e:	490c      	ldr	r1, [pc, #48]	; (402790 <pmc_sleep+0x208>)
  402760:	4b0b      	ldr	r3, [pc, #44]	; (402790 <pmc_sleep+0x208>)
  402762:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402764:	4a11      	ldr	r2, [pc, #68]	; (4027ac <pmc_sleep+0x224>)
  402766:	401a      	ands	r2, r3
  402768:	4b11      	ldr	r3, [pc, #68]	; (4027b0 <pmc_sleep+0x228>)
  40276a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40276c:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40276e:	4908      	ldr	r1, [pc, #32]	; (402790 <pmc_sleep+0x208>)
  402770:	4b07      	ldr	r3, [pc, #28]	; (402790 <pmc_sleep+0x208>)
  402772:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402774:	4b0f      	ldr	r3, [pc, #60]	; (4027b4 <pmc_sleep+0x22c>)
  402776:	4013      	ands	r3, r2
  402778:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40277c:	620b      	str	r3, [r1, #32]
  40277e:	e04e      	b.n	40281e <pmc_sleep+0x296>
  402780:	e000ed00 	.word	0xe000ed00
  402784:	20400018 	.word	0x20400018
  402788:	004024d9 	.word	0x004024d9
  40278c:	20400c64 	.word	0x20400c64
  402790:	400e0600 	.word	0x400e0600
  402794:	400e0c00 	.word	0x400e0c00
  402798:	00370008 	.word	0x00370008
  40279c:	00402401 	.word	0x00402401
  4027a0:	fec8ffff 	.word	0xfec8ffff
  4027a4:	ffc8fffe 	.word	0xffc8fffe
  4027a8:	004024f9 	.word	0x004024f9
  4027ac:	fec8fffc 	.word	0xfec8fffc
  4027b0:	01370002 	.word	0x01370002
  4027b4:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4027b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4027ba:	f003 0301 	and.w	r3, r3, #1
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d02d      	beq.n	40281e <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4027c2:	4b4a      	ldr	r3, [pc, #296]	; (4028ec <pmc_sleep+0x364>)
  4027c4:	6a1b      	ldr	r3, [r3, #32]
  4027c6:	f003 0301 	and.w	r3, r3, #1
  4027ca:	2b00      	cmp	r3, #0
  4027cc:	d10d      	bne.n	4027ea <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4027ce:	4947      	ldr	r1, [pc, #284]	; (4028ec <pmc_sleep+0x364>)
  4027d0:	4b46      	ldr	r3, [pc, #280]	; (4028ec <pmc_sleep+0x364>)
  4027d2:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4027d4:	4a46      	ldr	r2, [pc, #280]	; (4028f0 <pmc_sleep+0x368>)
  4027d6:	401a      	ands	r2, r3
  4027d8:	4b46      	ldr	r3, [pc, #280]	; (4028f4 <pmc_sleep+0x36c>)
  4027da:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4027dc:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4027de:	4b43      	ldr	r3, [pc, #268]	; (4028ec <pmc_sleep+0x364>)
  4027e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4027e2:	f003 0301 	and.w	r3, r3, #1
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d0f9      	beq.n	4027de <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4027ea:	4b40      	ldr	r3, [pc, #256]	; (4028ec <pmc_sleep+0x364>)
  4027ec:	6a1b      	ldr	r3, [r3, #32]
  4027ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4027f2:	2b00      	cmp	r3, #0
  4027f4:	d10b      	bne.n	40280e <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4027f6:	493d      	ldr	r1, [pc, #244]	; (4028ec <pmc_sleep+0x364>)
  4027f8:	4b3c      	ldr	r3, [pc, #240]	; (4028ec <pmc_sleep+0x364>)
  4027fa:	6a1a      	ldr	r2, [r3, #32]
  4027fc:	4b3e      	ldr	r3, [pc, #248]	; (4028f8 <pmc_sleep+0x370>)
  4027fe:	4313      	orrs	r3, r2
  402800:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402802:	4b3a      	ldr	r3, [pc, #232]	; (4028ec <pmc_sleep+0x364>)
  402804:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40280a:	2b00      	cmp	r3, #0
  40280c:	d0f9      	beq.n	402802 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40280e:	4937      	ldr	r1, [pc, #220]	; (4028ec <pmc_sleep+0x364>)
  402810:	4b36      	ldr	r3, [pc, #216]	; (4028ec <pmc_sleep+0x364>)
  402812:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402814:	4b39      	ldr	r3, [pc, #228]	; (4028fc <pmc_sleep+0x374>)
  402816:	4013      	ands	r3, r2
  402818:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40281c:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40281e:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402820:	4b37      	ldr	r3, [pc, #220]	; (402900 <pmc_sleep+0x378>)
  402822:	4013      	ands	r3, r2
  402824:	2b00      	cmp	r3, #0
  402826:	d008      	beq.n	40283a <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402828:	4a30      	ldr	r2, [pc, #192]	; (4028ec <pmc_sleep+0x364>)
  40282a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40282c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402830:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402834:	f043 0302 	orr.w	r3, r3, #2
  402838:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40283a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40283c:	f003 0303 	and.w	r3, r3, #3
  402840:	2b02      	cmp	r3, #2
  402842:	d105      	bne.n	402850 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402844:	4b29      	ldr	r3, [pc, #164]	; (4028ec <pmc_sleep+0x364>)
  402846:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402848:	f003 0302 	and.w	r3, r3, #2
  40284c:	2b00      	cmp	r3, #0
  40284e:	d0f9      	beq.n	402844 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402850:	4b26      	ldr	r3, [pc, #152]	; (4028ec <pmc_sleep+0x364>)
  402852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402854:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402856:	4925      	ldr	r1, [pc, #148]	; (4028ec <pmc_sleep+0x364>)
  402858:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  40285a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40285e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402860:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402864:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402866:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402868:	4b20      	ldr	r3, [pc, #128]	; (4028ec <pmc_sleep+0x364>)
  40286a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40286c:	f003 0308 	and.w	r3, r3, #8
  402870:	2b00      	cmp	r3, #0
  402872:	d0f9      	beq.n	402868 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402874:	4a23      	ldr	r2, [pc, #140]	; (402904 <pmc_sleep+0x37c>)
  402876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402878:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  40287a:	4a1c      	ldr	r2, [pc, #112]	; (4028ec <pmc_sleep+0x364>)
  40287c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40287e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402880:	4b1a      	ldr	r3, [pc, #104]	; (4028ec <pmc_sleep+0x364>)
  402882:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402884:	f003 0308 	and.w	r3, r3, #8
  402888:	2b00      	cmp	r3, #0
  40288a:	d0f9      	beq.n	402880 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  40288c:	4b17      	ldr	r3, [pc, #92]	; (4028ec <pmc_sleep+0x364>)
  40288e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402892:	4013      	ands	r3, r2
  402894:	2b00      	cmp	r3, #0
  402896:	d0f9      	beq.n	40288c <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402898:	4b1b      	ldr	r3, [pc, #108]	; (402908 <pmc_sleep+0x380>)
  40289a:	2200      	movs	r2, #0
  40289c:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40289e:	4b1b      	ldr	r3, [pc, #108]	; (40290c <pmc_sleep+0x384>)
  4028a0:	681b      	ldr	r3, [r3, #0]
  4028a2:	2b00      	cmp	r3, #0
  4028a4:	d005      	beq.n	4028b2 <pmc_sleep+0x32a>
			callback_clocks_restored();
  4028a6:	4b19      	ldr	r3, [pc, #100]	; (40290c <pmc_sleep+0x384>)
  4028a8:	681b      	ldr	r3, [r3, #0]
  4028aa:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4028ac:	4b17      	ldr	r3, [pc, #92]	; (40290c <pmc_sleep+0x384>)
  4028ae:	2200      	movs	r2, #0
  4028b0:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4028b2:	4b17      	ldr	r3, [pc, #92]	; (402910 <pmc_sleep+0x388>)
  4028b4:	2201      	movs	r2, #1
  4028b6:	701a      	strb	r2, [r3, #0]
  4028b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4028bc:	b662      	cpsie	i

		break;
  4028be:	bf00      	nop
  4028c0:	e010      	b.n	4028e4 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4028c2:	4a14      	ldr	r2, [pc, #80]	; (402914 <pmc_sleep+0x38c>)
  4028c4:	4b13      	ldr	r3, [pc, #76]	; (402914 <pmc_sleep+0x38c>)
  4028c6:	691b      	ldr	r3, [r3, #16]
  4028c8:	f043 0304 	orr.w	r3, r3, #4
  4028cc:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4028ce:	4b12      	ldr	r3, [pc, #72]	; (402918 <pmc_sleep+0x390>)
  4028d0:	4a12      	ldr	r2, [pc, #72]	; (40291c <pmc_sleep+0x394>)
  4028d2:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4028d4:	4b0e      	ldr	r3, [pc, #56]	; (402910 <pmc_sleep+0x388>)
  4028d6:	2201      	movs	r2, #1
  4028d8:	701a      	strb	r2, [r3, #0]
  4028da:	f3bf 8f5f 	dmb	sy
  4028de:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4028e0:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  4028e2:	bf00      	nop
#endif
	}
}
  4028e4:	bf00      	nop
  4028e6:	3764      	adds	r7, #100	; 0x64
  4028e8:	46bd      	mov	sp, r7
  4028ea:	bd90      	pop	{r4, r7, pc}
  4028ec:	400e0600 	.word	0x400e0600
  4028f0:	ffc8fffc 	.word	0xffc8fffc
  4028f4:	00370001 	.word	0x00370001
  4028f8:	01370000 	.word	0x01370000
  4028fc:	ffc8ff87 	.word	0xffc8ff87
  402900:	07ff0000 	.word	0x07ff0000
  402904:	400e0c00 	.word	0x400e0c00
  402908:	20400c64 	.word	0x20400c64
  40290c:	20400c68 	.word	0x20400c68
  402910:	20400018 	.word	0x20400018
  402914:	e000ed00 	.word	0xe000ed00
  402918:	400e1810 	.word	0x400e1810
  40291c:	a5000004 	.word	0xa5000004

00402920 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402920:	b480      	push	{r7}
  402922:	b083      	sub	sp, #12
  402924:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402926:	f3ef 8310 	mrs	r3, PRIMASK
  40292a:	607b      	str	r3, [r7, #4]
  return(result);
  40292c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40292e:	2b00      	cmp	r3, #0
  402930:	bf0c      	ite	eq
  402932:	2301      	moveq	r3, #1
  402934:	2300      	movne	r3, #0
  402936:	b2db      	uxtb	r3, r3
  402938:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40293a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40293c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402940:	4b04      	ldr	r3, [pc, #16]	; (402954 <cpu_irq_save+0x34>)
  402942:	2200      	movs	r2, #0
  402944:	701a      	strb	r2, [r3, #0]
	return flags;
  402946:	683b      	ldr	r3, [r7, #0]
}
  402948:	4618      	mov	r0, r3
  40294a:	370c      	adds	r7, #12
  40294c:	46bd      	mov	sp, r7
  40294e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402952:	4770      	bx	lr
  402954:	20400018 	.word	0x20400018

00402958 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402958:	b480      	push	{r7}
  40295a:	b083      	sub	sp, #12
  40295c:	af00      	add	r7, sp, #0
  40295e:	6078      	str	r0, [r7, #4]
	return (flags);
  402960:	687b      	ldr	r3, [r7, #4]
  402962:	2b00      	cmp	r3, #0
  402964:	bf14      	ite	ne
  402966:	2301      	movne	r3, #1
  402968:	2300      	moveq	r3, #0
  40296a:	b2db      	uxtb	r3, r3
}
  40296c:	4618      	mov	r0, r3
  40296e:	370c      	adds	r7, #12
  402970:	46bd      	mov	sp, r7
  402972:	f85d 7b04 	ldr.w	r7, [sp], #4
  402976:	4770      	bx	lr

00402978 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402978:	b580      	push	{r7, lr}
  40297a:	b082      	sub	sp, #8
  40297c:	af00      	add	r7, sp, #0
  40297e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402980:	6878      	ldr	r0, [r7, #4]
  402982:	4b07      	ldr	r3, [pc, #28]	; (4029a0 <cpu_irq_restore+0x28>)
  402984:	4798      	blx	r3
  402986:	4603      	mov	r3, r0
  402988:	2b00      	cmp	r3, #0
  40298a:	d005      	beq.n	402998 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40298c:	4b05      	ldr	r3, [pc, #20]	; (4029a4 <cpu_irq_restore+0x2c>)
  40298e:	2201      	movs	r2, #1
  402990:	701a      	strb	r2, [r3, #0]
  402992:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402996:	b662      	cpsie	i
}
  402998:	bf00      	nop
  40299a:	3708      	adds	r7, #8
  40299c:	46bd      	mov	sp, r7
  40299e:	bd80      	pop	{r7, pc}
  4029a0:	00402959 	.word	0x00402959
  4029a4:	20400018 	.word	0x20400018

004029a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4029a8:	b580      	push	{r7, lr}
  4029aa:	b084      	sub	sp, #16
  4029ac:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4029ae:	4b1e      	ldr	r3, [pc, #120]	; (402a28 <Reset_Handler+0x80>)
  4029b0:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4029b2:	4b1e      	ldr	r3, [pc, #120]	; (402a2c <Reset_Handler+0x84>)
  4029b4:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4029b6:	68fa      	ldr	r2, [r7, #12]
  4029b8:	68bb      	ldr	r3, [r7, #8]
  4029ba:	429a      	cmp	r2, r3
  4029bc:	d00c      	beq.n	4029d8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4029be:	e007      	b.n	4029d0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4029c0:	68bb      	ldr	r3, [r7, #8]
  4029c2:	1d1a      	adds	r2, r3, #4
  4029c4:	60ba      	str	r2, [r7, #8]
  4029c6:	68fa      	ldr	r2, [r7, #12]
  4029c8:	1d11      	adds	r1, r2, #4
  4029ca:	60f9      	str	r1, [r7, #12]
  4029cc:	6812      	ldr	r2, [r2, #0]
  4029ce:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4029d0:	68bb      	ldr	r3, [r7, #8]
  4029d2:	4a17      	ldr	r2, [pc, #92]	; (402a30 <Reset_Handler+0x88>)
  4029d4:	4293      	cmp	r3, r2
  4029d6:	d3f3      	bcc.n	4029c0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4029d8:	4b16      	ldr	r3, [pc, #88]	; (402a34 <Reset_Handler+0x8c>)
  4029da:	60bb      	str	r3, [r7, #8]
  4029dc:	e004      	b.n	4029e8 <Reset_Handler+0x40>
                *pDest++ = 0;
  4029de:	68bb      	ldr	r3, [r7, #8]
  4029e0:	1d1a      	adds	r2, r3, #4
  4029e2:	60ba      	str	r2, [r7, #8]
  4029e4:	2200      	movs	r2, #0
  4029e6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4029e8:	68bb      	ldr	r3, [r7, #8]
  4029ea:	4a13      	ldr	r2, [pc, #76]	; (402a38 <Reset_Handler+0x90>)
  4029ec:	4293      	cmp	r3, r2
  4029ee:	d3f6      	bcc.n	4029de <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4029f0:	4b12      	ldr	r3, [pc, #72]	; (402a3c <Reset_Handler+0x94>)
  4029f2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4029f4:	4a12      	ldr	r2, [pc, #72]	; (402a40 <Reset_Handler+0x98>)
  4029f6:	68fb      	ldr	r3, [r7, #12]
  4029f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4029fc:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4029fe:	4b11      	ldr	r3, [pc, #68]	; (402a44 <Reset_Handler+0x9c>)
  402a00:	4798      	blx	r3
  402a02:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402a04:	4a10      	ldr	r2, [pc, #64]	; (402a48 <Reset_Handler+0xa0>)
  402a06:	4b10      	ldr	r3, [pc, #64]	; (402a48 <Reset_Handler+0xa0>)
  402a08:	681b      	ldr	r3, [r3, #0]
  402a0a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402a0e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402a10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402a14:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402a18:	6878      	ldr	r0, [r7, #4]
  402a1a:	4b0c      	ldr	r3, [pc, #48]	; (402a4c <Reset_Handler+0xa4>)
  402a1c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402a1e:	4b0c      	ldr	r3, [pc, #48]	; (402a50 <Reset_Handler+0xa8>)
  402a20:	4798      	blx	r3

        /* Branch to main function */
        main();
  402a22:	4b0c      	ldr	r3, [pc, #48]	; (402a54 <Reset_Handler+0xac>)
  402a24:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402a26:	e7fe      	b.n	402a26 <Reset_Handler+0x7e>
  402a28:	00408a04 	.word	0x00408a04
  402a2c:	20400000 	.word	0x20400000
  402a30:	204009d0 	.word	0x204009d0
  402a34:	204009d0 	.word	0x204009d0
  402a38:	20400cd0 	.word	0x20400cd0
  402a3c:	00400000 	.word	0x00400000
  402a40:	e000ed00 	.word	0xe000ed00
  402a44:	00402921 	.word	0x00402921
  402a48:	e000ed88 	.word	0xe000ed88
  402a4c:	00402979 	.word	0x00402979
  402a50:	00403ed5 	.word	0x00403ed5
  402a54:	00403195 	.word	0x00403195

00402a58 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402a58:	b480      	push	{r7}
  402a5a:	af00      	add	r7, sp, #0
        while (1) {
  402a5c:	e7fe      	b.n	402a5c <Dummy_Handler+0x4>
	...

00402a60 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402a60:	b480      	push	{r7}
  402a62:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402a64:	4b52      	ldr	r3, [pc, #328]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a68:	f003 0303 	and.w	r3, r3, #3
  402a6c:	2b01      	cmp	r3, #1
  402a6e:	d014      	beq.n	402a9a <SystemCoreClockUpdate+0x3a>
  402a70:	2b01      	cmp	r3, #1
  402a72:	d302      	bcc.n	402a7a <SystemCoreClockUpdate+0x1a>
  402a74:	2b02      	cmp	r3, #2
  402a76:	d038      	beq.n	402aea <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402a78:	e07a      	b.n	402b70 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402a7a:	4b4e      	ldr	r3, [pc, #312]	; (402bb4 <SystemCoreClockUpdate+0x154>)
  402a7c:	695b      	ldr	r3, [r3, #20]
  402a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a82:	2b00      	cmp	r3, #0
  402a84:	d004      	beq.n	402a90 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402a86:	4b4c      	ldr	r3, [pc, #304]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402a88:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402a8c:	601a      	str	r2, [r3, #0]
    break;
  402a8e:	e06f      	b.n	402b70 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402a90:	4b49      	ldr	r3, [pc, #292]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402a92:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402a96:	601a      	str	r2, [r3, #0]
    break;
  402a98:	e06a      	b.n	402b70 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402a9a:	4b45      	ldr	r3, [pc, #276]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402a9c:	6a1b      	ldr	r3, [r3, #32]
  402a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402aa2:	2b00      	cmp	r3, #0
  402aa4:	d003      	beq.n	402aae <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402aa6:	4b44      	ldr	r3, [pc, #272]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402aa8:	4a44      	ldr	r2, [pc, #272]	; (402bbc <SystemCoreClockUpdate+0x15c>)
  402aaa:	601a      	str	r2, [r3, #0]
    break;
  402aac:	e060      	b.n	402b70 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402aae:	4b42      	ldr	r3, [pc, #264]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402ab0:	4a43      	ldr	r2, [pc, #268]	; (402bc0 <SystemCoreClockUpdate+0x160>)
  402ab2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402ab4:	4b3e      	ldr	r3, [pc, #248]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402ab6:	6a1b      	ldr	r3, [r3, #32]
  402ab8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402abc:	2b10      	cmp	r3, #16
  402abe:	d004      	beq.n	402aca <SystemCoreClockUpdate+0x6a>
  402ac0:	2b20      	cmp	r3, #32
  402ac2:	d008      	beq.n	402ad6 <SystemCoreClockUpdate+0x76>
  402ac4:	2b00      	cmp	r3, #0
  402ac6:	d00e      	beq.n	402ae6 <SystemCoreClockUpdate+0x86>
          break;
  402ac8:	e00e      	b.n	402ae8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402aca:	4b3b      	ldr	r3, [pc, #236]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402acc:	681b      	ldr	r3, [r3, #0]
  402ace:	005b      	lsls	r3, r3, #1
  402ad0:	4a39      	ldr	r2, [pc, #228]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402ad2:	6013      	str	r3, [r2, #0]
          break;
  402ad4:	e008      	b.n	402ae8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402ad6:	4b38      	ldr	r3, [pc, #224]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402ad8:	681a      	ldr	r2, [r3, #0]
  402ada:	4613      	mov	r3, r2
  402adc:	005b      	lsls	r3, r3, #1
  402ade:	4413      	add	r3, r2
  402ae0:	4a35      	ldr	r2, [pc, #212]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402ae2:	6013      	str	r3, [r2, #0]
          break;
  402ae4:	e000      	b.n	402ae8 <SystemCoreClockUpdate+0x88>
          break;
  402ae6:	bf00      	nop
    break;
  402ae8:	e042      	b.n	402b70 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402aea:	4b31      	ldr	r3, [pc, #196]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402aec:	6a1b      	ldr	r3, [r3, #32]
  402aee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402af2:	2b00      	cmp	r3, #0
  402af4:	d003      	beq.n	402afe <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402af6:	4b30      	ldr	r3, [pc, #192]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402af8:	4a30      	ldr	r2, [pc, #192]	; (402bbc <SystemCoreClockUpdate+0x15c>)
  402afa:	601a      	str	r2, [r3, #0]
  402afc:	e01c      	b.n	402b38 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402afe:	4b2e      	ldr	r3, [pc, #184]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b00:	4a2f      	ldr	r2, [pc, #188]	; (402bc0 <SystemCoreClockUpdate+0x160>)
  402b02:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402b04:	4b2a      	ldr	r3, [pc, #168]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b06:	6a1b      	ldr	r3, [r3, #32]
  402b08:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b0c:	2b10      	cmp	r3, #16
  402b0e:	d004      	beq.n	402b1a <SystemCoreClockUpdate+0xba>
  402b10:	2b20      	cmp	r3, #32
  402b12:	d008      	beq.n	402b26 <SystemCoreClockUpdate+0xc6>
  402b14:	2b00      	cmp	r3, #0
  402b16:	d00e      	beq.n	402b36 <SystemCoreClockUpdate+0xd6>
          break;
  402b18:	e00e      	b.n	402b38 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402b1a:	4b27      	ldr	r3, [pc, #156]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b1c:	681b      	ldr	r3, [r3, #0]
  402b1e:	005b      	lsls	r3, r3, #1
  402b20:	4a25      	ldr	r2, [pc, #148]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b22:	6013      	str	r3, [r2, #0]
          break;
  402b24:	e008      	b.n	402b38 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402b26:	4b24      	ldr	r3, [pc, #144]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b28:	681a      	ldr	r2, [r3, #0]
  402b2a:	4613      	mov	r3, r2
  402b2c:	005b      	lsls	r3, r3, #1
  402b2e:	4413      	add	r3, r2
  402b30:	4a21      	ldr	r2, [pc, #132]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b32:	6013      	str	r3, [r2, #0]
          break;
  402b34:	e000      	b.n	402b38 <SystemCoreClockUpdate+0xd8>
          break;
  402b36:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402b38:	4b1d      	ldr	r3, [pc, #116]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b3c:	f003 0303 	and.w	r3, r3, #3
  402b40:	2b02      	cmp	r3, #2
  402b42:	d114      	bne.n	402b6e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402b44:	4b1a      	ldr	r3, [pc, #104]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b48:	0c1b      	lsrs	r3, r3, #16
  402b4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402b4e:	3301      	adds	r3, #1
  402b50:	4a19      	ldr	r2, [pc, #100]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b52:	6812      	ldr	r2, [r2, #0]
  402b54:	fb02 f303 	mul.w	r3, r2, r3
  402b58:	4a17      	ldr	r2, [pc, #92]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b5a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402b5c:	4b14      	ldr	r3, [pc, #80]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402b60:	b2db      	uxtb	r3, r3
  402b62:	4a15      	ldr	r2, [pc, #84]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b64:	6812      	ldr	r2, [r2, #0]
  402b66:	fbb2 f3f3 	udiv	r3, r2, r3
  402b6a:	4a13      	ldr	r2, [pc, #76]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b6c:	6013      	str	r3, [r2, #0]
    break;
  402b6e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402b70:	4b0f      	ldr	r3, [pc, #60]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b74:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b78:	2b70      	cmp	r3, #112	; 0x70
  402b7a:	d108      	bne.n	402b8e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402b7c:	4b0e      	ldr	r3, [pc, #56]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b7e:	681b      	ldr	r3, [r3, #0]
  402b80:	4a10      	ldr	r2, [pc, #64]	; (402bc4 <SystemCoreClockUpdate+0x164>)
  402b82:	fba2 2303 	umull	r2, r3, r2, r3
  402b86:	085b      	lsrs	r3, r3, #1
  402b88:	4a0b      	ldr	r2, [pc, #44]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b8a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402b8c:	e00a      	b.n	402ba4 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402b8e:	4b08      	ldr	r3, [pc, #32]	; (402bb0 <SystemCoreClockUpdate+0x150>)
  402b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b92:	091b      	lsrs	r3, r3, #4
  402b94:	f003 0307 	and.w	r3, r3, #7
  402b98:	4a07      	ldr	r2, [pc, #28]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402b9a:	6812      	ldr	r2, [r2, #0]
  402b9c:	fa22 f303 	lsr.w	r3, r2, r3
  402ba0:	4a05      	ldr	r2, [pc, #20]	; (402bb8 <SystemCoreClockUpdate+0x158>)
  402ba2:	6013      	str	r3, [r2, #0]
}
  402ba4:	bf00      	nop
  402ba6:	46bd      	mov	sp, r7
  402ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bac:	4770      	bx	lr
  402bae:	bf00      	nop
  402bb0:	400e0600 	.word	0x400e0600
  402bb4:	400e1810 	.word	0x400e1810
  402bb8:	20400020 	.word	0x20400020
  402bbc:	00b71b00 	.word	0x00b71b00
  402bc0:	003d0900 	.word	0x003d0900
  402bc4:	aaaaaaab 	.word	0xaaaaaaab

00402bc8 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402bc8:	b480      	push	{r7}
  402bca:	b083      	sub	sp, #12
  402bcc:	af00      	add	r7, sp, #0
  402bce:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402bd0:	687b      	ldr	r3, [r7, #4]
  402bd2:	4a1d      	ldr	r2, [pc, #116]	; (402c48 <system_init_flash+0x80>)
  402bd4:	4293      	cmp	r3, r2
  402bd6:	d804      	bhi.n	402be2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402bd8:	4b1c      	ldr	r3, [pc, #112]	; (402c4c <system_init_flash+0x84>)
  402bda:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402bde:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402be0:	e02b      	b.n	402c3a <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402be2:	687b      	ldr	r3, [r7, #4]
  402be4:	4a1a      	ldr	r2, [pc, #104]	; (402c50 <system_init_flash+0x88>)
  402be6:	4293      	cmp	r3, r2
  402be8:	d803      	bhi.n	402bf2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402bea:	4b18      	ldr	r3, [pc, #96]	; (402c4c <system_init_flash+0x84>)
  402bec:	4a19      	ldr	r2, [pc, #100]	; (402c54 <system_init_flash+0x8c>)
  402bee:	601a      	str	r2, [r3, #0]
}
  402bf0:	e023      	b.n	402c3a <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402bf2:	687b      	ldr	r3, [r7, #4]
  402bf4:	4a18      	ldr	r2, [pc, #96]	; (402c58 <system_init_flash+0x90>)
  402bf6:	4293      	cmp	r3, r2
  402bf8:	d803      	bhi.n	402c02 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402bfa:	4b14      	ldr	r3, [pc, #80]	; (402c4c <system_init_flash+0x84>)
  402bfc:	4a17      	ldr	r2, [pc, #92]	; (402c5c <system_init_flash+0x94>)
  402bfe:	601a      	str	r2, [r3, #0]
}
  402c00:	e01b      	b.n	402c3a <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402c02:	687b      	ldr	r3, [r7, #4]
  402c04:	4a16      	ldr	r2, [pc, #88]	; (402c60 <system_init_flash+0x98>)
  402c06:	4293      	cmp	r3, r2
  402c08:	d803      	bhi.n	402c12 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402c0a:	4b10      	ldr	r3, [pc, #64]	; (402c4c <system_init_flash+0x84>)
  402c0c:	4a15      	ldr	r2, [pc, #84]	; (402c64 <system_init_flash+0x9c>)
  402c0e:	601a      	str	r2, [r3, #0]
}
  402c10:	e013      	b.n	402c3a <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402c12:	687b      	ldr	r3, [r7, #4]
  402c14:	4a14      	ldr	r2, [pc, #80]	; (402c68 <system_init_flash+0xa0>)
  402c16:	4293      	cmp	r3, r2
  402c18:	d804      	bhi.n	402c24 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402c1a:	4b0c      	ldr	r3, [pc, #48]	; (402c4c <system_init_flash+0x84>)
  402c1c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402c20:	601a      	str	r2, [r3, #0]
}
  402c22:	e00a      	b.n	402c3a <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402c24:	687b      	ldr	r3, [r7, #4]
  402c26:	4a11      	ldr	r2, [pc, #68]	; (402c6c <system_init_flash+0xa4>)
  402c28:	4293      	cmp	r3, r2
  402c2a:	d803      	bhi.n	402c34 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402c2c:	4b07      	ldr	r3, [pc, #28]	; (402c4c <system_init_flash+0x84>)
  402c2e:	4a10      	ldr	r2, [pc, #64]	; (402c70 <system_init_flash+0xa8>)
  402c30:	601a      	str	r2, [r3, #0]
}
  402c32:	e002      	b.n	402c3a <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402c34:	4b05      	ldr	r3, [pc, #20]	; (402c4c <system_init_flash+0x84>)
  402c36:	4a0f      	ldr	r2, [pc, #60]	; (402c74 <system_init_flash+0xac>)
  402c38:	601a      	str	r2, [r3, #0]
}
  402c3a:	bf00      	nop
  402c3c:	370c      	adds	r7, #12
  402c3e:	46bd      	mov	sp, r7
  402c40:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c44:	4770      	bx	lr
  402c46:	bf00      	nop
  402c48:	015ef3bf 	.word	0x015ef3bf
  402c4c:	400e0c00 	.word	0x400e0c00
  402c50:	02bde77f 	.word	0x02bde77f
  402c54:	04000100 	.word	0x04000100
  402c58:	041cdb3f 	.word	0x041cdb3f
  402c5c:	04000200 	.word	0x04000200
  402c60:	057bceff 	.word	0x057bceff
  402c64:	04000300 	.word	0x04000300
  402c68:	06dac2bf 	.word	0x06dac2bf
  402c6c:	0839b67f 	.word	0x0839b67f
  402c70:	04000500 	.word	0x04000500
  402c74:	04000600 	.word	0x04000600

00402c78 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402c78:	b480      	push	{r7}
  402c7a:	b085      	sub	sp, #20
  402c7c:	af00      	add	r7, sp, #0
  402c7e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402c80:	4b10      	ldr	r3, [pc, #64]	; (402cc4 <_sbrk+0x4c>)
  402c82:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402c84:	4b10      	ldr	r3, [pc, #64]	; (402cc8 <_sbrk+0x50>)
  402c86:	681b      	ldr	r3, [r3, #0]
  402c88:	2b00      	cmp	r3, #0
  402c8a:	d102      	bne.n	402c92 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402c8c:	4b0e      	ldr	r3, [pc, #56]	; (402cc8 <_sbrk+0x50>)
  402c8e:	4a0f      	ldr	r2, [pc, #60]	; (402ccc <_sbrk+0x54>)
  402c90:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402c92:	4b0d      	ldr	r3, [pc, #52]	; (402cc8 <_sbrk+0x50>)
  402c94:	681b      	ldr	r3, [r3, #0]
  402c96:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402c98:	68ba      	ldr	r2, [r7, #8]
  402c9a:	687b      	ldr	r3, [r7, #4]
  402c9c:	441a      	add	r2, r3
  402c9e:	68fb      	ldr	r3, [r7, #12]
  402ca0:	429a      	cmp	r2, r3
  402ca2:	dd02      	ble.n	402caa <_sbrk+0x32>
		return (caddr_t) -1;	
  402ca4:	f04f 33ff 	mov.w	r3, #4294967295
  402ca8:	e006      	b.n	402cb8 <_sbrk+0x40>
	}

	heap += incr;
  402caa:	4b07      	ldr	r3, [pc, #28]	; (402cc8 <_sbrk+0x50>)
  402cac:	681a      	ldr	r2, [r3, #0]
  402cae:	687b      	ldr	r3, [r7, #4]
  402cb0:	4413      	add	r3, r2
  402cb2:	4a05      	ldr	r2, [pc, #20]	; (402cc8 <_sbrk+0x50>)
  402cb4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402cb6:	68bb      	ldr	r3, [r7, #8]
}
  402cb8:	4618      	mov	r0, r3
  402cba:	3714      	adds	r7, #20
  402cbc:	46bd      	mov	sp, r7
  402cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cc2:	4770      	bx	lr
  402cc4:	2045fffc 	.word	0x2045fffc
  402cc8:	20400c6c 	.word	0x20400c6c
  402ccc:	20402ed0 	.word	0x20402ed0

00402cd0 <NVIC_EnableIRQ>:
{
  402cd0:	b480      	push	{r7}
  402cd2:	b083      	sub	sp, #12
  402cd4:	af00      	add	r7, sp, #0
  402cd6:	4603      	mov	r3, r0
  402cd8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402cda:	4909      	ldr	r1, [pc, #36]	; (402d00 <NVIC_EnableIRQ+0x30>)
  402cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402ce0:	095b      	lsrs	r3, r3, #5
  402ce2:	79fa      	ldrb	r2, [r7, #7]
  402ce4:	f002 021f 	and.w	r2, r2, #31
  402ce8:	2001      	movs	r0, #1
  402cea:	fa00 f202 	lsl.w	r2, r0, r2
  402cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402cf2:	bf00      	nop
  402cf4:	370c      	adds	r7, #12
  402cf6:	46bd      	mov	sp, r7
  402cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cfc:	4770      	bx	lr
  402cfe:	bf00      	nop
  402d00:	e000e100 	.word	0xe000e100

00402d04 <NVIC_SetPriority>:
{
  402d04:	b480      	push	{r7}
  402d06:	b083      	sub	sp, #12
  402d08:	af00      	add	r7, sp, #0
  402d0a:	4603      	mov	r3, r0
  402d0c:	6039      	str	r1, [r7, #0]
  402d0e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402d14:	2b00      	cmp	r3, #0
  402d16:	da0b      	bge.n	402d30 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402d18:	490d      	ldr	r1, [pc, #52]	; (402d50 <NVIC_SetPriority+0x4c>)
  402d1a:	79fb      	ldrb	r3, [r7, #7]
  402d1c:	f003 030f 	and.w	r3, r3, #15
  402d20:	3b04      	subs	r3, #4
  402d22:	683a      	ldr	r2, [r7, #0]
  402d24:	b2d2      	uxtb	r2, r2
  402d26:	0152      	lsls	r2, r2, #5
  402d28:	b2d2      	uxtb	r2, r2
  402d2a:	440b      	add	r3, r1
  402d2c:	761a      	strb	r2, [r3, #24]
}
  402d2e:	e009      	b.n	402d44 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402d30:	4908      	ldr	r1, [pc, #32]	; (402d54 <NVIC_SetPriority+0x50>)
  402d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402d36:	683a      	ldr	r2, [r7, #0]
  402d38:	b2d2      	uxtb	r2, r2
  402d3a:	0152      	lsls	r2, r2, #5
  402d3c:	b2d2      	uxtb	r2, r2
  402d3e:	440b      	add	r3, r1
  402d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402d44:	bf00      	nop
  402d46:	370c      	adds	r7, #12
  402d48:	46bd      	mov	sp, r7
  402d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d4e:	4770      	bx	lr
  402d50:	e000ed00 	.word	0xe000ed00
  402d54:	e000e100 	.word	0xe000e100

00402d58 <osc_get_rate>:
{
  402d58:	b480      	push	{r7}
  402d5a:	b083      	sub	sp, #12
  402d5c:	af00      	add	r7, sp, #0
  402d5e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402d60:	687b      	ldr	r3, [r7, #4]
  402d62:	2b07      	cmp	r3, #7
  402d64:	d825      	bhi.n	402db2 <osc_get_rate+0x5a>
  402d66:	a201      	add	r2, pc, #4	; (adr r2, 402d6c <osc_get_rate+0x14>)
  402d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402d6c:	00402d8d 	.word	0x00402d8d
  402d70:	00402d93 	.word	0x00402d93
  402d74:	00402d99 	.word	0x00402d99
  402d78:	00402d9f 	.word	0x00402d9f
  402d7c:	00402da3 	.word	0x00402da3
  402d80:	00402da7 	.word	0x00402da7
  402d84:	00402dab 	.word	0x00402dab
  402d88:	00402daf 	.word	0x00402daf
		return OSC_SLCK_32K_RC_HZ;
  402d8c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402d90:	e010      	b.n	402db4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402d96:	e00d      	b.n	402db4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402d98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402d9c:	e00a      	b.n	402db4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402d9e:	4b08      	ldr	r3, [pc, #32]	; (402dc0 <osc_get_rate+0x68>)
  402da0:	e008      	b.n	402db4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402da2:	4b08      	ldr	r3, [pc, #32]	; (402dc4 <osc_get_rate+0x6c>)
  402da4:	e006      	b.n	402db4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402da6:	4b08      	ldr	r3, [pc, #32]	; (402dc8 <osc_get_rate+0x70>)
  402da8:	e004      	b.n	402db4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402daa:	4b07      	ldr	r3, [pc, #28]	; (402dc8 <osc_get_rate+0x70>)
  402dac:	e002      	b.n	402db4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402dae:	4b06      	ldr	r3, [pc, #24]	; (402dc8 <osc_get_rate+0x70>)
  402db0:	e000      	b.n	402db4 <osc_get_rate+0x5c>
	return 0;
  402db2:	2300      	movs	r3, #0
}
  402db4:	4618      	mov	r0, r3
  402db6:	370c      	adds	r7, #12
  402db8:	46bd      	mov	sp, r7
  402dba:	f85d 7b04 	ldr.w	r7, [sp], #4
  402dbe:	4770      	bx	lr
  402dc0:	003d0900 	.word	0x003d0900
  402dc4:	007a1200 	.word	0x007a1200
  402dc8:	00b71b00 	.word	0x00b71b00

00402dcc <sysclk_get_main_hz>:
{
  402dcc:	b580      	push	{r7, lr}
  402dce:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402dd0:	2006      	movs	r0, #6
  402dd2:	4b05      	ldr	r3, [pc, #20]	; (402de8 <sysclk_get_main_hz+0x1c>)
  402dd4:	4798      	blx	r3
  402dd6:	4602      	mov	r2, r0
  402dd8:	4613      	mov	r3, r2
  402dda:	009b      	lsls	r3, r3, #2
  402ddc:	4413      	add	r3, r2
  402dde:	009a      	lsls	r2, r3, #2
  402de0:	4413      	add	r3, r2
}
  402de2:	4618      	mov	r0, r3
  402de4:	bd80      	pop	{r7, pc}
  402de6:	bf00      	nop
  402de8:	00402d59 	.word	0x00402d59

00402dec <sysclk_get_cpu_hz>:
{
  402dec:	b580      	push	{r7, lr}
  402dee:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402df0:	4b02      	ldr	r3, [pc, #8]	; (402dfc <sysclk_get_cpu_hz+0x10>)
  402df2:	4798      	blx	r3
  402df4:	4603      	mov	r3, r0
}
  402df6:	4618      	mov	r0, r3
  402df8:	bd80      	pop	{r7, pc}
  402dfa:	bf00      	nop
  402dfc:	00402dcd 	.word	0x00402dcd

00402e00 <but_one_callback>:
gfx_coord_t 	width,
gfx_coord_t 	height,
enum gfx_mono_color 	color
);

void but_one_callback(void){
  402e00:	b580      	push	{r7, lr}
  402e02:	af00      	add	r7, sp, #0
	if (pio_get(BUT_ONE, PIO_INPUT, BUT_ONE_IDX_MASK)) {
  402e04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402e08:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402e0c:	4807      	ldr	r0, [pc, #28]	; (402e2c <but_one_callback+0x2c>)
  402e0e:	4b08      	ldr	r3, [pc, #32]	; (402e30 <but_one_callback+0x30>)
  402e10:	4798      	blx	r3
  402e12:	4603      	mov	r3, r0
  402e14:	2b00      	cmp	r3, #0
  402e16:	d003      	beq.n	402e20 <but_one_callback+0x20>
		but_flag = 0;
  402e18:	4b06      	ldr	r3, [pc, #24]	; (402e34 <but_one_callback+0x34>)
  402e1a:	2200      	movs	r2, #0
  402e1c:	701a      	strb	r2, [r3, #0]
	} else {
		but_flag = 1;
	}
}
  402e1e:	e002      	b.n	402e26 <but_one_callback+0x26>
		but_flag = 1;
  402e20:	4b04      	ldr	r3, [pc, #16]	; (402e34 <but_one_callback+0x34>)
  402e22:	2201      	movs	r2, #1
  402e24:	701a      	strb	r2, [r3, #0]
}
  402e26:	bf00      	nop
  402e28:	bd80      	pop	{r7, pc}
  402e2a:	bf00      	nop
  402e2c:	400e1400 	.word	0x400e1400
  402e30:	00401be9 	.word	0x00401be9
  402e34:	20400c70 	.word	0x20400c70

00402e38 <but_two_callback>:

void but_two_callback(void){
  402e38:	b480      	push	{r7}
  402e3a:	af00      	add	r7, sp, #0
	if(stop == 0){
  402e3c:	4b08      	ldr	r3, [pc, #32]	; (402e60 <but_two_callback+0x28>)
  402e3e:	781b      	ldrb	r3, [r3, #0]
  402e40:	b2db      	uxtb	r3, r3
  402e42:	2b00      	cmp	r3, #0
  402e44:	d103      	bne.n	402e4e <but_two_callback+0x16>
		stop = 1;
  402e46:	4b06      	ldr	r3, [pc, #24]	; (402e60 <but_two_callback+0x28>)
  402e48:	2201      	movs	r2, #1
  402e4a:	701a      	strb	r2, [r3, #0]
	} else{
		stop = 0;
	}
}
  402e4c:	e002      	b.n	402e54 <but_two_callback+0x1c>
		stop = 0;
  402e4e:	4b04      	ldr	r3, [pc, #16]	; (402e60 <but_two_callback+0x28>)
  402e50:	2200      	movs	r2, #0
  402e52:	701a      	strb	r2, [r3, #0]
}
  402e54:	bf00      	nop
  402e56:	46bd      	mov	sp, r7
  402e58:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e5c:	4770      	bx	lr
  402e5e:	bf00      	nop
  402e60:	20400c71 	.word	0x20400c71

00402e64 <but_three_callback>:

void but_three_callback(void){
  402e64:	b480      	push	{r7}
  402e66:	af00      	add	r7, sp, #0
	but_flag_dim = 1;
  402e68:	4b03      	ldr	r3, [pc, #12]	; (402e78 <but_three_callback+0x14>)
  402e6a:	2201      	movs	r2, #1
  402e6c:	701a      	strb	r2, [r3, #0]
}
  402e6e:	bf00      	nop
  402e70:	46bd      	mov	sp, r7
  402e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e76:	4770      	bx	lr
  402e78:	20400c72 	.word	0x20400c72

00402e7c <pisca_led>:

void pisca_led(int n, int t){
  402e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e7e:	b087      	sub	sp, #28
  402e80:	af02      	add	r7, sp, #8
  402e82:	6078      	str	r0, [r7, #4]
  402e84:	6039      	str	r1, [r7, #0]
	for (int i=0;i<=n;i++){
  402e86:	2300      	movs	r3, #0
  402e88:	60fb      	str	r3, [r7, #12]
  402e8a:	e0bb      	b.n	403004 <pisca_led+0x188>
		pio_clear(LED_ONE, LED_ONE_IDX_MASK);
  402e8c:	2101      	movs	r1, #1
  402e8e:	4862      	ldr	r0, [pc, #392]	; (403018 <pisca_led+0x19c>)
  402e90:	4b62      	ldr	r3, [pc, #392]	; (40301c <pisca_led+0x1a0>)
  402e92:	4798      	blx	r3
		delay_us(t/2);
  402e94:	683b      	ldr	r3, [r7, #0]
  402e96:	3301      	adds	r3, #1
  402e98:	2b02      	cmp	r3, #2
  402e9a:	d928      	bls.n	402eee <pisca_led+0x72>
  402e9c:	683b      	ldr	r3, [r7, #0]
  402e9e:	2b00      	cmp	r3, #0
  402ea0:	da00      	bge.n	402ea4 <pisca_led+0x28>
  402ea2:	3301      	adds	r3, #1
  402ea4:	105b      	asrs	r3, r3, #1
  402ea6:	461d      	mov	r5, r3
  402ea8:	ea4f 76e5 	mov.w	r6, r5, asr #31
  402eac:	4b5c      	ldr	r3, [pc, #368]	; (403020 <pisca_led+0x1a4>)
  402eae:	4798      	blx	r3
  402eb0:	4603      	mov	r3, r0
  402eb2:	f04f 0400 	mov.w	r4, #0
  402eb6:	fb03 f106 	mul.w	r1, r3, r6
  402eba:	fb05 f204 	mul.w	r2, r5, r4
  402ebe:	440a      	add	r2, r1
  402ec0:	fba5 3403 	umull	r3, r4, r5, r3
  402ec4:	4422      	add	r2, r4
  402ec6:	4614      	mov	r4, r2
  402ec8:	4956      	ldr	r1, [pc, #344]	; (403024 <pisca_led+0x1a8>)
  402eca:	f04f 0200 	mov.w	r2, #0
  402ece:	185d      	adds	r5, r3, r1
  402ed0:	eb44 0602 	adc.w	r6, r4, r2
  402ed4:	4628      	mov	r0, r5
  402ed6:	4631      	mov	r1, r6
  402ed8:	4c53      	ldr	r4, [pc, #332]	; (403028 <pisca_led+0x1ac>)
  402eda:	4a54      	ldr	r2, [pc, #336]	; (40302c <pisca_led+0x1b0>)
  402edc:	f04f 0300 	mov.w	r3, #0
  402ee0:	47a0      	blx	r4
  402ee2:	4603      	mov	r3, r0
  402ee4:	460c      	mov	r4, r1
  402ee6:	4618      	mov	r0, r3
  402ee8:	4b51      	ldr	r3, [pc, #324]	; (403030 <pisca_led+0x1b4>)
  402eea:	4798      	blx	r3
  402eec:	e016      	b.n	402f1c <pisca_led+0xa0>
  402eee:	4b4c      	ldr	r3, [pc, #304]	; (403020 <pisca_led+0x1a4>)
  402ef0:	4798      	blx	r3
  402ef2:	4603      	mov	r3, r0
  402ef4:	f04f 0400 	mov.w	r4, #0
  402ef8:	494a      	ldr	r1, [pc, #296]	; (403024 <pisca_led+0x1a8>)
  402efa:	f04f 0200 	mov.w	r2, #0
  402efe:	185d      	adds	r5, r3, r1
  402f00:	eb44 0602 	adc.w	r6, r4, r2
  402f04:	4628      	mov	r0, r5
  402f06:	4631      	mov	r1, r6
  402f08:	4c47      	ldr	r4, [pc, #284]	; (403028 <pisca_led+0x1ac>)
  402f0a:	4a48      	ldr	r2, [pc, #288]	; (40302c <pisca_led+0x1b0>)
  402f0c:	f04f 0300 	mov.w	r3, #0
  402f10:	47a0      	blx	r4
  402f12:	4603      	mov	r3, r0
  402f14:	460c      	mov	r4, r1
  402f16:	4618      	mov	r0, r3
  402f18:	4b45      	ldr	r3, [pc, #276]	; (403030 <pisca_led+0x1b4>)
  402f1a:	4798      	blx	r3
		if(but_flag == 1 || stop == 1) break;
  402f1c:	4b45      	ldr	r3, [pc, #276]	; (403034 <pisca_led+0x1b8>)
  402f1e:	781b      	ldrb	r3, [r3, #0]
  402f20:	b2db      	uxtb	r3, r3
  402f22:	2b01      	cmp	r3, #1
  402f24:	d073      	beq.n	40300e <pisca_led+0x192>
  402f26:	4b44      	ldr	r3, [pc, #272]	; (403038 <pisca_led+0x1bc>)
  402f28:	781b      	ldrb	r3, [r3, #0]
  402f2a:	b2db      	uxtb	r3, r3
  402f2c:	2b01      	cmp	r3, #1
  402f2e:	d06e      	beq.n	40300e <pisca_led+0x192>
		pio_set(LED_ONE, LED_ONE_IDX_MASK);
  402f30:	2101      	movs	r1, #1
  402f32:	4839      	ldr	r0, [pc, #228]	; (403018 <pisca_led+0x19c>)
  402f34:	4b41      	ldr	r3, [pc, #260]	; (40303c <pisca_led+0x1c0>)
  402f36:	4798      	blx	r3
		delay_us(t/2);
  402f38:	683b      	ldr	r3, [r7, #0]
  402f3a:	3301      	adds	r3, #1
  402f3c:	2b02      	cmp	r3, #2
  402f3e:	d928      	bls.n	402f92 <pisca_led+0x116>
  402f40:	683b      	ldr	r3, [r7, #0]
  402f42:	2b00      	cmp	r3, #0
  402f44:	da00      	bge.n	402f48 <pisca_led+0xcc>
  402f46:	3301      	adds	r3, #1
  402f48:	105b      	asrs	r3, r3, #1
  402f4a:	461d      	mov	r5, r3
  402f4c:	ea4f 76e5 	mov.w	r6, r5, asr #31
  402f50:	4b33      	ldr	r3, [pc, #204]	; (403020 <pisca_led+0x1a4>)
  402f52:	4798      	blx	r3
  402f54:	4603      	mov	r3, r0
  402f56:	f04f 0400 	mov.w	r4, #0
  402f5a:	fb03 f106 	mul.w	r1, r3, r6
  402f5e:	fb05 f204 	mul.w	r2, r5, r4
  402f62:	440a      	add	r2, r1
  402f64:	fba5 3403 	umull	r3, r4, r5, r3
  402f68:	4422      	add	r2, r4
  402f6a:	4614      	mov	r4, r2
  402f6c:	492d      	ldr	r1, [pc, #180]	; (403024 <pisca_led+0x1a8>)
  402f6e:	f04f 0200 	mov.w	r2, #0
  402f72:	185d      	adds	r5, r3, r1
  402f74:	eb44 0602 	adc.w	r6, r4, r2
  402f78:	4628      	mov	r0, r5
  402f7a:	4631      	mov	r1, r6
  402f7c:	4c2a      	ldr	r4, [pc, #168]	; (403028 <pisca_led+0x1ac>)
  402f7e:	4a2b      	ldr	r2, [pc, #172]	; (40302c <pisca_led+0x1b0>)
  402f80:	f04f 0300 	mov.w	r3, #0
  402f84:	47a0      	blx	r4
  402f86:	4603      	mov	r3, r0
  402f88:	460c      	mov	r4, r1
  402f8a:	4618      	mov	r0, r3
  402f8c:	4b28      	ldr	r3, [pc, #160]	; (403030 <pisca_led+0x1b4>)
  402f8e:	4798      	blx	r3
  402f90:	e016      	b.n	402fc0 <pisca_led+0x144>
  402f92:	4b23      	ldr	r3, [pc, #140]	; (403020 <pisca_led+0x1a4>)
  402f94:	4798      	blx	r3
  402f96:	4603      	mov	r3, r0
  402f98:	f04f 0400 	mov.w	r4, #0
  402f9c:	4921      	ldr	r1, [pc, #132]	; (403024 <pisca_led+0x1a8>)
  402f9e:	f04f 0200 	mov.w	r2, #0
  402fa2:	185d      	adds	r5, r3, r1
  402fa4:	eb44 0602 	adc.w	r6, r4, r2
  402fa8:	4628      	mov	r0, r5
  402faa:	4631      	mov	r1, r6
  402fac:	4c1e      	ldr	r4, [pc, #120]	; (403028 <pisca_led+0x1ac>)
  402fae:	4a1f      	ldr	r2, [pc, #124]	; (40302c <pisca_led+0x1b0>)
  402fb0:	f04f 0300 	mov.w	r3, #0
  402fb4:	47a0      	blx	r4
  402fb6:	4603      	mov	r3, r0
  402fb8:	460c      	mov	r4, r1
  402fba:	4618      	mov	r0, r3
  402fbc:	4b1c      	ldr	r3, [pc, #112]	; (403030 <pisca_led+0x1b4>)
  402fbe:	4798      	blx	r3
		if(but_flag == 1 || stop == 1) break;
  402fc0:	4b1c      	ldr	r3, [pc, #112]	; (403034 <pisca_led+0x1b8>)
  402fc2:	781b      	ldrb	r3, [r3, #0]
  402fc4:	b2db      	uxtb	r3, r3
  402fc6:	2b01      	cmp	r3, #1
  402fc8:	d021      	beq.n	40300e <pisca_led+0x192>
  402fca:	4b1b      	ldr	r3, [pc, #108]	; (403038 <pisca_led+0x1bc>)
  402fcc:	781b      	ldrb	r3, [r3, #0]
  402fce:	b2db      	uxtb	r3, r3
  402fd0:	2b01      	cmp	r3, #1
  402fd2:	d01c      	beq.n	40300e <pisca_led+0x192>
 		gfx_mono_generic_draw_filled_rect(10,20,30,10, 0);
  402fd4:	2300      	movs	r3, #0
  402fd6:	9300      	str	r3, [sp, #0]
  402fd8:	230a      	movs	r3, #10
  402fda:	221e      	movs	r2, #30
  402fdc:	2114      	movs	r1, #20
  402fde:	200a      	movs	r0, #10
  402fe0:	4c17      	ldr	r4, [pc, #92]	; (403040 <pisca_led+0x1c4>)
  402fe2:	47a0      	blx	r4
		gfx_mono_generic_draw_filled_rect(10,20,n-i,10, 1);
  402fe4:	687b      	ldr	r3, [r7, #4]
  402fe6:	b2da      	uxtb	r2, r3
  402fe8:	68fb      	ldr	r3, [r7, #12]
  402fea:	b2db      	uxtb	r3, r3
  402fec:	1ad3      	subs	r3, r2, r3
  402fee:	b2da      	uxtb	r2, r3
  402ff0:	2301      	movs	r3, #1
  402ff2:	9300      	str	r3, [sp, #0]
  402ff4:	230a      	movs	r3, #10
  402ff6:	2114      	movs	r1, #20
  402ff8:	200a      	movs	r0, #10
  402ffa:	4c11      	ldr	r4, [pc, #68]	; (403040 <pisca_led+0x1c4>)
  402ffc:	47a0      	blx	r4
	for (int i=0;i<=n;i++){
  402ffe:	68fb      	ldr	r3, [r7, #12]
  403000:	3301      	adds	r3, #1
  403002:	60fb      	str	r3, [r7, #12]
  403004:	68fa      	ldr	r2, [r7, #12]
  403006:	687b      	ldr	r3, [r7, #4]
  403008:	429a      	cmp	r2, r3
  40300a:	f77f af3f 	ble.w	402e8c <pisca_led+0x10>
	}
}
  40300e:	bf00      	nop
  403010:	3714      	adds	r7, #20
  403012:	46bd      	mov	sp, r7
  403014:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403016:	bf00      	nop
  403018:	400e0e00 	.word	0x400e0e00
  40301c:	00401bcd 	.word	0x00401bcd
  403020:	00402ded 	.word	0x00402ded
  403024:	005a83df 	.word	0x005a83df
  403028:	00403bc5 	.word	0x00403bc5
  40302c:	005a83e0 	.word	0x005a83e0
  403030:	20400001 	.word	0x20400001
  403034:	20400c70 	.word	0x20400c70
  403038:	20400c71 	.word	0x20400c71
  40303c:	00401bb1 	.word	0x00401bb1
  403040:	004006c9 	.word	0x004006c9

00403044 <io_init>:

void io_init(void)
{
  403044:	b590      	push	{r4, r7, lr}
  403046:	b083      	sub	sp, #12
  403048:	af02      	add	r7, sp, #8

	// Configura led
	pmc_enable_periph_clk(LED_ONE_ID);
  40304a:	200a      	movs	r0, #10
  40304c:	4b43      	ldr	r3, [pc, #268]	; (40315c <io_init+0x118>)
  40304e:	4798      	blx	r3
	pio_configure(LED_ONE, PIO_OUTPUT_1, LED_ONE_IDX_MASK, PIO_DEFAULT);
  403050:	2300      	movs	r3, #0
  403052:	2201      	movs	r2, #1
  403054:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403058:	4841      	ldr	r0, [pc, #260]	; (403160 <io_init+0x11c>)
  40305a:	4c42      	ldr	r4, [pc, #264]	; (403164 <io_init+0x120>)
  40305c:	47a0      	blx	r4

	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT_ONE_ID);
  40305e:	2010      	movs	r0, #16
  403060:	4b3e      	ldr	r3, [pc, #248]	; (40315c <io_init+0x118>)
  403062:	4798      	blx	r3
	pmc_enable_periph_clk(BUT_TWO_ID);
  403064:	200c      	movs	r0, #12
  403066:	4b3d      	ldr	r3, [pc, #244]	; (40315c <io_init+0x118>)
  403068:	4798      	blx	r3
	pmc_enable_periph_clk(BUT_THREE_ID);
  40306a:	200a      	movs	r0, #10
  40306c:	4b3b      	ldr	r3, [pc, #236]	; (40315c <io_init+0x118>)
  40306e:	4798      	blx	r3

	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT_ONE, PIO_INPUT, BUT_ONE_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403070:	2309      	movs	r3, #9
  403072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403076:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40307a:	483b      	ldr	r0, [pc, #236]	; (403168 <io_init+0x124>)
  40307c:	4c39      	ldr	r4, [pc, #228]	; (403164 <io_init+0x120>)
  40307e:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_ONE, BUT_ONE_IDX_MASK, 60);
  403080:	223c      	movs	r2, #60	; 0x3c
  403082:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403086:	4838      	ldr	r0, [pc, #224]	; (403168 <io_init+0x124>)
  403088:	4b38      	ldr	r3, [pc, #224]	; (40316c <io_init+0x128>)
  40308a:	4798      	blx	r3
	
	pio_configure(BUT_TWO, PIO_INPUT, BUT_TWO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40308c:	2309      	movs	r3, #9
  40308e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403092:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403096:	4836      	ldr	r0, [pc, #216]	; (403170 <io_init+0x12c>)
  403098:	4c32      	ldr	r4, [pc, #200]	; (403164 <io_init+0x120>)
  40309a:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_TWO, BUT_TWO_IDX_MASK, 60);
  40309c:	223c      	movs	r2, #60	; 0x3c
  40309e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4030a2:	4833      	ldr	r0, [pc, #204]	; (403170 <io_init+0x12c>)
  4030a4:	4b31      	ldr	r3, [pc, #196]	; (40316c <io_init+0x128>)
  4030a6:	4798      	blx	r3
	
	pio_configure(BUT_THREE, PIO_INPUT, BUT_THREE_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4030a8:	2309      	movs	r3, #9
  4030aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4030ae:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030b2:	482b      	ldr	r0, [pc, #172]	; (403160 <io_init+0x11c>)
  4030b4:	4c2b      	ldr	r4, [pc, #172]	; (403164 <io_init+0x120>)
  4030b6:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_THREE, BUT_THREE_IDX_MASK, 60);
  4030b8:	223c      	movs	r2, #60	; 0x3c
  4030ba:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4030be:	4828      	ldr	r0, [pc, #160]	; (403160 <io_init+0x11c>)
  4030c0:	4b2a      	ldr	r3, [pc, #168]	; (40316c <io_init+0x128>)
  4030c2:	4798      	blx	r3


	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT_ONE,
  4030c4:	4b2b      	ldr	r3, [pc, #172]	; (403174 <io_init+0x130>)
  4030c6:	9300      	str	r3, [sp, #0]
  4030c8:	2340      	movs	r3, #64	; 0x40
  4030ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4030ce:	2110      	movs	r1, #16
  4030d0:	4825      	ldr	r0, [pc, #148]	; (403168 <io_init+0x124>)
  4030d2:	4c29      	ldr	r4, [pc, #164]	; (403178 <io_init+0x134>)
  4030d4:	47a0      	blx	r4
	BUT_ONE_ID,
	BUT_ONE_IDX_MASK,
	PIO_IT_EDGE,
	but_one_callback);
	
	pio_handler_set(BUT_TWO,
  4030d6:	4b29      	ldr	r3, [pc, #164]	; (40317c <io_init+0x138>)
  4030d8:	9300      	str	r3, [sp, #0]
  4030da:	2370      	movs	r3, #112	; 0x70
  4030dc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4030e0:	210c      	movs	r1, #12
  4030e2:	4823      	ldr	r0, [pc, #140]	; (403170 <io_init+0x12c>)
  4030e4:	4c24      	ldr	r4, [pc, #144]	; (403178 <io_init+0x134>)
  4030e6:	47a0      	blx	r4
	BUT_TWO_ID,
	BUT_TWO_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but_two_callback);
	
	pio_handler_set(BUT_THREE,
  4030e8:	4b25      	ldr	r3, [pc, #148]	; (403180 <io_init+0x13c>)
  4030ea:	9300      	str	r3, [sp, #0]
  4030ec:	2370      	movs	r3, #112	; 0x70
  4030ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4030f2:	210a      	movs	r1, #10
  4030f4:	481a      	ldr	r0, [pc, #104]	; (403160 <io_init+0x11c>)
  4030f6:	4c20      	ldr	r4, [pc, #128]	; (403178 <io_init+0x134>)
  4030f8:	47a0      	blx	r4
	BUT_THREE_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but_three_callback);

	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT_ONE, BUT_ONE_IDX_MASK);
  4030fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4030fe:	481a      	ldr	r0, [pc, #104]	; (403168 <io_init+0x124>)
  403100:	4b20      	ldr	r3, [pc, #128]	; (403184 <io_init+0x140>)
  403102:	4798      	blx	r3
	pio_get_interrupt_status(BUT_ONE);
  403104:	4818      	ldr	r0, [pc, #96]	; (403168 <io_init+0x124>)
  403106:	4b20      	ldr	r3, [pc, #128]	; (403188 <io_init+0x144>)
  403108:	4798      	blx	r3
	
	pio_enable_interrupt(BUT_TWO, BUT_TWO_IDX_MASK);
  40310a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40310e:	4818      	ldr	r0, [pc, #96]	; (403170 <io_init+0x12c>)
  403110:	4b1c      	ldr	r3, [pc, #112]	; (403184 <io_init+0x140>)
  403112:	4798      	blx	r3
	pio_get_interrupt_status(BUT_TWO);
  403114:	4816      	ldr	r0, [pc, #88]	; (403170 <io_init+0x12c>)
  403116:	4b1c      	ldr	r3, [pc, #112]	; (403188 <io_init+0x144>)
  403118:	4798      	blx	r3
	
	pio_enable_interrupt(BUT_THREE, BUT_THREE_IDX_MASK);
  40311a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40311e:	4810      	ldr	r0, [pc, #64]	; (403160 <io_init+0x11c>)
  403120:	4b18      	ldr	r3, [pc, #96]	; (403184 <io_init+0x140>)
  403122:	4798      	blx	r3
	pio_get_interrupt_status(BUT_THREE);
  403124:	480e      	ldr	r0, [pc, #56]	; (403160 <io_init+0x11c>)
  403126:	4b18      	ldr	r3, [pc, #96]	; (403188 <io_init+0x144>)
  403128:	4798      	blx	r3
	
	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT_ONE_ID);
  40312a:	2010      	movs	r0, #16
  40312c:	4b17      	ldr	r3, [pc, #92]	; (40318c <io_init+0x148>)
  40312e:	4798      	blx	r3
	NVIC_SetPriority(BUT_ONE_ID, 4); // Prioridade 4
  403130:	2104      	movs	r1, #4
  403132:	2010      	movs	r0, #16
  403134:	4b16      	ldr	r3, [pc, #88]	; (403190 <io_init+0x14c>)
  403136:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT_TWO_ID);
  403138:	200c      	movs	r0, #12
  40313a:	4b14      	ldr	r3, [pc, #80]	; (40318c <io_init+0x148>)
  40313c:	4798      	blx	r3
	NVIC_SetPriority(BUT_TWO_ID, 4); // Prioridade 4
  40313e:	2104      	movs	r1, #4
  403140:	200c      	movs	r0, #12
  403142:	4b13      	ldr	r3, [pc, #76]	; (403190 <io_init+0x14c>)
  403144:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT_THREE_ID);
  403146:	200a      	movs	r0, #10
  403148:	4b10      	ldr	r3, [pc, #64]	; (40318c <io_init+0x148>)
  40314a:	4798      	blx	r3
	NVIC_SetPriority(BUT_THREE_ID, 4); // Prioridade 4
  40314c:	2104      	movs	r1, #4
  40314e:	200a      	movs	r0, #10
  403150:	4b0f      	ldr	r3, [pc, #60]	; (403190 <io_init+0x14c>)
  403152:	4798      	blx	r3
}
  403154:	bf00      	nop
  403156:	3704      	adds	r7, #4
  403158:	46bd      	mov	sp, r7
  40315a:	bd90      	pop	{r4, r7, pc}
  40315c:	00402455 	.word	0x00402455
  403160:	400e0e00 	.word	0x400e0e00
  403164:	00401e25 	.word	0x00401e25
  403168:	400e1400 	.word	0x400e1400
  40316c:	00401b79 	.word	0x00401b79
  403170:	400e1200 	.word	0x400e1200
  403174:	00402e01 	.word	0x00402e01
  403178:	00402079 	.word	0x00402079
  40317c:	00402e39 	.word	0x00402e39
  403180:	00402e65 	.word	0x00402e65
  403184:	00401f5d 	.word	0x00401f5d
  403188:	00401f95 	.word	0x00401f95
  40318c:	00402cd1 	.word	0x00402cd1
  403190:	00402d05 	.word	0x00402d05

00403194 <main>:


int main (void)
{
  403194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403198:	b08d      	sub	sp, #52	; 0x34
  40319a:	af02      	add	r7, sp, #8
	double freq = 1000;
  40319c:	f04f 0200 	mov.w	r2, #0
  4031a0:	4b75      	ldr	r3, [pc, #468]	; (403378 <main+0x1e4>)
  4031a2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double tempo =  1000 / (1.0/freq);
  4031a6:	4e75      	ldr	r6, [pc, #468]	; (40337c <main+0x1e8>)
  4031a8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4031ac:	f04f 0000 	mov.w	r0, #0
  4031b0:	4973      	ldr	r1, [pc, #460]	; (403380 <main+0x1ec>)
  4031b2:	47b0      	blx	r6
  4031b4:	4602      	mov	r2, r0
  4031b6:	460b      	mov	r3, r1
  4031b8:	4e70      	ldr	r6, [pc, #448]	; (40337c <main+0x1e8>)
  4031ba:	f04f 0000 	mov.w	r0, #0
  4031be:	496e      	ldr	r1, [pc, #440]	; (403378 <main+0x1e4>)
  4031c0:	47b0      	blx	r6
  4031c2:	4602      	mov	r2, r0
  4031c4:	460b      	mov	r3, r1
  4031c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double count = 0;
  4031ca:	f04f 0200 	mov.w	r2, #0
  4031ce:	f04f 0300 	mov.w	r3, #0
  4031d2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	char str[10];
	
	board_init();
  4031d6:	4b6b      	ldr	r3, [pc, #428]	; (403384 <main+0x1f0>)
  4031d8:	4798      	blx	r3
	sysclk_init();
  4031da:	4b6b      	ldr	r3, [pc, #428]	; (403388 <main+0x1f4>)
  4031dc:	4798      	blx	r3
	delay_init();
	io_init();
  4031de:	4b6b      	ldr	r3, [pc, #428]	; (40338c <main+0x1f8>)
  4031e0:	4798      	blx	r3

  // Init OLED
	gfx_mono_ssd1306_init();
  4031e2:	4b6b      	ldr	r3, [pc, #428]	; (403390 <main+0x1fc>)
  4031e4:	4798      	blx	r3
	
	sprintf(str, "%6.0lf", freq); //
  4031e6:	4638      	mov	r0, r7
  4031e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4031ec:	4969      	ldr	r1, [pc, #420]	; (403394 <main+0x200>)
  4031ee:	4e6a      	ldr	r6, [pc, #424]	; (403398 <main+0x204>)
  4031f0:	47b0      	blx	r6
	gfx_mono_draw_string(str, 0, 0, &sysfont);
  4031f2:	4638      	mov	r0, r7
  4031f4:	4b69      	ldr	r3, [pc, #420]	; (40339c <main+0x208>)
  4031f6:	2200      	movs	r2, #0
  4031f8:	2100      	movs	r1, #0
  4031fa:	4e69      	ldr	r6, [pc, #420]	; (4033a0 <main+0x20c>)
  4031fc:	47b0      	blx	r6

  /* Insert application code here, after the board has been initialized. */
	while(1) {		
		sprintf(str, "%6.0lf", freq);
  4031fe:	4638      	mov	r0, r7
  403200:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  403204:	4963      	ldr	r1, [pc, #396]	; (403394 <main+0x200>)
  403206:	4e64      	ldr	r6, [pc, #400]	; (403398 <main+0x204>)
  403208:	47b0      	blx	r6
		gfx_mono_draw_string(str, 0, 0, &sysfont);
  40320a:	4638      	mov	r0, r7
  40320c:	4b63      	ldr	r3, [pc, #396]	; (40339c <main+0x208>)
  40320e:	2200      	movs	r2, #0
  403210:	2100      	movs	r1, #0
  403212:	4e63      	ldr	r6, [pc, #396]	; (4033a0 <main+0x20c>)
  403214:	47b0      	blx	r6
		
		if(but_flag == 1){
  403216:	4b63      	ldr	r3, [pc, #396]	; (4033a4 <main+0x210>)
  403218:	781b      	ldrb	r3, [r3, #0]
  40321a:	b2db      	uxtb	r3, r3
  40321c:	2b01      	cmp	r3, #1
  40321e:	d170      	bne.n	403302 <main+0x16e>
			delay_ms(300);
  403220:	4b61      	ldr	r3, [pc, #388]	; (4033a8 <main+0x214>)
  403222:	4798      	blx	r3
  403224:	4603      	mov	r3, r0
  403226:	4618      	mov	r0, r3
  403228:	f04f 0100 	mov.w	r1, #0
  40322c:	4602      	mov	r2, r0
  40322e:	460b      	mov	r3, r1
  403230:	ea4f 0983 	mov.w	r9, r3, lsl #2
  403234:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  403238:	ea4f 0882 	mov.w	r8, r2, lsl #2
  40323c:	4642      	mov	r2, r8
  40323e:	464b      	mov	r3, r9
  403240:	1812      	adds	r2, r2, r0
  403242:	eb43 0301 	adc.w	r3, r3, r1
  403246:	011d      	lsls	r5, r3, #4
  403248:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
  40324c:	0114      	lsls	r4, r2, #4
  40324e:	1aa4      	subs	r4, r4, r2
  403250:	eb65 0503 	sbc.w	r5, r5, r3
  403254:	ea4f 0b85 	mov.w	fp, r5, lsl #2
  403258:	ea4b 7b94 	orr.w	fp, fp, r4, lsr #30
  40325c:	ea4f 0a84 	mov.w	sl, r4, lsl #2
  403260:	4654      	mov	r4, sl
  403262:	465d      	mov	r5, fp
  403264:	4620      	mov	r0, r4
  403266:	4629      	mov	r1, r5
  403268:	f241 722b 	movw	r2, #5931	; 0x172b
  40326c:	f04f 0300 	mov.w	r3, #0
  403270:	1880      	adds	r0, r0, r2
  403272:	eb41 0103 	adc.w	r1, r1, r3
  403276:	4e4d      	ldr	r6, [pc, #308]	; (4033ac <main+0x218>)
  403278:	f241 722c 	movw	r2, #5932	; 0x172c
  40327c:	f04f 0300 	mov.w	r3, #0
  403280:	47b0      	blx	r6
  403282:	4602      	mov	r2, r0
  403284:	460b      	mov	r3, r1
  403286:	4613      	mov	r3, r2
  403288:	4618      	mov	r0, r3
  40328a:	4b49      	ldr	r3, [pc, #292]	; (4033b0 <main+0x21c>)
  40328c:	4798      	blx	r3
			if(but_flag == 1)
  40328e:	4b45      	ldr	r3, [pc, #276]	; (4033a4 <main+0x210>)
  403290:	781b      	ldrb	r3, [r3, #0]
  403292:	b2db      	uxtb	r3, r3
  403294:	2b01      	cmp	r3, #1
  403296:	d10b      	bne.n	4032b0 <main+0x11c>
				freq += 100;
  403298:	4e46      	ldr	r6, [pc, #280]	; (4033b4 <main+0x220>)
  40329a:	f04f 0200 	mov.w	r2, #0
  40329e:	4b46      	ldr	r3, [pc, #280]	; (4033b8 <main+0x224>)
  4032a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  4032a4:	47b0      	blx	r6
  4032a6:	4602      	mov	r2, r0
  4032a8:	460b      	mov	r3, r1
  4032aa:	e9c7 2308 	strd	r2, r3, [r7, #32]
  4032ae:	e00a      	b.n	4032c6 <main+0x132>
			else 
				freq -= 100;
  4032b0:	4e42      	ldr	r6, [pc, #264]	; (4033bc <main+0x228>)
  4032b2:	f04f 0200 	mov.w	r2, #0
  4032b6:	4b40      	ldr	r3, [pc, #256]	; (4033b8 <main+0x224>)
  4032b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  4032bc:	47b0      	blx	r6
  4032be:	4602      	mov	r2, r0
  4032c0:	460b      	mov	r3, r1
  4032c2:	e9c7 2308 	strd	r2, r3, [r7, #32]
			sprintf(str, "%6.0lf", freq);
  4032c6:	4638      	mov	r0, r7
  4032c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4032cc:	4931      	ldr	r1, [pc, #196]	; (403394 <main+0x200>)
  4032ce:	4e32      	ldr	r6, [pc, #200]	; (403398 <main+0x204>)
  4032d0:	47b0      	blx	r6
			gfx_mono_draw_string(str, 0, 0, &sysfont);
  4032d2:	4638      	mov	r0, r7
  4032d4:	4b31      	ldr	r3, [pc, #196]	; (40339c <main+0x208>)
  4032d6:	2200      	movs	r2, #0
  4032d8:	2100      	movs	r1, #0
  4032da:	4e31      	ldr	r6, [pc, #196]	; (4033a0 <main+0x20c>)
  4032dc:	47b0      	blx	r6
			tempo = 1000 / (1/freq);	
  4032de:	4e27      	ldr	r6, [pc, #156]	; (40337c <main+0x1e8>)
  4032e0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4032e4:	f04f 0000 	mov.w	r0, #0
  4032e8:	4925      	ldr	r1, [pc, #148]	; (403380 <main+0x1ec>)
  4032ea:	47b0      	blx	r6
  4032ec:	4602      	mov	r2, r0
  4032ee:	460b      	mov	r3, r1
  4032f0:	4e22      	ldr	r6, [pc, #136]	; (40337c <main+0x1e8>)
  4032f2:	f04f 0000 	mov.w	r0, #0
  4032f6:	4920      	ldr	r1, [pc, #128]	; (403378 <main+0x1e4>)
  4032f8:	47b0      	blx	r6
  4032fa:	4602      	mov	r2, r0
  4032fc:	460b      	mov	r3, r1
  4032fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
		}
		
		if(but_flag_dim == 1){
  403302:	4b2f      	ldr	r3, [pc, #188]	; (4033c0 <main+0x22c>)
  403304:	781b      	ldrb	r3, [r3, #0]
  403306:	b2db      	uxtb	r3, r3
  403308:	2b01      	cmp	r3, #1
  40330a:	d10d      	bne.n	403328 <main+0x194>
			freq -= 100;
  40330c:	4e2b      	ldr	r6, [pc, #172]	; (4033bc <main+0x228>)
  40330e:	f04f 0200 	mov.w	r2, #0
  403312:	4b29      	ldr	r3, [pc, #164]	; (4033b8 <main+0x224>)
  403314:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
  403318:	47b0      	blx	r6
  40331a:	4602      	mov	r2, r0
  40331c:	460b      	mov	r3, r1
  40331e:	e9c7 2308 	strd	r2, r3, [r7, #32]
			but_flag_dim = 0;
  403322:	4b27      	ldr	r3, [pc, #156]	; (4033c0 <main+0x22c>)
  403324:	2200      	movs	r2, #0
  403326:	701a      	strb	r2, [r3, #0]
		}
		
		if(stop == 0){
  403328:	4b26      	ldr	r3, [pc, #152]	; (4033c4 <main+0x230>)
  40332a:	781b      	ldrb	r3, [r3, #0]
  40332c:	b2db      	uxtb	r3, r3
  40332e:	2b00      	cmp	r3, #0
  403330:	d117      	bne.n	403362 <main+0x1ce>
			int n = 30;
  403332:	231e      	movs	r3, #30
  403334:	60fb      	str	r3, [r7, #12]
			pisca_led(n,tempo);
  403336:	4b24      	ldr	r3, [pc, #144]	; (4033c8 <main+0x234>)
  403338:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  40333c:	4798      	blx	r3
  40333e:	4603      	mov	r3, r0
  403340:	4619      	mov	r1, r3
  403342:	68f8      	ldr	r0, [r7, #12]
  403344:	4b21      	ldr	r3, [pc, #132]	; (4033cc <main+0x238>)
  403346:	4798      	blx	r3
			gfx_mono_generic_draw_filled_rect(10,20,30,10, 0);
  403348:	2300      	movs	r3, #0
  40334a:	9300      	str	r3, [sp, #0]
  40334c:	230a      	movs	r3, #10
  40334e:	221e      	movs	r2, #30
  403350:	2114      	movs	r1, #20
  403352:	200a      	movs	r0, #10
  403354:	4e1e      	ldr	r6, [pc, #120]	; (4033d0 <main+0x23c>)
  403356:	47b0      	blx	r6
			pio_set(LED_ONE, LED_ONE_IDX_MASK);
  403358:	2101      	movs	r1, #1
  40335a:	481e      	ldr	r0, [pc, #120]	; (4033d4 <main+0x240>)
  40335c:	4b1e      	ldr	r3, [pc, #120]	; (4033d8 <main+0x244>)
  40335e:	4798      	blx	r3
  403360:	e74d      	b.n	4031fe <main+0x6a>
		} else {
			if(but_flag == 0){
  403362:	4b10      	ldr	r3, [pc, #64]	; (4033a4 <main+0x210>)
  403364:	781b      	ldrb	r3, [r3, #0]
  403366:	b2db      	uxtb	r3, r3
  403368:	2b00      	cmp	r3, #0
  40336a:	f47f af48 	bne.w	4031fe <main+0x6a>
				pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40336e:	2002      	movs	r0, #2
  403370:	4b1a      	ldr	r3, [pc, #104]	; (4033dc <main+0x248>)
  403372:	4798      	blx	r3
		sprintf(str, "%6.0lf", freq);
  403374:	e743      	b.n	4031fe <main+0x6a>
  403376:	bf00      	nop
  403378:	408f4000 	.word	0x408f4000
  40337c:	004039a5 	.word	0x004039a5
  403380:	3ff00000 	.word	0x3ff00000
  403384:	00401ac9 	.word	0x00401ac9
  403388:	00401605 	.word	0x00401605
  40338c:	00403045 	.word	0x00403045
  403390:	00400951 	.word	0x00400951
  403394:	00408748 	.word	0x00408748
  403398:	00403fc1 	.word	0x00403fc1
  40339c:	2040000c 	.word	0x2040000c
  4033a0:	0040084d 	.word	0x0040084d
  4033a4:	20400c70 	.word	0x20400c70
  4033a8:	00402ded 	.word	0x00402ded
  4033ac:	00403bc5 	.word	0x00403bc5
  4033b0:	20400001 	.word	0x20400001
  4033b4:	004033ed 	.word	0x004033ed
  4033b8:	40590000 	.word	0x40590000
  4033bc:	004033e9 	.word	0x004033e9
  4033c0:	20400c72 	.word	0x20400c72
  4033c4:	20400c71 	.word	0x20400c71
  4033c8:	00403b75 	.word	0x00403b75
  4033cc:	00402e7d 	.word	0x00402e7d
  4033d0:	004006c9 	.word	0x004006c9
  4033d4:	400e0e00 	.word	0x400e0e00
  4033d8:	00401bb1 	.word	0x00401bb1
  4033dc:	00402589 	.word	0x00402589

004033e0 <__aeabi_drsub>:
  4033e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4033e4:	e002      	b.n	4033ec <__adddf3>
  4033e6:	bf00      	nop

004033e8 <__aeabi_dsub>:
  4033e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004033ec <__adddf3>:
  4033ec:	b530      	push	{r4, r5, lr}
  4033ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4033f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4033f6:	ea94 0f05 	teq	r4, r5
  4033fa:	bf08      	it	eq
  4033fc:	ea90 0f02 	teqeq	r0, r2
  403400:	bf1f      	itttt	ne
  403402:	ea54 0c00 	orrsne.w	ip, r4, r0
  403406:	ea55 0c02 	orrsne.w	ip, r5, r2
  40340a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40340e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403412:	f000 80e2 	beq.w	4035da <__adddf3+0x1ee>
  403416:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40341a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40341e:	bfb8      	it	lt
  403420:	426d      	neglt	r5, r5
  403422:	dd0c      	ble.n	40343e <__adddf3+0x52>
  403424:	442c      	add	r4, r5
  403426:	ea80 0202 	eor.w	r2, r0, r2
  40342a:	ea81 0303 	eor.w	r3, r1, r3
  40342e:	ea82 0000 	eor.w	r0, r2, r0
  403432:	ea83 0101 	eor.w	r1, r3, r1
  403436:	ea80 0202 	eor.w	r2, r0, r2
  40343a:	ea81 0303 	eor.w	r3, r1, r3
  40343e:	2d36      	cmp	r5, #54	; 0x36
  403440:	bf88      	it	hi
  403442:	bd30      	pophi	{r4, r5, pc}
  403444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403448:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40344c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403454:	d002      	beq.n	40345c <__adddf3+0x70>
  403456:	4240      	negs	r0, r0
  403458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40345c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403460:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403468:	d002      	beq.n	403470 <__adddf3+0x84>
  40346a:	4252      	negs	r2, r2
  40346c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403470:	ea94 0f05 	teq	r4, r5
  403474:	f000 80a7 	beq.w	4035c6 <__adddf3+0x1da>
  403478:	f1a4 0401 	sub.w	r4, r4, #1
  40347c:	f1d5 0e20 	rsbs	lr, r5, #32
  403480:	db0d      	blt.n	40349e <__adddf3+0xb2>
  403482:	fa02 fc0e 	lsl.w	ip, r2, lr
  403486:	fa22 f205 	lsr.w	r2, r2, r5
  40348a:	1880      	adds	r0, r0, r2
  40348c:	f141 0100 	adc.w	r1, r1, #0
  403490:	fa03 f20e 	lsl.w	r2, r3, lr
  403494:	1880      	adds	r0, r0, r2
  403496:	fa43 f305 	asr.w	r3, r3, r5
  40349a:	4159      	adcs	r1, r3
  40349c:	e00e      	b.n	4034bc <__adddf3+0xd0>
  40349e:	f1a5 0520 	sub.w	r5, r5, #32
  4034a2:	f10e 0e20 	add.w	lr, lr, #32
  4034a6:	2a01      	cmp	r2, #1
  4034a8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4034ac:	bf28      	it	cs
  4034ae:	f04c 0c02 	orrcs.w	ip, ip, #2
  4034b2:	fa43 f305 	asr.w	r3, r3, r5
  4034b6:	18c0      	adds	r0, r0, r3
  4034b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4034bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4034c0:	d507      	bpl.n	4034d2 <__adddf3+0xe6>
  4034c2:	f04f 0e00 	mov.w	lr, #0
  4034c6:	f1dc 0c00 	rsbs	ip, ip, #0
  4034ca:	eb7e 0000 	sbcs.w	r0, lr, r0
  4034ce:	eb6e 0101 	sbc.w	r1, lr, r1
  4034d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4034d6:	d31b      	bcc.n	403510 <__adddf3+0x124>
  4034d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4034dc:	d30c      	bcc.n	4034f8 <__adddf3+0x10c>
  4034de:	0849      	lsrs	r1, r1, #1
  4034e0:	ea5f 0030 	movs.w	r0, r0, rrx
  4034e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4034e8:	f104 0401 	add.w	r4, r4, #1
  4034ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4034f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4034f4:	f080 809a 	bcs.w	40362c <__adddf3+0x240>
  4034f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4034fc:	bf08      	it	eq
  4034fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403502:	f150 0000 	adcs.w	r0, r0, #0
  403506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40350a:	ea41 0105 	orr.w	r1, r1, r5
  40350e:	bd30      	pop	{r4, r5, pc}
  403510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403514:	4140      	adcs	r0, r0
  403516:	eb41 0101 	adc.w	r1, r1, r1
  40351a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40351e:	f1a4 0401 	sub.w	r4, r4, #1
  403522:	d1e9      	bne.n	4034f8 <__adddf3+0x10c>
  403524:	f091 0f00 	teq	r1, #0
  403528:	bf04      	itt	eq
  40352a:	4601      	moveq	r1, r0
  40352c:	2000      	moveq	r0, #0
  40352e:	fab1 f381 	clz	r3, r1
  403532:	bf08      	it	eq
  403534:	3320      	addeq	r3, #32
  403536:	f1a3 030b 	sub.w	r3, r3, #11
  40353a:	f1b3 0220 	subs.w	r2, r3, #32
  40353e:	da0c      	bge.n	40355a <__adddf3+0x16e>
  403540:	320c      	adds	r2, #12
  403542:	dd08      	ble.n	403556 <__adddf3+0x16a>
  403544:	f102 0c14 	add.w	ip, r2, #20
  403548:	f1c2 020c 	rsb	r2, r2, #12
  40354c:	fa01 f00c 	lsl.w	r0, r1, ip
  403550:	fa21 f102 	lsr.w	r1, r1, r2
  403554:	e00c      	b.n	403570 <__adddf3+0x184>
  403556:	f102 0214 	add.w	r2, r2, #20
  40355a:	bfd8      	it	le
  40355c:	f1c2 0c20 	rsble	ip, r2, #32
  403560:	fa01 f102 	lsl.w	r1, r1, r2
  403564:	fa20 fc0c 	lsr.w	ip, r0, ip
  403568:	bfdc      	itt	le
  40356a:	ea41 010c 	orrle.w	r1, r1, ip
  40356e:	4090      	lslle	r0, r2
  403570:	1ae4      	subs	r4, r4, r3
  403572:	bfa2      	ittt	ge
  403574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403578:	4329      	orrge	r1, r5
  40357a:	bd30      	popge	{r4, r5, pc}
  40357c:	ea6f 0404 	mvn.w	r4, r4
  403580:	3c1f      	subs	r4, #31
  403582:	da1c      	bge.n	4035be <__adddf3+0x1d2>
  403584:	340c      	adds	r4, #12
  403586:	dc0e      	bgt.n	4035a6 <__adddf3+0x1ba>
  403588:	f104 0414 	add.w	r4, r4, #20
  40358c:	f1c4 0220 	rsb	r2, r4, #32
  403590:	fa20 f004 	lsr.w	r0, r0, r4
  403594:	fa01 f302 	lsl.w	r3, r1, r2
  403598:	ea40 0003 	orr.w	r0, r0, r3
  40359c:	fa21 f304 	lsr.w	r3, r1, r4
  4035a0:	ea45 0103 	orr.w	r1, r5, r3
  4035a4:	bd30      	pop	{r4, r5, pc}
  4035a6:	f1c4 040c 	rsb	r4, r4, #12
  4035aa:	f1c4 0220 	rsb	r2, r4, #32
  4035ae:	fa20 f002 	lsr.w	r0, r0, r2
  4035b2:	fa01 f304 	lsl.w	r3, r1, r4
  4035b6:	ea40 0003 	orr.w	r0, r0, r3
  4035ba:	4629      	mov	r1, r5
  4035bc:	bd30      	pop	{r4, r5, pc}
  4035be:	fa21 f004 	lsr.w	r0, r1, r4
  4035c2:	4629      	mov	r1, r5
  4035c4:	bd30      	pop	{r4, r5, pc}
  4035c6:	f094 0f00 	teq	r4, #0
  4035ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4035ce:	bf06      	itte	eq
  4035d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4035d4:	3401      	addeq	r4, #1
  4035d6:	3d01      	subne	r5, #1
  4035d8:	e74e      	b.n	403478 <__adddf3+0x8c>
  4035da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4035de:	bf18      	it	ne
  4035e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4035e4:	d029      	beq.n	40363a <__adddf3+0x24e>
  4035e6:	ea94 0f05 	teq	r4, r5
  4035ea:	bf08      	it	eq
  4035ec:	ea90 0f02 	teqeq	r0, r2
  4035f0:	d005      	beq.n	4035fe <__adddf3+0x212>
  4035f2:	ea54 0c00 	orrs.w	ip, r4, r0
  4035f6:	bf04      	itt	eq
  4035f8:	4619      	moveq	r1, r3
  4035fa:	4610      	moveq	r0, r2
  4035fc:	bd30      	pop	{r4, r5, pc}
  4035fe:	ea91 0f03 	teq	r1, r3
  403602:	bf1e      	ittt	ne
  403604:	2100      	movne	r1, #0
  403606:	2000      	movne	r0, #0
  403608:	bd30      	popne	{r4, r5, pc}
  40360a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40360e:	d105      	bne.n	40361c <__adddf3+0x230>
  403610:	0040      	lsls	r0, r0, #1
  403612:	4149      	adcs	r1, r1
  403614:	bf28      	it	cs
  403616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40361a:	bd30      	pop	{r4, r5, pc}
  40361c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403620:	bf3c      	itt	cc
  403622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403626:	bd30      	popcc	{r4, r5, pc}
  403628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40362c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403634:	f04f 0000 	mov.w	r0, #0
  403638:	bd30      	pop	{r4, r5, pc}
  40363a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40363e:	bf1a      	itte	ne
  403640:	4619      	movne	r1, r3
  403642:	4610      	movne	r0, r2
  403644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403648:	bf1c      	itt	ne
  40364a:	460b      	movne	r3, r1
  40364c:	4602      	movne	r2, r0
  40364e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403652:	bf06      	itte	eq
  403654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403658:	ea91 0f03 	teqeq	r1, r3
  40365c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403660:	bd30      	pop	{r4, r5, pc}
  403662:	bf00      	nop

00403664 <__aeabi_ui2d>:
  403664:	f090 0f00 	teq	r0, #0
  403668:	bf04      	itt	eq
  40366a:	2100      	moveq	r1, #0
  40366c:	4770      	bxeq	lr
  40366e:	b530      	push	{r4, r5, lr}
  403670:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403674:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403678:	f04f 0500 	mov.w	r5, #0
  40367c:	f04f 0100 	mov.w	r1, #0
  403680:	e750      	b.n	403524 <__adddf3+0x138>
  403682:	bf00      	nop

00403684 <__aeabi_i2d>:
  403684:	f090 0f00 	teq	r0, #0
  403688:	bf04      	itt	eq
  40368a:	2100      	moveq	r1, #0
  40368c:	4770      	bxeq	lr
  40368e:	b530      	push	{r4, r5, lr}
  403690:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403694:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40369c:	bf48      	it	mi
  40369e:	4240      	negmi	r0, r0
  4036a0:	f04f 0100 	mov.w	r1, #0
  4036a4:	e73e      	b.n	403524 <__adddf3+0x138>
  4036a6:	bf00      	nop

004036a8 <__aeabi_f2d>:
  4036a8:	0042      	lsls	r2, r0, #1
  4036aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4036ae:	ea4f 0131 	mov.w	r1, r1, rrx
  4036b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4036b6:	bf1f      	itttt	ne
  4036b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4036bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4036c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4036c4:	4770      	bxne	lr
  4036c6:	f092 0f00 	teq	r2, #0
  4036ca:	bf14      	ite	ne
  4036cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4036d0:	4770      	bxeq	lr
  4036d2:	b530      	push	{r4, r5, lr}
  4036d4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4036d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4036dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4036e0:	e720      	b.n	403524 <__adddf3+0x138>
  4036e2:	bf00      	nop

004036e4 <__aeabi_ul2d>:
  4036e4:	ea50 0201 	orrs.w	r2, r0, r1
  4036e8:	bf08      	it	eq
  4036ea:	4770      	bxeq	lr
  4036ec:	b530      	push	{r4, r5, lr}
  4036ee:	f04f 0500 	mov.w	r5, #0
  4036f2:	e00a      	b.n	40370a <__aeabi_l2d+0x16>

004036f4 <__aeabi_l2d>:
  4036f4:	ea50 0201 	orrs.w	r2, r0, r1
  4036f8:	bf08      	it	eq
  4036fa:	4770      	bxeq	lr
  4036fc:	b530      	push	{r4, r5, lr}
  4036fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403702:	d502      	bpl.n	40370a <__aeabi_l2d+0x16>
  403704:	4240      	negs	r0, r0
  403706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40370a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40370e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403712:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403716:	f43f aedc 	beq.w	4034d2 <__adddf3+0xe6>
  40371a:	f04f 0203 	mov.w	r2, #3
  40371e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403722:	bf18      	it	ne
  403724:	3203      	addne	r2, #3
  403726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40372a:	bf18      	it	ne
  40372c:	3203      	addne	r2, #3
  40372e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403732:	f1c2 0320 	rsb	r3, r2, #32
  403736:	fa00 fc03 	lsl.w	ip, r0, r3
  40373a:	fa20 f002 	lsr.w	r0, r0, r2
  40373e:	fa01 fe03 	lsl.w	lr, r1, r3
  403742:	ea40 000e 	orr.w	r0, r0, lr
  403746:	fa21 f102 	lsr.w	r1, r1, r2
  40374a:	4414      	add	r4, r2
  40374c:	e6c1      	b.n	4034d2 <__adddf3+0xe6>
  40374e:	bf00      	nop

00403750 <__aeabi_dmul>:
  403750:	b570      	push	{r4, r5, r6, lr}
  403752:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403756:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40375a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40375e:	bf1d      	ittte	ne
  403760:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403764:	ea94 0f0c 	teqne	r4, ip
  403768:	ea95 0f0c 	teqne	r5, ip
  40376c:	f000 f8de 	bleq	40392c <__aeabi_dmul+0x1dc>
  403770:	442c      	add	r4, r5
  403772:	ea81 0603 	eor.w	r6, r1, r3
  403776:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40377a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40377e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403782:	bf18      	it	ne
  403784:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403788:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40378c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403790:	d038      	beq.n	403804 <__aeabi_dmul+0xb4>
  403792:	fba0 ce02 	umull	ip, lr, r0, r2
  403796:	f04f 0500 	mov.w	r5, #0
  40379a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40379e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4037a2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4037a6:	f04f 0600 	mov.w	r6, #0
  4037aa:	fbe1 5603 	umlal	r5, r6, r1, r3
  4037ae:	f09c 0f00 	teq	ip, #0
  4037b2:	bf18      	it	ne
  4037b4:	f04e 0e01 	orrne.w	lr, lr, #1
  4037b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4037bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4037c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4037c4:	d204      	bcs.n	4037d0 <__aeabi_dmul+0x80>
  4037c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4037ca:	416d      	adcs	r5, r5
  4037cc:	eb46 0606 	adc.w	r6, r6, r6
  4037d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4037d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4037d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4037dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4037e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4037e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4037e8:	bf88      	it	hi
  4037ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4037ee:	d81e      	bhi.n	40382e <__aeabi_dmul+0xde>
  4037f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4037f4:	bf08      	it	eq
  4037f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4037fa:	f150 0000 	adcs.w	r0, r0, #0
  4037fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403802:	bd70      	pop	{r4, r5, r6, pc}
  403804:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403808:	ea46 0101 	orr.w	r1, r6, r1
  40380c:	ea40 0002 	orr.w	r0, r0, r2
  403810:	ea81 0103 	eor.w	r1, r1, r3
  403814:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403818:	bfc2      	ittt	gt
  40381a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40381e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403822:	bd70      	popgt	{r4, r5, r6, pc}
  403824:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403828:	f04f 0e00 	mov.w	lr, #0
  40382c:	3c01      	subs	r4, #1
  40382e:	f300 80ab 	bgt.w	403988 <__aeabi_dmul+0x238>
  403832:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403836:	bfde      	ittt	le
  403838:	2000      	movle	r0, #0
  40383a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40383e:	bd70      	pople	{r4, r5, r6, pc}
  403840:	f1c4 0400 	rsb	r4, r4, #0
  403844:	3c20      	subs	r4, #32
  403846:	da35      	bge.n	4038b4 <__aeabi_dmul+0x164>
  403848:	340c      	adds	r4, #12
  40384a:	dc1b      	bgt.n	403884 <__aeabi_dmul+0x134>
  40384c:	f104 0414 	add.w	r4, r4, #20
  403850:	f1c4 0520 	rsb	r5, r4, #32
  403854:	fa00 f305 	lsl.w	r3, r0, r5
  403858:	fa20 f004 	lsr.w	r0, r0, r4
  40385c:	fa01 f205 	lsl.w	r2, r1, r5
  403860:	ea40 0002 	orr.w	r0, r0, r2
  403864:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403868:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40386c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403870:	fa21 f604 	lsr.w	r6, r1, r4
  403874:	eb42 0106 	adc.w	r1, r2, r6
  403878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40387c:	bf08      	it	eq
  40387e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403882:	bd70      	pop	{r4, r5, r6, pc}
  403884:	f1c4 040c 	rsb	r4, r4, #12
  403888:	f1c4 0520 	rsb	r5, r4, #32
  40388c:	fa00 f304 	lsl.w	r3, r0, r4
  403890:	fa20 f005 	lsr.w	r0, r0, r5
  403894:	fa01 f204 	lsl.w	r2, r1, r4
  403898:	ea40 0002 	orr.w	r0, r0, r2
  40389c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4038a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4038a4:	f141 0100 	adc.w	r1, r1, #0
  4038a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4038ac:	bf08      	it	eq
  4038ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4038b2:	bd70      	pop	{r4, r5, r6, pc}
  4038b4:	f1c4 0520 	rsb	r5, r4, #32
  4038b8:	fa00 f205 	lsl.w	r2, r0, r5
  4038bc:	ea4e 0e02 	orr.w	lr, lr, r2
  4038c0:	fa20 f304 	lsr.w	r3, r0, r4
  4038c4:	fa01 f205 	lsl.w	r2, r1, r5
  4038c8:	ea43 0302 	orr.w	r3, r3, r2
  4038cc:	fa21 f004 	lsr.w	r0, r1, r4
  4038d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4038d4:	fa21 f204 	lsr.w	r2, r1, r4
  4038d8:	ea20 0002 	bic.w	r0, r0, r2
  4038dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4038e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4038e4:	bf08      	it	eq
  4038e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4038ea:	bd70      	pop	{r4, r5, r6, pc}
  4038ec:	f094 0f00 	teq	r4, #0
  4038f0:	d10f      	bne.n	403912 <__aeabi_dmul+0x1c2>
  4038f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4038f6:	0040      	lsls	r0, r0, #1
  4038f8:	eb41 0101 	adc.w	r1, r1, r1
  4038fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403900:	bf08      	it	eq
  403902:	3c01      	subeq	r4, #1
  403904:	d0f7      	beq.n	4038f6 <__aeabi_dmul+0x1a6>
  403906:	ea41 0106 	orr.w	r1, r1, r6
  40390a:	f095 0f00 	teq	r5, #0
  40390e:	bf18      	it	ne
  403910:	4770      	bxne	lr
  403912:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403916:	0052      	lsls	r2, r2, #1
  403918:	eb43 0303 	adc.w	r3, r3, r3
  40391c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403920:	bf08      	it	eq
  403922:	3d01      	subeq	r5, #1
  403924:	d0f7      	beq.n	403916 <__aeabi_dmul+0x1c6>
  403926:	ea43 0306 	orr.w	r3, r3, r6
  40392a:	4770      	bx	lr
  40392c:	ea94 0f0c 	teq	r4, ip
  403930:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403934:	bf18      	it	ne
  403936:	ea95 0f0c 	teqne	r5, ip
  40393a:	d00c      	beq.n	403956 <__aeabi_dmul+0x206>
  40393c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403940:	bf18      	it	ne
  403942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403946:	d1d1      	bne.n	4038ec <__aeabi_dmul+0x19c>
  403948:	ea81 0103 	eor.w	r1, r1, r3
  40394c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403950:	f04f 0000 	mov.w	r0, #0
  403954:	bd70      	pop	{r4, r5, r6, pc}
  403956:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40395a:	bf06      	itte	eq
  40395c:	4610      	moveq	r0, r2
  40395e:	4619      	moveq	r1, r3
  403960:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403964:	d019      	beq.n	40399a <__aeabi_dmul+0x24a>
  403966:	ea94 0f0c 	teq	r4, ip
  40396a:	d102      	bne.n	403972 <__aeabi_dmul+0x222>
  40396c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403970:	d113      	bne.n	40399a <__aeabi_dmul+0x24a>
  403972:	ea95 0f0c 	teq	r5, ip
  403976:	d105      	bne.n	403984 <__aeabi_dmul+0x234>
  403978:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40397c:	bf1c      	itt	ne
  40397e:	4610      	movne	r0, r2
  403980:	4619      	movne	r1, r3
  403982:	d10a      	bne.n	40399a <__aeabi_dmul+0x24a>
  403984:	ea81 0103 	eor.w	r1, r1, r3
  403988:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40398c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403990:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403994:	f04f 0000 	mov.w	r0, #0
  403998:	bd70      	pop	{r4, r5, r6, pc}
  40399a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40399e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4039a2:	bd70      	pop	{r4, r5, r6, pc}

004039a4 <__aeabi_ddiv>:
  4039a4:	b570      	push	{r4, r5, r6, lr}
  4039a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4039aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4039ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4039b2:	bf1d      	ittte	ne
  4039b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4039b8:	ea94 0f0c 	teqne	r4, ip
  4039bc:	ea95 0f0c 	teqne	r5, ip
  4039c0:	f000 f8a7 	bleq	403b12 <__aeabi_ddiv+0x16e>
  4039c4:	eba4 0405 	sub.w	r4, r4, r5
  4039c8:	ea81 0e03 	eor.w	lr, r1, r3
  4039cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4039d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4039d4:	f000 8088 	beq.w	403ae8 <__aeabi_ddiv+0x144>
  4039d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4039dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4039e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4039e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4039e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4039ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4039f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4039f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4039f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4039fc:	429d      	cmp	r5, r3
  4039fe:	bf08      	it	eq
  403a00:	4296      	cmpeq	r6, r2
  403a02:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403a06:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403a0a:	d202      	bcs.n	403a12 <__aeabi_ddiv+0x6e>
  403a0c:	085b      	lsrs	r3, r3, #1
  403a0e:	ea4f 0232 	mov.w	r2, r2, rrx
  403a12:	1ab6      	subs	r6, r6, r2
  403a14:	eb65 0503 	sbc.w	r5, r5, r3
  403a18:	085b      	lsrs	r3, r3, #1
  403a1a:	ea4f 0232 	mov.w	r2, r2, rrx
  403a1e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403a22:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403a26:	ebb6 0e02 	subs.w	lr, r6, r2
  403a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  403a2e:	bf22      	ittt	cs
  403a30:	1ab6      	subcs	r6, r6, r2
  403a32:	4675      	movcs	r5, lr
  403a34:	ea40 000c 	orrcs.w	r0, r0, ip
  403a38:	085b      	lsrs	r3, r3, #1
  403a3a:	ea4f 0232 	mov.w	r2, r2, rrx
  403a3e:	ebb6 0e02 	subs.w	lr, r6, r2
  403a42:	eb75 0e03 	sbcs.w	lr, r5, r3
  403a46:	bf22      	ittt	cs
  403a48:	1ab6      	subcs	r6, r6, r2
  403a4a:	4675      	movcs	r5, lr
  403a4c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403a50:	085b      	lsrs	r3, r3, #1
  403a52:	ea4f 0232 	mov.w	r2, r2, rrx
  403a56:	ebb6 0e02 	subs.w	lr, r6, r2
  403a5a:	eb75 0e03 	sbcs.w	lr, r5, r3
  403a5e:	bf22      	ittt	cs
  403a60:	1ab6      	subcs	r6, r6, r2
  403a62:	4675      	movcs	r5, lr
  403a64:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403a68:	085b      	lsrs	r3, r3, #1
  403a6a:	ea4f 0232 	mov.w	r2, r2, rrx
  403a6e:	ebb6 0e02 	subs.w	lr, r6, r2
  403a72:	eb75 0e03 	sbcs.w	lr, r5, r3
  403a76:	bf22      	ittt	cs
  403a78:	1ab6      	subcs	r6, r6, r2
  403a7a:	4675      	movcs	r5, lr
  403a7c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403a80:	ea55 0e06 	orrs.w	lr, r5, r6
  403a84:	d018      	beq.n	403ab8 <__aeabi_ddiv+0x114>
  403a86:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403a8a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403a8e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403a92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403a96:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403a9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403a9e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403aa2:	d1c0      	bne.n	403a26 <__aeabi_ddiv+0x82>
  403aa4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403aa8:	d10b      	bne.n	403ac2 <__aeabi_ddiv+0x11e>
  403aaa:	ea41 0100 	orr.w	r1, r1, r0
  403aae:	f04f 0000 	mov.w	r0, #0
  403ab2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403ab6:	e7b6      	b.n	403a26 <__aeabi_ddiv+0x82>
  403ab8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403abc:	bf04      	itt	eq
  403abe:	4301      	orreq	r1, r0
  403ac0:	2000      	moveq	r0, #0
  403ac2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403ac6:	bf88      	it	hi
  403ac8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403acc:	f63f aeaf 	bhi.w	40382e <__aeabi_dmul+0xde>
  403ad0:	ebb5 0c03 	subs.w	ip, r5, r3
  403ad4:	bf04      	itt	eq
  403ad6:	ebb6 0c02 	subseq.w	ip, r6, r2
  403ada:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403ade:	f150 0000 	adcs.w	r0, r0, #0
  403ae2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403ae6:	bd70      	pop	{r4, r5, r6, pc}
  403ae8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403aec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403af0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403af4:	bfc2      	ittt	gt
  403af6:	ebd4 050c 	rsbsgt	r5, r4, ip
  403afa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403afe:	bd70      	popgt	{r4, r5, r6, pc}
  403b00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403b04:	f04f 0e00 	mov.w	lr, #0
  403b08:	3c01      	subs	r4, #1
  403b0a:	e690      	b.n	40382e <__aeabi_dmul+0xde>
  403b0c:	ea45 0e06 	orr.w	lr, r5, r6
  403b10:	e68d      	b.n	40382e <__aeabi_dmul+0xde>
  403b12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403b16:	ea94 0f0c 	teq	r4, ip
  403b1a:	bf08      	it	eq
  403b1c:	ea95 0f0c 	teqeq	r5, ip
  403b20:	f43f af3b 	beq.w	40399a <__aeabi_dmul+0x24a>
  403b24:	ea94 0f0c 	teq	r4, ip
  403b28:	d10a      	bne.n	403b40 <__aeabi_ddiv+0x19c>
  403b2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403b2e:	f47f af34 	bne.w	40399a <__aeabi_dmul+0x24a>
  403b32:	ea95 0f0c 	teq	r5, ip
  403b36:	f47f af25 	bne.w	403984 <__aeabi_dmul+0x234>
  403b3a:	4610      	mov	r0, r2
  403b3c:	4619      	mov	r1, r3
  403b3e:	e72c      	b.n	40399a <__aeabi_dmul+0x24a>
  403b40:	ea95 0f0c 	teq	r5, ip
  403b44:	d106      	bne.n	403b54 <__aeabi_ddiv+0x1b0>
  403b46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403b4a:	f43f aefd 	beq.w	403948 <__aeabi_dmul+0x1f8>
  403b4e:	4610      	mov	r0, r2
  403b50:	4619      	mov	r1, r3
  403b52:	e722      	b.n	40399a <__aeabi_dmul+0x24a>
  403b54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403b58:	bf18      	it	ne
  403b5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403b5e:	f47f aec5 	bne.w	4038ec <__aeabi_dmul+0x19c>
  403b62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403b66:	f47f af0d 	bne.w	403984 <__aeabi_dmul+0x234>
  403b6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403b6e:	f47f aeeb 	bne.w	403948 <__aeabi_dmul+0x1f8>
  403b72:	e712      	b.n	40399a <__aeabi_dmul+0x24a>

00403b74 <__aeabi_d2iz>:
  403b74:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403b78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403b7c:	d215      	bcs.n	403baa <__aeabi_d2iz+0x36>
  403b7e:	d511      	bpl.n	403ba4 <__aeabi_d2iz+0x30>
  403b80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403b84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403b88:	d912      	bls.n	403bb0 <__aeabi_d2iz+0x3c>
  403b8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403b8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403b96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403b9a:	fa23 f002 	lsr.w	r0, r3, r2
  403b9e:	bf18      	it	ne
  403ba0:	4240      	negne	r0, r0
  403ba2:	4770      	bx	lr
  403ba4:	f04f 0000 	mov.w	r0, #0
  403ba8:	4770      	bx	lr
  403baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403bae:	d105      	bne.n	403bbc <__aeabi_d2iz+0x48>
  403bb0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403bb4:	bf08      	it	eq
  403bb6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403bba:	4770      	bx	lr
  403bbc:	f04f 0000 	mov.w	r0, #0
  403bc0:	4770      	bx	lr
  403bc2:	bf00      	nop

00403bc4 <__aeabi_uldivmod>:
  403bc4:	b953      	cbnz	r3, 403bdc <__aeabi_uldivmod+0x18>
  403bc6:	b94a      	cbnz	r2, 403bdc <__aeabi_uldivmod+0x18>
  403bc8:	2900      	cmp	r1, #0
  403bca:	bf08      	it	eq
  403bcc:	2800      	cmpeq	r0, #0
  403bce:	bf1c      	itt	ne
  403bd0:	f04f 31ff 	movne.w	r1, #4294967295
  403bd4:	f04f 30ff 	movne.w	r0, #4294967295
  403bd8:	f000 b97a 	b.w	403ed0 <__aeabi_idiv0>
  403bdc:	f1ad 0c08 	sub.w	ip, sp, #8
  403be0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403be4:	f000 f806 	bl	403bf4 <__udivmoddi4>
  403be8:	f8dd e004 	ldr.w	lr, [sp, #4]
  403bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403bf0:	b004      	add	sp, #16
  403bf2:	4770      	bx	lr

00403bf4 <__udivmoddi4>:
  403bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403bf8:	468c      	mov	ip, r1
  403bfa:	460d      	mov	r5, r1
  403bfc:	4604      	mov	r4, r0
  403bfe:	9e08      	ldr	r6, [sp, #32]
  403c00:	2b00      	cmp	r3, #0
  403c02:	d151      	bne.n	403ca8 <__udivmoddi4+0xb4>
  403c04:	428a      	cmp	r2, r1
  403c06:	4617      	mov	r7, r2
  403c08:	d96d      	bls.n	403ce6 <__udivmoddi4+0xf2>
  403c0a:	fab2 fe82 	clz	lr, r2
  403c0e:	f1be 0f00 	cmp.w	lr, #0
  403c12:	d00b      	beq.n	403c2c <__udivmoddi4+0x38>
  403c14:	f1ce 0c20 	rsb	ip, lr, #32
  403c18:	fa01 f50e 	lsl.w	r5, r1, lr
  403c1c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403c20:	fa02 f70e 	lsl.w	r7, r2, lr
  403c24:	ea4c 0c05 	orr.w	ip, ip, r5
  403c28:	fa00 f40e 	lsl.w	r4, r0, lr
  403c2c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403c30:	0c25      	lsrs	r5, r4, #16
  403c32:	fbbc f8fa 	udiv	r8, ip, sl
  403c36:	fa1f f987 	uxth.w	r9, r7
  403c3a:	fb0a cc18 	mls	ip, sl, r8, ip
  403c3e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403c42:	fb08 f309 	mul.w	r3, r8, r9
  403c46:	42ab      	cmp	r3, r5
  403c48:	d90a      	bls.n	403c60 <__udivmoddi4+0x6c>
  403c4a:	19ed      	adds	r5, r5, r7
  403c4c:	f108 32ff 	add.w	r2, r8, #4294967295
  403c50:	f080 8123 	bcs.w	403e9a <__udivmoddi4+0x2a6>
  403c54:	42ab      	cmp	r3, r5
  403c56:	f240 8120 	bls.w	403e9a <__udivmoddi4+0x2a6>
  403c5a:	f1a8 0802 	sub.w	r8, r8, #2
  403c5e:	443d      	add	r5, r7
  403c60:	1aed      	subs	r5, r5, r3
  403c62:	b2a4      	uxth	r4, r4
  403c64:	fbb5 f0fa 	udiv	r0, r5, sl
  403c68:	fb0a 5510 	mls	r5, sl, r0, r5
  403c6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403c70:	fb00 f909 	mul.w	r9, r0, r9
  403c74:	45a1      	cmp	r9, r4
  403c76:	d909      	bls.n	403c8c <__udivmoddi4+0x98>
  403c78:	19e4      	adds	r4, r4, r7
  403c7a:	f100 33ff 	add.w	r3, r0, #4294967295
  403c7e:	f080 810a 	bcs.w	403e96 <__udivmoddi4+0x2a2>
  403c82:	45a1      	cmp	r9, r4
  403c84:	f240 8107 	bls.w	403e96 <__udivmoddi4+0x2a2>
  403c88:	3802      	subs	r0, #2
  403c8a:	443c      	add	r4, r7
  403c8c:	eba4 0409 	sub.w	r4, r4, r9
  403c90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403c94:	2100      	movs	r1, #0
  403c96:	2e00      	cmp	r6, #0
  403c98:	d061      	beq.n	403d5e <__udivmoddi4+0x16a>
  403c9a:	fa24 f40e 	lsr.w	r4, r4, lr
  403c9e:	2300      	movs	r3, #0
  403ca0:	6034      	str	r4, [r6, #0]
  403ca2:	6073      	str	r3, [r6, #4]
  403ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ca8:	428b      	cmp	r3, r1
  403caa:	d907      	bls.n	403cbc <__udivmoddi4+0xc8>
  403cac:	2e00      	cmp	r6, #0
  403cae:	d054      	beq.n	403d5a <__udivmoddi4+0x166>
  403cb0:	2100      	movs	r1, #0
  403cb2:	e886 0021 	stmia.w	r6, {r0, r5}
  403cb6:	4608      	mov	r0, r1
  403cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cbc:	fab3 f183 	clz	r1, r3
  403cc0:	2900      	cmp	r1, #0
  403cc2:	f040 808e 	bne.w	403de2 <__udivmoddi4+0x1ee>
  403cc6:	42ab      	cmp	r3, r5
  403cc8:	d302      	bcc.n	403cd0 <__udivmoddi4+0xdc>
  403cca:	4282      	cmp	r2, r0
  403ccc:	f200 80fa 	bhi.w	403ec4 <__udivmoddi4+0x2d0>
  403cd0:	1a84      	subs	r4, r0, r2
  403cd2:	eb65 0503 	sbc.w	r5, r5, r3
  403cd6:	2001      	movs	r0, #1
  403cd8:	46ac      	mov	ip, r5
  403cda:	2e00      	cmp	r6, #0
  403cdc:	d03f      	beq.n	403d5e <__udivmoddi4+0x16a>
  403cde:	e886 1010 	stmia.w	r6, {r4, ip}
  403ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ce6:	b912      	cbnz	r2, 403cee <__udivmoddi4+0xfa>
  403ce8:	2701      	movs	r7, #1
  403cea:	fbb7 f7f2 	udiv	r7, r7, r2
  403cee:	fab7 fe87 	clz	lr, r7
  403cf2:	f1be 0f00 	cmp.w	lr, #0
  403cf6:	d134      	bne.n	403d62 <__udivmoddi4+0x16e>
  403cf8:	1beb      	subs	r3, r5, r7
  403cfa:	0c3a      	lsrs	r2, r7, #16
  403cfc:	fa1f fc87 	uxth.w	ip, r7
  403d00:	2101      	movs	r1, #1
  403d02:	fbb3 f8f2 	udiv	r8, r3, r2
  403d06:	0c25      	lsrs	r5, r4, #16
  403d08:	fb02 3318 	mls	r3, r2, r8, r3
  403d0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403d10:	fb0c f308 	mul.w	r3, ip, r8
  403d14:	42ab      	cmp	r3, r5
  403d16:	d907      	bls.n	403d28 <__udivmoddi4+0x134>
  403d18:	19ed      	adds	r5, r5, r7
  403d1a:	f108 30ff 	add.w	r0, r8, #4294967295
  403d1e:	d202      	bcs.n	403d26 <__udivmoddi4+0x132>
  403d20:	42ab      	cmp	r3, r5
  403d22:	f200 80d1 	bhi.w	403ec8 <__udivmoddi4+0x2d4>
  403d26:	4680      	mov	r8, r0
  403d28:	1aed      	subs	r5, r5, r3
  403d2a:	b2a3      	uxth	r3, r4
  403d2c:	fbb5 f0f2 	udiv	r0, r5, r2
  403d30:	fb02 5510 	mls	r5, r2, r0, r5
  403d34:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403d38:	fb0c fc00 	mul.w	ip, ip, r0
  403d3c:	45a4      	cmp	ip, r4
  403d3e:	d907      	bls.n	403d50 <__udivmoddi4+0x15c>
  403d40:	19e4      	adds	r4, r4, r7
  403d42:	f100 33ff 	add.w	r3, r0, #4294967295
  403d46:	d202      	bcs.n	403d4e <__udivmoddi4+0x15a>
  403d48:	45a4      	cmp	ip, r4
  403d4a:	f200 80b8 	bhi.w	403ebe <__udivmoddi4+0x2ca>
  403d4e:	4618      	mov	r0, r3
  403d50:	eba4 040c 	sub.w	r4, r4, ip
  403d54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403d58:	e79d      	b.n	403c96 <__udivmoddi4+0xa2>
  403d5a:	4631      	mov	r1, r6
  403d5c:	4630      	mov	r0, r6
  403d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d62:	f1ce 0420 	rsb	r4, lr, #32
  403d66:	fa05 f30e 	lsl.w	r3, r5, lr
  403d6a:	fa07 f70e 	lsl.w	r7, r7, lr
  403d6e:	fa20 f804 	lsr.w	r8, r0, r4
  403d72:	0c3a      	lsrs	r2, r7, #16
  403d74:	fa25 f404 	lsr.w	r4, r5, r4
  403d78:	ea48 0803 	orr.w	r8, r8, r3
  403d7c:	fbb4 f1f2 	udiv	r1, r4, r2
  403d80:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403d84:	fb02 4411 	mls	r4, r2, r1, r4
  403d88:	fa1f fc87 	uxth.w	ip, r7
  403d8c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403d90:	fb01 f30c 	mul.w	r3, r1, ip
  403d94:	42ab      	cmp	r3, r5
  403d96:	fa00 f40e 	lsl.w	r4, r0, lr
  403d9a:	d909      	bls.n	403db0 <__udivmoddi4+0x1bc>
  403d9c:	19ed      	adds	r5, r5, r7
  403d9e:	f101 30ff 	add.w	r0, r1, #4294967295
  403da2:	f080 808a 	bcs.w	403eba <__udivmoddi4+0x2c6>
  403da6:	42ab      	cmp	r3, r5
  403da8:	f240 8087 	bls.w	403eba <__udivmoddi4+0x2c6>
  403dac:	3902      	subs	r1, #2
  403dae:	443d      	add	r5, r7
  403db0:	1aeb      	subs	r3, r5, r3
  403db2:	fa1f f588 	uxth.w	r5, r8
  403db6:	fbb3 f0f2 	udiv	r0, r3, r2
  403dba:	fb02 3310 	mls	r3, r2, r0, r3
  403dbe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403dc2:	fb00 f30c 	mul.w	r3, r0, ip
  403dc6:	42ab      	cmp	r3, r5
  403dc8:	d907      	bls.n	403dda <__udivmoddi4+0x1e6>
  403dca:	19ed      	adds	r5, r5, r7
  403dcc:	f100 38ff 	add.w	r8, r0, #4294967295
  403dd0:	d26f      	bcs.n	403eb2 <__udivmoddi4+0x2be>
  403dd2:	42ab      	cmp	r3, r5
  403dd4:	d96d      	bls.n	403eb2 <__udivmoddi4+0x2be>
  403dd6:	3802      	subs	r0, #2
  403dd8:	443d      	add	r5, r7
  403dda:	1aeb      	subs	r3, r5, r3
  403ddc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403de0:	e78f      	b.n	403d02 <__udivmoddi4+0x10e>
  403de2:	f1c1 0720 	rsb	r7, r1, #32
  403de6:	fa22 f807 	lsr.w	r8, r2, r7
  403dea:	408b      	lsls	r3, r1
  403dec:	fa05 f401 	lsl.w	r4, r5, r1
  403df0:	ea48 0303 	orr.w	r3, r8, r3
  403df4:	fa20 fe07 	lsr.w	lr, r0, r7
  403df8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403dfc:	40fd      	lsrs	r5, r7
  403dfe:	ea4e 0e04 	orr.w	lr, lr, r4
  403e02:	fbb5 f9fc 	udiv	r9, r5, ip
  403e06:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403e0a:	fb0c 5519 	mls	r5, ip, r9, r5
  403e0e:	fa1f f883 	uxth.w	r8, r3
  403e12:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403e16:	fb09 f408 	mul.w	r4, r9, r8
  403e1a:	42ac      	cmp	r4, r5
  403e1c:	fa02 f201 	lsl.w	r2, r2, r1
  403e20:	fa00 fa01 	lsl.w	sl, r0, r1
  403e24:	d908      	bls.n	403e38 <__udivmoddi4+0x244>
  403e26:	18ed      	adds	r5, r5, r3
  403e28:	f109 30ff 	add.w	r0, r9, #4294967295
  403e2c:	d243      	bcs.n	403eb6 <__udivmoddi4+0x2c2>
  403e2e:	42ac      	cmp	r4, r5
  403e30:	d941      	bls.n	403eb6 <__udivmoddi4+0x2c2>
  403e32:	f1a9 0902 	sub.w	r9, r9, #2
  403e36:	441d      	add	r5, r3
  403e38:	1b2d      	subs	r5, r5, r4
  403e3a:	fa1f fe8e 	uxth.w	lr, lr
  403e3e:	fbb5 f0fc 	udiv	r0, r5, ip
  403e42:	fb0c 5510 	mls	r5, ip, r0, r5
  403e46:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403e4a:	fb00 f808 	mul.w	r8, r0, r8
  403e4e:	45a0      	cmp	r8, r4
  403e50:	d907      	bls.n	403e62 <__udivmoddi4+0x26e>
  403e52:	18e4      	adds	r4, r4, r3
  403e54:	f100 35ff 	add.w	r5, r0, #4294967295
  403e58:	d229      	bcs.n	403eae <__udivmoddi4+0x2ba>
  403e5a:	45a0      	cmp	r8, r4
  403e5c:	d927      	bls.n	403eae <__udivmoddi4+0x2ba>
  403e5e:	3802      	subs	r0, #2
  403e60:	441c      	add	r4, r3
  403e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403e66:	eba4 0408 	sub.w	r4, r4, r8
  403e6a:	fba0 8902 	umull	r8, r9, r0, r2
  403e6e:	454c      	cmp	r4, r9
  403e70:	46c6      	mov	lr, r8
  403e72:	464d      	mov	r5, r9
  403e74:	d315      	bcc.n	403ea2 <__udivmoddi4+0x2ae>
  403e76:	d012      	beq.n	403e9e <__udivmoddi4+0x2aa>
  403e78:	b156      	cbz	r6, 403e90 <__udivmoddi4+0x29c>
  403e7a:	ebba 030e 	subs.w	r3, sl, lr
  403e7e:	eb64 0405 	sbc.w	r4, r4, r5
  403e82:	fa04 f707 	lsl.w	r7, r4, r7
  403e86:	40cb      	lsrs	r3, r1
  403e88:	431f      	orrs	r7, r3
  403e8a:	40cc      	lsrs	r4, r1
  403e8c:	6037      	str	r7, [r6, #0]
  403e8e:	6074      	str	r4, [r6, #4]
  403e90:	2100      	movs	r1, #0
  403e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e96:	4618      	mov	r0, r3
  403e98:	e6f8      	b.n	403c8c <__udivmoddi4+0x98>
  403e9a:	4690      	mov	r8, r2
  403e9c:	e6e0      	b.n	403c60 <__udivmoddi4+0x6c>
  403e9e:	45c2      	cmp	sl, r8
  403ea0:	d2ea      	bcs.n	403e78 <__udivmoddi4+0x284>
  403ea2:	ebb8 0e02 	subs.w	lr, r8, r2
  403ea6:	eb69 0503 	sbc.w	r5, r9, r3
  403eaa:	3801      	subs	r0, #1
  403eac:	e7e4      	b.n	403e78 <__udivmoddi4+0x284>
  403eae:	4628      	mov	r0, r5
  403eb0:	e7d7      	b.n	403e62 <__udivmoddi4+0x26e>
  403eb2:	4640      	mov	r0, r8
  403eb4:	e791      	b.n	403dda <__udivmoddi4+0x1e6>
  403eb6:	4681      	mov	r9, r0
  403eb8:	e7be      	b.n	403e38 <__udivmoddi4+0x244>
  403eba:	4601      	mov	r1, r0
  403ebc:	e778      	b.n	403db0 <__udivmoddi4+0x1bc>
  403ebe:	3802      	subs	r0, #2
  403ec0:	443c      	add	r4, r7
  403ec2:	e745      	b.n	403d50 <__udivmoddi4+0x15c>
  403ec4:	4608      	mov	r0, r1
  403ec6:	e708      	b.n	403cda <__udivmoddi4+0xe6>
  403ec8:	f1a8 0802 	sub.w	r8, r8, #2
  403ecc:	443d      	add	r5, r7
  403ece:	e72b      	b.n	403d28 <__udivmoddi4+0x134>

00403ed0 <__aeabi_idiv0>:
  403ed0:	4770      	bx	lr
  403ed2:	bf00      	nop

00403ed4 <__libc_init_array>:
  403ed4:	b570      	push	{r4, r5, r6, lr}
  403ed6:	4e0f      	ldr	r6, [pc, #60]	; (403f14 <__libc_init_array+0x40>)
  403ed8:	4d0f      	ldr	r5, [pc, #60]	; (403f18 <__libc_init_array+0x44>)
  403eda:	1b76      	subs	r6, r6, r5
  403edc:	10b6      	asrs	r6, r6, #2
  403ede:	bf18      	it	ne
  403ee0:	2400      	movne	r4, #0
  403ee2:	d005      	beq.n	403ef0 <__libc_init_array+0x1c>
  403ee4:	3401      	adds	r4, #1
  403ee6:	f855 3b04 	ldr.w	r3, [r5], #4
  403eea:	4798      	blx	r3
  403eec:	42a6      	cmp	r6, r4
  403eee:	d1f9      	bne.n	403ee4 <__libc_init_array+0x10>
  403ef0:	4e0a      	ldr	r6, [pc, #40]	; (403f1c <__libc_init_array+0x48>)
  403ef2:	4d0b      	ldr	r5, [pc, #44]	; (403f20 <__libc_init_array+0x4c>)
  403ef4:	1b76      	subs	r6, r6, r5
  403ef6:	f004 fd6f 	bl	4089d8 <_init>
  403efa:	10b6      	asrs	r6, r6, #2
  403efc:	bf18      	it	ne
  403efe:	2400      	movne	r4, #0
  403f00:	d006      	beq.n	403f10 <__libc_init_array+0x3c>
  403f02:	3401      	adds	r4, #1
  403f04:	f855 3b04 	ldr.w	r3, [r5], #4
  403f08:	4798      	blx	r3
  403f0a:	42a6      	cmp	r6, r4
  403f0c:	d1f9      	bne.n	403f02 <__libc_init_array+0x2e>
  403f0e:	bd70      	pop	{r4, r5, r6, pc}
  403f10:	bd70      	pop	{r4, r5, r6, pc}
  403f12:	bf00      	nop
  403f14:	004089e4 	.word	0x004089e4
  403f18:	004089e4 	.word	0x004089e4
  403f1c:	004089ec 	.word	0x004089ec
  403f20:	004089e4 	.word	0x004089e4

00403f24 <memset>:
  403f24:	b470      	push	{r4, r5, r6}
  403f26:	0786      	lsls	r6, r0, #30
  403f28:	d046      	beq.n	403fb8 <memset+0x94>
  403f2a:	1e54      	subs	r4, r2, #1
  403f2c:	2a00      	cmp	r2, #0
  403f2e:	d041      	beq.n	403fb4 <memset+0x90>
  403f30:	b2ca      	uxtb	r2, r1
  403f32:	4603      	mov	r3, r0
  403f34:	e002      	b.n	403f3c <memset+0x18>
  403f36:	f114 34ff 	adds.w	r4, r4, #4294967295
  403f3a:	d33b      	bcc.n	403fb4 <memset+0x90>
  403f3c:	f803 2b01 	strb.w	r2, [r3], #1
  403f40:	079d      	lsls	r5, r3, #30
  403f42:	d1f8      	bne.n	403f36 <memset+0x12>
  403f44:	2c03      	cmp	r4, #3
  403f46:	d92e      	bls.n	403fa6 <memset+0x82>
  403f48:	b2cd      	uxtb	r5, r1
  403f4a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403f4e:	2c0f      	cmp	r4, #15
  403f50:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403f54:	d919      	bls.n	403f8a <memset+0x66>
  403f56:	f103 0210 	add.w	r2, r3, #16
  403f5a:	4626      	mov	r6, r4
  403f5c:	3e10      	subs	r6, #16
  403f5e:	2e0f      	cmp	r6, #15
  403f60:	f842 5c10 	str.w	r5, [r2, #-16]
  403f64:	f842 5c0c 	str.w	r5, [r2, #-12]
  403f68:	f842 5c08 	str.w	r5, [r2, #-8]
  403f6c:	f842 5c04 	str.w	r5, [r2, #-4]
  403f70:	f102 0210 	add.w	r2, r2, #16
  403f74:	d8f2      	bhi.n	403f5c <memset+0x38>
  403f76:	f1a4 0210 	sub.w	r2, r4, #16
  403f7a:	f022 020f 	bic.w	r2, r2, #15
  403f7e:	f004 040f 	and.w	r4, r4, #15
  403f82:	3210      	adds	r2, #16
  403f84:	2c03      	cmp	r4, #3
  403f86:	4413      	add	r3, r2
  403f88:	d90d      	bls.n	403fa6 <memset+0x82>
  403f8a:	461e      	mov	r6, r3
  403f8c:	4622      	mov	r2, r4
  403f8e:	3a04      	subs	r2, #4
  403f90:	2a03      	cmp	r2, #3
  403f92:	f846 5b04 	str.w	r5, [r6], #4
  403f96:	d8fa      	bhi.n	403f8e <memset+0x6a>
  403f98:	1f22      	subs	r2, r4, #4
  403f9a:	f022 0203 	bic.w	r2, r2, #3
  403f9e:	3204      	adds	r2, #4
  403fa0:	4413      	add	r3, r2
  403fa2:	f004 0403 	and.w	r4, r4, #3
  403fa6:	b12c      	cbz	r4, 403fb4 <memset+0x90>
  403fa8:	b2c9      	uxtb	r1, r1
  403faa:	441c      	add	r4, r3
  403fac:	f803 1b01 	strb.w	r1, [r3], #1
  403fb0:	429c      	cmp	r4, r3
  403fb2:	d1fb      	bne.n	403fac <memset+0x88>
  403fb4:	bc70      	pop	{r4, r5, r6}
  403fb6:	4770      	bx	lr
  403fb8:	4614      	mov	r4, r2
  403fba:	4603      	mov	r3, r0
  403fbc:	e7c2      	b.n	403f44 <memset+0x20>
  403fbe:	bf00      	nop

00403fc0 <sprintf>:
  403fc0:	b40e      	push	{r1, r2, r3}
  403fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  403fc4:	b09c      	sub	sp, #112	; 0x70
  403fc6:	ab21      	add	r3, sp, #132	; 0x84
  403fc8:	490f      	ldr	r1, [pc, #60]	; (404008 <sprintf+0x48>)
  403fca:	f853 2b04 	ldr.w	r2, [r3], #4
  403fce:	9301      	str	r3, [sp, #4]
  403fd0:	4605      	mov	r5, r0
  403fd2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403fd6:	6808      	ldr	r0, [r1, #0]
  403fd8:	9502      	str	r5, [sp, #8]
  403fda:	f44f 7702 	mov.w	r7, #520	; 0x208
  403fde:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403fe2:	a902      	add	r1, sp, #8
  403fe4:	9506      	str	r5, [sp, #24]
  403fe6:	f8ad 7014 	strh.w	r7, [sp, #20]
  403fea:	9404      	str	r4, [sp, #16]
  403fec:	9407      	str	r4, [sp, #28]
  403fee:	f8ad 6016 	strh.w	r6, [sp, #22]
  403ff2:	f000 f80b 	bl	40400c <_svfprintf_r>
  403ff6:	9b02      	ldr	r3, [sp, #8]
  403ff8:	2200      	movs	r2, #0
  403ffa:	701a      	strb	r2, [r3, #0]
  403ffc:	b01c      	add	sp, #112	; 0x70
  403ffe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404002:	b003      	add	sp, #12
  404004:	4770      	bx	lr
  404006:	bf00      	nop
  404008:	20400024 	.word	0x20400024

0040400c <_svfprintf_r>:
  40400c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404010:	b0c3      	sub	sp, #268	; 0x10c
  404012:	460c      	mov	r4, r1
  404014:	910b      	str	r1, [sp, #44]	; 0x2c
  404016:	4692      	mov	sl, r2
  404018:	930f      	str	r3, [sp, #60]	; 0x3c
  40401a:	900c      	str	r0, [sp, #48]	; 0x30
  40401c:	f002 fa0c 	bl	406438 <_localeconv_r>
  404020:	6803      	ldr	r3, [r0, #0]
  404022:	931a      	str	r3, [sp, #104]	; 0x68
  404024:	4618      	mov	r0, r3
  404026:	f003 f8eb 	bl	407200 <strlen>
  40402a:	89a3      	ldrh	r3, [r4, #12]
  40402c:	9019      	str	r0, [sp, #100]	; 0x64
  40402e:	0619      	lsls	r1, r3, #24
  404030:	d503      	bpl.n	40403a <_svfprintf_r+0x2e>
  404032:	6923      	ldr	r3, [r4, #16]
  404034:	2b00      	cmp	r3, #0
  404036:	f001 8003 	beq.w	405040 <_svfprintf_r+0x1034>
  40403a:	2300      	movs	r3, #0
  40403c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404040:	9313      	str	r3, [sp, #76]	; 0x4c
  404042:	9315      	str	r3, [sp, #84]	; 0x54
  404044:	9314      	str	r3, [sp, #80]	; 0x50
  404046:	9327      	str	r3, [sp, #156]	; 0x9c
  404048:	9326      	str	r3, [sp, #152]	; 0x98
  40404a:	9318      	str	r3, [sp, #96]	; 0x60
  40404c:	931b      	str	r3, [sp, #108]	; 0x6c
  40404e:	9309      	str	r3, [sp, #36]	; 0x24
  404050:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  404054:	46c8      	mov	r8, r9
  404056:	9316      	str	r3, [sp, #88]	; 0x58
  404058:	9317      	str	r3, [sp, #92]	; 0x5c
  40405a:	f89a 3000 	ldrb.w	r3, [sl]
  40405e:	4654      	mov	r4, sl
  404060:	b1e3      	cbz	r3, 40409c <_svfprintf_r+0x90>
  404062:	2b25      	cmp	r3, #37	; 0x25
  404064:	d102      	bne.n	40406c <_svfprintf_r+0x60>
  404066:	e019      	b.n	40409c <_svfprintf_r+0x90>
  404068:	2b25      	cmp	r3, #37	; 0x25
  40406a:	d003      	beq.n	404074 <_svfprintf_r+0x68>
  40406c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404070:	2b00      	cmp	r3, #0
  404072:	d1f9      	bne.n	404068 <_svfprintf_r+0x5c>
  404074:	eba4 050a 	sub.w	r5, r4, sl
  404078:	b185      	cbz	r5, 40409c <_svfprintf_r+0x90>
  40407a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40407c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40407e:	f8c8 a000 	str.w	sl, [r8]
  404082:	3301      	adds	r3, #1
  404084:	442a      	add	r2, r5
  404086:	2b07      	cmp	r3, #7
  404088:	f8c8 5004 	str.w	r5, [r8, #4]
  40408c:	9227      	str	r2, [sp, #156]	; 0x9c
  40408e:	9326      	str	r3, [sp, #152]	; 0x98
  404090:	dc7f      	bgt.n	404192 <_svfprintf_r+0x186>
  404092:	f108 0808 	add.w	r8, r8, #8
  404096:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404098:	442b      	add	r3, r5
  40409a:	9309      	str	r3, [sp, #36]	; 0x24
  40409c:	7823      	ldrb	r3, [r4, #0]
  40409e:	2b00      	cmp	r3, #0
  4040a0:	d07f      	beq.n	4041a2 <_svfprintf_r+0x196>
  4040a2:	2300      	movs	r3, #0
  4040a4:	461a      	mov	r2, r3
  4040a6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4040aa:	4619      	mov	r1, r3
  4040ac:	930d      	str	r3, [sp, #52]	; 0x34
  4040ae:	469b      	mov	fp, r3
  4040b0:	f04f 30ff 	mov.w	r0, #4294967295
  4040b4:	7863      	ldrb	r3, [r4, #1]
  4040b6:	900a      	str	r0, [sp, #40]	; 0x28
  4040b8:	f104 0a01 	add.w	sl, r4, #1
  4040bc:	f10a 0a01 	add.w	sl, sl, #1
  4040c0:	f1a3 0020 	sub.w	r0, r3, #32
  4040c4:	2858      	cmp	r0, #88	; 0x58
  4040c6:	f200 83c1 	bhi.w	40484c <_svfprintf_r+0x840>
  4040ca:	e8df f010 	tbh	[pc, r0, lsl #1]
  4040ce:	0238      	.short	0x0238
  4040d0:	03bf03bf 	.word	0x03bf03bf
  4040d4:	03bf0240 	.word	0x03bf0240
  4040d8:	03bf03bf 	.word	0x03bf03bf
  4040dc:	03bf03bf 	.word	0x03bf03bf
  4040e0:	024503bf 	.word	0x024503bf
  4040e4:	03bf0203 	.word	0x03bf0203
  4040e8:	026b005d 	.word	0x026b005d
  4040ec:	028603bf 	.word	0x028603bf
  4040f0:	039d039d 	.word	0x039d039d
  4040f4:	039d039d 	.word	0x039d039d
  4040f8:	039d039d 	.word	0x039d039d
  4040fc:	039d039d 	.word	0x039d039d
  404100:	03bf039d 	.word	0x03bf039d
  404104:	03bf03bf 	.word	0x03bf03bf
  404108:	03bf03bf 	.word	0x03bf03bf
  40410c:	03bf03bf 	.word	0x03bf03bf
  404110:	03bf03bf 	.word	0x03bf03bf
  404114:	033703bf 	.word	0x033703bf
  404118:	03bf0357 	.word	0x03bf0357
  40411c:	03bf0357 	.word	0x03bf0357
  404120:	03bf03bf 	.word	0x03bf03bf
  404124:	039803bf 	.word	0x039803bf
  404128:	03bf03bf 	.word	0x03bf03bf
  40412c:	03bf03ad 	.word	0x03bf03ad
  404130:	03bf03bf 	.word	0x03bf03bf
  404134:	03bf03bf 	.word	0x03bf03bf
  404138:	03bf0259 	.word	0x03bf0259
  40413c:	031e03bf 	.word	0x031e03bf
  404140:	03bf03bf 	.word	0x03bf03bf
  404144:	03bf03bf 	.word	0x03bf03bf
  404148:	03bf03bf 	.word	0x03bf03bf
  40414c:	03bf03bf 	.word	0x03bf03bf
  404150:	03bf03bf 	.word	0x03bf03bf
  404154:	02db02c6 	.word	0x02db02c6
  404158:	03570357 	.word	0x03570357
  40415c:	028b0357 	.word	0x028b0357
  404160:	03bf02db 	.word	0x03bf02db
  404164:	029003bf 	.word	0x029003bf
  404168:	029d03bf 	.word	0x029d03bf
  40416c:	02b401cc 	.word	0x02b401cc
  404170:	03bf0208 	.word	0x03bf0208
  404174:	03bf01e1 	.word	0x03bf01e1
  404178:	03bf007e 	.word	0x03bf007e
  40417c:	020d03bf 	.word	0x020d03bf
  404180:	980d      	ldr	r0, [sp, #52]	; 0x34
  404182:	930f      	str	r3, [sp, #60]	; 0x3c
  404184:	4240      	negs	r0, r0
  404186:	900d      	str	r0, [sp, #52]	; 0x34
  404188:	f04b 0b04 	orr.w	fp, fp, #4
  40418c:	f89a 3000 	ldrb.w	r3, [sl]
  404190:	e794      	b.n	4040bc <_svfprintf_r+0xb0>
  404192:	aa25      	add	r2, sp, #148	; 0x94
  404194:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404196:	980c      	ldr	r0, [sp, #48]	; 0x30
  404198:	f003 f8a0 	bl	4072dc <__ssprint_r>
  40419c:	b940      	cbnz	r0, 4041b0 <_svfprintf_r+0x1a4>
  40419e:	46c8      	mov	r8, r9
  4041a0:	e779      	b.n	404096 <_svfprintf_r+0x8a>
  4041a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4041a4:	b123      	cbz	r3, 4041b0 <_svfprintf_r+0x1a4>
  4041a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041aa:	aa25      	add	r2, sp, #148	; 0x94
  4041ac:	f003 f896 	bl	4072dc <__ssprint_r>
  4041b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041b2:	899b      	ldrh	r3, [r3, #12]
  4041b4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4041b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041ba:	bf18      	it	ne
  4041bc:	f04f 33ff 	movne.w	r3, #4294967295
  4041c0:	9309      	str	r3, [sp, #36]	; 0x24
  4041c2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4041c4:	b043      	add	sp, #268	; 0x10c
  4041c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041ca:	f01b 0f20 	tst.w	fp, #32
  4041ce:	9311      	str	r3, [sp, #68]	; 0x44
  4041d0:	f040 81dd 	bne.w	40458e <_svfprintf_r+0x582>
  4041d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4041d6:	f01b 0f10 	tst.w	fp, #16
  4041da:	4613      	mov	r3, r2
  4041dc:	f040 856e 	bne.w	404cbc <_svfprintf_r+0xcb0>
  4041e0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4041e4:	f000 856a 	beq.w	404cbc <_svfprintf_r+0xcb0>
  4041e8:	8814      	ldrh	r4, [r2, #0]
  4041ea:	3204      	adds	r2, #4
  4041ec:	2500      	movs	r5, #0
  4041ee:	2301      	movs	r3, #1
  4041f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4041f2:	2700      	movs	r7, #0
  4041f4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4041f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4041fa:	1c4a      	adds	r2, r1, #1
  4041fc:	f000 8265 	beq.w	4046ca <_svfprintf_r+0x6be>
  404200:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404204:	9207      	str	r2, [sp, #28]
  404206:	ea54 0205 	orrs.w	r2, r4, r5
  40420a:	f040 8264 	bne.w	4046d6 <_svfprintf_r+0x6ca>
  40420e:	2900      	cmp	r1, #0
  404210:	f040 843c 	bne.w	404a8c <_svfprintf_r+0xa80>
  404214:	2b00      	cmp	r3, #0
  404216:	f040 84d7 	bne.w	404bc8 <_svfprintf_r+0xbbc>
  40421a:	f01b 0301 	ands.w	r3, fp, #1
  40421e:	930e      	str	r3, [sp, #56]	; 0x38
  404220:	f000 8604 	beq.w	404e2c <_svfprintf_r+0xe20>
  404224:	ae42      	add	r6, sp, #264	; 0x108
  404226:	2330      	movs	r3, #48	; 0x30
  404228:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40422c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40422e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404230:	4293      	cmp	r3, r2
  404232:	bfb8      	it	lt
  404234:	4613      	movlt	r3, r2
  404236:	9308      	str	r3, [sp, #32]
  404238:	2300      	movs	r3, #0
  40423a:	9312      	str	r3, [sp, #72]	; 0x48
  40423c:	b117      	cbz	r7, 404244 <_svfprintf_r+0x238>
  40423e:	9b08      	ldr	r3, [sp, #32]
  404240:	3301      	adds	r3, #1
  404242:	9308      	str	r3, [sp, #32]
  404244:	9b07      	ldr	r3, [sp, #28]
  404246:	f013 0302 	ands.w	r3, r3, #2
  40424a:	9310      	str	r3, [sp, #64]	; 0x40
  40424c:	d002      	beq.n	404254 <_svfprintf_r+0x248>
  40424e:	9b08      	ldr	r3, [sp, #32]
  404250:	3302      	adds	r3, #2
  404252:	9308      	str	r3, [sp, #32]
  404254:	9b07      	ldr	r3, [sp, #28]
  404256:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40425a:	f040 830e 	bne.w	40487a <_svfprintf_r+0x86e>
  40425e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404260:	9a08      	ldr	r2, [sp, #32]
  404262:	eba3 0b02 	sub.w	fp, r3, r2
  404266:	f1bb 0f00 	cmp.w	fp, #0
  40426a:	f340 8306 	ble.w	40487a <_svfprintf_r+0x86e>
  40426e:	f1bb 0f10 	cmp.w	fp, #16
  404272:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404274:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404276:	dd29      	ble.n	4042cc <_svfprintf_r+0x2c0>
  404278:	4643      	mov	r3, r8
  40427a:	4621      	mov	r1, r4
  40427c:	46a8      	mov	r8, r5
  40427e:	2710      	movs	r7, #16
  404280:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404282:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404284:	e006      	b.n	404294 <_svfprintf_r+0x288>
  404286:	f1ab 0b10 	sub.w	fp, fp, #16
  40428a:	f1bb 0f10 	cmp.w	fp, #16
  40428e:	f103 0308 	add.w	r3, r3, #8
  404292:	dd18      	ble.n	4042c6 <_svfprintf_r+0x2ba>
  404294:	3201      	adds	r2, #1
  404296:	48b7      	ldr	r0, [pc, #732]	; (404574 <_svfprintf_r+0x568>)
  404298:	9226      	str	r2, [sp, #152]	; 0x98
  40429a:	3110      	adds	r1, #16
  40429c:	2a07      	cmp	r2, #7
  40429e:	9127      	str	r1, [sp, #156]	; 0x9c
  4042a0:	e883 0081 	stmia.w	r3, {r0, r7}
  4042a4:	ddef      	ble.n	404286 <_svfprintf_r+0x27a>
  4042a6:	aa25      	add	r2, sp, #148	; 0x94
  4042a8:	4629      	mov	r1, r5
  4042aa:	4620      	mov	r0, r4
  4042ac:	f003 f816 	bl	4072dc <__ssprint_r>
  4042b0:	2800      	cmp	r0, #0
  4042b2:	f47f af7d 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4042b6:	f1ab 0b10 	sub.w	fp, fp, #16
  4042ba:	f1bb 0f10 	cmp.w	fp, #16
  4042be:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4042c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4042c2:	464b      	mov	r3, r9
  4042c4:	dce6      	bgt.n	404294 <_svfprintf_r+0x288>
  4042c6:	4645      	mov	r5, r8
  4042c8:	460c      	mov	r4, r1
  4042ca:	4698      	mov	r8, r3
  4042cc:	3201      	adds	r2, #1
  4042ce:	4ba9      	ldr	r3, [pc, #676]	; (404574 <_svfprintf_r+0x568>)
  4042d0:	9226      	str	r2, [sp, #152]	; 0x98
  4042d2:	445c      	add	r4, fp
  4042d4:	2a07      	cmp	r2, #7
  4042d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4042d8:	e888 0808 	stmia.w	r8, {r3, fp}
  4042dc:	f300 8498 	bgt.w	404c10 <_svfprintf_r+0xc04>
  4042e0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4042e4:	f108 0808 	add.w	r8, r8, #8
  4042e8:	b177      	cbz	r7, 404308 <_svfprintf_r+0x2fc>
  4042ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042ec:	3301      	adds	r3, #1
  4042ee:	3401      	adds	r4, #1
  4042f0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4042f4:	2201      	movs	r2, #1
  4042f6:	2b07      	cmp	r3, #7
  4042f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4042fa:	9326      	str	r3, [sp, #152]	; 0x98
  4042fc:	e888 0006 	stmia.w	r8, {r1, r2}
  404300:	f300 83db 	bgt.w	404aba <_svfprintf_r+0xaae>
  404304:	f108 0808 	add.w	r8, r8, #8
  404308:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40430a:	b16b      	cbz	r3, 404328 <_svfprintf_r+0x31c>
  40430c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40430e:	3301      	adds	r3, #1
  404310:	3402      	adds	r4, #2
  404312:	a91e      	add	r1, sp, #120	; 0x78
  404314:	2202      	movs	r2, #2
  404316:	2b07      	cmp	r3, #7
  404318:	9427      	str	r4, [sp, #156]	; 0x9c
  40431a:	9326      	str	r3, [sp, #152]	; 0x98
  40431c:	e888 0006 	stmia.w	r8, {r1, r2}
  404320:	f300 83d6 	bgt.w	404ad0 <_svfprintf_r+0xac4>
  404324:	f108 0808 	add.w	r8, r8, #8
  404328:	2d80      	cmp	r5, #128	; 0x80
  40432a:	f000 8315 	beq.w	404958 <_svfprintf_r+0x94c>
  40432e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404330:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404332:	1a9f      	subs	r7, r3, r2
  404334:	2f00      	cmp	r7, #0
  404336:	dd36      	ble.n	4043a6 <_svfprintf_r+0x39a>
  404338:	2f10      	cmp	r7, #16
  40433a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40433c:	4d8e      	ldr	r5, [pc, #568]	; (404578 <_svfprintf_r+0x56c>)
  40433e:	dd27      	ble.n	404390 <_svfprintf_r+0x384>
  404340:	4642      	mov	r2, r8
  404342:	4621      	mov	r1, r4
  404344:	46b0      	mov	r8, r6
  404346:	f04f 0b10 	mov.w	fp, #16
  40434a:	462e      	mov	r6, r5
  40434c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40434e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404350:	e004      	b.n	40435c <_svfprintf_r+0x350>
  404352:	3f10      	subs	r7, #16
  404354:	2f10      	cmp	r7, #16
  404356:	f102 0208 	add.w	r2, r2, #8
  40435a:	dd15      	ble.n	404388 <_svfprintf_r+0x37c>
  40435c:	3301      	adds	r3, #1
  40435e:	3110      	adds	r1, #16
  404360:	2b07      	cmp	r3, #7
  404362:	9127      	str	r1, [sp, #156]	; 0x9c
  404364:	9326      	str	r3, [sp, #152]	; 0x98
  404366:	e882 0840 	stmia.w	r2, {r6, fp}
  40436a:	ddf2      	ble.n	404352 <_svfprintf_r+0x346>
  40436c:	aa25      	add	r2, sp, #148	; 0x94
  40436e:	4629      	mov	r1, r5
  404370:	4620      	mov	r0, r4
  404372:	f002 ffb3 	bl	4072dc <__ssprint_r>
  404376:	2800      	cmp	r0, #0
  404378:	f47f af1a 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  40437c:	3f10      	subs	r7, #16
  40437e:	2f10      	cmp	r7, #16
  404380:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404382:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404384:	464a      	mov	r2, r9
  404386:	dce9      	bgt.n	40435c <_svfprintf_r+0x350>
  404388:	4635      	mov	r5, r6
  40438a:	460c      	mov	r4, r1
  40438c:	4646      	mov	r6, r8
  40438e:	4690      	mov	r8, r2
  404390:	3301      	adds	r3, #1
  404392:	443c      	add	r4, r7
  404394:	2b07      	cmp	r3, #7
  404396:	9427      	str	r4, [sp, #156]	; 0x9c
  404398:	9326      	str	r3, [sp, #152]	; 0x98
  40439a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40439e:	f300 8381 	bgt.w	404aa4 <_svfprintf_r+0xa98>
  4043a2:	f108 0808 	add.w	r8, r8, #8
  4043a6:	9b07      	ldr	r3, [sp, #28]
  4043a8:	05df      	lsls	r7, r3, #23
  4043aa:	f100 8268 	bmi.w	40487e <_svfprintf_r+0x872>
  4043ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4043b2:	f8c8 6000 	str.w	r6, [r8]
  4043b6:	3301      	adds	r3, #1
  4043b8:	440c      	add	r4, r1
  4043ba:	2b07      	cmp	r3, #7
  4043bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4043be:	f8c8 1004 	str.w	r1, [r8, #4]
  4043c2:	9326      	str	r3, [sp, #152]	; 0x98
  4043c4:	f300 834d 	bgt.w	404a62 <_svfprintf_r+0xa56>
  4043c8:	f108 0808 	add.w	r8, r8, #8
  4043cc:	9b07      	ldr	r3, [sp, #28]
  4043ce:	075b      	lsls	r3, r3, #29
  4043d0:	d53a      	bpl.n	404448 <_svfprintf_r+0x43c>
  4043d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043d4:	9a08      	ldr	r2, [sp, #32]
  4043d6:	1a9d      	subs	r5, r3, r2
  4043d8:	2d00      	cmp	r5, #0
  4043da:	dd35      	ble.n	404448 <_svfprintf_r+0x43c>
  4043dc:	2d10      	cmp	r5, #16
  4043de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043e0:	dd20      	ble.n	404424 <_svfprintf_r+0x418>
  4043e2:	2610      	movs	r6, #16
  4043e4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4043ea:	e004      	b.n	4043f6 <_svfprintf_r+0x3ea>
  4043ec:	3d10      	subs	r5, #16
  4043ee:	2d10      	cmp	r5, #16
  4043f0:	f108 0808 	add.w	r8, r8, #8
  4043f4:	dd16      	ble.n	404424 <_svfprintf_r+0x418>
  4043f6:	3301      	adds	r3, #1
  4043f8:	4a5e      	ldr	r2, [pc, #376]	; (404574 <_svfprintf_r+0x568>)
  4043fa:	9326      	str	r3, [sp, #152]	; 0x98
  4043fc:	3410      	adds	r4, #16
  4043fe:	2b07      	cmp	r3, #7
  404400:	9427      	str	r4, [sp, #156]	; 0x9c
  404402:	e888 0044 	stmia.w	r8, {r2, r6}
  404406:	ddf1      	ble.n	4043ec <_svfprintf_r+0x3e0>
  404408:	aa25      	add	r2, sp, #148	; 0x94
  40440a:	4659      	mov	r1, fp
  40440c:	4638      	mov	r0, r7
  40440e:	f002 ff65 	bl	4072dc <__ssprint_r>
  404412:	2800      	cmp	r0, #0
  404414:	f47f aecc 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404418:	3d10      	subs	r5, #16
  40441a:	2d10      	cmp	r5, #16
  40441c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40441e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404420:	46c8      	mov	r8, r9
  404422:	dce8      	bgt.n	4043f6 <_svfprintf_r+0x3ea>
  404424:	3301      	adds	r3, #1
  404426:	4a53      	ldr	r2, [pc, #332]	; (404574 <_svfprintf_r+0x568>)
  404428:	9326      	str	r3, [sp, #152]	; 0x98
  40442a:	442c      	add	r4, r5
  40442c:	2b07      	cmp	r3, #7
  40442e:	9427      	str	r4, [sp, #156]	; 0x9c
  404430:	e888 0024 	stmia.w	r8, {r2, r5}
  404434:	dd08      	ble.n	404448 <_svfprintf_r+0x43c>
  404436:	aa25      	add	r2, sp, #148	; 0x94
  404438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40443a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40443c:	f002 ff4e 	bl	4072dc <__ssprint_r>
  404440:	2800      	cmp	r0, #0
  404442:	f47f aeb5 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404446:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404448:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40444a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40444c:	9908      	ldr	r1, [sp, #32]
  40444e:	428a      	cmp	r2, r1
  404450:	bfac      	ite	ge
  404452:	189b      	addge	r3, r3, r2
  404454:	185b      	addlt	r3, r3, r1
  404456:	9309      	str	r3, [sp, #36]	; 0x24
  404458:	2c00      	cmp	r4, #0
  40445a:	f040 830d 	bne.w	404a78 <_svfprintf_r+0xa6c>
  40445e:	2300      	movs	r3, #0
  404460:	9326      	str	r3, [sp, #152]	; 0x98
  404462:	46c8      	mov	r8, r9
  404464:	e5f9      	b.n	40405a <_svfprintf_r+0x4e>
  404466:	9311      	str	r3, [sp, #68]	; 0x44
  404468:	f01b 0320 	ands.w	r3, fp, #32
  40446c:	f040 81e3 	bne.w	404836 <_svfprintf_r+0x82a>
  404470:	f01b 0210 	ands.w	r2, fp, #16
  404474:	f040 842e 	bne.w	404cd4 <_svfprintf_r+0xcc8>
  404478:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40447c:	f000 842a 	beq.w	404cd4 <_svfprintf_r+0xcc8>
  404480:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404482:	4613      	mov	r3, r2
  404484:	460a      	mov	r2, r1
  404486:	3204      	adds	r2, #4
  404488:	880c      	ldrh	r4, [r1, #0]
  40448a:	920f      	str	r2, [sp, #60]	; 0x3c
  40448c:	2500      	movs	r5, #0
  40448e:	e6b0      	b.n	4041f2 <_svfprintf_r+0x1e6>
  404490:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404492:	9311      	str	r3, [sp, #68]	; 0x44
  404494:	6816      	ldr	r6, [r2, #0]
  404496:	2400      	movs	r4, #0
  404498:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40449c:	1d15      	adds	r5, r2, #4
  40449e:	2e00      	cmp	r6, #0
  4044a0:	f000 86a7 	beq.w	4051f2 <_svfprintf_r+0x11e6>
  4044a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4044a6:	1c53      	adds	r3, r2, #1
  4044a8:	f000 8609 	beq.w	4050be <_svfprintf_r+0x10b2>
  4044ac:	4621      	mov	r1, r4
  4044ae:	4630      	mov	r0, r6
  4044b0:	f002 fa86 	bl	4069c0 <memchr>
  4044b4:	2800      	cmp	r0, #0
  4044b6:	f000 86e1 	beq.w	40527c <_svfprintf_r+0x1270>
  4044ba:	1b83      	subs	r3, r0, r6
  4044bc:	930e      	str	r3, [sp, #56]	; 0x38
  4044be:	940a      	str	r4, [sp, #40]	; 0x28
  4044c0:	950f      	str	r5, [sp, #60]	; 0x3c
  4044c2:	f8cd b01c 	str.w	fp, [sp, #28]
  4044c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044ca:	9308      	str	r3, [sp, #32]
  4044cc:	9412      	str	r4, [sp, #72]	; 0x48
  4044ce:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044d2:	e6b3      	b.n	40423c <_svfprintf_r+0x230>
  4044d4:	f89a 3000 	ldrb.w	r3, [sl]
  4044d8:	2201      	movs	r2, #1
  4044da:	212b      	movs	r1, #43	; 0x2b
  4044dc:	e5ee      	b.n	4040bc <_svfprintf_r+0xb0>
  4044de:	f04b 0b20 	orr.w	fp, fp, #32
  4044e2:	f89a 3000 	ldrb.w	r3, [sl]
  4044e6:	e5e9      	b.n	4040bc <_svfprintf_r+0xb0>
  4044e8:	9311      	str	r3, [sp, #68]	; 0x44
  4044ea:	2a00      	cmp	r2, #0
  4044ec:	f040 8795 	bne.w	40541a <_svfprintf_r+0x140e>
  4044f0:	4b22      	ldr	r3, [pc, #136]	; (40457c <_svfprintf_r+0x570>)
  4044f2:	9318      	str	r3, [sp, #96]	; 0x60
  4044f4:	f01b 0f20 	tst.w	fp, #32
  4044f8:	f040 8111 	bne.w	40471e <_svfprintf_r+0x712>
  4044fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4044fe:	f01b 0f10 	tst.w	fp, #16
  404502:	4613      	mov	r3, r2
  404504:	f040 83e1 	bne.w	404cca <_svfprintf_r+0xcbe>
  404508:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40450c:	f000 83dd 	beq.w	404cca <_svfprintf_r+0xcbe>
  404510:	3304      	adds	r3, #4
  404512:	8814      	ldrh	r4, [r2, #0]
  404514:	930f      	str	r3, [sp, #60]	; 0x3c
  404516:	2500      	movs	r5, #0
  404518:	f01b 0f01 	tst.w	fp, #1
  40451c:	f000 810c 	beq.w	404738 <_svfprintf_r+0x72c>
  404520:	ea54 0305 	orrs.w	r3, r4, r5
  404524:	f000 8108 	beq.w	404738 <_svfprintf_r+0x72c>
  404528:	2330      	movs	r3, #48	; 0x30
  40452a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40452e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404532:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404536:	f04b 0b02 	orr.w	fp, fp, #2
  40453a:	2302      	movs	r3, #2
  40453c:	e659      	b.n	4041f2 <_svfprintf_r+0x1e6>
  40453e:	f89a 3000 	ldrb.w	r3, [sl]
  404542:	2900      	cmp	r1, #0
  404544:	f47f adba 	bne.w	4040bc <_svfprintf_r+0xb0>
  404548:	2201      	movs	r2, #1
  40454a:	2120      	movs	r1, #32
  40454c:	e5b6      	b.n	4040bc <_svfprintf_r+0xb0>
  40454e:	f04b 0b01 	orr.w	fp, fp, #1
  404552:	f89a 3000 	ldrb.w	r3, [sl]
  404556:	e5b1      	b.n	4040bc <_svfprintf_r+0xb0>
  404558:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40455a:	6823      	ldr	r3, [r4, #0]
  40455c:	930d      	str	r3, [sp, #52]	; 0x34
  40455e:	4618      	mov	r0, r3
  404560:	2800      	cmp	r0, #0
  404562:	4623      	mov	r3, r4
  404564:	f103 0304 	add.w	r3, r3, #4
  404568:	f6ff ae0a 	blt.w	404180 <_svfprintf_r+0x174>
  40456c:	930f      	str	r3, [sp, #60]	; 0x3c
  40456e:	f89a 3000 	ldrb.w	r3, [sl]
  404572:	e5a3      	b.n	4040bc <_svfprintf_r+0xb0>
  404574:	00408798 	.word	0x00408798
  404578:	004087a8 	.word	0x004087a8
  40457c:	00408778 	.word	0x00408778
  404580:	f04b 0b10 	orr.w	fp, fp, #16
  404584:	f01b 0f20 	tst.w	fp, #32
  404588:	9311      	str	r3, [sp, #68]	; 0x44
  40458a:	f43f ae23 	beq.w	4041d4 <_svfprintf_r+0x1c8>
  40458e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404590:	3507      	adds	r5, #7
  404592:	f025 0307 	bic.w	r3, r5, #7
  404596:	f103 0208 	add.w	r2, r3, #8
  40459a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40459e:	920f      	str	r2, [sp, #60]	; 0x3c
  4045a0:	2301      	movs	r3, #1
  4045a2:	e626      	b.n	4041f2 <_svfprintf_r+0x1e6>
  4045a4:	f89a 3000 	ldrb.w	r3, [sl]
  4045a8:	2b2a      	cmp	r3, #42	; 0x2a
  4045aa:	f10a 0401 	add.w	r4, sl, #1
  4045ae:	f000 8727 	beq.w	405400 <_svfprintf_r+0x13f4>
  4045b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4045b6:	2809      	cmp	r0, #9
  4045b8:	46a2      	mov	sl, r4
  4045ba:	f200 86ad 	bhi.w	405318 <_svfprintf_r+0x130c>
  4045be:	2300      	movs	r3, #0
  4045c0:	461c      	mov	r4, r3
  4045c2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4045c6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4045ca:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4045ce:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4045d2:	2809      	cmp	r0, #9
  4045d4:	d9f5      	bls.n	4045c2 <_svfprintf_r+0x5b6>
  4045d6:	940a      	str	r4, [sp, #40]	; 0x28
  4045d8:	e572      	b.n	4040c0 <_svfprintf_r+0xb4>
  4045da:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4045de:	f89a 3000 	ldrb.w	r3, [sl]
  4045e2:	e56b      	b.n	4040bc <_svfprintf_r+0xb0>
  4045e4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4045e8:	f89a 3000 	ldrb.w	r3, [sl]
  4045ec:	e566      	b.n	4040bc <_svfprintf_r+0xb0>
  4045ee:	f89a 3000 	ldrb.w	r3, [sl]
  4045f2:	2b6c      	cmp	r3, #108	; 0x6c
  4045f4:	bf03      	ittte	eq
  4045f6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4045fa:	f04b 0b20 	orreq.w	fp, fp, #32
  4045fe:	f10a 0a01 	addeq.w	sl, sl, #1
  404602:	f04b 0b10 	orrne.w	fp, fp, #16
  404606:	e559      	b.n	4040bc <_svfprintf_r+0xb0>
  404608:	2a00      	cmp	r2, #0
  40460a:	f040 8711 	bne.w	405430 <_svfprintf_r+0x1424>
  40460e:	f01b 0f20 	tst.w	fp, #32
  404612:	f040 84f9 	bne.w	405008 <_svfprintf_r+0xffc>
  404616:	f01b 0f10 	tst.w	fp, #16
  40461a:	f040 84ac 	bne.w	404f76 <_svfprintf_r+0xf6a>
  40461e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404622:	f000 84a8 	beq.w	404f76 <_svfprintf_r+0xf6a>
  404626:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404628:	6813      	ldr	r3, [r2, #0]
  40462a:	3204      	adds	r2, #4
  40462c:	920f      	str	r2, [sp, #60]	; 0x3c
  40462e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404632:	801a      	strh	r2, [r3, #0]
  404634:	e511      	b.n	40405a <_svfprintf_r+0x4e>
  404636:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404638:	4bb3      	ldr	r3, [pc, #716]	; (404908 <_svfprintf_r+0x8fc>)
  40463a:	680c      	ldr	r4, [r1, #0]
  40463c:	9318      	str	r3, [sp, #96]	; 0x60
  40463e:	2230      	movs	r2, #48	; 0x30
  404640:	2378      	movs	r3, #120	; 0x78
  404642:	3104      	adds	r1, #4
  404644:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404648:	9311      	str	r3, [sp, #68]	; 0x44
  40464a:	f04b 0b02 	orr.w	fp, fp, #2
  40464e:	910f      	str	r1, [sp, #60]	; 0x3c
  404650:	2500      	movs	r5, #0
  404652:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404656:	2302      	movs	r3, #2
  404658:	e5cb      	b.n	4041f2 <_svfprintf_r+0x1e6>
  40465a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40465c:	9311      	str	r3, [sp, #68]	; 0x44
  40465e:	680a      	ldr	r2, [r1, #0]
  404660:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404664:	2300      	movs	r3, #0
  404666:	460a      	mov	r2, r1
  404668:	461f      	mov	r7, r3
  40466a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40466e:	3204      	adds	r2, #4
  404670:	2301      	movs	r3, #1
  404672:	9308      	str	r3, [sp, #32]
  404674:	f8cd b01c 	str.w	fp, [sp, #28]
  404678:	970a      	str	r7, [sp, #40]	; 0x28
  40467a:	9712      	str	r7, [sp, #72]	; 0x48
  40467c:	920f      	str	r2, [sp, #60]	; 0x3c
  40467e:	930e      	str	r3, [sp, #56]	; 0x38
  404680:	ae28      	add	r6, sp, #160	; 0xa0
  404682:	e5df      	b.n	404244 <_svfprintf_r+0x238>
  404684:	9311      	str	r3, [sp, #68]	; 0x44
  404686:	2a00      	cmp	r2, #0
  404688:	f040 86ea 	bne.w	405460 <_svfprintf_r+0x1454>
  40468c:	f01b 0f20 	tst.w	fp, #32
  404690:	d15d      	bne.n	40474e <_svfprintf_r+0x742>
  404692:	f01b 0f10 	tst.w	fp, #16
  404696:	f040 8308 	bne.w	404caa <_svfprintf_r+0xc9e>
  40469a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40469e:	f000 8304 	beq.w	404caa <_svfprintf_r+0xc9e>
  4046a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4046a4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4046a8:	3104      	adds	r1, #4
  4046aa:	17e5      	asrs	r5, r4, #31
  4046ac:	4622      	mov	r2, r4
  4046ae:	462b      	mov	r3, r5
  4046b0:	910f      	str	r1, [sp, #60]	; 0x3c
  4046b2:	2a00      	cmp	r2, #0
  4046b4:	f173 0300 	sbcs.w	r3, r3, #0
  4046b8:	db58      	blt.n	40476c <_svfprintf_r+0x760>
  4046ba:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046bc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4046c0:	1c4a      	adds	r2, r1, #1
  4046c2:	f04f 0301 	mov.w	r3, #1
  4046c6:	f47f ad9b 	bne.w	404200 <_svfprintf_r+0x1f4>
  4046ca:	ea54 0205 	orrs.w	r2, r4, r5
  4046ce:	f000 81df 	beq.w	404a90 <_svfprintf_r+0xa84>
  4046d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4046d6:	2b01      	cmp	r3, #1
  4046d8:	f000 827b 	beq.w	404bd2 <_svfprintf_r+0xbc6>
  4046dc:	2b02      	cmp	r3, #2
  4046de:	f040 8206 	bne.w	404aee <_svfprintf_r+0xae2>
  4046e2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4046e4:	464e      	mov	r6, r9
  4046e6:	0923      	lsrs	r3, r4, #4
  4046e8:	f004 010f 	and.w	r1, r4, #15
  4046ec:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4046f0:	092a      	lsrs	r2, r5, #4
  4046f2:	461c      	mov	r4, r3
  4046f4:	4615      	mov	r5, r2
  4046f6:	5c43      	ldrb	r3, [r0, r1]
  4046f8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4046fc:	ea54 0305 	orrs.w	r3, r4, r5
  404700:	d1f1      	bne.n	4046e6 <_svfprintf_r+0x6da>
  404702:	eba9 0306 	sub.w	r3, r9, r6
  404706:	930e      	str	r3, [sp, #56]	; 0x38
  404708:	e590      	b.n	40422c <_svfprintf_r+0x220>
  40470a:	9311      	str	r3, [sp, #68]	; 0x44
  40470c:	2a00      	cmp	r2, #0
  40470e:	f040 86a3 	bne.w	405458 <_svfprintf_r+0x144c>
  404712:	4b7e      	ldr	r3, [pc, #504]	; (40490c <_svfprintf_r+0x900>)
  404714:	9318      	str	r3, [sp, #96]	; 0x60
  404716:	f01b 0f20 	tst.w	fp, #32
  40471a:	f43f aeef 	beq.w	4044fc <_svfprintf_r+0x4f0>
  40471e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404720:	3507      	adds	r5, #7
  404722:	f025 0307 	bic.w	r3, r5, #7
  404726:	f103 0208 	add.w	r2, r3, #8
  40472a:	f01b 0f01 	tst.w	fp, #1
  40472e:	920f      	str	r2, [sp, #60]	; 0x3c
  404730:	e9d3 4500 	ldrd	r4, r5, [r3]
  404734:	f47f aef4 	bne.w	404520 <_svfprintf_r+0x514>
  404738:	2302      	movs	r3, #2
  40473a:	e55a      	b.n	4041f2 <_svfprintf_r+0x1e6>
  40473c:	9311      	str	r3, [sp, #68]	; 0x44
  40473e:	2a00      	cmp	r2, #0
  404740:	f040 8686 	bne.w	405450 <_svfprintf_r+0x1444>
  404744:	f04b 0b10 	orr.w	fp, fp, #16
  404748:	f01b 0f20 	tst.w	fp, #32
  40474c:	d0a1      	beq.n	404692 <_svfprintf_r+0x686>
  40474e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404750:	3507      	adds	r5, #7
  404752:	f025 0507 	bic.w	r5, r5, #7
  404756:	e9d5 2300 	ldrd	r2, r3, [r5]
  40475a:	2a00      	cmp	r2, #0
  40475c:	f105 0108 	add.w	r1, r5, #8
  404760:	461d      	mov	r5, r3
  404762:	f173 0300 	sbcs.w	r3, r3, #0
  404766:	910f      	str	r1, [sp, #60]	; 0x3c
  404768:	4614      	mov	r4, r2
  40476a:	daa6      	bge.n	4046ba <_svfprintf_r+0x6ae>
  40476c:	272d      	movs	r7, #45	; 0x2d
  40476e:	4264      	negs	r4, r4
  404770:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404774:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404778:	2301      	movs	r3, #1
  40477a:	e53d      	b.n	4041f8 <_svfprintf_r+0x1ec>
  40477c:	9311      	str	r3, [sp, #68]	; 0x44
  40477e:	2a00      	cmp	r2, #0
  404780:	f040 8662 	bne.w	405448 <_svfprintf_r+0x143c>
  404784:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404786:	3507      	adds	r5, #7
  404788:	f025 0307 	bic.w	r3, r5, #7
  40478c:	f103 0208 	add.w	r2, r3, #8
  404790:	920f      	str	r2, [sp, #60]	; 0x3c
  404792:	681a      	ldr	r2, [r3, #0]
  404794:	9215      	str	r2, [sp, #84]	; 0x54
  404796:	685b      	ldr	r3, [r3, #4]
  404798:	9314      	str	r3, [sp, #80]	; 0x50
  40479a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40479c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40479e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4047a2:	4628      	mov	r0, r5
  4047a4:	4621      	mov	r1, r4
  4047a6:	f04f 32ff 	mov.w	r2, #4294967295
  4047aa:	4b59      	ldr	r3, [pc, #356]	; (404910 <_svfprintf_r+0x904>)
  4047ac:	f003 fa92 	bl	407cd4 <__aeabi_dcmpun>
  4047b0:	2800      	cmp	r0, #0
  4047b2:	f040 834a 	bne.w	404e4a <_svfprintf_r+0xe3e>
  4047b6:	4628      	mov	r0, r5
  4047b8:	4621      	mov	r1, r4
  4047ba:	f04f 32ff 	mov.w	r2, #4294967295
  4047be:	4b54      	ldr	r3, [pc, #336]	; (404910 <_svfprintf_r+0x904>)
  4047c0:	f003 fa6a 	bl	407c98 <__aeabi_dcmple>
  4047c4:	2800      	cmp	r0, #0
  4047c6:	f040 8340 	bne.w	404e4a <_svfprintf_r+0xe3e>
  4047ca:	a815      	add	r0, sp, #84	; 0x54
  4047cc:	c80d      	ldmia	r0, {r0, r2, r3}
  4047ce:	9914      	ldr	r1, [sp, #80]	; 0x50
  4047d0:	f003 fa58 	bl	407c84 <__aeabi_dcmplt>
  4047d4:	2800      	cmp	r0, #0
  4047d6:	f040 8530 	bne.w	40523a <_svfprintf_r+0x122e>
  4047da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4047de:	4e4d      	ldr	r6, [pc, #308]	; (404914 <_svfprintf_r+0x908>)
  4047e0:	4b4d      	ldr	r3, [pc, #308]	; (404918 <_svfprintf_r+0x90c>)
  4047e2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4047e6:	9007      	str	r0, [sp, #28]
  4047e8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4047ea:	2203      	movs	r2, #3
  4047ec:	2100      	movs	r1, #0
  4047ee:	9208      	str	r2, [sp, #32]
  4047f0:	910a      	str	r1, [sp, #40]	; 0x28
  4047f2:	2847      	cmp	r0, #71	; 0x47
  4047f4:	bfd8      	it	le
  4047f6:	461e      	movle	r6, r3
  4047f8:	920e      	str	r2, [sp, #56]	; 0x38
  4047fa:	9112      	str	r1, [sp, #72]	; 0x48
  4047fc:	e51e      	b.n	40423c <_svfprintf_r+0x230>
  4047fe:	f04b 0b08 	orr.w	fp, fp, #8
  404802:	f89a 3000 	ldrb.w	r3, [sl]
  404806:	e459      	b.n	4040bc <_svfprintf_r+0xb0>
  404808:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40480c:	2300      	movs	r3, #0
  40480e:	461c      	mov	r4, r3
  404810:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404814:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404818:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40481c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404820:	2809      	cmp	r0, #9
  404822:	d9f5      	bls.n	404810 <_svfprintf_r+0x804>
  404824:	940d      	str	r4, [sp, #52]	; 0x34
  404826:	e44b      	b.n	4040c0 <_svfprintf_r+0xb4>
  404828:	f04b 0b10 	orr.w	fp, fp, #16
  40482c:	9311      	str	r3, [sp, #68]	; 0x44
  40482e:	f01b 0320 	ands.w	r3, fp, #32
  404832:	f43f ae1d 	beq.w	404470 <_svfprintf_r+0x464>
  404836:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404838:	3507      	adds	r5, #7
  40483a:	f025 0307 	bic.w	r3, r5, #7
  40483e:	f103 0208 	add.w	r2, r3, #8
  404842:	e9d3 4500 	ldrd	r4, r5, [r3]
  404846:	920f      	str	r2, [sp, #60]	; 0x3c
  404848:	2300      	movs	r3, #0
  40484a:	e4d2      	b.n	4041f2 <_svfprintf_r+0x1e6>
  40484c:	9311      	str	r3, [sp, #68]	; 0x44
  40484e:	2a00      	cmp	r2, #0
  404850:	f040 85e7 	bne.w	405422 <_svfprintf_r+0x1416>
  404854:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404856:	2a00      	cmp	r2, #0
  404858:	f43f aca3 	beq.w	4041a2 <_svfprintf_r+0x196>
  40485c:	2300      	movs	r3, #0
  40485e:	2101      	movs	r1, #1
  404860:	461f      	mov	r7, r3
  404862:	9108      	str	r1, [sp, #32]
  404864:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404868:	f8cd b01c 	str.w	fp, [sp, #28]
  40486c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404870:	930a      	str	r3, [sp, #40]	; 0x28
  404872:	9312      	str	r3, [sp, #72]	; 0x48
  404874:	910e      	str	r1, [sp, #56]	; 0x38
  404876:	ae28      	add	r6, sp, #160	; 0xa0
  404878:	e4e4      	b.n	404244 <_svfprintf_r+0x238>
  40487a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40487c:	e534      	b.n	4042e8 <_svfprintf_r+0x2dc>
  40487e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404880:	2b65      	cmp	r3, #101	; 0x65
  404882:	f340 80a7 	ble.w	4049d4 <_svfprintf_r+0x9c8>
  404886:	a815      	add	r0, sp, #84	; 0x54
  404888:	c80d      	ldmia	r0, {r0, r2, r3}
  40488a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40488c:	f003 f9f0 	bl	407c70 <__aeabi_dcmpeq>
  404890:	2800      	cmp	r0, #0
  404892:	f000 8150 	beq.w	404b36 <_svfprintf_r+0xb2a>
  404896:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404898:	4a20      	ldr	r2, [pc, #128]	; (40491c <_svfprintf_r+0x910>)
  40489a:	f8c8 2000 	str.w	r2, [r8]
  40489e:	3301      	adds	r3, #1
  4048a0:	3401      	adds	r4, #1
  4048a2:	2201      	movs	r2, #1
  4048a4:	2b07      	cmp	r3, #7
  4048a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4048a8:	9326      	str	r3, [sp, #152]	; 0x98
  4048aa:	f8c8 2004 	str.w	r2, [r8, #4]
  4048ae:	f300 836a 	bgt.w	404f86 <_svfprintf_r+0xf7a>
  4048b2:	f108 0808 	add.w	r8, r8, #8
  4048b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4048b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4048ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048bc:	4293      	cmp	r3, r2
  4048be:	db03      	blt.n	4048c8 <_svfprintf_r+0x8bc>
  4048c0:	9b07      	ldr	r3, [sp, #28]
  4048c2:	07dd      	lsls	r5, r3, #31
  4048c4:	f57f ad82 	bpl.w	4043cc <_svfprintf_r+0x3c0>
  4048c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048ca:	9919      	ldr	r1, [sp, #100]	; 0x64
  4048cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4048ce:	f8c8 2000 	str.w	r2, [r8]
  4048d2:	3301      	adds	r3, #1
  4048d4:	440c      	add	r4, r1
  4048d6:	2b07      	cmp	r3, #7
  4048d8:	f8c8 1004 	str.w	r1, [r8, #4]
  4048dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4048de:	9326      	str	r3, [sp, #152]	; 0x98
  4048e0:	f300 839e 	bgt.w	405020 <_svfprintf_r+0x1014>
  4048e4:	f108 0808 	add.w	r8, r8, #8
  4048e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4048ea:	1e5e      	subs	r6, r3, #1
  4048ec:	2e00      	cmp	r6, #0
  4048ee:	f77f ad6d 	ble.w	4043cc <_svfprintf_r+0x3c0>
  4048f2:	2e10      	cmp	r6, #16
  4048f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048f6:	4d0a      	ldr	r5, [pc, #40]	; (404920 <_svfprintf_r+0x914>)
  4048f8:	f340 81f5 	ble.w	404ce6 <_svfprintf_r+0xcda>
  4048fc:	4622      	mov	r2, r4
  4048fe:	2710      	movs	r7, #16
  404900:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404904:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404906:	e013      	b.n	404930 <_svfprintf_r+0x924>
  404908:	00408778 	.word	0x00408778
  40490c:	00408764 	.word	0x00408764
  404910:	7fefffff 	.word	0x7fefffff
  404914:	00408758 	.word	0x00408758
  404918:	00408754 	.word	0x00408754
  40491c:	00408794 	.word	0x00408794
  404920:	004087a8 	.word	0x004087a8
  404924:	f108 0808 	add.w	r8, r8, #8
  404928:	3e10      	subs	r6, #16
  40492a:	2e10      	cmp	r6, #16
  40492c:	f340 81da 	ble.w	404ce4 <_svfprintf_r+0xcd8>
  404930:	3301      	adds	r3, #1
  404932:	3210      	adds	r2, #16
  404934:	2b07      	cmp	r3, #7
  404936:	9227      	str	r2, [sp, #156]	; 0x9c
  404938:	9326      	str	r3, [sp, #152]	; 0x98
  40493a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40493e:	ddf1      	ble.n	404924 <_svfprintf_r+0x918>
  404940:	aa25      	add	r2, sp, #148	; 0x94
  404942:	4621      	mov	r1, r4
  404944:	4658      	mov	r0, fp
  404946:	f002 fcc9 	bl	4072dc <__ssprint_r>
  40494a:	2800      	cmp	r0, #0
  40494c:	f47f ac30 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404950:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404952:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404954:	46c8      	mov	r8, r9
  404956:	e7e7      	b.n	404928 <_svfprintf_r+0x91c>
  404958:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40495a:	9a08      	ldr	r2, [sp, #32]
  40495c:	1a9f      	subs	r7, r3, r2
  40495e:	2f00      	cmp	r7, #0
  404960:	f77f ace5 	ble.w	40432e <_svfprintf_r+0x322>
  404964:	2f10      	cmp	r7, #16
  404966:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404968:	4db6      	ldr	r5, [pc, #728]	; (404c44 <_svfprintf_r+0xc38>)
  40496a:	dd27      	ble.n	4049bc <_svfprintf_r+0x9b0>
  40496c:	4642      	mov	r2, r8
  40496e:	4621      	mov	r1, r4
  404970:	46b0      	mov	r8, r6
  404972:	f04f 0b10 	mov.w	fp, #16
  404976:	462e      	mov	r6, r5
  404978:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40497a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40497c:	e004      	b.n	404988 <_svfprintf_r+0x97c>
  40497e:	3f10      	subs	r7, #16
  404980:	2f10      	cmp	r7, #16
  404982:	f102 0208 	add.w	r2, r2, #8
  404986:	dd15      	ble.n	4049b4 <_svfprintf_r+0x9a8>
  404988:	3301      	adds	r3, #1
  40498a:	3110      	adds	r1, #16
  40498c:	2b07      	cmp	r3, #7
  40498e:	9127      	str	r1, [sp, #156]	; 0x9c
  404990:	9326      	str	r3, [sp, #152]	; 0x98
  404992:	e882 0840 	stmia.w	r2, {r6, fp}
  404996:	ddf2      	ble.n	40497e <_svfprintf_r+0x972>
  404998:	aa25      	add	r2, sp, #148	; 0x94
  40499a:	4629      	mov	r1, r5
  40499c:	4620      	mov	r0, r4
  40499e:	f002 fc9d 	bl	4072dc <__ssprint_r>
  4049a2:	2800      	cmp	r0, #0
  4049a4:	f47f ac04 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4049a8:	3f10      	subs	r7, #16
  4049aa:	2f10      	cmp	r7, #16
  4049ac:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4049ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049b0:	464a      	mov	r2, r9
  4049b2:	dce9      	bgt.n	404988 <_svfprintf_r+0x97c>
  4049b4:	4635      	mov	r5, r6
  4049b6:	460c      	mov	r4, r1
  4049b8:	4646      	mov	r6, r8
  4049ba:	4690      	mov	r8, r2
  4049bc:	3301      	adds	r3, #1
  4049be:	443c      	add	r4, r7
  4049c0:	2b07      	cmp	r3, #7
  4049c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4049c4:	9326      	str	r3, [sp, #152]	; 0x98
  4049c6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4049ca:	f300 8232 	bgt.w	404e32 <_svfprintf_r+0xe26>
  4049ce:	f108 0808 	add.w	r8, r8, #8
  4049d2:	e4ac      	b.n	40432e <_svfprintf_r+0x322>
  4049d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049d6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4049d8:	2b01      	cmp	r3, #1
  4049da:	f340 81fe 	ble.w	404dda <_svfprintf_r+0xdce>
  4049de:	3701      	adds	r7, #1
  4049e0:	3401      	adds	r4, #1
  4049e2:	2301      	movs	r3, #1
  4049e4:	2f07      	cmp	r7, #7
  4049e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4049e8:	9726      	str	r7, [sp, #152]	; 0x98
  4049ea:	f8c8 6000 	str.w	r6, [r8]
  4049ee:	f8c8 3004 	str.w	r3, [r8, #4]
  4049f2:	f300 8203 	bgt.w	404dfc <_svfprintf_r+0xdf0>
  4049f6:	f108 0808 	add.w	r8, r8, #8
  4049fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4049fc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4049fe:	f8c8 3000 	str.w	r3, [r8]
  404a02:	3701      	adds	r7, #1
  404a04:	4414      	add	r4, r2
  404a06:	2f07      	cmp	r7, #7
  404a08:	9427      	str	r4, [sp, #156]	; 0x9c
  404a0a:	9726      	str	r7, [sp, #152]	; 0x98
  404a0c:	f8c8 2004 	str.w	r2, [r8, #4]
  404a10:	f300 8200 	bgt.w	404e14 <_svfprintf_r+0xe08>
  404a14:	f108 0808 	add.w	r8, r8, #8
  404a18:	a815      	add	r0, sp, #84	; 0x54
  404a1a:	c80d      	ldmia	r0, {r0, r2, r3}
  404a1c:	9914      	ldr	r1, [sp, #80]	; 0x50
  404a1e:	f003 f927 	bl	407c70 <__aeabi_dcmpeq>
  404a22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a24:	2800      	cmp	r0, #0
  404a26:	f040 8101 	bne.w	404c2c <_svfprintf_r+0xc20>
  404a2a:	3b01      	subs	r3, #1
  404a2c:	3701      	adds	r7, #1
  404a2e:	3601      	adds	r6, #1
  404a30:	441c      	add	r4, r3
  404a32:	2f07      	cmp	r7, #7
  404a34:	9726      	str	r7, [sp, #152]	; 0x98
  404a36:	9427      	str	r4, [sp, #156]	; 0x9c
  404a38:	f8c8 6000 	str.w	r6, [r8]
  404a3c:	f8c8 3004 	str.w	r3, [r8, #4]
  404a40:	f300 8127 	bgt.w	404c92 <_svfprintf_r+0xc86>
  404a44:	f108 0808 	add.w	r8, r8, #8
  404a48:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404a4a:	f8c8 2004 	str.w	r2, [r8, #4]
  404a4e:	3701      	adds	r7, #1
  404a50:	4414      	add	r4, r2
  404a52:	ab21      	add	r3, sp, #132	; 0x84
  404a54:	2f07      	cmp	r7, #7
  404a56:	9427      	str	r4, [sp, #156]	; 0x9c
  404a58:	9726      	str	r7, [sp, #152]	; 0x98
  404a5a:	f8c8 3000 	str.w	r3, [r8]
  404a5e:	f77f acb3 	ble.w	4043c8 <_svfprintf_r+0x3bc>
  404a62:	aa25      	add	r2, sp, #148	; 0x94
  404a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a66:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a68:	f002 fc38 	bl	4072dc <__ssprint_r>
  404a6c:	2800      	cmp	r0, #0
  404a6e:	f47f ab9f 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404a72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a74:	46c8      	mov	r8, r9
  404a76:	e4a9      	b.n	4043cc <_svfprintf_r+0x3c0>
  404a78:	aa25      	add	r2, sp, #148	; 0x94
  404a7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a7e:	f002 fc2d 	bl	4072dc <__ssprint_r>
  404a82:	2800      	cmp	r0, #0
  404a84:	f43f aceb 	beq.w	40445e <_svfprintf_r+0x452>
  404a88:	f7ff bb92 	b.w	4041b0 <_svfprintf_r+0x1a4>
  404a8c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404a90:	2b01      	cmp	r3, #1
  404a92:	f000 8134 	beq.w	404cfe <_svfprintf_r+0xcf2>
  404a96:	2b02      	cmp	r3, #2
  404a98:	d125      	bne.n	404ae6 <_svfprintf_r+0xada>
  404a9a:	f8cd b01c 	str.w	fp, [sp, #28]
  404a9e:	2400      	movs	r4, #0
  404aa0:	2500      	movs	r5, #0
  404aa2:	e61e      	b.n	4046e2 <_svfprintf_r+0x6d6>
  404aa4:	aa25      	add	r2, sp, #148	; 0x94
  404aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404aa8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404aaa:	f002 fc17 	bl	4072dc <__ssprint_r>
  404aae:	2800      	cmp	r0, #0
  404ab0:	f47f ab7e 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404ab4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ab6:	46c8      	mov	r8, r9
  404ab8:	e475      	b.n	4043a6 <_svfprintf_r+0x39a>
  404aba:	aa25      	add	r2, sp, #148	; 0x94
  404abc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404abe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ac0:	f002 fc0c 	bl	4072dc <__ssprint_r>
  404ac4:	2800      	cmp	r0, #0
  404ac6:	f47f ab73 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404aca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404acc:	46c8      	mov	r8, r9
  404ace:	e41b      	b.n	404308 <_svfprintf_r+0x2fc>
  404ad0:	aa25      	add	r2, sp, #148	; 0x94
  404ad2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ad4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ad6:	f002 fc01 	bl	4072dc <__ssprint_r>
  404ada:	2800      	cmp	r0, #0
  404adc:	f47f ab68 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404ae0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ae2:	46c8      	mov	r8, r9
  404ae4:	e420      	b.n	404328 <_svfprintf_r+0x31c>
  404ae6:	f8cd b01c 	str.w	fp, [sp, #28]
  404aea:	2400      	movs	r4, #0
  404aec:	2500      	movs	r5, #0
  404aee:	4649      	mov	r1, r9
  404af0:	e000      	b.n	404af4 <_svfprintf_r+0xae8>
  404af2:	4631      	mov	r1, r6
  404af4:	08e2      	lsrs	r2, r4, #3
  404af6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404afa:	08e8      	lsrs	r0, r5, #3
  404afc:	f004 0307 	and.w	r3, r4, #7
  404b00:	4605      	mov	r5, r0
  404b02:	4614      	mov	r4, r2
  404b04:	3330      	adds	r3, #48	; 0x30
  404b06:	ea54 0205 	orrs.w	r2, r4, r5
  404b0a:	f801 3c01 	strb.w	r3, [r1, #-1]
  404b0e:	f101 36ff 	add.w	r6, r1, #4294967295
  404b12:	d1ee      	bne.n	404af2 <_svfprintf_r+0xae6>
  404b14:	9a07      	ldr	r2, [sp, #28]
  404b16:	07d2      	lsls	r2, r2, #31
  404b18:	f57f adf3 	bpl.w	404702 <_svfprintf_r+0x6f6>
  404b1c:	2b30      	cmp	r3, #48	; 0x30
  404b1e:	f43f adf0 	beq.w	404702 <_svfprintf_r+0x6f6>
  404b22:	3902      	subs	r1, #2
  404b24:	2330      	movs	r3, #48	; 0x30
  404b26:	f806 3c01 	strb.w	r3, [r6, #-1]
  404b2a:	eba9 0301 	sub.w	r3, r9, r1
  404b2e:	930e      	str	r3, [sp, #56]	; 0x38
  404b30:	460e      	mov	r6, r1
  404b32:	f7ff bb7b 	b.w	40422c <_svfprintf_r+0x220>
  404b36:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404b38:	2900      	cmp	r1, #0
  404b3a:	f340 822e 	ble.w	404f9a <_svfprintf_r+0xf8e>
  404b3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404b42:	4293      	cmp	r3, r2
  404b44:	bfa8      	it	ge
  404b46:	4613      	movge	r3, r2
  404b48:	2b00      	cmp	r3, #0
  404b4a:	461f      	mov	r7, r3
  404b4c:	dd0d      	ble.n	404b6a <_svfprintf_r+0xb5e>
  404b4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b50:	f8c8 6000 	str.w	r6, [r8]
  404b54:	3301      	adds	r3, #1
  404b56:	443c      	add	r4, r7
  404b58:	2b07      	cmp	r3, #7
  404b5a:	9427      	str	r4, [sp, #156]	; 0x9c
  404b5c:	f8c8 7004 	str.w	r7, [r8, #4]
  404b60:	9326      	str	r3, [sp, #152]	; 0x98
  404b62:	f300 831f 	bgt.w	4051a4 <_svfprintf_r+0x1198>
  404b66:	f108 0808 	add.w	r8, r8, #8
  404b6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b6c:	2f00      	cmp	r7, #0
  404b6e:	bfa8      	it	ge
  404b70:	1bdb      	subge	r3, r3, r7
  404b72:	2b00      	cmp	r3, #0
  404b74:	461f      	mov	r7, r3
  404b76:	f340 80d6 	ble.w	404d26 <_svfprintf_r+0xd1a>
  404b7a:	2f10      	cmp	r7, #16
  404b7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b7e:	4d31      	ldr	r5, [pc, #196]	; (404c44 <_svfprintf_r+0xc38>)
  404b80:	f340 81ed 	ble.w	404f5e <_svfprintf_r+0xf52>
  404b84:	4642      	mov	r2, r8
  404b86:	4621      	mov	r1, r4
  404b88:	46b0      	mov	r8, r6
  404b8a:	f04f 0b10 	mov.w	fp, #16
  404b8e:	462e      	mov	r6, r5
  404b90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404b92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404b94:	e004      	b.n	404ba0 <_svfprintf_r+0xb94>
  404b96:	3208      	adds	r2, #8
  404b98:	3f10      	subs	r7, #16
  404b9a:	2f10      	cmp	r7, #16
  404b9c:	f340 81db 	ble.w	404f56 <_svfprintf_r+0xf4a>
  404ba0:	3301      	adds	r3, #1
  404ba2:	3110      	adds	r1, #16
  404ba4:	2b07      	cmp	r3, #7
  404ba6:	9127      	str	r1, [sp, #156]	; 0x9c
  404ba8:	9326      	str	r3, [sp, #152]	; 0x98
  404baa:	e882 0840 	stmia.w	r2, {r6, fp}
  404bae:	ddf2      	ble.n	404b96 <_svfprintf_r+0xb8a>
  404bb0:	aa25      	add	r2, sp, #148	; 0x94
  404bb2:	4629      	mov	r1, r5
  404bb4:	4620      	mov	r0, r4
  404bb6:	f002 fb91 	bl	4072dc <__ssprint_r>
  404bba:	2800      	cmp	r0, #0
  404bbc:	f47f aaf8 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404bc0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404bc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bc4:	464a      	mov	r2, r9
  404bc6:	e7e7      	b.n	404b98 <_svfprintf_r+0xb8c>
  404bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bca:	930e      	str	r3, [sp, #56]	; 0x38
  404bcc:	464e      	mov	r6, r9
  404bce:	f7ff bb2d 	b.w	40422c <_svfprintf_r+0x220>
  404bd2:	2d00      	cmp	r5, #0
  404bd4:	bf08      	it	eq
  404bd6:	2c0a      	cmpeq	r4, #10
  404bd8:	f0c0 808f 	bcc.w	404cfa <_svfprintf_r+0xcee>
  404bdc:	464e      	mov	r6, r9
  404bde:	4620      	mov	r0, r4
  404be0:	4629      	mov	r1, r5
  404be2:	220a      	movs	r2, #10
  404be4:	2300      	movs	r3, #0
  404be6:	f7fe ffed 	bl	403bc4 <__aeabi_uldivmod>
  404bea:	3230      	adds	r2, #48	; 0x30
  404bec:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404bf0:	4620      	mov	r0, r4
  404bf2:	4629      	mov	r1, r5
  404bf4:	2300      	movs	r3, #0
  404bf6:	220a      	movs	r2, #10
  404bf8:	f7fe ffe4 	bl	403bc4 <__aeabi_uldivmod>
  404bfc:	4604      	mov	r4, r0
  404bfe:	460d      	mov	r5, r1
  404c00:	ea54 0305 	orrs.w	r3, r4, r5
  404c04:	d1eb      	bne.n	404bde <_svfprintf_r+0xbd2>
  404c06:	eba9 0306 	sub.w	r3, r9, r6
  404c0a:	930e      	str	r3, [sp, #56]	; 0x38
  404c0c:	f7ff bb0e 	b.w	40422c <_svfprintf_r+0x220>
  404c10:	aa25      	add	r2, sp, #148	; 0x94
  404c12:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c14:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c16:	f002 fb61 	bl	4072dc <__ssprint_r>
  404c1a:	2800      	cmp	r0, #0
  404c1c:	f47f aac8 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404c20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404c24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c26:	46c8      	mov	r8, r9
  404c28:	f7ff bb5e 	b.w	4042e8 <_svfprintf_r+0x2dc>
  404c2c:	1e5e      	subs	r6, r3, #1
  404c2e:	2e00      	cmp	r6, #0
  404c30:	f77f af0a 	ble.w	404a48 <_svfprintf_r+0xa3c>
  404c34:	2e10      	cmp	r6, #16
  404c36:	4d03      	ldr	r5, [pc, #12]	; (404c44 <_svfprintf_r+0xc38>)
  404c38:	dd22      	ble.n	404c80 <_svfprintf_r+0xc74>
  404c3a:	4622      	mov	r2, r4
  404c3c:	f04f 0b10 	mov.w	fp, #16
  404c40:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404c42:	e006      	b.n	404c52 <_svfprintf_r+0xc46>
  404c44:	004087a8 	.word	0x004087a8
  404c48:	3e10      	subs	r6, #16
  404c4a:	2e10      	cmp	r6, #16
  404c4c:	f108 0808 	add.w	r8, r8, #8
  404c50:	dd15      	ble.n	404c7e <_svfprintf_r+0xc72>
  404c52:	3701      	adds	r7, #1
  404c54:	3210      	adds	r2, #16
  404c56:	2f07      	cmp	r7, #7
  404c58:	9227      	str	r2, [sp, #156]	; 0x9c
  404c5a:	9726      	str	r7, [sp, #152]	; 0x98
  404c5c:	e888 0820 	stmia.w	r8, {r5, fp}
  404c60:	ddf2      	ble.n	404c48 <_svfprintf_r+0xc3c>
  404c62:	aa25      	add	r2, sp, #148	; 0x94
  404c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c66:	4620      	mov	r0, r4
  404c68:	f002 fb38 	bl	4072dc <__ssprint_r>
  404c6c:	2800      	cmp	r0, #0
  404c6e:	f47f aa9f 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404c72:	3e10      	subs	r6, #16
  404c74:	2e10      	cmp	r6, #16
  404c76:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404c78:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c7a:	46c8      	mov	r8, r9
  404c7c:	dce9      	bgt.n	404c52 <_svfprintf_r+0xc46>
  404c7e:	4614      	mov	r4, r2
  404c80:	3701      	adds	r7, #1
  404c82:	4434      	add	r4, r6
  404c84:	2f07      	cmp	r7, #7
  404c86:	9427      	str	r4, [sp, #156]	; 0x9c
  404c88:	9726      	str	r7, [sp, #152]	; 0x98
  404c8a:	e888 0060 	stmia.w	r8, {r5, r6}
  404c8e:	f77f aed9 	ble.w	404a44 <_svfprintf_r+0xa38>
  404c92:	aa25      	add	r2, sp, #148	; 0x94
  404c94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c96:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c98:	f002 fb20 	bl	4072dc <__ssprint_r>
  404c9c:	2800      	cmp	r0, #0
  404c9e:	f47f aa87 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404ca2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ca4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404ca6:	46c8      	mov	r8, r9
  404ca8:	e6ce      	b.n	404a48 <_svfprintf_r+0xa3c>
  404caa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cac:	6814      	ldr	r4, [r2, #0]
  404cae:	4613      	mov	r3, r2
  404cb0:	3304      	adds	r3, #4
  404cb2:	17e5      	asrs	r5, r4, #31
  404cb4:	930f      	str	r3, [sp, #60]	; 0x3c
  404cb6:	4622      	mov	r2, r4
  404cb8:	462b      	mov	r3, r5
  404cba:	e4fa      	b.n	4046b2 <_svfprintf_r+0x6a6>
  404cbc:	3204      	adds	r2, #4
  404cbe:	681c      	ldr	r4, [r3, #0]
  404cc0:	920f      	str	r2, [sp, #60]	; 0x3c
  404cc2:	2301      	movs	r3, #1
  404cc4:	2500      	movs	r5, #0
  404cc6:	f7ff ba94 	b.w	4041f2 <_svfprintf_r+0x1e6>
  404cca:	681c      	ldr	r4, [r3, #0]
  404ccc:	3304      	adds	r3, #4
  404cce:	930f      	str	r3, [sp, #60]	; 0x3c
  404cd0:	2500      	movs	r5, #0
  404cd2:	e421      	b.n	404518 <_svfprintf_r+0x50c>
  404cd4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404cd6:	460a      	mov	r2, r1
  404cd8:	3204      	adds	r2, #4
  404cda:	680c      	ldr	r4, [r1, #0]
  404cdc:	920f      	str	r2, [sp, #60]	; 0x3c
  404cde:	2500      	movs	r5, #0
  404ce0:	f7ff ba87 	b.w	4041f2 <_svfprintf_r+0x1e6>
  404ce4:	4614      	mov	r4, r2
  404ce6:	3301      	adds	r3, #1
  404ce8:	4434      	add	r4, r6
  404cea:	2b07      	cmp	r3, #7
  404cec:	9427      	str	r4, [sp, #156]	; 0x9c
  404cee:	9326      	str	r3, [sp, #152]	; 0x98
  404cf0:	e888 0060 	stmia.w	r8, {r5, r6}
  404cf4:	f77f ab68 	ble.w	4043c8 <_svfprintf_r+0x3bc>
  404cf8:	e6b3      	b.n	404a62 <_svfprintf_r+0xa56>
  404cfa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404cfe:	f8cd b01c 	str.w	fp, [sp, #28]
  404d02:	ae42      	add	r6, sp, #264	; 0x108
  404d04:	3430      	adds	r4, #48	; 0x30
  404d06:	2301      	movs	r3, #1
  404d08:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404d0c:	930e      	str	r3, [sp, #56]	; 0x38
  404d0e:	f7ff ba8d 	b.w	40422c <_svfprintf_r+0x220>
  404d12:	aa25      	add	r2, sp, #148	; 0x94
  404d14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d16:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d18:	f002 fae0 	bl	4072dc <__ssprint_r>
  404d1c:	2800      	cmp	r0, #0
  404d1e:	f47f aa47 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404d22:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d24:	46c8      	mov	r8, r9
  404d26:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404d28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d2a:	429a      	cmp	r2, r3
  404d2c:	db44      	blt.n	404db8 <_svfprintf_r+0xdac>
  404d2e:	9b07      	ldr	r3, [sp, #28]
  404d30:	07d9      	lsls	r1, r3, #31
  404d32:	d441      	bmi.n	404db8 <_svfprintf_r+0xdac>
  404d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d36:	9812      	ldr	r0, [sp, #72]	; 0x48
  404d38:	1a9a      	subs	r2, r3, r2
  404d3a:	1a1d      	subs	r5, r3, r0
  404d3c:	4295      	cmp	r5, r2
  404d3e:	bfa8      	it	ge
  404d40:	4615      	movge	r5, r2
  404d42:	2d00      	cmp	r5, #0
  404d44:	dd0e      	ble.n	404d64 <_svfprintf_r+0xd58>
  404d46:	9926      	ldr	r1, [sp, #152]	; 0x98
  404d48:	f8c8 5004 	str.w	r5, [r8, #4]
  404d4c:	3101      	adds	r1, #1
  404d4e:	4406      	add	r6, r0
  404d50:	442c      	add	r4, r5
  404d52:	2907      	cmp	r1, #7
  404d54:	f8c8 6000 	str.w	r6, [r8]
  404d58:	9427      	str	r4, [sp, #156]	; 0x9c
  404d5a:	9126      	str	r1, [sp, #152]	; 0x98
  404d5c:	f300 823b 	bgt.w	4051d6 <_svfprintf_r+0x11ca>
  404d60:	f108 0808 	add.w	r8, r8, #8
  404d64:	2d00      	cmp	r5, #0
  404d66:	bfac      	ite	ge
  404d68:	1b56      	subge	r6, r2, r5
  404d6a:	4616      	movlt	r6, r2
  404d6c:	2e00      	cmp	r6, #0
  404d6e:	f77f ab2d 	ble.w	4043cc <_svfprintf_r+0x3c0>
  404d72:	2e10      	cmp	r6, #16
  404d74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d76:	4db0      	ldr	r5, [pc, #704]	; (405038 <_svfprintf_r+0x102c>)
  404d78:	ddb5      	ble.n	404ce6 <_svfprintf_r+0xcda>
  404d7a:	4622      	mov	r2, r4
  404d7c:	2710      	movs	r7, #16
  404d7e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404d82:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404d84:	e004      	b.n	404d90 <_svfprintf_r+0xd84>
  404d86:	f108 0808 	add.w	r8, r8, #8
  404d8a:	3e10      	subs	r6, #16
  404d8c:	2e10      	cmp	r6, #16
  404d8e:	dda9      	ble.n	404ce4 <_svfprintf_r+0xcd8>
  404d90:	3301      	adds	r3, #1
  404d92:	3210      	adds	r2, #16
  404d94:	2b07      	cmp	r3, #7
  404d96:	9227      	str	r2, [sp, #156]	; 0x9c
  404d98:	9326      	str	r3, [sp, #152]	; 0x98
  404d9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d9e:	ddf2      	ble.n	404d86 <_svfprintf_r+0xd7a>
  404da0:	aa25      	add	r2, sp, #148	; 0x94
  404da2:	4621      	mov	r1, r4
  404da4:	4658      	mov	r0, fp
  404da6:	f002 fa99 	bl	4072dc <__ssprint_r>
  404daa:	2800      	cmp	r0, #0
  404dac:	f47f aa00 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404db0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404db2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404db4:	46c8      	mov	r8, r9
  404db6:	e7e8      	b.n	404d8a <_svfprintf_r+0xd7e>
  404db8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404dba:	9819      	ldr	r0, [sp, #100]	; 0x64
  404dbc:	991a      	ldr	r1, [sp, #104]	; 0x68
  404dbe:	f8c8 1000 	str.w	r1, [r8]
  404dc2:	3301      	adds	r3, #1
  404dc4:	4404      	add	r4, r0
  404dc6:	2b07      	cmp	r3, #7
  404dc8:	9427      	str	r4, [sp, #156]	; 0x9c
  404dca:	f8c8 0004 	str.w	r0, [r8, #4]
  404dce:	9326      	str	r3, [sp, #152]	; 0x98
  404dd0:	f300 81f5 	bgt.w	4051be <_svfprintf_r+0x11b2>
  404dd4:	f108 0808 	add.w	r8, r8, #8
  404dd8:	e7ac      	b.n	404d34 <_svfprintf_r+0xd28>
  404dda:	9b07      	ldr	r3, [sp, #28]
  404ddc:	07da      	lsls	r2, r3, #31
  404dde:	f53f adfe 	bmi.w	4049de <_svfprintf_r+0x9d2>
  404de2:	3701      	adds	r7, #1
  404de4:	3401      	adds	r4, #1
  404de6:	2301      	movs	r3, #1
  404de8:	2f07      	cmp	r7, #7
  404dea:	9427      	str	r4, [sp, #156]	; 0x9c
  404dec:	9726      	str	r7, [sp, #152]	; 0x98
  404dee:	f8c8 6000 	str.w	r6, [r8]
  404df2:	f8c8 3004 	str.w	r3, [r8, #4]
  404df6:	f77f ae25 	ble.w	404a44 <_svfprintf_r+0xa38>
  404dfa:	e74a      	b.n	404c92 <_svfprintf_r+0xc86>
  404dfc:	aa25      	add	r2, sp, #148	; 0x94
  404dfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e00:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e02:	f002 fa6b 	bl	4072dc <__ssprint_r>
  404e06:	2800      	cmp	r0, #0
  404e08:	f47f a9d2 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404e0c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e0e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404e10:	46c8      	mov	r8, r9
  404e12:	e5f2      	b.n	4049fa <_svfprintf_r+0x9ee>
  404e14:	aa25      	add	r2, sp, #148	; 0x94
  404e16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e18:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e1a:	f002 fa5f 	bl	4072dc <__ssprint_r>
  404e1e:	2800      	cmp	r0, #0
  404e20:	f47f a9c6 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404e24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404e28:	46c8      	mov	r8, r9
  404e2a:	e5f5      	b.n	404a18 <_svfprintf_r+0xa0c>
  404e2c:	464e      	mov	r6, r9
  404e2e:	f7ff b9fd 	b.w	40422c <_svfprintf_r+0x220>
  404e32:	aa25      	add	r2, sp, #148	; 0x94
  404e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e36:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e38:	f002 fa50 	bl	4072dc <__ssprint_r>
  404e3c:	2800      	cmp	r0, #0
  404e3e:	f47f a9b7 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404e42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e44:	46c8      	mov	r8, r9
  404e46:	f7ff ba72 	b.w	40432e <_svfprintf_r+0x322>
  404e4a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404e4c:	4622      	mov	r2, r4
  404e4e:	4620      	mov	r0, r4
  404e50:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404e52:	4623      	mov	r3, r4
  404e54:	4621      	mov	r1, r4
  404e56:	f002 ff3d 	bl	407cd4 <__aeabi_dcmpun>
  404e5a:	2800      	cmp	r0, #0
  404e5c:	f040 8286 	bne.w	40536c <_svfprintf_r+0x1360>
  404e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e62:	3301      	adds	r3, #1
  404e64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e66:	f023 0320 	bic.w	r3, r3, #32
  404e6a:	930e      	str	r3, [sp, #56]	; 0x38
  404e6c:	f000 81e2 	beq.w	405234 <_svfprintf_r+0x1228>
  404e70:	2b47      	cmp	r3, #71	; 0x47
  404e72:	f000 811e 	beq.w	4050b2 <_svfprintf_r+0x10a6>
  404e76:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404e7a:	9307      	str	r3, [sp, #28]
  404e7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404e7e:	1e1f      	subs	r7, r3, #0
  404e80:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e82:	9308      	str	r3, [sp, #32]
  404e84:	bfbb      	ittet	lt
  404e86:	463b      	movlt	r3, r7
  404e88:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404e8c:	2300      	movge	r3, #0
  404e8e:	232d      	movlt	r3, #45	; 0x2d
  404e90:	9310      	str	r3, [sp, #64]	; 0x40
  404e92:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e94:	2b66      	cmp	r3, #102	; 0x66
  404e96:	f000 81bb 	beq.w	405210 <_svfprintf_r+0x1204>
  404e9a:	2b46      	cmp	r3, #70	; 0x46
  404e9c:	f000 80df 	beq.w	40505e <_svfprintf_r+0x1052>
  404ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ea2:	9a08      	ldr	r2, [sp, #32]
  404ea4:	2b45      	cmp	r3, #69	; 0x45
  404ea6:	bf0c      	ite	eq
  404ea8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404eaa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404eac:	a823      	add	r0, sp, #140	; 0x8c
  404eae:	a920      	add	r1, sp, #128	; 0x80
  404eb0:	bf08      	it	eq
  404eb2:	1c5d      	addeq	r5, r3, #1
  404eb4:	9004      	str	r0, [sp, #16]
  404eb6:	9103      	str	r1, [sp, #12]
  404eb8:	a81f      	add	r0, sp, #124	; 0x7c
  404eba:	2102      	movs	r1, #2
  404ebc:	463b      	mov	r3, r7
  404ebe:	9002      	str	r0, [sp, #8]
  404ec0:	9501      	str	r5, [sp, #4]
  404ec2:	9100      	str	r1, [sp, #0]
  404ec4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ec6:	f000 fb73 	bl	4055b0 <_dtoa_r>
  404eca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ecc:	2b67      	cmp	r3, #103	; 0x67
  404ece:	4606      	mov	r6, r0
  404ed0:	f040 81e0 	bne.w	405294 <_svfprintf_r+0x1288>
  404ed4:	f01b 0f01 	tst.w	fp, #1
  404ed8:	f000 8246 	beq.w	405368 <_svfprintf_r+0x135c>
  404edc:	1974      	adds	r4, r6, r5
  404ede:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404ee0:	9808      	ldr	r0, [sp, #32]
  404ee2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404ee4:	4639      	mov	r1, r7
  404ee6:	f002 fec3 	bl	407c70 <__aeabi_dcmpeq>
  404eea:	2800      	cmp	r0, #0
  404eec:	f040 8165 	bne.w	4051ba <_svfprintf_r+0x11ae>
  404ef0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404ef2:	42a3      	cmp	r3, r4
  404ef4:	d206      	bcs.n	404f04 <_svfprintf_r+0xef8>
  404ef6:	2130      	movs	r1, #48	; 0x30
  404ef8:	1c5a      	adds	r2, r3, #1
  404efa:	9223      	str	r2, [sp, #140]	; 0x8c
  404efc:	7019      	strb	r1, [r3, #0]
  404efe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404f00:	429c      	cmp	r4, r3
  404f02:	d8f9      	bhi.n	404ef8 <_svfprintf_r+0xeec>
  404f04:	1b9b      	subs	r3, r3, r6
  404f06:	9313      	str	r3, [sp, #76]	; 0x4c
  404f08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f0a:	2b47      	cmp	r3, #71	; 0x47
  404f0c:	f000 80e9 	beq.w	4050e2 <_svfprintf_r+0x10d6>
  404f10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f12:	2b65      	cmp	r3, #101	; 0x65
  404f14:	f340 81cd 	ble.w	4052b2 <_svfprintf_r+0x12a6>
  404f18:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f1a:	2b66      	cmp	r3, #102	; 0x66
  404f1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f1e:	9312      	str	r3, [sp, #72]	; 0x48
  404f20:	f000 819e 	beq.w	405260 <_svfprintf_r+0x1254>
  404f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f26:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f28:	4619      	mov	r1, r3
  404f2a:	4291      	cmp	r1, r2
  404f2c:	f300 818a 	bgt.w	405244 <_svfprintf_r+0x1238>
  404f30:	f01b 0f01 	tst.w	fp, #1
  404f34:	f040 8213 	bne.w	40535e <_svfprintf_r+0x1352>
  404f38:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404f3c:	9308      	str	r3, [sp, #32]
  404f3e:	2367      	movs	r3, #103	; 0x67
  404f40:	920e      	str	r2, [sp, #56]	; 0x38
  404f42:	9311      	str	r3, [sp, #68]	; 0x44
  404f44:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f46:	2b00      	cmp	r3, #0
  404f48:	f040 80c4 	bne.w	4050d4 <_svfprintf_r+0x10c8>
  404f4c:	930a      	str	r3, [sp, #40]	; 0x28
  404f4e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404f52:	f7ff b973 	b.w	40423c <_svfprintf_r+0x230>
  404f56:	4635      	mov	r5, r6
  404f58:	460c      	mov	r4, r1
  404f5a:	4646      	mov	r6, r8
  404f5c:	4690      	mov	r8, r2
  404f5e:	3301      	adds	r3, #1
  404f60:	443c      	add	r4, r7
  404f62:	2b07      	cmp	r3, #7
  404f64:	9427      	str	r4, [sp, #156]	; 0x9c
  404f66:	9326      	str	r3, [sp, #152]	; 0x98
  404f68:	e888 00a0 	stmia.w	r8, {r5, r7}
  404f6c:	f73f aed1 	bgt.w	404d12 <_svfprintf_r+0xd06>
  404f70:	f108 0808 	add.w	r8, r8, #8
  404f74:	e6d7      	b.n	404d26 <_svfprintf_r+0xd1a>
  404f76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f78:	6813      	ldr	r3, [r2, #0]
  404f7a:	3204      	adds	r2, #4
  404f7c:	920f      	str	r2, [sp, #60]	; 0x3c
  404f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f80:	601a      	str	r2, [r3, #0]
  404f82:	f7ff b86a 	b.w	40405a <_svfprintf_r+0x4e>
  404f86:	aa25      	add	r2, sp, #148	; 0x94
  404f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f8c:	f002 f9a6 	bl	4072dc <__ssprint_r>
  404f90:	2800      	cmp	r0, #0
  404f92:	f47f a90d 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  404f96:	46c8      	mov	r8, r9
  404f98:	e48d      	b.n	4048b6 <_svfprintf_r+0x8aa>
  404f9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f9c:	4a27      	ldr	r2, [pc, #156]	; (40503c <_svfprintf_r+0x1030>)
  404f9e:	f8c8 2000 	str.w	r2, [r8]
  404fa2:	3301      	adds	r3, #1
  404fa4:	3401      	adds	r4, #1
  404fa6:	2201      	movs	r2, #1
  404fa8:	2b07      	cmp	r3, #7
  404faa:	9427      	str	r4, [sp, #156]	; 0x9c
  404fac:	9326      	str	r3, [sp, #152]	; 0x98
  404fae:	f8c8 2004 	str.w	r2, [r8, #4]
  404fb2:	dc72      	bgt.n	40509a <_svfprintf_r+0x108e>
  404fb4:	f108 0808 	add.w	r8, r8, #8
  404fb8:	b929      	cbnz	r1, 404fc6 <_svfprintf_r+0xfba>
  404fba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404fbc:	b91b      	cbnz	r3, 404fc6 <_svfprintf_r+0xfba>
  404fbe:	9b07      	ldr	r3, [sp, #28]
  404fc0:	07d8      	lsls	r0, r3, #31
  404fc2:	f57f aa03 	bpl.w	4043cc <_svfprintf_r+0x3c0>
  404fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fc8:	9819      	ldr	r0, [sp, #100]	; 0x64
  404fca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404fcc:	f8c8 2000 	str.w	r2, [r8]
  404fd0:	3301      	adds	r3, #1
  404fd2:	4602      	mov	r2, r0
  404fd4:	4422      	add	r2, r4
  404fd6:	2b07      	cmp	r3, #7
  404fd8:	9227      	str	r2, [sp, #156]	; 0x9c
  404fda:	f8c8 0004 	str.w	r0, [r8, #4]
  404fde:	9326      	str	r3, [sp, #152]	; 0x98
  404fe0:	f300 818d 	bgt.w	4052fe <_svfprintf_r+0x12f2>
  404fe4:	f108 0808 	add.w	r8, r8, #8
  404fe8:	2900      	cmp	r1, #0
  404fea:	f2c0 8165 	blt.w	4052b8 <_svfprintf_r+0x12ac>
  404fee:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404ff0:	f8c8 6000 	str.w	r6, [r8]
  404ff4:	3301      	adds	r3, #1
  404ff6:	188c      	adds	r4, r1, r2
  404ff8:	2b07      	cmp	r3, #7
  404ffa:	9427      	str	r4, [sp, #156]	; 0x9c
  404ffc:	9326      	str	r3, [sp, #152]	; 0x98
  404ffe:	f8c8 1004 	str.w	r1, [r8, #4]
  405002:	f77f a9e1 	ble.w	4043c8 <_svfprintf_r+0x3bc>
  405006:	e52c      	b.n	404a62 <_svfprintf_r+0xa56>
  405008:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40500a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40500c:	6813      	ldr	r3, [r2, #0]
  40500e:	17cd      	asrs	r5, r1, #31
  405010:	4608      	mov	r0, r1
  405012:	3204      	adds	r2, #4
  405014:	4629      	mov	r1, r5
  405016:	920f      	str	r2, [sp, #60]	; 0x3c
  405018:	e9c3 0100 	strd	r0, r1, [r3]
  40501c:	f7ff b81d 	b.w	40405a <_svfprintf_r+0x4e>
  405020:	aa25      	add	r2, sp, #148	; 0x94
  405022:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405024:	980c      	ldr	r0, [sp, #48]	; 0x30
  405026:	f002 f959 	bl	4072dc <__ssprint_r>
  40502a:	2800      	cmp	r0, #0
  40502c:	f47f a8c0 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  405030:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405032:	46c8      	mov	r8, r9
  405034:	e458      	b.n	4048e8 <_svfprintf_r+0x8dc>
  405036:	bf00      	nop
  405038:	004087a8 	.word	0x004087a8
  40503c:	00408794 	.word	0x00408794
  405040:	2140      	movs	r1, #64	; 0x40
  405042:	980c      	ldr	r0, [sp, #48]	; 0x30
  405044:	f001 fa0a 	bl	40645c <_malloc_r>
  405048:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40504a:	6010      	str	r0, [r2, #0]
  40504c:	6110      	str	r0, [r2, #16]
  40504e:	2800      	cmp	r0, #0
  405050:	f000 81f2 	beq.w	405438 <_svfprintf_r+0x142c>
  405054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405056:	2340      	movs	r3, #64	; 0x40
  405058:	6153      	str	r3, [r2, #20]
  40505a:	f7fe bfee 	b.w	40403a <_svfprintf_r+0x2e>
  40505e:	a823      	add	r0, sp, #140	; 0x8c
  405060:	a920      	add	r1, sp, #128	; 0x80
  405062:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405064:	9004      	str	r0, [sp, #16]
  405066:	9103      	str	r1, [sp, #12]
  405068:	a81f      	add	r0, sp, #124	; 0x7c
  40506a:	2103      	movs	r1, #3
  40506c:	9002      	str	r0, [sp, #8]
  40506e:	9a08      	ldr	r2, [sp, #32]
  405070:	9401      	str	r4, [sp, #4]
  405072:	463b      	mov	r3, r7
  405074:	9100      	str	r1, [sp, #0]
  405076:	980c      	ldr	r0, [sp, #48]	; 0x30
  405078:	f000 fa9a 	bl	4055b0 <_dtoa_r>
  40507c:	4625      	mov	r5, r4
  40507e:	4606      	mov	r6, r0
  405080:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405082:	2b46      	cmp	r3, #70	; 0x46
  405084:	eb06 0405 	add.w	r4, r6, r5
  405088:	f47f af29 	bne.w	404ede <_svfprintf_r+0xed2>
  40508c:	7833      	ldrb	r3, [r6, #0]
  40508e:	2b30      	cmp	r3, #48	; 0x30
  405090:	f000 8178 	beq.w	405384 <_svfprintf_r+0x1378>
  405094:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  405096:	442c      	add	r4, r5
  405098:	e721      	b.n	404ede <_svfprintf_r+0xed2>
  40509a:	aa25      	add	r2, sp, #148	; 0x94
  40509c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40509e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050a0:	f002 f91c 	bl	4072dc <__ssprint_r>
  4050a4:	2800      	cmp	r0, #0
  4050a6:	f47f a883 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4050aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4050ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4050ae:	46c8      	mov	r8, r9
  4050b0:	e782      	b.n	404fb8 <_svfprintf_r+0xfac>
  4050b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050b4:	2b00      	cmp	r3, #0
  4050b6:	bf08      	it	eq
  4050b8:	2301      	moveq	r3, #1
  4050ba:	930a      	str	r3, [sp, #40]	; 0x28
  4050bc:	e6db      	b.n	404e76 <_svfprintf_r+0xe6a>
  4050be:	4630      	mov	r0, r6
  4050c0:	940a      	str	r4, [sp, #40]	; 0x28
  4050c2:	f002 f89d 	bl	407200 <strlen>
  4050c6:	950f      	str	r5, [sp, #60]	; 0x3c
  4050c8:	900e      	str	r0, [sp, #56]	; 0x38
  4050ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4050ce:	4603      	mov	r3, r0
  4050d0:	f7ff b9f9 	b.w	4044c6 <_svfprintf_r+0x4ba>
  4050d4:	272d      	movs	r7, #45	; 0x2d
  4050d6:	2300      	movs	r3, #0
  4050d8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4050dc:	930a      	str	r3, [sp, #40]	; 0x28
  4050de:	f7ff b8ae 	b.w	40423e <_svfprintf_r+0x232>
  4050e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4050e4:	9312      	str	r3, [sp, #72]	; 0x48
  4050e6:	461a      	mov	r2, r3
  4050e8:	3303      	adds	r3, #3
  4050ea:	db04      	blt.n	4050f6 <_svfprintf_r+0x10ea>
  4050ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050ee:	4619      	mov	r1, r3
  4050f0:	4291      	cmp	r1, r2
  4050f2:	f6bf af17 	bge.w	404f24 <_svfprintf_r+0xf18>
  4050f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050f8:	3b02      	subs	r3, #2
  4050fa:	9311      	str	r3, [sp, #68]	; 0x44
  4050fc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  405100:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  405104:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405106:	3b01      	subs	r3, #1
  405108:	2b00      	cmp	r3, #0
  40510a:	931f      	str	r3, [sp, #124]	; 0x7c
  40510c:	bfbd      	ittte	lt
  40510e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  405110:	f1c3 0301 	rsblt	r3, r3, #1
  405114:	222d      	movlt	r2, #45	; 0x2d
  405116:	222b      	movge	r2, #43	; 0x2b
  405118:	2b09      	cmp	r3, #9
  40511a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40511e:	f340 8116 	ble.w	40534e <_svfprintf_r+0x1342>
  405122:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  405126:	4620      	mov	r0, r4
  405128:	4dab      	ldr	r5, [pc, #684]	; (4053d8 <_svfprintf_r+0x13cc>)
  40512a:	e000      	b.n	40512e <_svfprintf_r+0x1122>
  40512c:	4610      	mov	r0, r2
  40512e:	fb85 1203 	smull	r1, r2, r5, r3
  405132:	17d9      	asrs	r1, r3, #31
  405134:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405138:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40513c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405140:	3230      	adds	r2, #48	; 0x30
  405142:	2909      	cmp	r1, #9
  405144:	f800 2c01 	strb.w	r2, [r0, #-1]
  405148:	460b      	mov	r3, r1
  40514a:	f100 32ff 	add.w	r2, r0, #4294967295
  40514e:	dced      	bgt.n	40512c <_svfprintf_r+0x1120>
  405150:	3330      	adds	r3, #48	; 0x30
  405152:	3802      	subs	r0, #2
  405154:	b2d9      	uxtb	r1, r3
  405156:	4284      	cmp	r4, r0
  405158:	f802 1c01 	strb.w	r1, [r2, #-1]
  40515c:	f240 8165 	bls.w	40542a <_svfprintf_r+0x141e>
  405160:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  405164:	4613      	mov	r3, r2
  405166:	e001      	b.n	40516c <_svfprintf_r+0x1160>
  405168:	f813 1b01 	ldrb.w	r1, [r3], #1
  40516c:	f800 1b01 	strb.w	r1, [r0], #1
  405170:	42a3      	cmp	r3, r4
  405172:	d1f9      	bne.n	405168 <_svfprintf_r+0x115c>
  405174:	3301      	adds	r3, #1
  405176:	1a9b      	subs	r3, r3, r2
  405178:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40517c:	4413      	add	r3, r2
  40517e:	aa21      	add	r2, sp, #132	; 0x84
  405180:	1a9b      	subs	r3, r3, r2
  405182:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405184:	931b      	str	r3, [sp, #108]	; 0x6c
  405186:	2a01      	cmp	r2, #1
  405188:	4413      	add	r3, r2
  40518a:	930e      	str	r3, [sp, #56]	; 0x38
  40518c:	f340 8119 	ble.w	4053c2 <_svfprintf_r+0x13b6>
  405190:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405192:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405194:	4413      	add	r3, r2
  405196:	930e      	str	r3, [sp, #56]	; 0x38
  405198:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40519c:	9308      	str	r3, [sp, #32]
  40519e:	2300      	movs	r3, #0
  4051a0:	9312      	str	r3, [sp, #72]	; 0x48
  4051a2:	e6cf      	b.n	404f44 <_svfprintf_r+0xf38>
  4051a4:	aa25      	add	r2, sp, #148	; 0x94
  4051a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051aa:	f002 f897 	bl	4072dc <__ssprint_r>
  4051ae:	2800      	cmp	r0, #0
  4051b0:	f47e affe 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4051b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051b6:	46c8      	mov	r8, r9
  4051b8:	e4d7      	b.n	404b6a <_svfprintf_r+0xb5e>
  4051ba:	4623      	mov	r3, r4
  4051bc:	e6a2      	b.n	404f04 <_svfprintf_r+0xef8>
  4051be:	aa25      	add	r2, sp, #148	; 0x94
  4051c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051c4:	f002 f88a 	bl	4072dc <__ssprint_r>
  4051c8:	2800      	cmp	r0, #0
  4051ca:	f47e aff1 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4051ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4051d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051d2:	46c8      	mov	r8, r9
  4051d4:	e5ae      	b.n	404d34 <_svfprintf_r+0xd28>
  4051d6:	aa25      	add	r2, sp, #148	; 0x94
  4051d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051dc:	f002 f87e 	bl	4072dc <__ssprint_r>
  4051e0:	2800      	cmp	r0, #0
  4051e2:	f47e afe5 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4051e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4051e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051ec:	1a9a      	subs	r2, r3, r2
  4051ee:	46c8      	mov	r8, r9
  4051f0:	e5b8      	b.n	404d64 <_svfprintf_r+0xd58>
  4051f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051f4:	9612      	str	r6, [sp, #72]	; 0x48
  4051f6:	2b06      	cmp	r3, #6
  4051f8:	bf28      	it	cs
  4051fa:	2306      	movcs	r3, #6
  4051fc:	960a      	str	r6, [sp, #40]	; 0x28
  4051fe:	4637      	mov	r7, r6
  405200:	9308      	str	r3, [sp, #32]
  405202:	950f      	str	r5, [sp, #60]	; 0x3c
  405204:	f8cd b01c 	str.w	fp, [sp, #28]
  405208:	930e      	str	r3, [sp, #56]	; 0x38
  40520a:	4e74      	ldr	r6, [pc, #464]	; (4053dc <_svfprintf_r+0x13d0>)
  40520c:	f7ff b816 	b.w	40423c <_svfprintf_r+0x230>
  405210:	a823      	add	r0, sp, #140	; 0x8c
  405212:	a920      	add	r1, sp, #128	; 0x80
  405214:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405216:	9004      	str	r0, [sp, #16]
  405218:	9103      	str	r1, [sp, #12]
  40521a:	a81f      	add	r0, sp, #124	; 0x7c
  40521c:	2103      	movs	r1, #3
  40521e:	9002      	str	r0, [sp, #8]
  405220:	9a08      	ldr	r2, [sp, #32]
  405222:	9501      	str	r5, [sp, #4]
  405224:	463b      	mov	r3, r7
  405226:	9100      	str	r1, [sp, #0]
  405228:	980c      	ldr	r0, [sp, #48]	; 0x30
  40522a:	f000 f9c1 	bl	4055b0 <_dtoa_r>
  40522e:	4606      	mov	r6, r0
  405230:	1944      	adds	r4, r0, r5
  405232:	e72b      	b.n	40508c <_svfprintf_r+0x1080>
  405234:	2306      	movs	r3, #6
  405236:	930a      	str	r3, [sp, #40]	; 0x28
  405238:	e61d      	b.n	404e76 <_svfprintf_r+0xe6a>
  40523a:	272d      	movs	r7, #45	; 0x2d
  40523c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405240:	f7ff bacd 	b.w	4047de <_svfprintf_r+0x7d2>
  405244:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405246:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405248:	4413      	add	r3, r2
  40524a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40524c:	930e      	str	r3, [sp, #56]	; 0x38
  40524e:	2a00      	cmp	r2, #0
  405250:	f340 80b0 	ble.w	4053b4 <_svfprintf_r+0x13a8>
  405254:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405258:	9308      	str	r3, [sp, #32]
  40525a:	2367      	movs	r3, #103	; 0x67
  40525c:	9311      	str	r3, [sp, #68]	; 0x44
  40525e:	e671      	b.n	404f44 <_svfprintf_r+0xf38>
  405260:	2b00      	cmp	r3, #0
  405262:	f340 80c3 	ble.w	4053ec <_svfprintf_r+0x13e0>
  405266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405268:	2a00      	cmp	r2, #0
  40526a:	f040 8099 	bne.w	4053a0 <_svfprintf_r+0x1394>
  40526e:	f01b 0f01 	tst.w	fp, #1
  405272:	f040 8095 	bne.w	4053a0 <_svfprintf_r+0x1394>
  405276:	9308      	str	r3, [sp, #32]
  405278:	930e      	str	r3, [sp, #56]	; 0x38
  40527a:	e663      	b.n	404f44 <_svfprintf_r+0xf38>
  40527c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40527e:	9308      	str	r3, [sp, #32]
  405280:	930e      	str	r3, [sp, #56]	; 0x38
  405282:	900a      	str	r0, [sp, #40]	; 0x28
  405284:	950f      	str	r5, [sp, #60]	; 0x3c
  405286:	f8cd b01c 	str.w	fp, [sp, #28]
  40528a:	9012      	str	r0, [sp, #72]	; 0x48
  40528c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405290:	f7fe bfd4 	b.w	40423c <_svfprintf_r+0x230>
  405294:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405296:	2b47      	cmp	r3, #71	; 0x47
  405298:	f47f ae20 	bne.w	404edc <_svfprintf_r+0xed0>
  40529c:	f01b 0f01 	tst.w	fp, #1
  4052a0:	f47f aeee 	bne.w	405080 <_svfprintf_r+0x1074>
  4052a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4052a6:	1b9b      	subs	r3, r3, r6
  4052a8:	9313      	str	r3, [sp, #76]	; 0x4c
  4052aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052ac:	2b47      	cmp	r3, #71	; 0x47
  4052ae:	f43f af18 	beq.w	4050e2 <_svfprintf_r+0x10d6>
  4052b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4052b4:	9312      	str	r3, [sp, #72]	; 0x48
  4052b6:	e721      	b.n	4050fc <_svfprintf_r+0x10f0>
  4052b8:	424f      	negs	r7, r1
  4052ba:	3110      	adds	r1, #16
  4052bc:	4d48      	ldr	r5, [pc, #288]	; (4053e0 <_svfprintf_r+0x13d4>)
  4052be:	da2f      	bge.n	405320 <_svfprintf_r+0x1314>
  4052c0:	2410      	movs	r4, #16
  4052c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4052c6:	e004      	b.n	4052d2 <_svfprintf_r+0x12c6>
  4052c8:	f108 0808 	add.w	r8, r8, #8
  4052cc:	3f10      	subs	r7, #16
  4052ce:	2f10      	cmp	r7, #16
  4052d0:	dd26      	ble.n	405320 <_svfprintf_r+0x1314>
  4052d2:	3301      	adds	r3, #1
  4052d4:	3210      	adds	r2, #16
  4052d6:	2b07      	cmp	r3, #7
  4052d8:	9227      	str	r2, [sp, #156]	; 0x9c
  4052da:	9326      	str	r3, [sp, #152]	; 0x98
  4052dc:	f8c8 5000 	str.w	r5, [r8]
  4052e0:	f8c8 4004 	str.w	r4, [r8, #4]
  4052e4:	ddf0      	ble.n	4052c8 <_svfprintf_r+0x12bc>
  4052e6:	aa25      	add	r2, sp, #148	; 0x94
  4052e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052ea:	4658      	mov	r0, fp
  4052ec:	f001 fff6 	bl	4072dc <__ssprint_r>
  4052f0:	2800      	cmp	r0, #0
  4052f2:	f47e af5d 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  4052f6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4052f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4052fa:	46c8      	mov	r8, r9
  4052fc:	e7e6      	b.n	4052cc <_svfprintf_r+0x12c0>
  4052fe:	aa25      	add	r2, sp, #148	; 0x94
  405300:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405302:	980c      	ldr	r0, [sp, #48]	; 0x30
  405304:	f001 ffea 	bl	4072dc <__ssprint_r>
  405308:	2800      	cmp	r0, #0
  40530a:	f47e af51 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  40530e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405310:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405312:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405314:	46c8      	mov	r8, r9
  405316:	e667      	b.n	404fe8 <_svfprintf_r+0xfdc>
  405318:	2000      	movs	r0, #0
  40531a:	900a      	str	r0, [sp, #40]	; 0x28
  40531c:	f7fe bed0 	b.w	4040c0 <_svfprintf_r+0xb4>
  405320:	3301      	adds	r3, #1
  405322:	443a      	add	r2, r7
  405324:	2b07      	cmp	r3, #7
  405326:	e888 00a0 	stmia.w	r8, {r5, r7}
  40532a:	9227      	str	r2, [sp, #156]	; 0x9c
  40532c:	9326      	str	r3, [sp, #152]	; 0x98
  40532e:	f108 0808 	add.w	r8, r8, #8
  405332:	f77f ae5c 	ble.w	404fee <_svfprintf_r+0xfe2>
  405336:	aa25      	add	r2, sp, #148	; 0x94
  405338:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40533a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40533c:	f001 ffce 	bl	4072dc <__ssprint_r>
  405340:	2800      	cmp	r0, #0
  405342:	f47e af35 	bne.w	4041b0 <_svfprintf_r+0x1a4>
  405346:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405348:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40534a:	46c8      	mov	r8, r9
  40534c:	e64f      	b.n	404fee <_svfprintf_r+0xfe2>
  40534e:	3330      	adds	r3, #48	; 0x30
  405350:	2230      	movs	r2, #48	; 0x30
  405352:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405356:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40535a:	ab22      	add	r3, sp, #136	; 0x88
  40535c:	e70f      	b.n	40517e <_svfprintf_r+0x1172>
  40535e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405360:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405362:	4413      	add	r3, r2
  405364:	930e      	str	r3, [sp, #56]	; 0x38
  405366:	e775      	b.n	405254 <_svfprintf_r+0x1248>
  405368:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40536a:	e5cb      	b.n	404f04 <_svfprintf_r+0xef8>
  40536c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40536e:	4e1d      	ldr	r6, [pc, #116]	; (4053e4 <_svfprintf_r+0x13d8>)
  405370:	2b00      	cmp	r3, #0
  405372:	bfb6      	itet	lt
  405374:	272d      	movlt	r7, #45	; 0x2d
  405376:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40537a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40537e:	4b1a      	ldr	r3, [pc, #104]	; (4053e8 <_svfprintf_r+0x13dc>)
  405380:	f7ff ba2f 	b.w	4047e2 <_svfprintf_r+0x7d6>
  405384:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405386:	9808      	ldr	r0, [sp, #32]
  405388:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40538a:	4639      	mov	r1, r7
  40538c:	f002 fc70 	bl	407c70 <__aeabi_dcmpeq>
  405390:	2800      	cmp	r0, #0
  405392:	f47f ae7f 	bne.w	405094 <_svfprintf_r+0x1088>
  405396:	f1c5 0501 	rsb	r5, r5, #1
  40539a:	951f      	str	r5, [sp, #124]	; 0x7c
  40539c:	442c      	add	r4, r5
  40539e:	e59e      	b.n	404ede <_svfprintf_r+0xed2>
  4053a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4053a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4053a4:	4413      	add	r3, r2
  4053a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053a8:	441a      	add	r2, r3
  4053aa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4053ae:	920e      	str	r2, [sp, #56]	; 0x38
  4053b0:	9308      	str	r3, [sp, #32]
  4053b2:	e5c7      	b.n	404f44 <_svfprintf_r+0xf38>
  4053b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4053b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4053b8:	f1c3 0301 	rsb	r3, r3, #1
  4053bc:	441a      	add	r2, r3
  4053be:	4613      	mov	r3, r2
  4053c0:	e7d0      	b.n	405364 <_svfprintf_r+0x1358>
  4053c2:	f01b 0301 	ands.w	r3, fp, #1
  4053c6:	9312      	str	r3, [sp, #72]	; 0x48
  4053c8:	f47f aee2 	bne.w	405190 <_svfprintf_r+0x1184>
  4053cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053d2:	9308      	str	r3, [sp, #32]
  4053d4:	e5b6      	b.n	404f44 <_svfprintf_r+0xf38>
  4053d6:	bf00      	nop
  4053d8:	66666667 	.word	0x66666667
  4053dc:	0040878c 	.word	0x0040878c
  4053e0:	004087a8 	.word	0x004087a8
  4053e4:	00408760 	.word	0x00408760
  4053e8:	0040875c 	.word	0x0040875c
  4053ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053ee:	b913      	cbnz	r3, 4053f6 <_svfprintf_r+0x13ea>
  4053f0:	f01b 0f01 	tst.w	fp, #1
  4053f4:	d002      	beq.n	4053fc <_svfprintf_r+0x13f0>
  4053f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4053f8:	3301      	adds	r3, #1
  4053fa:	e7d4      	b.n	4053a6 <_svfprintf_r+0x139a>
  4053fc:	2301      	movs	r3, #1
  4053fe:	e73a      	b.n	405276 <_svfprintf_r+0x126a>
  405400:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405402:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405406:	6828      	ldr	r0, [r5, #0]
  405408:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40540c:	900a      	str	r0, [sp, #40]	; 0x28
  40540e:	4628      	mov	r0, r5
  405410:	3004      	adds	r0, #4
  405412:	46a2      	mov	sl, r4
  405414:	900f      	str	r0, [sp, #60]	; 0x3c
  405416:	f7fe be51 	b.w	4040bc <_svfprintf_r+0xb0>
  40541a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40541e:	f7ff b867 	b.w	4044f0 <_svfprintf_r+0x4e4>
  405422:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405426:	f7ff ba15 	b.w	404854 <_svfprintf_r+0x848>
  40542a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40542e:	e6a6      	b.n	40517e <_svfprintf_r+0x1172>
  405430:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405434:	f7ff b8eb 	b.w	40460e <_svfprintf_r+0x602>
  405438:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40543a:	230c      	movs	r3, #12
  40543c:	6013      	str	r3, [r2, #0]
  40543e:	f04f 33ff 	mov.w	r3, #4294967295
  405442:	9309      	str	r3, [sp, #36]	; 0x24
  405444:	f7fe bebd 	b.w	4041c2 <_svfprintf_r+0x1b6>
  405448:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40544c:	f7ff b99a 	b.w	404784 <_svfprintf_r+0x778>
  405450:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405454:	f7ff b976 	b.w	404744 <_svfprintf_r+0x738>
  405458:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40545c:	f7ff b959 	b.w	404712 <_svfprintf_r+0x706>
  405460:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405464:	f7ff b912 	b.w	40468c <_svfprintf_r+0x680>

00405468 <register_fini>:
  405468:	4b02      	ldr	r3, [pc, #8]	; (405474 <register_fini+0xc>)
  40546a:	b113      	cbz	r3, 405472 <register_fini+0xa>
  40546c:	4802      	ldr	r0, [pc, #8]	; (405478 <register_fini+0x10>)
  40546e:	f000 b805 	b.w	40547c <atexit>
  405472:	4770      	bx	lr
  405474:	00000000 	.word	0x00000000
  405478:	00406405 	.word	0x00406405

0040547c <atexit>:
  40547c:	2300      	movs	r3, #0
  40547e:	4601      	mov	r1, r0
  405480:	461a      	mov	r2, r3
  405482:	4618      	mov	r0, r3
  405484:	f001 bfa8 	b.w	4073d8 <__register_exitproc>

00405488 <quorem>:
  405488:	6902      	ldr	r2, [r0, #16]
  40548a:	690b      	ldr	r3, [r1, #16]
  40548c:	4293      	cmp	r3, r2
  40548e:	f300 808d 	bgt.w	4055ac <quorem+0x124>
  405492:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405496:	f103 38ff 	add.w	r8, r3, #4294967295
  40549a:	f101 0714 	add.w	r7, r1, #20
  40549e:	f100 0b14 	add.w	fp, r0, #20
  4054a2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4054a6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4054aa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4054ae:	b083      	sub	sp, #12
  4054b0:	3201      	adds	r2, #1
  4054b2:	fbb3 f9f2 	udiv	r9, r3, r2
  4054b6:	eb0b 0304 	add.w	r3, fp, r4
  4054ba:	9400      	str	r4, [sp, #0]
  4054bc:	eb07 0a04 	add.w	sl, r7, r4
  4054c0:	9301      	str	r3, [sp, #4]
  4054c2:	f1b9 0f00 	cmp.w	r9, #0
  4054c6:	d039      	beq.n	40553c <quorem+0xb4>
  4054c8:	2500      	movs	r5, #0
  4054ca:	462e      	mov	r6, r5
  4054cc:	46bc      	mov	ip, r7
  4054ce:	46de      	mov	lr, fp
  4054d0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4054d4:	f8de 3000 	ldr.w	r3, [lr]
  4054d8:	b2a2      	uxth	r2, r4
  4054da:	fb09 5502 	mla	r5, r9, r2, r5
  4054de:	0c22      	lsrs	r2, r4, #16
  4054e0:	0c2c      	lsrs	r4, r5, #16
  4054e2:	fb09 4202 	mla	r2, r9, r2, r4
  4054e6:	b2ad      	uxth	r5, r5
  4054e8:	1b75      	subs	r5, r6, r5
  4054ea:	b296      	uxth	r6, r2
  4054ec:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4054f0:	fa15 f383 	uxtah	r3, r5, r3
  4054f4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4054f8:	b29b      	uxth	r3, r3
  4054fa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4054fe:	45e2      	cmp	sl, ip
  405500:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405504:	f84e 3b04 	str.w	r3, [lr], #4
  405508:	ea4f 4626 	mov.w	r6, r6, asr #16
  40550c:	d2e0      	bcs.n	4054d0 <quorem+0x48>
  40550e:	9b00      	ldr	r3, [sp, #0]
  405510:	f85b 3003 	ldr.w	r3, [fp, r3]
  405514:	b993      	cbnz	r3, 40553c <quorem+0xb4>
  405516:	9c01      	ldr	r4, [sp, #4]
  405518:	1f23      	subs	r3, r4, #4
  40551a:	459b      	cmp	fp, r3
  40551c:	d20c      	bcs.n	405538 <quorem+0xb0>
  40551e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405522:	b94b      	cbnz	r3, 405538 <quorem+0xb0>
  405524:	f1a4 0308 	sub.w	r3, r4, #8
  405528:	e002      	b.n	405530 <quorem+0xa8>
  40552a:	681a      	ldr	r2, [r3, #0]
  40552c:	3b04      	subs	r3, #4
  40552e:	b91a      	cbnz	r2, 405538 <quorem+0xb0>
  405530:	459b      	cmp	fp, r3
  405532:	f108 38ff 	add.w	r8, r8, #4294967295
  405536:	d3f8      	bcc.n	40552a <quorem+0xa2>
  405538:	f8c0 8010 	str.w	r8, [r0, #16]
  40553c:	4604      	mov	r4, r0
  40553e:	f001 fd33 	bl	406fa8 <__mcmp>
  405542:	2800      	cmp	r0, #0
  405544:	db2e      	blt.n	4055a4 <quorem+0x11c>
  405546:	f109 0901 	add.w	r9, r9, #1
  40554a:	465d      	mov	r5, fp
  40554c:	2300      	movs	r3, #0
  40554e:	f857 1b04 	ldr.w	r1, [r7], #4
  405552:	6828      	ldr	r0, [r5, #0]
  405554:	b28a      	uxth	r2, r1
  405556:	1a9a      	subs	r2, r3, r2
  405558:	0c0b      	lsrs	r3, r1, #16
  40555a:	fa12 f280 	uxtah	r2, r2, r0
  40555e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405562:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405566:	b292      	uxth	r2, r2
  405568:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40556c:	45ba      	cmp	sl, r7
  40556e:	f845 2b04 	str.w	r2, [r5], #4
  405572:	ea4f 4323 	mov.w	r3, r3, asr #16
  405576:	d2ea      	bcs.n	40554e <quorem+0xc6>
  405578:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40557c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405580:	b982      	cbnz	r2, 4055a4 <quorem+0x11c>
  405582:	1f1a      	subs	r2, r3, #4
  405584:	4593      	cmp	fp, r2
  405586:	d20b      	bcs.n	4055a0 <quorem+0x118>
  405588:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40558c:	b942      	cbnz	r2, 4055a0 <quorem+0x118>
  40558e:	3b08      	subs	r3, #8
  405590:	e002      	b.n	405598 <quorem+0x110>
  405592:	681a      	ldr	r2, [r3, #0]
  405594:	3b04      	subs	r3, #4
  405596:	b91a      	cbnz	r2, 4055a0 <quorem+0x118>
  405598:	459b      	cmp	fp, r3
  40559a:	f108 38ff 	add.w	r8, r8, #4294967295
  40559e:	d3f8      	bcc.n	405592 <quorem+0x10a>
  4055a0:	f8c4 8010 	str.w	r8, [r4, #16]
  4055a4:	4648      	mov	r0, r9
  4055a6:	b003      	add	sp, #12
  4055a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055ac:	2000      	movs	r0, #0
  4055ae:	4770      	bx	lr

004055b0 <_dtoa_r>:
  4055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4055b6:	b09b      	sub	sp, #108	; 0x6c
  4055b8:	4604      	mov	r4, r0
  4055ba:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4055bc:	4692      	mov	sl, r2
  4055be:	469b      	mov	fp, r3
  4055c0:	b141      	cbz	r1, 4055d4 <_dtoa_r+0x24>
  4055c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4055c4:	604a      	str	r2, [r1, #4]
  4055c6:	2301      	movs	r3, #1
  4055c8:	4093      	lsls	r3, r2
  4055ca:	608b      	str	r3, [r1, #8]
  4055cc:	f001 fb14 	bl	406bf8 <_Bfree>
  4055d0:	2300      	movs	r3, #0
  4055d2:	6423      	str	r3, [r4, #64]	; 0x40
  4055d4:	f1bb 0f00 	cmp.w	fp, #0
  4055d8:	465d      	mov	r5, fp
  4055da:	db35      	blt.n	405648 <_dtoa_r+0x98>
  4055dc:	2300      	movs	r3, #0
  4055de:	6033      	str	r3, [r6, #0]
  4055e0:	4b9d      	ldr	r3, [pc, #628]	; (405858 <_dtoa_r+0x2a8>)
  4055e2:	43ab      	bics	r3, r5
  4055e4:	d015      	beq.n	405612 <_dtoa_r+0x62>
  4055e6:	4650      	mov	r0, sl
  4055e8:	4659      	mov	r1, fp
  4055ea:	2200      	movs	r2, #0
  4055ec:	2300      	movs	r3, #0
  4055ee:	f002 fb3f 	bl	407c70 <__aeabi_dcmpeq>
  4055f2:	4680      	mov	r8, r0
  4055f4:	2800      	cmp	r0, #0
  4055f6:	d02d      	beq.n	405654 <_dtoa_r+0xa4>
  4055f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4055fa:	2301      	movs	r3, #1
  4055fc:	6013      	str	r3, [r2, #0]
  4055fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405600:	2b00      	cmp	r3, #0
  405602:	f000 80bd 	beq.w	405780 <_dtoa_r+0x1d0>
  405606:	4895      	ldr	r0, [pc, #596]	; (40585c <_dtoa_r+0x2ac>)
  405608:	6018      	str	r0, [r3, #0]
  40560a:	3801      	subs	r0, #1
  40560c:	b01b      	add	sp, #108	; 0x6c
  40560e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405612:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405614:	f242 730f 	movw	r3, #9999	; 0x270f
  405618:	6013      	str	r3, [r2, #0]
  40561a:	f1ba 0f00 	cmp.w	sl, #0
  40561e:	d10d      	bne.n	40563c <_dtoa_r+0x8c>
  405620:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405624:	b955      	cbnz	r5, 40563c <_dtoa_r+0x8c>
  405626:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405628:	488d      	ldr	r0, [pc, #564]	; (405860 <_dtoa_r+0x2b0>)
  40562a:	2b00      	cmp	r3, #0
  40562c:	d0ee      	beq.n	40560c <_dtoa_r+0x5c>
  40562e:	f100 0308 	add.w	r3, r0, #8
  405632:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405634:	6013      	str	r3, [r2, #0]
  405636:	b01b      	add	sp, #108	; 0x6c
  405638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40563c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40563e:	4889      	ldr	r0, [pc, #548]	; (405864 <_dtoa_r+0x2b4>)
  405640:	2b00      	cmp	r3, #0
  405642:	d0e3      	beq.n	40560c <_dtoa_r+0x5c>
  405644:	1cc3      	adds	r3, r0, #3
  405646:	e7f4      	b.n	405632 <_dtoa_r+0x82>
  405648:	2301      	movs	r3, #1
  40564a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40564e:	6033      	str	r3, [r6, #0]
  405650:	46ab      	mov	fp, r5
  405652:	e7c5      	b.n	4055e0 <_dtoa_r+0x30>
  405654:	aa18      	add	r2, sp, #96	; 0x60
  405656:	ab19      	add	r3, sp, #100	; 0x64
  405658:	9201      	str	r2, [sp, #4]
  40565a:	9300      	str	r3, [sp, #0]
  40565c:	4652      	mov	r2, sl
  40565e:	465b      	mov	r3, fp
  405660:	4620      	mov	r0, r4
  405662:	f001 fd41 	bl	4070e8 <__d2b>
  405666:	0d2b      	lsrs	r3, r5, #20
  405668:	4681      	mov	r9, r0
  40566a:	d071      	beq.n	405750 <_dtoa_r+0x1a0>
  40566c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405670:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405674:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405676:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40567a:	4650      	mov	r0, sl
  40567c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405680:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405684:	2200      	movs	r2, #0
  405686:	4b78      	ldr	r3, [pc, #480]	; (405868 <_dtoa_r+0x2b8>)
  405688:	f7fd feae 	bl	4033e8 <__aeabi_dsub>
  40568c:	a36c      	add	r3, pc, #432	; (adr r3, 405840 <_dtoa_r+0x290>)
  40568e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405692:	f7fe f85d 	bl	403750 <__aeabi_dmul>
  405696:	a36c      	add	r3, pc, #432	; (adr r3, 405848 <_dtoa_r+0x298>)
  405698:	e9d3 2300 	ldrd	r2, r3, [r3]
  40569c:	f7fd fea6 	bl	4033ec <__adddf3>
  4056a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4056a4:	4630      	mov	r0, r6
  4056a6:	f7fd ffed 	bl	403684 <__aeabi_i2d>
  4056aa:	a369      	add	r3, pc, #420	; (adr r3, 405850 <_dtoa_r+0x2a0>)
  4056ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056b0:	f7fe f84e 	bl	403750 <__aeabi_dmul>
  4056b4:	4602      	mov	r2, r0
  4056b6:	460b      	mov	r3, r1
  4056b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4056bc:	f7fd fe96 	bl	4033ec <__adddf3>
  4056c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4056c4:	f7fe fa56 	bl	403b74 <__aeabi_d2iz>
  4056c8:	2200      	movs	r2, #0
  4056ca:	9002      	str	r0, [sp, #8]
  4056cc:	2300      	movs	r3, #0
  4056ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4056d2:	f002 fad7 	bl	407c84 <__aeabi_dcmplt>
  4056d6:	2800      	cmp	r0, #0
  4056d8:	f040 8173 	bne.w	4059c2 <_dtoa_r+0x412>
  4056dc:	9d02      	ldr	r5, [sp, #8]
  4056de:	2d16      	cmp	r5, #22
  4056e0:	f200 815d 	bhi.w	40599e <_dtoa_r+0x3ee>
  4056e4:	4b61      	ldr	r3, [pc, #388]	; (40586c <_dtoa_r+0x2bc>)
  4056e6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4056ea:	e9d3 0100 	ldrd	r0, r1, [r3]
  4056ee:	4652      	mov	r2, sl
  4056f0:	465b      	mov	r3, fp
  4056f2:	f002 fae5 	bl	407cc0 <__aeabi_dcmpgt>
  4056f6:	2800      	cmp	r0, #0
  4056f8:	f000 81c5 	beq.w	405a86 <_dtoa_r+0x4d6>
  4056fc:	1e6b      	subs	r3, r5, #1
  4056fe:	9302      	str	r3, [sp, #8]
  405700:	2300      	movs	r3, #0
  405702:	930e      	str	r3, [sp, #56]	; 0x38
  405704:	1bbf      	subs	r7, r7, r6
  405706:	1e7b      	subs	r3, r7, #1
  405708:	9306      	str	r3, [sp, #24]
  40570a:	f100 8154 	bmi.w	4059b6 <_dtoa_r+0x406>
  40570e:	2300      	movs	r3, #0
  405710:	9308      	str	r3, [sp, #32]
  405712:	9b02      	ldr	r3, [sp, #8]
  405714:	2b00      	cmp	r3, #0
  405716:	f2c0 8145 	blt.w	4059a4 <_dtoa_r+0x3f4>
  40571a:	9a06      	ldr	r2, [sp, #24]
  40571c:	930d      	str	r3, [sp, #52]	; 0x34
  40571e:	4611      	mov	r1, r2
  405720:	4419      	add	r1, r3
  405722:	2300      	movs	r3, #0
  405724:	9106      	str	r1, [sp, #24]
  405726:	930c      	str	r3, [sp, #48]	; 0x30
  405728:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40572a:	2b09      	cmp	r3, #9
  40572c:	d82a      	bhi.n	405784 <_dtoa_r+0x1d4>
  40572e:	2b05      	cmp	r3, #5
  405730:	f340 865b 	ble.w	4063ea <_dtoa_r+0xe3a>
  405734:	3b04      	subs	r3, #4
  405736:	9324      	str	r3, [sp, #144]	; 0x90
  405738:	2500      	movs	r5, #0
  40573a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40573c:	3b02      	subs	r3, #2
  40573e:	2b03      	cmp	r3, #3
  405740:	f200 8642 	bhi.w	4063c8 <_dtoa_r+0xe18>
  405744:	e8df f013 	tbh	[pc, r3, lsl #1]
  405748:	02c903d4 	.word	0x02c903d4
  40574c:	046103df 	.word	0x046103df
  405750:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405752:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405754:	443e      	add	r6, r7
  405756:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40575a:	2b20      	cmp	r3, #32
  40575c:	f340 818e 	ble.w	405a7c <_dtoa_r+0x4cc>
  405760:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405764:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405768:	409d      	lsls	r5, r3
  40576a:	fa2a f000 	lsr.w	r0, sl, r0
  40576e:	4328      	orrs	r0, r5
  405770:	f7fd ff78 	bl	403664 <__aeabi_ui2d>
  405774:	2301      	movs	r3, #1
  405776:	3e01      	subs	r6, #1
  405778:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40577c:	9314      	str	r3, [sp, #80]	; 0x50
  40577e:	e781      	b.n	405684 <_dtoa_r+0xd4>
  405780:	483b      	ldr	r0, [pc, #236]	; (405870 <_dtoa_r+0x2c0>)
  405782:	e743      	b.n	40560c <_dtoa_r+0x5c>
  405784:	2100      	movs	r1, #0
  405786:	6461      	str	r1, [r4, #68]	; 0x44
  405788:	4620      	mov	r0, r4
  40578a:	9125      	str	r1, [sp, #148]	; 0x94
  40578c:	f001 fa0e 	bl	406bac <_Balloc>
  405790:	f04f 33ff 	mov.w	r3, #4294967295
  405794:	930a      	str	r3, [sp, #40]	; 0x28
  405796:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405798:	930f      	str	r3, [sp, #60]	; 0x3c
  40579a:	2301      	movs	r3, #1
  40579c:	9004      	str	r0, [sp, #16]
  40579e:	6420      	str	r0, [r4, #64]	; 0x40
  4057a0:	9224      	str	r2, [sp, #144]	; 0x90
  4057a2:	930b      	str	r3, [sp, #44]	; 0x2c
  4057a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4057a6:	2b00      	cmp	r3, #0
  4057a8:	f2c0 80d9 	blt.w	40595e <_dtoa_r+0x3ae>
  4057ac:	9a02      	ldr	r2, [sp, #8]
  4057ae:	2a0e      	cmp	r2, #14
  4057b0:	f300 80d5 	bgt.w	40595e <_dtoa_r+0x3ae>
  4057b4:	4b2d      	ldr	r3, [pc, #180]	; (40586c <_dtoa_r+0x2bc>)
  4057b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4057ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057be:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4057c2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4057c4:	2b00      	cmp	r3, #0
  4057c6:	f2c0 83ba 	blt.w	405f3e <_dtoa_r+0x98e>
  4057ca:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4057ce:	4650      	mov	r0, sl
  4057d0:	462a      	mov	r2, r5
  4057d2:	4633      	mov	r3, r6
  4057d4:	4659      	mov	r1, fp
  4057d6:	f7fe f8e5 	bl	4039a4 <__aeabi_ddiv>
  4057da:	f7fe f9cb 	bl	403b74 <__aeabi_d2iz>
  4057de:	4680      	mov	r8, r0
  4057e0:	f7fd ff50 	bl	403684 <__aeabi_i2d>
  4057e4:	462a      	mov	r2, r5
  4057e6:	4633      	mov	r3, r6
  4057e8:	f7fd ffb2 	bl	403750 <__aeabi_dmul>
  4057ec:	460b      	mov	r3, r1
  4057ee:	4602      	mov	r2, r0
  4057f0:	4659      	mov	r1, fp
  4057f2:	4650      	mov	r0, sl
  4057f4:	f7fd fdf8 	bl	4033e8 <__aeabi_dsub>
  4057f8:	9d04      	ldr	r5, [sp, #16]
  4057fa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4057fe:	702b      	strb	r3, [r5, #0]
  405800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405802:	2b01      	cmp	r3, #1
  405804:	4606      	mov	r6, r0
  405806:	460f      	mov	r7, r1
  405808:	f105 0501 	add.w	r5, r5, #1
  40580c:	d068      	beq.n	4058e0 <_dtoa_r+0x330>
  40580e:	2200      	movs	r2, #0
  405810:	4b18      	ldr	r3, [pc, #96]	; (405874 <_dtoa_r+0x2c4>)
  405812:	f7fd ff9d 	bl	403750 <__aeabi_dmul>
  405816:	2200      	movs	r2, #0
  405818:	2300      	movs	r3, #0
  40581a:	4606      	mov	r6, r0
  40581c:	460f      	mov	r7, r1
  40581e:	f002 fa27 	bl	407c70 <__aeabi_dcmpeq>
  405822:	2800      	cmp	r0, #0
  405824:	f040 8088 	bne.w	405938 <_dtoa_r+0x388>
  405828:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40582c:	f04f 0a00 	mov.w	sl, #0
  405830:	f8df b040 	ldr.w	fp, [pc, #64]	; 405874 <_dtoa_r+0x2c4>
  405834:	940c      	str	r4, [sp, #48]	; 0x30
  405836:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40583a:	e028      	b.n	40588e <_dtoa_r+0x2de>
  40583c:	f3af 8000 	nop.w
  405840:	636f4361 	.word	0x636f4361
  405844:	3fd287a7 	.word	0x3fd287a7
  405848:	8b60c8b3 	.word	0x8b60c8b3
  40584c:	3fc68a28 	.word	0x3fc68a28
  405850:	509f79fb 	.word	0x509f79fb
  405854:	3fd34413 	.word	0x3fd34413
  405858:	7ff00000 	.word	0x7ff00000
  40585c:	00408795 	.word	0x00408795
  405860:	004087b8 	.word	0x004087b8
  405864:	004087c4 	.word	0x004087c4
  405868:	3ff80000 	.word	0x3ff80000
  40586c:	004087f0 	.word	0x004087f0
  405870:	00408794 	.word	0x00408794
  405874:	40240000 	.word	0x40240000
  405878:	f7fd ff6a 	bl	403750 <__aeabi_dmul>
  40587c:	2200      	movs	r2, #0
  40587e:	2300      	movs	r3, #0
  405880:	4606      	mov	r6, r0
  405882:	460f      	mov	r7, r1
  405884:	f002 f9f4 	bl	407c70 <__aeabi_dcmpeq>
  405888:	2800      	cmp	r0, #0
  40588a:	f040 83c1 	bne.w	406010 <_dtoa_r+0xa60>
  40588e:	4642      	mov	r2, r8
  405890:	464b      	mov	r3, r9
  405892:	4630      	mov	r0, r6
  405894:	4639      	mov	r1, r7
  405896:	f7fe f885 	bl	4039a4 <__aeabi_ddiv>
  40589a:	f7fe f96b 	bl	403b74 <__aeabi_d2iz>
  40589e:	4604      	mov	r4, r0
  4058a0:	f7fd fef0 	bl	403684 <__aeabi_i2d>
  4058a4:	4642      	mov	r2, r8
  4058a6:	464b      	mov	r3, r9
  4058a8:	f7fd ff52 	bl	403750 <__aeabi_dmul>
  4058ac:	4602      	mov	r2, r0
  4058ae:	460b      	mov	r3, r1
  4058b0:	4630      	mov	r0, r6
  4058b2:	4639      	mov	r1, r7
  4058b4:	f7fd fd98 	bl	4033e8 <__aeabi_dsub>
  4058b8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4058bc:	9e04      	ldr	r6, [sp, #16]
  4058be:	f805 eb01 	strb.w	lr, [r5], #1
  4058c2:	eba5 0e06 	sub.w	lr, r5, r6
  4058c6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4058c8:	45b6      	cmp	lr, r6
  4058ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4058ce:	4652      	mov	r2, sl
  4058d0:	465b      	mov	r3, fp
  4058d2:	d1d1      	bne.n	405878 <_dtoa_r+0x2c8>
  4058d4:	46a0      	mov	r8, r4
  4058d6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4058da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4058dc:	4606      	mov	r6, r0
  4058de:	460f      	mov	r7, r1
  4058e0:	4632      	mov	r2, r6
  4058e2:	463b      	mov	r3, r7
  4058e4:	4630      	mov	r0, r6
  4058e6:	4639      	mov	r1, r7
  4058e8:	f7fd fd80 	bl	4033ec <__adddf3>
  4058ec:	4606      	mov	r6, r0
  4058ee:	460f      	mov	r7, r1
  4058f0:	4602      	mov	r2, r0
  4058f2:	460b      	mov	r3, r1
  4058f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4058f8:	f002 f9c4 	bl	407c84 <__aeabi_dcmplt>
  4058fc:	b948      	cbnz	r0, 405912 <_dtoa_r+0x362>
  4058fe:	4632      	mov	r2, r6
  405900:	463b      	mov	r3, r7
  405902:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405906:	f002 f9b3 	bl	407c70 <__aeabi_dcmpeq>
  40590a:	b1a8      	cbz	r0, 405938 <_dtoa_r+0x388>
  40590c:	f018 0f01 	tst.w	r8, #1
  405910:	d012      	beq.n	405938 <_dtoa_r+0x388>
  405912:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405916:	9a04      	ldr	r2, [sp, #16]
  405918:	1e6b      	subs	r3, r5, #1
  40591a:	e004      	b.n	405926 <_dtoa_r+0x376>
  40591c:	429a      	cmp	r2, r3
  40591e:	f000 8401 	beq.w	406124 <_dtoa_r+0xb74>
  405922:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405926:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40592a:	f103 0501 	add.w	r5, r3, #1
  40592e:	d0f5      	beq.n	40591c <_dtoa_r+0x36c>
  405930:	f108 0801 	add.w	r8, r8, #1
  405934:	f883 8000 	strb.w	r8, [r3]
  405938:	4649      	mov	r1, r9
  40593a:	4620      	mov	r0, r4
  40593c:	f001 f95c 	bl	406bf8 <_Bfree>
  405940:	2200      	movs	r2, #0
  405942:	9b02      	ldr	r3, [sp, #8]
  405944:	702a      	strb	r2, [r5, #0]
  405946:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405948:	3301      	adds	r3, #1
  40594a:	6013      	str	r3, [r2, #0]
  40594c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40594e:	2b00      	cmp	r3, #0
  405950:	f000 839e 	beq.w	406090 <_dtoa_r+0xae0>
  405954:	9804      	ldr	r0, [sp, #16]
  405956:	601d      	str	r5, [r3, #0]
  405958:	b01b      	add	sp, #108	; 0x6c
  40595a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40595e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405960:	2a00      	cmp	r2, #0
  405962:	d03e      	beq.n	4059e2 <_dtoa_r+0x432>
  405964:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405966:	2a01      	cmp	r2, #1
  405968:	f340 8311 	ble.w	405f8e <_dtoa_r+0x9de>
  40596c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40596e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405970:	1e5f      	subs	r7, r3, #1
  405972:	42ba      	cmp	r2, r7
  405974:	f2c0 838f 	blt.w	406096 <_dtoa_r+0xae6>
  405978:	1bd7      	subs	r7, r2, r7
  40597a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40597c:	2b00      	cmp	r3, #0
  40597e:	f2c0 848b 	blt.w	406298 <_dtoa_r+0xce8>
  405982:	9d08      	ldr	r5, [sp, #32]
  405984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405986:	9a08      	ldr	r2, [sp, #32]
  405988:	441a      	add	r2, r3
  40598a:	9208      	str	r2, [sp, #32]
  40598c:	9a06      	ldr	r2, [sp, #24]
  40598e:	2101      	movs	r1, #1
  405990:	441a      	add	r2, r3
  405992:	4620      	mov	r0, r4
  405994:	9206      	str	r2, [sp, #24]
  405996:	f001 f9c9 	bl	406d2c <__i2b>
  40599a:	4606      	mov	r6, r0
  40599c:	e024      	b.n	4059e8 <_dtoa_r+0x438>
  40599e:	2301      	movs	r3, #1
  4059a0:	930e      	str	r3, [sp, #56]	; 0x38
  4059a2:	e6af      	b.n	405704 <_dtoa_r+0x154>
  4059a4:	9a08      	ldr	r2, [sp, #32]
  4059a6:	9b02      	ldr	r3, [sp, #8]
  4059a8:	1ad2      	subs	r2, r2, r3
  4059aa:	425b      	negs	r3, r3
  4059ac:	930c      	str	r3, [sp, #48]	; 0x30
  4059ae:	2300      	movs	r3, #0
  4059b0:	9208      	str	r2, [sp, #32]
  4059b2:	930d      	str	r3, [sp, #52]	; 0x34
  4059b4:	e6b8      	b.n	405728 <_dtoa_r+0x178>
  4059b6:	f1c7 0301 	rsb	r3, r7, #1
  4059ba:	9308      	str	r3, [sp, #32]
  4059bc:	2300      	movs	r3, #0
  4059be:	9306      	str	r3, [sp, #24]
  4059c0:	e6a7      	b.n	405712 <_dtoa_r+0x162>
  4059c2:	9d02      	ldr	r5, [sp, #8]
  4059c4:	4628      	mov	r0, r5
  4059c6:	f7fd fe5d 	bl	403684 <__aeabi_i2d>
  4059ca:	4602      	mov	r2, r0
  4059cc:	460b      	mov	r3, r1
  4059ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4059d2:	f002 f94d 	bl	407c70 <__aeabi_dcmpeq>
  4059d6:	2800      	cmp	r0, #0
  4059d8:	f47f ae80 	bne.w	4056dc <_dtoa_r+0x12c>
  4059dc:	1e6b      	subs	r3, r5, #1
  4059de:	9302      	str	r3, [sp, #8]
  4059e0:	e67c      	b.n	4056dc <_dtoa_r+0x12c>
  4059e2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4059e4:	9d08      	ldr	r5, [sp, #32]
  4059e6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4059e8:	2d00      	cmp	r5, #0
  4059ea:	dd0c      	ble.n	405a06 <_dtoa_r+0x456>
  4059ec:	9906      	ldr	r1, [sp, #24]
  4059ee:	2900      	cmp	r1, #0
  4059f0:	460b      	mov	r3, r1
  4059f2:	dd08      	ble.n	405a06 <_dtoa_r+0x456>
  4059f4:	42a9      	cmp	r1, r5
  4059f6:	9a08      	ldr	r2, [sp, #32]
  4059f8:	bfa8      	it	ge
  4059fa:	462b      	movge	r3, r5
  4059fc:	1ad2      	subs	r2, r2, r3
  4059fe:	1aed      	subs	r5, r5, r3
  405a00:	1acb      	subs	r3, r1, r3
  405a02:	9208      	str	r2, [sp, #32]
  405a04:	9306      	str	r3, [sp, #24]
  405a06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a08:	b1d3      	cbz	r3, 405a40 <_dtoa_r+0x490>
  405a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a0c:	2b00      	cmp	r3, #0
  405a0e:	f000 82b7 	beq.w	405f80 <_dtoa_r+0x9d0>
  405a12:	2f00      	cmp	r7, #0
  405a14:	dd10      	ble.n	405a38 <_dtoa_r+0x488>
  405a16:	4631      	mov	r1, r6
  405a18:	463a      	mov	r2, r7
  405a1a:	4620      	mov	r0, r4
  405a1c:	f001 fa22 	bl	406e64 <__pow5mult>
  405a20:	464a      	mov	r2, r9
  405a22:	4601      	mov	r1, r0
  405a24:	4606      	mov	r6, r0
  405a26:	4620      	mov	r0, r4
  405a28:	f001 f98a 	bl	406d40 <__multiply>
  405a2c:	4649      	mov	r1, r9
  405a2e:	4680      	mov	r8, r0
  405a30:	4620      	mov	r0, r4
  405a32:	f001 f8e1 	bl	406bf8 <_Bfree>
  405a36:	46c1      	mov	r9, r8
  405a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a3a:	1bda      	subs	r2, r3, r7
  405a3c:	f040 82a1 	bne.w	405f82 <_dtoa_r+0x9d2>
  405a40:	2101      	movs	r1, #1
  405a42:	4620      	mov	r0, r4
  405a44:	f001 f972 	bl	406d2c <__i2b>
  405a48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a4a:	2b00      	cmp	r3, #0
  405a4c:	4680      	mov	r8, r0
  405a4e:	dd1c      	ble.n	405a8a <_dtoa_r+0x4da>
  405a50:	4601      	mov	r1, r0
  405a52:	461a      	mov	r2, r3
  405a54:	4620      	mov	r0, r4
  405a56:	f001 fa05 	bl	406e64 <__pow5mult>
  405a5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a5c:	2b01      	cmp	r3, #1
  405a5e:	4680      	mov	r8, r0
  405a60:	f340 8254 	ble.w	405f0c <_dtoa_r+0x95c>
  405a64:	2300      	movs	r3, #0
  405a66:	930c      	str	r3, [sp, #48]	; 0x30
  405a68:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405a6c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405a70:	6918      	ldr	r0, [r3, #16]
  405a72:	f001 f90b 	bl	406c8c <__hi0bits>
  405a76:	f1c0 0020 	rsb	r0, r0, #32
  405a7a:	e010      	b.n	405a9e <_dtoa_r+0x4ee>
  405a7c:	f1c3 0520 	rsb	r5, r3, #32
  405a80:	fa0a f005 	lsl.w	r0, sl, r5
  405a84:	e674      	b.n	405770 <_dtoa_r+0x1c0>
  405a86:	900e      	str	r0, [sp, #56]	; 0x38
  405a88:	e63c      	b.n	405704 <_dtoa_r+0x154>
  405a8a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a8c:	2b01      	cmp	r3, #1
  405a8e:	f340 8287 	ble.w	405fa0 <_dtoa_r+0x9f0>
  405a92:	2300      	movs	r3, #0
  405a94:	930c      	str	r3, [sp, #48]	; 0x30
  405a96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a98:	2001      	movs	r0, #1
  405a9a:	2b00      	cmp	r3, #0
  405a9c:	d1e4      	bne.n	405a68 <_dtoa_r+0x4b8>
  405a9e:	9a06      	ldr	r2, [sp, #24]
  405aa0:	4410      	add	r0, r2
  405aa2:	f010 001f 	ands.w	r0, r0, #31
  405aa6:	f000 80a1 	beq.w	405bec <_dtoa_r+0x63c>
  405aaa:	f1c0 0320 	rsb	r3, r0, #32
  405aae:	2b04      	cmp	r3, #4
  405ab0:	f340 849e 	ble.w	4063f0 <_dtoa_r+0xe40>
  405ab4:	9b08      	ldr	r3, [sp, #32]
  405ab6:	f1c0 001c 	rsb	r0, r0, #28
  405aba:	4403      	add	r3, r0
  405abc:	9308      	str	r3, [sp, #32]
  405abe:	4613      	mov	r3, r2
  405ac0:	4403      	add	r3, r0
  405ac2:	4405      	add	r5, r0
  405ac4:	9306      	str	r3, [sp, #24]
  405ac6:	9b08      	ldr	r3, [sp, #32]
  405ac8:	2b00      	cmp	r3, #0
  405aca:	dd05      	ble.n	405ad8 <_dtoa_r+0x528>
  405acc:	4649      	mov	r1, r9
  405ace:	461a      	mov	r2, r3
  405ad0:	4620      	mov	r0, r4
  405ad2:	f001 fa17 	bl	406f04 <__lshift>
  405ad6:	4681      	mov	r9, r0
  405ad8:	9b06      	ldr	r3, [sp, #24]
  405ada:	2b00      	cmp	r3, #0
  405adc:	dd05      	ble.n	405aea <_dtoa_r+0x53a>
  405ade:	4641      	mov	r1, r8
  405ae0:	461a      	mov	r2, r3
  405ae2:	4620      	mov	r0, r4
  405ae4:	f001 fa0e 	bl	406f04 <__lshift>
  405ae8:	4680      	mov	r8, r0
  405aea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405aec:	2b00      	cmp	r3, #0
  405aee:	f040 8086 	bne.w	405bfe <_dtoa_r+0x64e>
  405af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405af4:	2b00      	cmp	r3, #0
  405af6:	f340 8266 	ble.w	405fc6 <_dtoa_r+0xa16>
  405afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405afc:	2b00      	cmp	r3, #0
  405afe:	f000 8098 	beq.w	405c32 <_dtoa_r+0x682>
  405b02:	2d00      	cmp	r5, #0
  405b04:	dd05      	ble.n	405b12 <_dtoa_r+0x562>
  405b06:	4631      	mov	r1, r6
  405b08:	462a      	mov	r2, r5
  405b0a:	4620      	mov	r0, r4
  405b0c:	f001 f9fa 	bl	406f04 <__lshift>
  405b10:	4606      	mov	r6, r0
  405b12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b14:	2b00      	cmp	r3, #0
  405b16:	f040 8337 	bne.w	406188 <_dtoa_r+0xbd8>
  405b1a:	9606      	str	r6, [sp, #24]
  405b1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b1e:	9a04      	ldr	r2, [sp, #16]
  405b20:	f8dd b018 	ldr.w	fp, [sp, #24]
  405b24:	3b01      	subs	r3, #1
  405b26:	18d3      	adds	r3, r2, r3
  405b28:	930b      	str	r3, [sp, #44]	; 0x2c
  405b2a:	f00a 0301 	and.w	r3, sl, #1
  405b2e:	930c      	str	r3, [sp, #48]	; 0x30
  405b30:	4617      	mov	r7, r2
  405b32:	46c2      	mov	sl, r8
  405b34:	4651      	mov	r1, sl
  405b36:	4648      	mov	r0, r9
  405b38:	f7ff fca6 	bl	405488 <quorem>
  405b3c:	4631      	mov	r1, r6
  405b3e:	4605      	mov	r5, r0
  405b40:	4648      	mov	r0, r9
  405b42:	f001 fa31 	bl	406fa8 <__mcmp>
  405b46:	465a      	mov	r2, fp
  405b48:	900a      	str	r0, [sp, #40]	; 0x28
  405b4a:	4651      	mov	r1, sl
  405b4c:	4620      	mov	r0, r4
  405b4e:	f001 fa47 	bl	406fe0 <__mdiff>
  405b52:	68c2      	ldr	r2, [r0, #12]
  405b54:	4680      	mov	r8, r0
  405b56:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405b5a:	2a00      	cmp	r2, #0
  405b5c:	f040 822b 	bne.w	405fb6 <_dtoa_r+0xa06>
  405b60:	4601      	mov	r1, r0
  405b62:	4648      	mov	r0, r9
  405b64:	9308      	str	r3, [sp, #32]
  405b66:	f001 fa1f 	bl	406fa8 <__mcmp>
  405b6a:	4641      	mov	r1, r8
  405b6c:	9006      	str	r0, [sp, #24]
  405b6e:	4620      	mov	r0, r4
  405b70:	f001 f842 	bl	406bf8 <_Bfree>
  405b74:	9a06      	ldr	r2, [sp, #24]
  405b76:	9b08      	ldr	r3, [sp, #32]
  405b78:	b932      	cbnz	r2, 405b88 <_dtoa_r+0x5d8>
  405b7a:	9924      	ldr	r1, [sp, #144]	; 0x90
  405b7c:	b921      	cbnz	r1, 405b88 <_dtoa_r+0x5d8>
  405b7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405b80:	2a00      	cmp	r2, #0
  405b82:	f000 83ef 	beq.w	406364 <_dtoa_r+0xdb4>
  405b86:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405b88:	990a      	ldr	r1, [sp, #40]	; 0x28
  405b8a:	2900      	cmp	r1, #0
  405b8c:	f2c0 829f 	blt.w	4060ce <_dtoa_r+0xb1e>
  405b90:	d105      	bne.n	405b9e <_dtoa_r+0x5ee>
  405b92:	9924      	ldr	r1, [sp, #144]	; 0x90
  405b94:	b919      	cbnz	r1, 405b9e <_dtoa_r+0x5ee>
  405b96:	990c      	ldr	r1, [sp, #48]	; 0x30
  405b98:	2900      	cmp	r1, #0
  405b9a:	f000 8298 	beq.w	4060ce <_dtoa_r+0xb1e>
  405b9e:	2a00      	cmp	r2, #0
  405ba0:	f300 8306 	bgt.w	4061b0 <_dtoa_r+0xc00>
  405ba4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405ba6:	703b      	strb	r3, [r7, #0]
  405ba8:	f107 0801 	add.w	r8, r7, #1
  405bac:	4297      	cmp	r7, r2
  405bae:	4645      	mov	r5, r8
  405bb0:	f000 830c 	beq.w	4061cc <_dtoa_r+0xc1c>
  405bb4:	4649      	mov	r1, r9
  405bb6:	2300      	movs	r3, #0
  405bb8:	220a      	movs	r2, #10
  405bba:	4620      	mov	r0, r4
  405bbc:	f001 f826 	bl	406c0c <__multadd>
  405bc0:	455e      	cmp	r6, fp
  405bc2:	4681      	mov	r9, r0
  405bc4:	4631      	mov	r1, r6
  405bc6:	f04f 0300 	mov.w	r3, #0
  405bca:	f04f 020a 	mov.w	r2, #10
  405bce:	4620      	mov	r0, r4
  405bd0:	f000 81eb 	beq.w	405faa <_dtoa_r+0x9fa>
  405bd4:	f001 f81a 	bl	406c0c <__multadd>
  405bd8:	4659      	mov	r1, fp
  405bda:	4606      	mov	r6, r0
  405bdc:	2300      	movs	r3, #0
  405bde:	220a      	movs	r2, #10
  405be0:	4620      	mov	r0, r4
  405be2:	f001 f813 	bl	406c0c <__multadd>
  405be6:	4647      	mov	r7, r8
  405be8:	4683      	mov	fp, r0
  405bea:	e7a3      	b.n	405b34 <_dtoa_r+0x584>
  405bec:	201c      	movs	r0, #28
  405bee:	9b08      	ldr	r3, [sp, #32]
  405bf0:	4403      	add	r3, r0
  405bf2:	9308      	str	r3, [sp, #32]
  405bf4:	9b06      	ldr	r3, [sp, #24]
  405bf6:	4403      	add	r3, r0
  405bf8:	4405      	add	r5, r0
  405bfa:	9306      	str	r3, [sp, #24]
  405bfc:	e763      	b.n	405ac6 <_dtoa_r+0x516>
  405bfe:	4641      	mov	r1, r8
  405c00:	4648      	mov	r0, r9
  405c02:	f001 f9d1 	bl	406fa8 <__mcmp>
  405c06:	2800      	cmp	r0, #0
  405c08:	f6bf af73 	bge.w	405af2 <_dtoa_r+0x542>
  405c0c:	9f02      	ldr	r7, [sp, #8]
  405c0e:	4649      	mov	r1, r9
  405c10:	2300      	movs	r3, #0
  405c12:	220a      	movs	r2, #10
  405c14:	4620      	mov	r0, r4
  405c16:	3f01      	subs	r7, #1
  405c18:	9702      	str	r7, [sp, #8]
  405c1a:	f000 fff7 	bl	406c0c <__multadd>
  405c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c20:	4681      	mov	r9, r0
  405c22:	2b00      	cmp	r3, #0
  405c24:	f040 83b6 	bne.w	406394 <_dtoa_r+0xde4>
  405c28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c2a:	2b00      	cmp	r3, #0
  405c2c:	f340 83bf 	ble.w	4063ae <_dtoa_r+0xdfe>
  405c30:	930a      	str	r3, [sp, #40]	; 0x28
  405c32:	f8dd b010 	ldr.w	fp, [sp, #16]
  405c36:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405c38:	465d      	mov	r5, fp
  405c3a:	e002      	b.n	405c42 <_dtoa_r+0x692>
  405c3c:	f000 ffe6 	bl	406c0c <__multadd>
  405c40:	4681      	mov	r9, r0
  405c42:	4641      	mov	r1, r8
  405c44:	4648      	mov	r0, r9
  405c46:	f7ff fc1f 	bl	405488 <quorem>
  405c4a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405c4e:	f805 ab01 	strb.w	sl, [r5], #1
  405c52:	eba5 030b 	sub.w	r3, r5, fp
  405c56:	42bb      	cmp	r3, r7
  405c58:	f04f 020a 	mov.w	r2, #10
  405c5c:	f04f 0300 	mov.w	r3, #0
  405c60:	4649      	mov	r1, r9
  405c62:	4620      	mov	r0, r4
  405c64:	dbea      	blt.n	405c3c <_dtoa_r+0x68c>
  405c66:	9b04      	ldr	r3, [sp, #16]
  405c68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405c6a:	2a01      	cmp	r2, #1
  405c6c:	bfac      	ite	ge
  405c6e:	189b      	addge	r3, r3, r2
  405c70:	3301      	addlt	r3, #1
  405c72:	461d      	mov	r5, r3
  405c74:	f04f 0b00 	mov.w	fp, #0
  405c78:	4649      	mov	r1, r9
  405c7a:	2201      	movs	r2, #1
  405c7c:	4620      	mov	r0, r4
  405c7e:	f001 f941 	bl	406f04 <__lshift>
  405c82:	4641      	mov	r1, r8
  405c84:	4681      	mov	r9, r0
  405c86:	f001 f98f 	bl	406fa8 <__mcmp>
  405c8a:	2800      	cmp	r0, #0
  405c8c:	f340 823d 	ble.w	40610a <_dtoa_r+0xb5a>
  405c90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405c94:	9904      	ldr	r1, [sp, #16]
  405c96:	1e6b      	subs	r3, r5, #1
  405c98:	e004      	b.n	405ca4 <_dtoa_r+0x6f4>
  405c9a:	428b      	cmp	r3, r1
  405c9c:	f000 81ae 	beq.w	405ffc <_dtoa_r+0xa4c>
  405ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405ca4:	2a39      	cmp	r2, #57	; 0x39
  405ca6:	f103 0501 	add.w	r5, r3, #1
  405caa:	d0f6      	beq.n	405c9a <_dtoa_r+0x6ea>
  405cac:	3201      	adds	r2, #1
  405cae:	701a      	strb	r2, [r3, #0]
  405cb0:	4641      	mov	r1, r8
  405cb2:	4620      	mov	r0, r4
  405cb4:	f000 ffa0 	bl	406bf8 <_Bfree>
  405cb8:	2e00      	cmp	r6, #0
  405cba:	f43f ae3d 	beq.w	405938 <_dtoa_r+0x388>
  405cbe:	f1bb 0f00 	cmp.w	fp, #0
  405cc2:	d005      	beq.n	405cd0 <_dtoa_r+0x720>
  405cc4:	45b3      	cmp	fp, r6
  405cc6:	d003      	beq.n	405cd0 <_dtoa_r+0x720>
  405cc8:	4659      	mov	r1, fp
  405cca:	4620      	mov	r0, r4
  405ccc:	f000 ff94 	bl	406bf8 <_Bfree>
  405cd0:	4631      	mov	r1, r6
  405cd2:	4620      	mov	r0, r4
  405cd4:	f000 ff90 	bl	406bf8 <_Bfree>
  405cd8:	e62e      	b.n	405938 <_dtoa_r+0x388>
  405cda:	2300      	movs	r3, #0
  405cdc:	930b      	str	r3, [sp, #44]	; 0x2c
  405cde:	9b02      	ldr	r3, [sp, #8]
  405ce0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405ce2:	4413      	add	r3, r2
  405ce4:	930f      	str	r3, [sp, #60]	; 0x3c
  405ce6:	3301      	adds	r3, #1
  405ce8:	2b01      	cmp	r3, #1
  405cea:	461f      	mov	r7, r3
  405cec:	461e      	mov	r6, r3
  405cee:	930a      	str	r3, [sp, #40]	; 0x28
  405cf0:	bfb8      	it	lt
  405cf2:	2701      	movlt	r7, #1
  405cf4:	2100      	movs	r1, #0
  405cf6:	2f17      	cmp	r7, #23
  405cf8:	6461      	str	r1, [r4, #68]	; 0x44
  405cfa:	d90a      	bls.n	405d12 <_dtoa_r+0x762>
  405cfc:	2201      	movs	r2, #1
  405cfe:	2304      	movs	r3, #4
  405d00:	005b      	lsls	r3, r3, #1
  405d02:	f103 0014 	add.w	r0, r3, #20
  405d06:	4287      	cmp	r7, r0
  405d08:	4611      	mov	r1, r2
  405d0a:	f102 0201 	add.w	r2, r2, #1
  405d0e:	d2f7      	bcs.n	405d00 <_dtoa_r+0x750>
  405d10:	6461      	str	r1, [r4, #68]	; 0x44
  405d12:	4620      	mov	r0, r4
  405d14:	f000 ff4a 	bl	406bac <_Balloc>
  405d18:	2e0e      	cmp	r6, #14
  405d1a:	9004      	str	r0, [sp, #16]
  405d1c:	6420      	str	r0, [r4, #64]	; 0x40
  405d1e:	f63f ad41 	bhi.w	4057a4 <_dtoa_r+0x1f4>
  405d22:	2d00      	cmp	r5, #0
  405d24:	f43f ad3e 	beq.w	4057a4 <_dtoa_r+0x1f4>
  405d28:	9902      	ldr	r1, [sp, #8]
  405d2a:	2900      	cmp	r1, #0
  405d2c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405d30:	f340 8202 	ble.w	406138 <_dtoa_r+0xb88>
  405d34:	4bb8      	ldr	r3, [pc, #736]	; (406018 <_dtoa_r+0xa68>)
  405d36:	f001 020f 	and.w	r2, r1, #15
  405d3a:	110d      	asrs	r5, r1, #4
  405d3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405d40:	06e9      	lsls	r1, r5, #27
  405d42:	e9d3 6700 	ldrd	r6, r7, [r3]
  405d46:	f140 81ae 	bpl.w	4060a6 <_dtoa_r+0xaf6>
  405d4a:	4bb4      	ldr	r3, [pc, #720]	; (40601c <_dtoa_r+0xa6c>)
  405d4c:	4650      	mov	r0, sl
  405d4e:	4659      	mov	r1, fp
  405d50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405d54:	f7fd fe26 	bl	4039a4 <__aeabi_ddiv>
  405d58:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405d5c:	f005 050f 	and.w	r5, r5, #15
  405d60:	f04f 0a03 	mov.w	sl, #3
  405d64:	b18d      	cbz	r5, 405d8a <_dtoa_r+0x7da>
  405d66:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40601c <_dtoa_r+0xa6c>
  405d6a:	07ea      	lsls	r2, r5, #31
  405d6c:	d509      	bpl.n	405d82 <_dtoa_r+0x7d2>
  405d6e:	4630      	mov	r0, r6
  405d70:	4639      	mov	r1, r7
  405d72:	e9d8 2300 	ldrd	r2, r3, [r8]
  405d76:	f7fd fceb 	bl	403750 <__aeabi_dmul>
  405d7a:	f10a 0a01 	add.w	sl, sl, #1
  405d7e:	4606      	mov	r6, r0
  405d80:	460f      	mov	r7, r1
  405d82:	106d      	asrs	r5, r5, #1
  405d84:	f108 0808 	add.w	r8, r8, #8
  405d88:	d1ef      	bne.n	405d6a <_dtoa_r+0x7ba>
  405d8a:	463b      	mov	r3, r7
  405d8c:	4632      	mov	r2, r6
  405d8e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405d92:	f7fd fe07 	bl	4039a4 <__aeabi_ddiv>
  405d96:	4607      	mov	r7, r0
  405d98:	4688      	mov	r8, r1
  405d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405d9c:	b143      	cbz	r3, 405db0 <_dtoa_r+0x800>
  405d9e:	2200      	movs	r2, #0
  405da0:	4b9f      	ldr	r3, [pc, #636]	; (406020 <_dtoa_r+0xa70>)
  405da2:	4638      	mov	r0, r7
  405da4:	4641      	mov	r1, r8
  405da6:	f001 ff6d 	bl	407c84 <__aeabi_dcmplt>
  405daa:	2800      	cmp	r0, #0
  405dac:	f040 8286 	bne.w	4062bc <_dtoa_r+0xd0c>
  405db0:	4650      	mov	r0, sl
  405db2:	f7fd fc67 	bl	403684 <__aeabi_i2d>
  405db6:	463a      	mov	r2, r7
  405db8:	4643      	mov	r3, r8
  405dba:	f7fd fcc9 	bl	403750 <__aeabi_dmul>
  405dbe:	4b99      	ldr	r3, [pc, #612]	; (406024 <_dtoa_r+0xa74>)
  405dc0:	2200      	movs	r2, #0
  405dc2:	f7fd fb13 	bl	4033ec <__adddf3>
  405dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dc8:	4605      	mov	r5, r0
  405dca:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405dce:	2b00      	cmp	r3, #0
  405dd0:	f000 813e 	beq.w	406050 <_dtoa_r+0xaa0>
  405dd4:	9b02      	ldr	r3, [sp, #8]
  405dd6:	9315      	str	r3, [sp, #84]	; 0x54
  405dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dda:	9312      	str	r3, [sp, #72]	; 0x48
  405ddc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405dde:	2b00      	cmp	r3, #0
  405de0:	f000 81fa 	beq.w	4061d8 <_dtoa_r+0xc28>
  405de4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405de6:	4b8c      	ldr	r3, [pc, #560]	; (406018 <_dtoa_r+0xa68>)
  405de8:	498f      	ldr	r1, [pc, #572]	; (406028 <_dtoa_r+0xa78>)
  405dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405dee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405df2:	2000      	movs	r0, #0
  405df4:	f7fd fdd6 	bl	4039a4 <__aeabi_ddiv>
  405df8:	462a      	mov	r2, r5
  405dfa:	4633      	mov	r3, r6
  405dfc:	f7fd faf4 	bl	4033e8 <__aeabi_dsub>
  405e00:	4682      	mov	sl, r0
  405e02:	468b      	mov	fp, r1
  405e04:	4638      	mov	r0, r7
  405e06:	4641      	mov	r1, r8
  405e08:	f7fd feb4 	bl	403b74 <__aeabi_d2iz>
  405e0c:	4605      	mov	r5, r0
  405e0e:	f7fd fc39 	bl	403684 <__aeabi_i2d>
  405e12:	4602      	mov	r2, r0
  405e14:	460b      	mov	r3, r1
  405e16:	4638      	mov	r0, r7
  405e18:	4641      	mov	r1, r8
  405e1a:	f7fd fae5 	bl	4033e8 <__aeabi_dsub>
  405e1e:	3530      	adds	r5, #48	; 0x30
  405e20:	fa5f f885 	uxtb.w	r8, r5
  405e24:	9d04      	ldr	r5, [sp, #16]
  405e26:	4606      	mov	r6, r0
  405e28:	460f      	mov	r7, r1
  405e2a:	f885 8000 	strb.w	r8, [r5]
  405e2e:	4602      	mov	r2, r0
  405e30:	460b      	mov	r3, r1
  405e32:	4650      	mov	r0, sl
  405e34:	4659      	mov	r1, fp
  405e36:	3501      	adds	r5, #1
  405e38:	f001 ff42 	bl	407cc0 <__aeabi_dcmpgt>
  405e3c:	2800      	cmp	r0, #0
  405e3e:	d154      	bne.n	405eea <_dtoa_r+0x93a>
  405e40:	4632      	mov	r2, r6
  405e42:	463b      	mov	r3, r7
  405e44:	2000      	movs	r0, #0
  405e46:	4976      	ldr	r1, [pc, #472]	; (406020 <_dtoa_r+0xa70>)
  405e48:	f7fd face 	bl	4033e8 <__aeabi_dsub>
  405e4c:	4602      	mov	r2, r0
  405e4e:	460b      	mov	r3, r1
  405e50:	4650      	mov	r0, sl
  405e52:	4659      	mov	r1, fp
  405e54:	f001 ff34 	bl	407cc0 <__aeabi_dcmpgt>
  405e58:	2800      	cmp	r0, #0
  405e5a:	f040 8270 	bne.w	40633e <_dtoa_r+0xd8e>
  405e5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405e60:	2a01      	cmp	r2, #1
  405e62:	f000 8111 	beq.w	406088 <_dtoa_r+0xad8>
  405e66:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e68:	9a04      	ldr	r2, [sp, #16]
  405e6a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405e6e:	4413      	add	r3, r2
  405e70:	4699      	mov	r9, r3
  405e72:	e00d      	b.n	405e90 <_dtoa_r+0x8e0>
  405e74:	2000      	movs	r0, #0
  405e76:	496a      	ldr	r1, [pc, #424]	; (406020 <_dtoa_r+0xa70>)
  405e78:	f7fd fab6 	bl	4033e8 <__aeabi_dsub>
  405e7c:	4652      	mov	r2, sl
  405e7e:	465b      	mov	r3, fp
  405e80:	f001 ff00 	bl	407c84 <__aeabi_dcmplt>
  405e84:	2800      	cmp	r0, #0
  405e86:	f040 8258 	bne.w	40633a <_dtoa_r+0xd8a>
  405e8a:	454d      	cmp	r5, r9
  405e8c:	f000 80fa 	beq.w	406084 <_dtoa_r+0xad4>
  405e90:	4650      	mov	r0, sl
  405e92:	4659      	mov	r1, fp
  405e94:	2200      	movs	r2, #0
  405e96:	4b65      	ldr	r3, [pc, #404]	; (40602c <_dtoa_r+0xa7c>)
  405e98:	f7fd fc5a 	bl	403750 <__aeabi_dmul>
  405e9c:	2200      	movs	r2, #0
  405e9e:	4b63      	ldr	r3, [pc, #396]	; (40602c <_dtoa_r+0xa7c>)
  405ea0:	4682      	mov	sl, r0
  405ea2:	468b      	mov	fp, r1
  405ea4:	4630      	mov	r0, r6
  405ea6:	4639      	mov	r1, r7
  405ea8:	f7fd fc52 	bl	403750 <__aeabi_dmul>
  405eac:	460f      	mov	r7, r1
  405eae:	4606      	mov	r6, r0
  405eb0:	f7fd fe60 	bl	403b74 <__aeabi_d2iz>
  405eb4:	4680      	mov	r8, r0
  405eb6:	f7fd fbe5 	bl	403684 <__aeabi_i2d>
  405eba:	4602      	mov	r2, r0
  405ebc:	460b      	mov	r3, r1
  405ebe:	4630      	mov	r0, r6
  405ec0:	4639      	mov	r1, r7
  405ec2:	f7fd fa91 	bl	4033e8 <__aeabi_dsub>
  405ec6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405eca:	fa5f f888 	uxtb.w	r8, r8
  405ece:	4652      	mov	r2, sl
  405ed0:	465b      	mov	r3, fp
  405ed2:	f805 8b01 	strb.w	r8, [r5], #1
  405ed6:	4606      	mov	r6, r0
  405ed8:	460f      	mov	r7, r1
  405eda:	f001 fed3 	bl	407c84 <__aeabi_dcmplt>
  405ede:	4632      	mov	r2, r6
  405ee0:	463b      	mov	r3, r7
  405ee2:	2800      	cmp	r0, #0
  405ee4:	d0c6      	beq.n	405e74 <_dtoa_r+0x8c4>
  405ee6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405eea:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405eec:	9302      	str	r3, [sp, #8]
  405eee:	e523      	b.n	405938 <_dtoa_r+0x388>
  405ef0:	2300      	movs	r3, #0
  405ef2:	930b      	str	r3, [sp, #44]	; 0x2c
  405ef4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405ef6:	2b00      	cmp	r3, #0
  405ef8:	f340 80dc 	ble.w	4060b4 <_dtoa_r+0xb04>
  405efc:	461f      	mov	r7, r3
  405efe:	461e      	mov	r6, r3
  405f00:	930f      	str	r3, [sp, #60]	; 0x3c
  405f02:	930a      	str	r3, [sp, #40]	; 0x28
  405f04:	e6f6      	b.n	405cf4 <_dtoa_r+0x744>
  405f06:	2301      	movs	r3, #1
  405f08:	930b      	str	r3, [sp, #44]	; 0x2c
  405f0a:	e7f3      	b.n	405ef4 <_dtoa_r+0x944>
  405f0c:	f1ba 0f00 	cmp.w	sl, #0
  405f10:	f47f ada8 	bne.w	405a64 <_dtoa_r+0x4b4>
  405f14:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405f18:	2b00      	cmp	r3, #0
  405f1a:	f47f adba 	bne.w	405a92 <_dtoa_r+0x4e2>
  405f1e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405f22:	0d3f      	lsrs	r7, r7, #20
  405f24:	053f      	lsls	r7, r7, #20
  405f26:	2f00      	cmp	r7, #0
  405f28:	f000 820d 	beq.w	406346 <_dtoa_r+0xd96>
  405f2c:	9b08      	ldr	r3, [sp, #32]
  405f2e:	3301      	adds	r3, #1
  405f30:	9308      	str	r3, [sp, #32]
  405f32:	9b06      	ldr	r3, [sp, #24]
  405f34:	3301      	adds	r3, #1
  405f36:	9306      	str	r3, [sp, #24]
  405f38:	2301      	movs	r3, #1
  405f3a:	930c      	str	r3, [sp, #48]	; 0x30
  405f3c:	e5ab      	b.n	405a96 <_dtoa_r+0x4e6>
  405f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f40:	2b00      	cmp	r3, #0
  405f42:	f73f ac42 	bgt.w	4057ca <_dtoa_r+0x21a>
  405f46:	f040 8221 	bne.w	40638c <_dtoa_r+0xddc>
  405f4a:	2200      	movs	r2, #0
  405f4c:	4b38      	ldr	r3, [pc, #224]	; (406030 <_dtoa_r+0xa80>)
  405f4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405f52:	f7fd fbfd 	bl	403750 <__aeabi_dmul>
  405f56:	4652      	mov	r2, sl
  405f58:	465b      	mov	r3, fp
  405f5a:	f001 fea7 	bl	407cac <__aeabi_dcmpge>
  405f5e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405f62:	4646      	mov	r6, r8
  405f64:	2800      	cmp	r0, #0
  405f66:	d041      	beq.n	405fec <_dtoa_r+0xa3c>
  405f68:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405f6a:	9d04      	ldr	r5, [sp, #16]
  405f6c:	43db      	mvns	r3, r3
  405f6e:	9302      	str	r3, [sp, #8]
  405f70:	4641      	mov	r1, r8
  405f72:	4620      	mov	r0, r4
  405f74:	f000 fe40 	bl	406bf8 <_Bfree>
  405f78:	2e00      	cmp	r6, #0
  405f7a:	f43f acdd 	beq.w	405938 <_dtoa_r+0x388>
  405f7e:	e6a7      	b.n	405cd0 <_dtoa_r+0x720>
  405f80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f82:	4649      	mov	r1, r9
  405f84:	4620      	mov	r0, r4
  405f86:	f000 ff6d 	bl	406e64 <__pow5mult>
  405f8a:	4681      	mov	r9, r0
  405f8c:	e558      	b.n	405a40 <_dtoa_r+0x490>
  405f8e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405f90:	2a00      	cmp	r2, #0
  405f92:	f000 8187 	beq.w	4062a4 <_dtoa_r+0xcf4>
  405f96:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405f9a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f9c:	9d08      	ldr	r5, [sp, #32]
  405f9e:	e4f2      	b.n	405986 <_dtoa_r+0x3d6>
  405fa0:	f1ba 0f00 	cmp.w	sl, #0
  405fa4:	f47f ad75 	bne.w	405a92 <_dtoa_r+0x4e2>
  405fa8:	e7b4      	b.n	405f14 <_dtoa_r+0x964>
  405faa:	f000 fe2f 	bl	406c0c <__multadd>
  405fae:	4647      	mov	r7, r8
  405fb0:	4606      	mov	r6, r0
  405fb2:	4683      	mov	fp, r0
  405fb4:	e5be      	b.n	405b34 <_dtoa_r+0x584>
  405fb6:	4601      	mov	r1, r0
  405fb8:	4620      	mov	r0, r4
  405fba:	9306      	str	r3, [sp, #24]
  405fbc:	f000 fe1c 	bl	406bf8 <_Bfree>
  405fc0:	2201      	movs	r2, #1
  405fc2:	9b06      	ldr	r3, [sp, #24]
  405fc4:	e5e0      	b.n	405b88 <_dtoa_r+0x5d8>
  405fc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405fc8:	2b02      	cmp	r3, #2
  405fca:	f77f ad96 	ble.w	405afa <_dtoa_r+0x54a>
  405fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fd0:	2b00      	cmp	r3, #0
  405fd2:	d1c9      	bne.n	405f68 <_dtoa_r+0x9b8>
  405fd4:	4641      	mov	r1, r8
  405fd6:	2205      	movs	r2, #5
  405fd8:	4620      	mov	r0, r4
  405fda:	f000 fe17 	bl	406c0c <__multadd>
  405fde:	4601      	mov	r1, r0
  405fe0:	4680      	mov	r8, r0
  405fe2:	4648      	mov	r0, r9
  405fe4:	f000 ffe0 	bl	406fa8 <__mcmp>
  405fe8:	2800      	cmp	r0, #0
  405fea:	ddbd      	ble.n	405f68 <_dtoa_r+0x9b8>
  405fec:	9a02      	ldr	r2, [sp, #8]
  405fee:	9904      	ldr	r1, [sp, #16]
  405ff0:	2331      	movs	r3, #49	; 0x31
  405ff2:	3201      	adds	r2, #1
  405ff4:	9202      	str	r2, [sp, #8]
  405ff6:	700b      	strb	r3, [r1, #0]
  405ff8:	1c4d      	adds	r5, r1, #1
  405ffa:	e7b9      	b.n	405f70 <_dtoa_r+0x9c0>
  405ffc:	9a02      	ldr	r2, [sp, #8]
  405ffe:	3201      	adds	r2, #1
  406000:	9202      	str	r2, [sp, #8]
  406002:	9a04      	ldr	r2, [sp, #16]
  406004:	2331      	movs	r3, #49	; 0x31
  406006:	7013      	strb	r3, [r2, #0]
  406008:	e652      	b.n	405cb0 <_dtoa_r+0x700>
  40600a:	2301      	movs	r3, #1
  40600c:	930b      	str	r3, [sp, #44]	; 0x2c
  40600e:	e666      	b.n	405cde <_dtoa_r+0x72e>
  406010:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406014:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406016:	e48f      	b.n	405938 <_dtoa_r+0x388>
  406018:	004087f0 	.word	0x004087f0
  40601c:	004087c8 	.word	0x004087c8
  406020:	3ff00000 	.word	0x3ff00000
  406024:	401c0000 	.word	0x401c0000
  406028:	3fe00000 	.word	0x3fe00000
  40602c:	40240000 	.word	0x40240000
  406030:	40140000 	.word	0x40140000
  406034:	4650      	mov	r0, sl
  406036:	f7fd fb25 	bl	403684 <__aeabi_i2d>
  40603a:	463a      	mov	r2, r7
  40603c:	4643      	mov	r3, r8
  40603e:	f7fd fb87 	bl	403750 <__aeabi_dmul>
  406042:	2200      	movs	r2, #0
  406044:	4bc1      	ldr	r3, [pc, #772]	; (40634c <_dtoa_r+0xd9c>)
  406046:	f7fd f9d1 	bl	4033ec <__adddf3>
  40604a:	4605      	mov	r5, r0
  40604c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406050:	4641      	mov	r1, r8
  406052:	2200      	movs	r2, #0
  406054:	4bbe      	ldr	r3, [pc, #760]	; (406350 <_dtoa_r+0xda0>)
  406056:	4638      	mov	r0, r7
  406058:	f7fd f9c6 	bl	4033e8 <__aeabi_dsub>
  40605c:	462a      	mov	r2, r5
  40605e:	4633      	mov	r3, r6
  406060:	4682      	mov	sl, r0
  406062:	468b      	mov	fp, r1
  406064:	f001 fe2c 	bl	407cc0 <__aeabi_dcmpgt>
  406068:	4680      	mov	r8, r0
  40606a:	2800      	cmp	r0, #0
  40606c:	f040 8110 	bne.w	406290 <_dtoa_r+0xce0>
  406070:	462a      	mov	r2, r5
  406072:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406076:	4650      	mov	r0, sl
  406078:	4659      	mov	r1, fp
  40607a:	f001 fe03 	bl	407c84 <__aeabi_dcmplt>
  40607e:	b118      	cbz	r0, 406088 <_dtoa_r+0xad8>
  406080:	4646      	mov	r6, r8
  406082:	e771      	b.n	405f68 <_dtoa_r+0x9b8>
  406084:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406088:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40608c:	f7ff bb8a 	b.w	4057a4 <_dtoa_r+0x1f4>
  406090:	9804      	ldr	r0, [sp, #16]
  406092:	f7ff babb 	b.w	40560c <_dtoa_r+0x5c>
  406096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406098:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40609a:	970c      	str	r7, [sp, #48]	; 0x30
  40609c:	1afb      	subs	r3, r7, r3
  40609e:	441a      	add	r2, r3
  4060a0:	920d      	str	r2, [sp, #52]	; 0x34
  4060a2:	2700      	movs	r7, #0
  4060a4:	e469      	b.n	40597a <_dtoa_r+0x3ca>
  4060a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4060aa:	f04f 0a02 	mov.w	sl, #2
  4060ae:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4060b2:	e657      	b.n	405d64 <_dtoa_r+0x7b4>
  4060b4:	2100      	movs	r1, #0
  4060b6:	2301      	movs	r3, #1
  4060b8:	6461      	str	r1, [r4, #68]	; 0x44
  4060ba:	4620      	mov	r0, r4
  4060bc:	9325      	str	r3, [sp, #148]	; 0x94
  4060be:	f000 fd75 	bl	406bac <_Balloc>
  4060c2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060c4:	9004      	str	r0, [sp, #16]
  4060c6:	6420      	str	r0, [r4, #64]	; 0x40
  4060c8:	930a      	str	r3, [sp, #40]	; 0x28
  4060ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4060cc:	e629      	b.n	405d22 <_dtoa_r+0x772>
  4060ce:	2a00      	cmp	r2, #0
  4060d0:	46d0      	mov	r8, sl
  4060d2:	f8cd b018 	str.w	fp, [sp, #24]
  4060d6:	469a      	mov	sl, r3
  4060d8:	dd11      	ble.n	4060fe <_dtoa_r+0xb4e>
  4060da:	4649      	mov	r1, r9
  4060dc:	2201      	movs	r2, #1
  4060de:	4620      	mov	r0, r4
  4060e0:	f000 ff10 	bl	406f04 <__lshift>
  4060e4:	4641      	mov	r1, r8
  4060e6:	4681      	mov	r9, r0
  4060e8:	f000 ff5e 	bl	406fa8 <__mcmp>
  4060ec:	2800      	cmp	r0, #0
  4060ee:	f340 8146 	ble.w	40637e <_dtoa_r+0xdce>
  4060f2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4060f6:	f000 8106 	beq.w	406306 <_dtoa_r+0xd56>
  4060fa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4060fe:	46b3      	mov	fp, r6
  406100:	f887 a000 	strb.w	sl, [r7]
  406104:	1c7d      	adds	r5, r7, #1
  406106:	9e06      	ldr	r6, [sp, #24]
  406108:	e5d2      	b.n	405cb0 <_dtoa_r+0x700>
  40610a:	d104      	bne.n	406116 <_dtoa_r+0xb66>
  40610c:	f01a 0f01 	tst.w	sl, #1
  406110:	d001      	beq.n	406116 <_dtoa_r+0xb66>
  406112:	e5bd      	b.n	405c90 <_dtoa_r+0x6e0>
  406114:	4615      	mov	r5, r2
  406116:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40611a:	2b30      	cmp	r3, #48	; 0x30
  40611c:	f105 32ff 	add.w	r2, r5, #4294967295
  406120:	d0f8      	beq.n	406114 <_dtoa_r+0xb64>
  406122:	e5c5      	b.n	405cb0 <_dtoa_r+0x700>
  406124:	9904      	ldr	r1, [sp, #16]
  406126:	2230      	movs	r2, #48	; 0x30
  406128:	700a      	strb	r2, [r1, #0]
  40612a:	9a02      	ldr	r2, [sp, #8]
  40612c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406130:	3201      	adds	r2, #1
  406132:	9202      	str	r2, [sp, #8]
  406134:	f7ff bbfc 	b.w	405930 <_dtoa_r+0x380>
  406138:	f000 80bb 	beq.w	4062b2 <_dtoa_r+0xd02>
  40613c:	9b02      	ldr	r3, [sp, #8]
  40613e:	425d      	negs	r5, r3
  406140:	4b84      	ldr	r3, [pc, #528]	; (406354 <_dtoa_r+0xda4>)
  406142:	f005 020f 	and.w	r2, r5, #15
  406146:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40614a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40614e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406152:	f7fd fafd 	bl	403750 <__aeabi_dmul>
  406156:	112d      	asrs	r5, r5, #4
  406158:	4607      	mov	r7, r0
  40615a:	4688      	mov	r8, r1
  40615c:	f000 812c 	beq.w	4063b8 <_dtoa_r+0xe08>
  406160:	4e7d      	ldr	r6, [pc, #500]	; (406358 <_dtoa_r+0xda8>)
  406162:	f04f 0a02 	mov.w	sl, #2
  406166:	07eb      	lsls	r3, r5, #31
  406168:	d509      	bpl.n	40617e <_dtoa_r+0xbce>
  40616a:	4638      	mov	r0, r7
  40616c:	4641      	mov	r1, r8
  40616e:	e9d6 2300 	ldrd	r2, r3, [r6]
  406172:	f7fd faed 	bl	403750 <__aeabi_dmul>
  406176:	f10a 0a01 	add.w	sl, sl, #1
  40617a:	4607      	mov	r7, r0
  40617c:	4688      	mov	r8, r1
  40617e:	106d      	asrs	r5, r5, #1
  406180:	f106 0608 	add.w	r6, r6, #8
  406184:	d1ef      	bne.n	406166 <_dtoa_r+0xbb6>
  406186:	e608      	b.n	405d9a <_dtoa_r+0x7ea>
  406188:	6871      	ldr	r1, [r6, #4]
  40618a:	4620      	mov	r0, r4
  40618c:	f000 fd0e 	bl	406bac <_Balloc>
  406190:	6933      	ldr	r3, [r6, #16]
  406192:	3302      	adds	r3, #2
  406194:	009a      	lsls	r2, r3, #2
  406196:	4605      	mov	r5, r0
  406198:	f106 010c 	add.w	r1, r6, #12
  40619c:	300c      	adds	r0, #12
  40619e:	f000 fc5f 	bl	406a60 <memcpy>
  4061a2:	4629      	mov	r1, r5
  4061a4:	2201      	movs	r2, #1
  4061a6:	4620      	mov	r0, r4
  4061a8:	f000 feac 	bl	406f04 <__lshift>
  4061ac:	9006      	str	r0, [sp, #24]
  4061ae:	e4b5      	b.n	405b1c <_dtoa_r+0x56c>
  4061b0:	2b39      	cmp	r3, #57	; 0x39
  4061b2:	f8cd b018 	str.w	fp, [sp, #24]
  4061b6:	46d0      	mov	r8, sl
  4061b8:	f000 80a5 	beq.w	406306 <_dtoa_r+0xd56>
  4061bc:	f103 0a01 	add.w	sl, r3, #1
  4061c0:	46b3      	mov	fp, r6
  4061c2:	f887 a000 	strb.w	sl, [r7]
  4061c6:	1c7d      	adds	r5, r7, #1
  4061c8:	9e06      	ldr	r6, [sp, #24]
  4061ca:	e571      	b.n	405cb0 <_dtoa_r+0x700>
  4061cc:	465a      	mov	r2, fp
  4061ce:	46d0      	mov	r8, sl
  4061d0:	46b3      	mov	fp, r6
  4061d2:	469a      	mov	sl, r3
  4061d4:	4616      	mov	r6, r2
  4061d6:	e54f      	b.n	405c78 <_dtoa_r+0x6c8>
  4061d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4061da:	495e      	ldr	r1, [pc, #376]	; (406354 <_dtoa_r+0xda4>)
  4061dc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4061e0:	462a      	mov	r2, r5
  4061e2:	4633      	mov	r3, r6
  4061e4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4061e8:	f7fd fab2 	bl	403750 <__aeabi_dmul>
  4061ec:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4061f0:	4638      	mov	r0, r7
  4061f2:	4641      	mov	r1, r8
  4061f4:	f7fd fcbe 	bl	403b74 <__aeabi_d2iz>
  4061f8:	4605      	mov	r5, r0
  4061fa:	f7fd fa43 	bl	403684 <__aeabi_i2d>
  4061fe:	460b      	mov	r3, r1
  406200:	4602      	mov	r2, r0
  406202:	4641      	mov	r1, r8
  406204:	4638      	mov	r0, r7
  406206:	f7fd f8ef 	bl	4033e8 <__aeabi_dsub>
  40620a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40620c:	460f      	mov	r7, r1
  40620e:	9904      	ldr	r1, [sp, #16]
  406210:	3530      	adds	r5, #48	; 0x30
  406212:	2b01      	cmp	r3, #1
  406214:	700d      	strb	r5, [r1, #0]
  406216:	4606      	mov	r6, r0
  406218:	f101 0501 	add.w	r5, r1, #1
  40621c:	d026      	beq.n	40626c <_dtoa_r+0xcbc>
  40621e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406220:	9a04      	ldr	r2, [sp, #16]
  406222:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406360 <_dtoa_r+0xdb0>
  406226:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40622a:	4413      	add	r3, r2
  40622c:	f04f 0a00 	mov.w	sl, #0
  406230:	4699      	mov	r9, r3
  406232:	4652      	mov	r2, sl
  406234:	465b      	mov	r3, fp
  406236:	4630      	mov	r0, r6
  406238:	4639      	mov	r1, r7
  40623a:	f7fd fa89 	bl	403750 <__aeabi_dmul>
  40623e:	460f      	mov	r7, r1
  406240:	4606      	mov	r6, r0
  406242:	f7fd fc97 	bl	403b74 <__aeabi_d2iz>
  406246:	4680      	mov	r8, r0
  406248:	f7fd fa1c 	bl	403684 <__aeabi_i2d>
  40624c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406250:	4602      	mov	r2, r0
  406252:	460b      	mov	r3, r1
  406254:	4630      	mov	r0, r6
  406256:	4639      	mov	r1, r7
  406258:	f7fd f8c6 	bl	4033e8 <__aeabi_dsub>
  40625c:	f805 8b01 	strb.w	r8, [r5], #1
  406260:	454d      	cmp	r5, r9
  406262:	4606      	mov	r6, r0
  406264:	460f      	mov	r7, r1
  406266:	d1e4      	bne.n	406232 <_dtoa_r+0xc82>
  406268:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40626c:	4b3b      	ldr	r3, [pc, #236]	; (40635c <_dtoa_r+0xdac>)
  40626e:	2200      	movs	r2, #0
  406270:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406274:	f7fd f8ba 	bl	4033ec <__adddf3>
  406278:	4632      	mov	r2, r6
  40627a:	463b      	mov	r3, r7
  40627c:	f001 fd02 	bl	407c84 <__aeabi_dcmplt>
  406280:	2800      	cmp	r0, #0
  406282:	d046      	beq.n	406312 <_dtoa_r+0xd62>
  406284:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406286:	9302      	str	r3, [sp, #8]
  406288:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40628c:	f7ff bb43 	b.w	405916 <_dtoa_r+0x366>
  406290:	f04f 0800 	mov.w	r8, #0
  406294:	4646      	mov	r6, r8
  406296:	e6a9      	b.n	405fec <_dtoa_r+0xa3c>
  406298:	9b08      	ldr	r3, [sp, #32]
  40629a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40629c:	1a9d      	subs	r5, r3, r2
  40629e:	2300      	movs	r3, #0
  4062a0:	f7ff bb71 	b.w	405986 <_dtoa_r+0x3d6>
  4062a4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4062a6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4062a8:	9d08      	ldr	r5, [sp, #32]
  4062aa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4062ae:	f7ff bb6a 	b.w	405986 <_dtoa_r+0x3d6>
  4062b2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4062b6:	f04f 0a02 	mov.w	sl, #2
  4062ba:	e56e      	b.n	405d9a <_dtoa_r+0x7ea>
  4062bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062be:	2b00      	cmp	r3, #0
  4062c0:	f43f aeb8 	beq.w	406034 <_dtoa_r+0xa84>
  4062c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4062c6:	2b00      	cmp	r3, #0
  4062c8:	f77f aede 	ble.w	406088 <_dtoa_r+0xad8>
  4062cc:	2200      	movs	r2, #0
  4062ce:	4b24      	ldr	r3, [pc, #144]	; (406360 <_dtoa_r+0xdb0>)
  4062d0:	4638      	mov	r0, r7
  4062d2:	4641      	mov	r1, r8
  4062d4:	f7fd fa3c 	bl	403750 <__aeabi_dmul>
  4062d8:	4607      	mov	r7, r0
  4062da:	4688      	mov	r8, r1
  4062dc:	f10a 0001 	add.w	r0, sl, #1
  4062e0:	f7fd f9d0 	bl	403684 <__aeabi_i2d>
  4062e4:	463a      	mov	r2, r7
  4062e6:	4643      	mov	r3, r8
  4062e8:	f7fd fa32 	bl	403750 <__aeabi_dmul>
  4062ec:	2200      	movs	r2, #0
  4062ee:	4b17      	ldr	r3, [pc, #92]	; (40634c <_dtoa_r+0xd9c>)
  4062f0:	f7fd f87c 	bl	4033ec <__adddf3>
  4062f4:	9a02      	ldr	r2, [sp, #8]
  4062f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4062f8:	9312      	str	r3, [sp, #72]	; 0x48
  4062fa:	3a01      	subs	r2, #1
  4062fc:	4605      	mov	r5, r0
  4062fe:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406302:	9215      	str	r2, [sp, #84]	; 0x54
  406304:	e56a      	b.n	405ddc <_dtoa_r+0x82c>
  406306:	2239      	movs	r2, #57	; 0x39
  406308:	46b3      	mov	fp, r6
  40630a:	703a      	strb	r2, [r7, #0]
  40630c:	9e06      	ldr	r6, [sp, #24]
  40630e:	1c7d      	adds	r5, r7, #1
  406310:	e4c0      	b.n	405c94 <_dtoa_r+0x6e4>
  406312:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406316:	2000      	movs	r0, #0
  406318:	4910      	ldr	r1, [pc, #64]	; (40635c <_dtoa_r+0xdac>)
  40631a:	f7fd f865 	bl	4033e8 <__aeabi_dsub>
  40631e:	4632      	mov	r2, r6
  406320:	463b      	mov	r3, r7
  406322:	f001 fccd 	bl	407cc0 <__aeabi_dcmpgt>
  406326:	b908      	cbnz	r0, 40632c <_dtoa_r+0xd7c>
  406328:	e6ae      	b.n	406088 <_dtoa_r+0xad8>
  40632a:	4615      	mov	r5, r2
  40632c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406330:	2b30      	cmp	r3, #48	; 0x30
  406332:	f105 32ff 	add.w	r2, r5, #4294967295
  406336:	d0f8      	beq.n	40632a <_dtoa_r+0xd7a>
  406338:	e5d7      	b.n	405eea <_dtoa_r+0x93a>
  40633a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40633e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406340:	9302      	str	r3, [sp, #8]
  406342:	f7ff bae8 	b.w	405916 <_dtoa_r+0x366>
  406346:	970c      	str	r7, [sp, #48]	; 0x30
  406348:	f7ff bba5 	b.w	405a96 <_dtoa_r+0x4e6>
  40634c:	401c0000 	.word	0x401c0000
  406350:	40140000 	.word	0x40140000
  406354:	004087f0 	.word	0x004087f0
  406358:	004087c8 	.word	0x004087c8
  40635c:	3fe00000 	.word	0x3fe00000
  406360:	40240000 	.word	0x40240000
  406364:	2b39      	cmp	r3, #57	; 0x39
  406366:	f8cd b018 	str.w	fp, [sp, #24]
  40636a:	46d0      	mov	r8, sl
  40636c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406370:	469a      	mov	sl, r3
  406372:	d0c8      	beq.n	406306 <_dtoa_r+0xd56>
  406374:	f1bb 0f00 	cmp.w	fp, #0
  406378:	f73f aebf 	bgt.w	4060fa <_dtoa_r+0xb4a>
  40637c:	e6bf      	b.n	4060fe <_dtoa_r+0xb4e>
  40637e:	f47f aebe 	bne.w	4060fe <_dtoa_r+0xb4e>
  406382:	f01a 0f01 	tst.w	sl, #1
  406386:	f43f aeba 	beq.w	4060fe <_dtoa_r+0xb4e>
  40638a:	e6b2      	b.n	4060f2 <_dtoa_r+0xb42>
  40638c:	f04f 0800 	mov.w	r8, #0
  406390:	4646      	mov	r6, r8
  406392:	e5e9      	b.n	405f68 <_dtoa_r+0x9b8>
  406394:	4631      	mov	r1, r6
  406396:	2300      	movs	r3, #0
  406398:	220a      	movs	r2, #10
  40639a:	4620      	mov	r0, r4
  40639c:	f000 fc36 	bl	406c0c <__multadd>
  4063a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4063a2:	2b00      	cmp	r3, #0
  4063a4:	4606      	mov	r6, r0
  4063a6:	dd0a      	ble.n	4063be <_dtoa_r+0xe0e>
  4063a8:	930a      	str	r3, [sp, #40]	; 0x28
  4063aa:	f7ff bbaa 	b.w	405b02 <_dtoa_r+0x552>
  4063ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4063b0:	2b02      	cmp	r3, #2
  4063b2:	dc23      	bgt.n	4063fc <_dtoa_r+0xe4c>
  4063b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4063b6:	e43b      	b.n	405c30 <_dtoa_r+0x680>
  4063b8:	f04f 0a02 	mov.w	sl, #2
  4063bc:	e4ed      	b.n	405d9a <_dtoa_r+0x7ea>
  4063be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4063c0:	2b02      	cmp	r3, #2
  4063c2:	dc1b      	bgt.n	4063fc <_dtoa_r+0xe4c>
  4063c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4063c6:	e7ef      	b.n	4063a8 <_dtoa_r+0xdf8>
  4063c8:	2500      	movs	r5, #0
  4063ca:	6465      	str	r5, [r4, #68]	; 0x44
  4063cc:	4629      	mov	r1, r5
  4063ce:	4620      	mov	r0, r4
  4063d0:	f000 fbec 	bl	406bac <_Balloc>
  4063d4:	f04f 33ff 	mov.w	r3, #4294967295
  4063d8:	930a      	str	r3, [sp, #40]	; 0x28
  4063da:	930f      	str	r3, [sp, #60]	; 0x3c
  4063dc:	2301      	movs	r3, #1
  4063de:	9004      	str	r0, [sp, #16]
  4063e0:	9525      	str	r5, [sp, #148]	; 0x94
  4063e2:	6420      	str	r0, [r4, #64]	; 0x40
  4063e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4063e6:	f7ff b9dd 	b.w	4057a4 <_dtoa_r+0x1f4>
  4063ea:	2501      	movs	r5, #1
  4063ec:	f7ff b9a5 	b.w	40573a <_dtoa_r+0x18a>
  4063f0:	f43f ab69 	beq.w	405ac6 <_dtoa_r+0x516>
  4063f4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4063f8:	f7ff bbf9 	b.w	405bee <_dtoa_r+0x63e>
  4063fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4063fe:	930a      	str	r3, [sp, #40]	; 0x28
  406400:	e5e5      	b.n	405fce <_dtoa_r+0xa1e>
  406402:	bf00      	nop

00406404 <__libc_fini_array>:
  406404:	b538      	push	{r3, r4, r5, lr}
  406406:	4c0a      	ldr	r4, [pc, #40]	; (406430 <__libc_fini_array+0x2c>)
  406408:	4d0a      	ldr	r5, [pc, #40]	; (406434 <__libc_fini_array+0x30>)
  40640a:	1b64      	subs	r4, r4, r5
  40640c:	10a4      	asrs	r4, r4, #2
  40640e:	d00a      	beq.n	406426 <__libc_fini_array+0x22>
  406410:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406414:	3b01      	subs	r3, #1
  406416:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40641a:	3c01      	subs	r4, #1
  40641c:	f855 3904 	ldr.w	r3, [r5], #-4
  406420:	4798      	blx	r3
  406422:	2c00      	cmp	r4, #0
  406424:	d1f9      	bne.n	40641a <__libc_fini_array+0x16>
  406426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40642a:	f002 badf 	b.w	4089ec <_fini>
  40642e:	bf00      	nop
  406430:	004089fc 	.word	0x004089fc
  406434:	004089f8 	.word	0x004089f8

00406438 <_localeconv_r>:
  406438:	4a04      	ldr	r2, [pc, #16]	; (40644c <_localeconv_r+0x14>)
  40643a:	4b05      	ldr	r3, [pc, #20]	; (406450 <_localeconv_r+0x18>)
  40643c:	6812      	ldr	r2, [r2, #0]
  40643e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406440:	2800      	cmp	r0, #0
  406442:	bf08      	it	eq
  406444:	4618      	moveq	r0, r3
  406446:	30f0      	adds	r0, #240	; 0xf0
  406448:	4770      	bx	lr
  40644a:	bf00      	nop
  40644c:	20400024 	.word	0x20400024
  406450:	20400864 	.word	0x20400864

00406454 <__retarget_lock_acquire_recursive>:
  406454:	4770      	bx	lr
  406456:	bf00      	nop

00406458 <__retarget_lock_release_recursive>:
  406458:	4770      	bx	lr
  40645a:	bf00      	nop

0040645c <_malloc_r>:
  40645c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406460:	f101 060b 	add.w	r6, r1, #11
  406464:	2e16      	cmp	r6, #22
  406466:	b083      	sub	sp, #12
  406468:	4605      	mov	r5, r0
  40646a:	f240 809e 	bls.w	4065aa <_malloc_r+0x14e>
  40646e:	f036 0607 	bics.w	r6, r6, #7
  406472:	f100 80bd 	bmi.w	4065f0 <_malloc_r+0x194>
  406476:	42b1      	cmp	r1, r6
  406478:	f200 80ba 	bhi.w	4065f0 <_malloc_r+0x194>
  40647c:	f000 fb8a 	bl	406b94 <__malloc_lock>
  406480:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406484:	f0c0 8293 	bcc.w	4069ae <_malloc_r+0x552>
  406488:	0a73      	lsrs	r3, r6, #9
  40648a:	f000 80b8 	beq.w	4065fe <_malloc_r+0x1a2>
  40648e:	2b04      	cmp	r3, #4
  406490:	f200 8179 	bhi.w	406786 <_malloc_r+0x32a>
  406494:	09b3      	lsrs	r3, r6, #6
  406496:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40649a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40649e:	00c3      	lsls	r3, r0, #3
  4064a0:	4fbf      	ldr	r7, [pc, #764]	; (4067a0 <_malloc_r+0x344>)
  4064a2:	443b      	add	r3, r7
  4064a4:	f1a3 0108 	sub.w	r1, r3, #8
  4064a8:	685c      	ldr	r4, [r3, #4]
  4064aa:	42a1      	cmp	r1, r4
  4064ac:	d106      	bne.n	4064bc <_malloc_r+0x60>
  4064ae:	e00c      	b.n	4064ca <_malloc_r+0x6e>
  4064b0:	2a00      	cmp	r2, #0
  4064b2:	f280 80aa 	bge.w	40660a <_malloc_r+0x1ae>
  4064b6:	68e4      	ldr	r4, [r4, #12]
  4064b8:	42a1      	cmp	r1, r4
  4064ba:	d006      	beq.n	4064ca <_malloc_r+0x6e>
  4064bc:	6863      	ldr	r3, [r4, #4]
  4064be:	f023 0303 	bic.w	r3, r3, #3
  4064c2:	1b9a      	subs	r2, r3, r6
  4064c4:	2a0f      	cmp	r2, #15
  4064c6:	ddf3      	ble.n	4064b0 <_malloc_r+0x54>
  4064c8:	4670      	mov	r0, lr
  4064ca:	693c      	ldr	r4, [r7, #16]
  4064cc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4067b4 <_malloc_r+0x358>
  4064d0:	4574      	cmp	r4, lr
  4064d2:	f000 81ab 	beq.w	40682c <_malloc_r+0x3d0>
  4064d6:	6863      	ldr	r3, [r4, #4]
  4064d8:	f023 0303 	bic.w	r3, r3, #3
  4064dc:	1b9a      	subs	r2, r3, r6
  4064de:	2a0f      	cmp	r2, #15
  4064e0:	f300 8190 	bgt.w	406804 <_malloc_r+0x3a8>
  4064e4:	2a00      	cmp	r2, #0
  4064e6:	f8c7 e014 	str.w	lr, [r7, #20]
  4064ea:	f8c7 e010 	str.w	lr, [r7, #16]
  4064ee:	f280 809d 	bge.w	40662c <_malloc_r+0x1d0>
  4064f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4064f6:	f080 8161 	bcs.w	4067bc <_malloc_r+0x360>
  4064fa:	08db      	lsrs	r3, r3, #3
  4064fc:	f103 0c01 	add.w	ip, r3, #1
  406500:	1099      	asrs	r1, r3, #2
  406502:	687a      	ldr	r2, [r7, #4]
  406504:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406508:	f8c4 8008 	str.w	r8, [r4, #8]
  40650c:	2301      	movs	r3, #1
  40650e:	408b      	lsls	r3, r1
  406510:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406514:	4313      	orrs	r3, r2
  406516:	3908      	subs	r1, #8
  406518:	60e1      	str	r1, [r4, #12]
  40651a:	607b      	str	r3, [r7, #4]
  40651c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406520:	f8c8 400c 	str.w	r4, [r8, #12]
  406524:	1082      	asrs	r2, r0, #2
  406526:	2401      	movs	r4, #1
  406528:	4094      	lsls	r4, r2
  40652a:	429c      	cmp	r4, r3
  40652c:	f200 808b 	bhi.w	406646 <_malloc_r+0x1ea>
  406530:	421c      	tst	r4, r3
  406532:	d106      	bne.n	406542 <_malloc_r+0xe6>
  406534:	f020 0003 	bic.w	r0, r0, #3
  406538:	0064      	lsls	r4, r4, #1
  40653a:	421c      	tst	r4, r3
  40653c:	f100 0004 	add.w	r0, r0, #4
  406540:	d0fa      	beq.n	406538 <_malloc_r+0xdc>
  406542:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406546:	46cc      	mov	ip, r9
  406548:	4680      	mov	r8, r0
  40654a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40654e:	459c      	cmp	ip, r3
  406550:	d107      	bne.n	406562 <_malloc_r+0x106>
  406552:	e16d      	b.n	406830 <_malloc_r+0x3d4>
  406554:	2a00      	cmp	r2, #0
  406556:	f280 817b 	bge.w	406850 <_malloc_r+0x3f4>
  40655a:	68db      	ldr	r3, [r3, #12]
  40655c:	459c      	cmp	ip, r3
  40655e:	f000 8167 	beq.w	406830 <_malloc_r+0x3d4>
  406562:	6859      	ldr	r1, [r3, #4]
  406564:	f021 0103 	bic.w	r1, r1, #3
  406568:	1b8a      	subs	r2, r1, r6
  40656a:	2a0f      	cmp	r2, #15
  40656c:	ddf2      	ble.n	406554 <_malloc_r+0xf8>
  40656e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406572:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406576:	9300      	str	r3, [sp, #0]
  406578:	199c      	adds	r4, r3, r6
  40657a:	4628      	mov	r0, r5
  40657c:	f046 0601 	orr.w	r6, r6, #1
  406580:	f042 0501 	orr.w	r5, r2, #1
  406584:	605e      	str	r6, [r3, #4]
  406586:	f8c8 c00c 	str.w	ip, [r8, #12]
  40658a:	f8cc 8008 	str.w	r8, [ip, #8]
  40658e:	617c      	str	r4, [r7, #20]
  406590:	613c      	str	r4, [r7, #16]
  406592:	f8c4 e00c 	str.w	lr, [r4, #12]
  406596:	f8c4 e008 	str.w	lr, [r4, #8]
  40659a:	6065      	str	r5, [r4, #4]
  40659c:	505a      	str	r2, [r3, r1]
  40659e:	f000 faff 	bl	406ba0 <__malloc_unlock>
  4065a2:	9b00      	ldr	r3, [sp, #0]
  4065a4:	f103 0408 	add.w	r4, r3, #8
  4065a8:	e01e      	b.n	4065e8 <_malloc_r+0x18c>
  4065aa:	2910      	cmp	r1, #16
  4065ac:	d820      	bhi.n	4065f0 <_malloc_r+0x194>
  4065ae:	f000 faf1 	bl	406b94 <__malloc_lock>
  4065b2:	2610      	movs	r6, #16
  4065b4:	2318      	movs	r3, #24
  4065b6:	2002      	movs	r0, #2
  4065b8:	4f79      	ldr	r7, [pc, #484]	; (4067a0 <_malloc_r+0x344>)
  4065ba:	443b      	add	r3, r7
  4065bc:	f1a3 0208 	sub.w	r2, r3, #8
  4065c0:	685c      	ldr	r4, [r3, #4]
  4065c2:	4294      	cmp	r4, r2
  4065c4:	f000 813d 	beq.w	406842 <_malloc_r+0x3e6>
  4065c8:	6863      	ldr	r3, [r4, #4]
  4065ca:	68e1      	ldr	r1, [r4, #12]
  4065cc:	68a6      	ldr	r6, [r4, #8]
  4065ce:	f023 0303 	bic.w	r3, r3, #3
  4065d2:	4423      	add	r3, r4
  4065d4:	4628      	mov	r0, r5
  4065d6:	685a      	ldr	r2, [r3, #4]
  4065d8:	60f1      	str	r1, [r6, #12]
  4065da:	f042 0201 	orr.w	r2, r2, #1
  4065de:	608e      	str	r6, [r1, #8]
  4065e0:	605a      	str	r2, [r3, #4]
  4065e2:	f000 fadd 	bl	406ba0 <__malloc_unlock>
  4065e6:	3408      	adds	r4, #8
  4065e8:	4620      	mov	r0, r4
  4065ea:	b003      	add	sp, #12
  4065ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065f0:	2400      	movs	r4, #0
  4065f2:	230c      	movs	r3, #12
  4065f4:	4620      	mov	r0, r4
  4065f6:	602b      	str	r3, [r5, #0]
  4065f8:	b003      	add	sp, #12
  4065fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065fe:	2040      	movs	r0, #64	; 0x40
  406600:	f44f 7300 	mov.w	r3, #512	; 0x200
  406604:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406608:	e74a      	b.n	4064a0 <_malloc_r+0x44>
  40660a:	4423      	add	r3, r4
  40660c:	68e1      	ldr	r1, [r4, #12]
  40660e:	685a      	ldr	r2, [r3, #4]
  406610:	68a6      	ldr	r6, [r4, #8]
  406612:	f042 0201 	orr.w	r2, r2, #1
  406616:	60f1      	str	r1, [r6, #12]
  406618:	4628      	mov	r0, r5
  40661a:	608e      	str	r6, [r1, #8]
  40661c:	605a      	str	r2, [r3, #4]
  40661e:	f000 fabf 	bl	406ba0 <__malloc_unlock>
  406622:	3408      	adds	r4, #8
  406624:	4620      	mov	r0, r4
  406626:	b003      	add	sp, #12
  406628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40662c:	4423      	add	r3, r4
  40662e:	4628      	mov	r0, r5
  406630:	685a      	ldr	r2, [r3, #4]
  406632:	f042 0201 	orr.w	r2, r2, #1
  406636:	605a      	str	r2, [r3, #4]
  406638:	f000 fab2 	bl	406ba0 <__malloc_unlock>
  40663c:	3408      	adds	r4, #8
  40663e:	4620      	mov	r0, r4
  406640:	b003      	add	sp, #12
  406642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406646:	68bc      	ldr	r4, [r7, #8]
  406648:	6863      	ldr	r3, [r4, #4]
  40664a:	f023 0803 	bic.w	r8, r3, #3
  40664e:	45b0      	cmp	r8, r6
  406650:	d304      	bcc.n	40665c <_malloc_r+0x200>
  406652:	eba8 0306 	sub.w	r3, r8, r6
  406656:	2b0f      	cmp	r3, #15
  406658:	f300 8085 	bgt.w	406766 <_malloc_r+0x30a>
  40665c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4067b8 <_malloc_r+0x35c>
  406660:	4b50      	ldr	r3, [pc, #320]	; (4067a4 <_malloc_r+0x348>)
  406662:	f8d9 2000 	ldr.w	r2, [r9]
  406666:	681b      	ldr	r3, [r3, #0]
  406668:	3201      	adds	r2, #1
  40666a:	4433      	add	r3, r6
  40666c:	eb04 0a08 	add.w	sl, r4, r8
  406670:	f000 8155 	beq.w	40691e <_malloc_r+0x4c2>
  406674:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406678:	330f      	adds	r3, #15
  40667a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40667e:	f02b 0b0f 	bic.w	fp, fp, #15
  406682:	4659      	mov	r1, fp
  406684:	4628      	mov	r0, r5
  406686:	f000 fd8b 	bl	4071a0 <_sbrk_r>
  40668a:	1c41      	adds	r1, r0, #1
  40668c:	4602      	mov	r2, r0
  40668e:	f000 80fc 	beq.w	40688a <_malloc_r+0x42e>
  406692:	4582      	cmp	sl, r0
  406694:	f200 80f7 	bhi.w	406886 <_malloc_r+0x42a>
  406698:	4b43      	ldr	r3, [pc, #268]	; (4067a8 <_malloc_r+0x34c>)
  40669a:	6819      	ldr	r1, [r3, #0]
  40669c:	4459      	add	r1, fp
  40669e:	6019      	str	r1, [r3, #0]
  4066a0:	f000 814d 	beq.w	40693e <_malloc_r+0x4e2>
  4066a4:	f8d9 0000 	ldr.w	r0, [r9]
  4066a8:	3001      	adds	r0, #1
  4066aa:	bf1b      	ittet	ne
  4066ac:	eba2 0a0a 	subne.w	sl, r2, sl
  4066b0:	4451      	addne	r1, sl
  4066b2:	f8c9 2000 	streq.w	r2, [r9]
  4066b6:	6019      	strne	r1, [r3, #0]
  4066b8:	f012 0107 	ands.w	r1, r2, #7
  4066bc:	f000 8115 	beq.w	4068ea <_malloc_r+0x48e>
  4066c0:	f1c1 0008 	rsb	r0, r1, #8
  4066c4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4066c8:	4402      	add	r2, r0
  4066ca:	3108      	adds	r1, #8
  4066cc:	eb02 090b 	add.w	r9, r2, fp
  4066d0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4066d4:	eba1 0909 	sub.w	r9, r1, r9
  4066d8:	4649      	mov	r1, r9
  4066da:	4628      	mov	r0, r5
  4066dc:	9301      	str	r3, [sp, #4]
  4066de:	9200      	str	r2, [sp, #0]
  4066e0:	f000 fd5e 	bl	4071a0 <_sbrk_r>
  4066e4:	1c43      	adds	r3, r0, #1
  4066e6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4066ea:	f000 8143 	beq.w	406974 <_malloc_r+0x518>
  4066ee:	1a80      	subs	r0, r0, r2
  4066f0:	4448      	add	r0, r9
  4066f2:	f040 0001 	orr.w	r0, r0, #1
  4066f6:	6819      	ldr	r1, [r3, #0]
  4066f8:	60ba      	str	r2, [r7, #8]
  4066fa:	4449      	add	r1, r9
  4066fc:	42bc      	cmp	r4, r7
  4066fe:	6050      	str	r0, [r2, #4]
  406700:	6019      	str	r1, [r3, #0]
  406702:	d017      	beq.n	406734 <_malloc_r+0x2d8>
  406704:	f1b8 0f0f 	cmp.w	r8, #15
  406708:	f240 80fb 	bls.w	406902 <_malloc_r+0x4a6>
  40670c:	6860      	ldr	r0, [r4, #4]
  40670e:	f1a8 020c 	sub.w	r2, r8, #12
  406712:	f022 0207 	bic.w	r2, r2, #7
  406716:	eb04 0e02 	add.w	lr, r4, r2
  40671a:	f000 0001 	and.w	r0, r0, #1
  40671e:	f04f 0c05 	mov.w	ip, #5
  406722:	4310      	orrs	r0, r2
  406724:	2a0f      	cmp	r2, #15
  406726:	6060      	str	r0, [r4, #4]
  406728:	f8ce c004 	str.w	ip, [lr, #4]
  40672c:	f8ce c008 	str.w	ip, [lr, #8]
  406730:	f200 8117 	bhi.w	406962 <_malloc_r+0x506>
  406734:	4b1d      	ldr	r3, [pc, #116]	; (4067ac <_malloc_r+0x350>)
  406736:	68bc      	ldr	r4, [r7, #8]
  406738:	681a      	ldr	r2, [r3, #0]
  40673a:	4291      	cmp	r1, r2
  40673c:	bf88      	it	hi
  40673e:	6019      	strhi	r1, [r3, #0]
  406740:	4b1b      	ldr	r3, [pc, #108]	; (4067b0 <_malloc_r+0x354>)
  406742:	681a      	ldr	r2, [r3, #0]
  406744:	4291      	cmp	r1, r2
  406746:	6862      	ldr	r2, [r4, #4]
  406748:	bf88      	it	hi
  40674a:	6019      	strhi	r1, [r3, #0]
  40674c:	f022 0203 	bic.w	r2, r2, #3
  406750:	4296      	cmp	r6, r2
  406752:	eba2 0306 	sub.w	r3, r2, r6
  406756:	d801      	bhi.n	40675c <_malloc_r+0x300>
  406758:	2b0f      	cmp	r3, #15
  40675a:	dc04      	bgt.n	406766 <_malloc_r+0x30a>
  40675c:	4628      	mov	r0, r5
  40675e:	f000 fa1f 	bl	406ba0 <__malloc_unlock>
  406762:	2400      	movs	r4, #0
  406764:	e740      	b.n	4065e8 <_malloc_r+0x18c>
  406766:	19a2      	adds	r2, r4, r6
  406768:	f043 0301 	orr.w	r3, r3, #1
  40676c:	f046 0601 	orr.w	r6, r6, #1
  406770:	6066      	str	r6, [r4, #4]
  406772:	4628      	mov	r0, r5
  406774:	60ba      	str	r2, [r7, #8]
  406776:	6053      	str	r3, [r2, #4]
  406778:	f000 fa12 	bl	406ba0 <__malloc_unlock>
  40677c:	3408      	adds	r4, #8
  40677e:	4620      	mov	r0, r4
  406780:	b003      	add	sp, #12
  406782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406786:	2b14      	cmp	r3, #20
  406788:	d971      	bls.n	40686e <_malloc_r+0x412>
  40678a:	2b54      	cmp	r3, #84	; 0x54
  40678c:	f200 80a3 	bhi.w	4068d6 <_malloc_r+0x47a>
  406790:	0b33      	lsrs	r3, r6, #12
  406792:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406796:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40679a:	00c3      	lsls	r3, r0, #3
  40679c:	e680      	b.n	4064a0 <_malloc_r+0x44>
  40679e:	bf00      	nop
  4067a0:	20400454 	.word	0x20400454
  4067a4:	20400ca4 	.word	0x20400ca4
  4067a8:	20400c74 	.word	0x20400c74
  4067ac:	20400c9c 	.word	0x20400c9c
  4067b0:	20400ca0 	.word	0x20400ca0
  4067b4:	2040045c 	.word	0x2040045c
  4067b8:	2040085c 	.word	0x2040085c
  4067bc:	0a5a      	lsrs	r2, r3, #9
  4067be:	2a04      	cmp	r2, #4
  4067c0:	d95b      	bls.n	40687a <_malloc_r+0x41e>
  4067c2:	2a14      	cmp	r2, #20
  4067c4:	f200 80ae 	bhi.w	406924 <_malloc_r+0x4c8>
  4067c8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4067cc:	00c9      	lsls	r1, r1, #3
  4067ce:	325b      	adds	r2, #91	; 0x5b
  4067d0:	eb07 0c01 	add.w	ip, r7, r1
  4067d4:	5879      	ldr	r1, [r7, r1]
  4067d6:	f1ac 0c08 	sub.w	ip, ip, #8
  4067da:	458c      	cmp	ip, r1
  4067dc:	f000 8088 	beq.w	4068f0 <_malloc_r+0x494>
  4067e0:	684a      	ldr	r2, [r1, #4]
  4067e2:	f022 0203 	bic.w	r2, r2, #3
  4067e6:	4293      	cmp	r3, r2
  4067e8:	d273      	bcs.n	4068d2 <_malloc_r+0x476>
  4067ea:	6889      	ldr	r1, [r1, #8]
  4067ec:	458c      	cmp	ip, r1
  4067ee:	d1f7      	bne.n	4067e0 <_malloc_r+0x384>
  4067f0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4067f4:	687b      	ldr	r3, [r7, #4]
  4067f6:	60e2      	str	r2, [r4, #12]
  4067f8:	f8c4 c008 	str.w	ip, [r4, #8]
  4067fc:	6094      	str	r4, [r2, #8]
  4067fe:	f8cc 400c 	str.w	r4, [ip, #12]
  406802:	e68f      	b.n	406524 <_malloc_r+0xc8>
  406804:	19a1      	adds	r1, r4, r6
  406806:	f046 0c01 	orr.w	ip, r6, #1
  40680a:	f042 0601 	orr.w	r6, r2, #1
  40680e:	f8c4 c004 	str.w	ip, [r4, #4]
  406812:	4628      	mov	r0, r5
  406814:	6179      	str	r1, [r7, #20]
  406816:	6139      	str	r1, [r7, #16]
  406818:	f8c1 e00c 	str.w	lr, [r1, #12]
  40681c:	f8c1 e008 	str.w	lr, [r1, #8]
  406820:	604e      	str	r6, [r1, #4]
  406822:	50e2      	str	r2, [r4, r3]
  406824:	f000 f9bc 	bl	406ba0 <__malloc_unlock>
  406828:	3408      	adds	r4, #8
  40682a:	e6dd      	b.n	4065e8 <_malloc_r+0x18c>
  40682c:	687b      	ldr	r3, [r7, #4]
  40682e:	e679      	b.n	406524 <_malloc_r+0xc8>
  406830:	f108 0801 	add.w	r8, r8, #1
  406834:	f018 0f03 	tst.w	r8, #3
  406838:	f10c 0c08 	add.w	ip, ip, #8
  40683c:	f47f ae85 	bne.w	40654a <_malloc_r+0xee>
  406840:	e02d      	b.n	40689e <_malloc_r+0x442>
  406842:	68dc      	ldr	r4, [r3, #12]
  406844:	42a3      	cmp	r3, r4
  406846:	bf08      	it	eq
  406848:	3002      	addeq	r0, #2
  40684a:	f43f ae3e 	beq.w	4064ca <_malloc_r+0x6e>
  40684e:	e6bb      	b.n	4065c8 <_malloc_r+0x16c>
  406850:	4419      	add	r1, r3
  406852:	461c      	mov	r4, r3
  406854:	684a      	ldr	r2, [r1, #4]
  406856:	68db      	ldr	r3, [r3, #12]
  406858:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40685c:	f042 0201 	orr.w	r2, r2, #1
  406860:	604a      	str	r2, [r1, #4]
  406862:	4628      	mov	r0, r5
  406864:	60f3      	str	r3, [r6, #12]
  406866:	609e      	str	r6, [r3, #8]
  406868:	f000 f99a 	bl	406ba0 <__malloc_unlock>
  40686c:	e6bc      	b.n	4065e8 <_malloc_r+0x18c>
  40686e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406872:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406876:	00c3      	lsls	r3, r0, #3
  406878:	e612      	b.n	4064a0 <_malloc_r+0x44>
  40687a:	099a      	lsrs	r2, r3, #6
  40687c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406880:	00c9      	lsls	r1, r1, #3
  406882:	3238      	adds	r2, #56	; 0x38
  406884:	e7a4      	b.n	4067d0 <_malloc_r+0x374>
  406886:	42bc      	cmp	r4, r7
  406888:	d054      	beq.n	406934 <_malloc_r+0x4d8>
  40688a:	68bc      	ldr	r4, [r7, #8]
  40688c:	6862      	ldr	r2, [r4, #4]
  40688e:	f022 0203 	bic.w	r2, r2, #3
  406892:	e75d      	b.n	406750 <_malloc_r+0x2f4>
  406894:	f859 3908 	ldr.w	r3, [r9], #-8
  406898:	4599      	cmp	r9, r3
  40689a:	f040 8086 	bne.w	4069aa <_malloc_r+0x54e>
  40689e:	f010 0f03 	tst.w	r0, #3
  4068a2:	f100 30ff 	add.w	r0, r0, #4294967295
  4068a6:	d1f5      	bne.n	406894 <_malloc_r+0x438>
  4068a8:	687b      	ldr	r3, [r7, #4]
  4068aa:	ea23 0304 	bic.w	r3, r3, r4
  4068ae:	607b      	str	r3, [r7, #4]
  4068b0:	0064      	lsls	r4, r4, #1
  4068b2:	429c      	cmp	r4, r3
  4068b4:	f63f aec7 	bhi.w	406646 <_malloc_r+0x1ea>
  4068b8:	2c00      	cmp	r4, #0
  4068ba:	f43f aec4 	beq.w	406646 <_malloc_r+0x1ea>
  4068be:	421c      	tst	r4, r3
  4068c0:	4640      	mov	r0, r8
  4068c2:	f47f ae3e 	bne.w	406542 <_malloc_r+0xe6>
  4068c6:	0064      	lsls	r4, r4, #1
  4068c8:	421c      	tst	r4, r3
  4068ca:	f100 0004 	add.w	r0, r0, #4
  4068ce:	d0fa      	beq.n	4068c6 <_malloc_r+0x46a>
  4068d0:	e637      	b.n	406542 <_malloc_r+0xe6>
  4068d2:	468c      	mov	ip, r1
  4068d4:	e78c      	b.n	4067f0 <_malloc_r+0x394>
  4068d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4068da:	d815      	bhi.n	406908 <_malloc_r+0x4ac>
  4068dc:	0bf3      	lsrs	r3, r6, #15
  4068de:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4068e2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4068e6:	00c3      	lsls	r3, r0, #3
  4068e8:	e5da      	b.n	4064a0 <_malloc_r+0x44>
  4068ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4068ee:	e6ed      	b.n	4066cc <_malloc_r+0x270>
  4068f0:	687b      	ldr	r3, [r7, #4]
  4068f2:	1092      	asrs	r2, r2, #2
  4068f4:	2101      	movs	r1, #1
  4068f6:	fa01 f202 	lsl.w	r2, r1, r2
  4068fa:	4313      	orrs	r3, r2
  4068fc:	607b      	str	r3, [r7, #4]
  4068fe:	4662      	mov	r2, ip
  406900:	e779      	b.n	4067f6 <_malloc_r+0x39a>
  406902:	2301      	movs	r3, #1
  406904:	6053      	str	r3, [r2, #4]
  406906:	e729      	b.n	40675c <_malloc_r+0x300>
  406908:	f240 5254 	movw	r2, #1364	; 0x554
  40690c:	4293      	cmp	r3, r2
  40690e:	d822      	bhi.n	406956 <_malloc_r+0x4fa>
  406910:	0cb3      	lsrs	r3, r6, #18
  406912:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406916:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40691a:	00c3      	lsls	r3, r0, #3
  40691c:	e5c0      	b.n	4064a0 <_malloc_r+0x44>
  40691e:	f103 0b10 	add.w	fp, r3, #16
  406922:	e6ae      	b.n	406682 <_malloc_r+0x226>
  406924:	2a54      	cmp	r2, #84	; 0x54
  406926:	d829      	bhi.n	40697c <_malloc_r+0x520>
  406928:	0b1a      	lsrs	r2, r3, #12
  40692a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40692e:	00c9      	lsls	r1, r1, #3
  406930:	326e      	adds	r2, #110	; 0x6e
  406932:	e74d      	b.n	4067d0 <_malloc_r+0x374>
  406934:	4b20      	ldr	r3, [pc, #128]	; (4069b8 <_malloc_r+0x55c>)
  406936:	6819      	ldr	r1, [r3, #0]
  406938:	4459      	add	r1, fp
  40693a:	6019      	str	r1, [r3, #0]
  40693c:	e6b2      	b.n	4066a4 <_malloc_r+0x248>
  40693e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406942:	2800      	cmp	r0, #0
  406944:	f47f aeae 	bne.w	4066a4 <_malloc_r+0x248>
  406948:	eb08 030b 	add.w	r3, r8, fp
  40694c:	68ba      	ldr	r2, [r7, #8]
  40694e:	f043 0301 	orr.w	r3, r3, #1
  406952:	6053      	str	r3, [r2, #4]
  406954:	e6ee      	b.n	406734 <_malloc_r+0x2d8>
  406956:	207f      	movs	r0, #127	; 0x7f
  406958:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40695c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406960:	e59e      	b.n	4064a0 <_malloc_r+0x44>
  406962:	f104 0108 	add.w	r1, r4, #8
  406966:	4628      	mov	r0, r5
  406968:	9300      	str	r3, [sp, #0]
  40696a:	f000 fe17 	bl	40759c <_free_r>
  40696e:	9b00      	ldr	r3, [sp, #0]
  406970:	6819      	ldr	r1, [r3, #0]
  406972:	e6df      	b.n	406734 <_malloc_r+0x2d8>
  406974:	2001      	movs	r0, #1
  406976:	f04f 0900 	mov.w	r9, #0
  40697a:	e6bc      	b.n	4066f6 <_malloc_r+0x29a>
  40697c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406980:	d805      	bhi.n	40698e <_malloc_r+0x532>
  406982:	0bda      	lsrs	r2, r3, #15
  406984:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406988:	00c9      	lsls	r1, r1, #3
  40698a:	3277      	adds	r2, #119	; 0x77
  40698c:	e720      	b.n	4067d0 <_malloc_r+0x374>
  40698e:	f240 5154 	movw	r1, #1364	; 0x554
  406992:	428a      	cmp	r2, r1
  406994:	d805      	bhi.n	4069a2 <_malloc_r+0x546>
  406996:	0c9a      	lsrs	r2, r3, #18
  406998:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40699c:	00c9      	lsls	r1, r1, #3
  40699e:	327c      	adds	r2, #124	; 0x7c
  4069a0:	e716      	b.n	4067d0 <_malloc_r+0x374>
  4069a2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4069a6:	227e      	movs	r2, #126	; 0x7e
  4069a8:	e712      	b.n	4067d0 <_malloc_r+0x374>
  4069aa:	687b      	ldr	r3, [r7, #4]
  4069ac:	e780      	b.n	4068b0 <_malloc_r+0x454>
  4069ae:	08f0      	lsrs	r0, r6, #3
  4069b0:	f106 0308 	add.w	r3, r6, #8
  4069b4:	e600      	b.n	4065b8 <_malloc_r+0x15c>
  4069b6:	bf00      	nop
  4069b8:	20400c74 	.word	0x20400c74
  4069bc:	00000000 	.word	0x00000000

004069c0 <memchr>:
  4069c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4069c4:	2a10      	cmp	r2, #16
  4069c6:	db2b      	blt.n	406a20 <memchr+0x60>
  4069c8:	f010 0f07 	tst.w	r0, #7
  4069cc:	d008      	beq.n	4069e0 <memchr+0x20>
  4069ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4069d2:	3a01      	subs	r2, #1
  4069d4:	428b      	cmp	r3, r1
  4069d6:	d02d      	beq.n	406a34 <memchr+0x74>
  4069d8:	f010 0f07 	tst.w	r0, #7
  4069dc:	b342      	cbz	r2, 406a30 <memchr+0x70>
  4069de:	d1f6      	bne.n	4069ce <memchr+0xe>
  4069e0:	b4f0      	push	{r4, r5, r6, r7}
  4069e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4069e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4069ea:	f022 0407 	bic.w	r4, r2, #7
  4069ee:	f07f 0700 	mvns.w	r7, #0
  4069f2:	2300      	movs	r3, #0
  4069f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4069f8:	3c08      	subs	r4, #8
  4069fa:	ea85 0501 	eor.w	r5, r5, r1
  4069fe:	ea86 0601 	eor.w	r6, r6, r1
  406a02:	fa85 f547 	uadd8	r5, r5, r7
  406a06:	faa3 f587 	sel	r5, r3, r7
  406a0a:	fa86 f647 	uadd8	r6, r6, r7
  406a0e:	faa5 f687 	sel	r6, r5, r7
  406a12:	b98e      	cbnz	r6, 406a38 <memchr+0x78>
  406a14:	d1ee      	bne.n	4069f4 <memchr+0x34>
  406a16:	bcf0      	pop	{r4, r5, r6, r7}
  406a18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406a1c:	f002 0207 	and.w	r2, r2, #7
  406a20:	b132      	cbz	r2, 406a30 <memchr+0x70>
  406a22:	f810 3b01 	ldrb.w	r3, [r0], #1
  406a26:	3a01      	subs	r2, #1
  406a28:	ea83 0301 	eor.w	r3, r3, r1
  406a2c:	b113      	cbz	r3, 406a34 <memchr+0x74>
  406a2e:	d1f8      	bne.n	406a22 <memchr+0x62>
  406a30:	2000      	movs	r0, #0
  406a32:	4770      	bx	lr
  406a34:	3801      	subs	r0, #1
  406a36:	4770      	bx	lr
  406a38:	2d00      	cmp	r5, #0
  406a3a:	bf06      	itte	eq
  406a3c:	4635      	moveq	r5, r6
  406a3e:	3803      	subeq	r0, #3
  406a40:	3807      	subne	r0, #7
  406a42:	f015 0f01 	tst.w	r5, #1
  406a46:	d107      	bne.n	406a58 <memchr+0x98>
  406a48:	3001      	adds	r0, #1
  406a4a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406a4e:	bf02      	ittt	eq
  406a50:	3001      	addeq	r0, #1
  406a52:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406a56:	3001      	addeq	r0, #1
  406a58:	bcf0      	pop	{r4, r5, r6, r7}
  406a5a:	3801      	subs	r0, #1
  406a5c:	4770      	bx	lr
  406a5e:	bf00      	nop

00406a60 <memcpy>:
  406a60:	4684      	mov	ip, r0
  406a62:	ea41 0300 	orr.w	r3, r1, r0
  406a66:	f013 0303 	ands.w	r3, r3, #3
  406a6a:	d16d      	bne.n	406b48 <memcpy+0xe8>
  406a6c:	3a40      	subs	r2, #64	; 0x40
  406a6e:	d341      	bcc.n	406af4 <memcpy+0x94>
  406a70:	f851 3b04 	ldr.w	r3, [r1], #4
  406a74:	f840 3b04 	str.w	r3, [r0], #4
  406a78:	f851 3b04 	ldr.w	r3, [r1], #4
  406a7c:	f840 3b04 	str.w	r3, [r0], #4
  406a80:	f851 3b04 	ldr.w	r3, [r1], #4
  406a84:	f840 3b04 	str.w	r3, [r0], #4
  406a88:	f851 3b04 	ldr.w	r3, [r1], #4
  406a8c:	f840 3b04 	str.w	r3, [r0], #4
  406a90:	f851 3b04 	ldr.w	r3, [r1], #4
  406a94:	f840 3b04 	str.w	r3, [r0], #4
  406a98:	f851 3b04 	ldr.w	r3, [r1], #4
  406a9c:	f840 3b04 	str.w	r3, [r0], #4
  406aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  406aa4:	f840 3b04 	str.w	r3, [r0], #4
  406aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  406aac:	f840 3b04 	str.w	r3, [r0], #4
  406ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ab4:	f840 3b04 	str.w	r3, [r0], #4
  406ab8:	f851 3b04 	ldr.w	r3, [r1], #4
  406abc:	f840 3b04 	str.w	r3, [r0], #4
  406ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ac4:	f840 3b04 	str.w	r3, [r0], #4
  406ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  406acc:	f840 3b04 	str.w	r3, [r0], #4
  406ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ad4:	f840 3b04 	str.w	r3, [r0], #4
  406ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  406adc:	f840 3b04 	str.w	r3, [r0], #4
  406ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ae4:	f840 3b04 	str.w	r3, [r0], #4
  406ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  406aec:	f840 3b04 	str.w	r3, [r0], #4
  406af0:	3a40      	subs	r2, #64	; 0x40
  406af2:	d2bd      	bcs.n	406a70 <memcpy+0x10>
  406af4:	3230      	adds	r2, #48	; 0x30
  406af6:	d311      	bcc.n	406b1c <memcpy+0xbc>
  406af8:	f851 3b04 	ldr.w	r3, [r1], #4
  406afc:	f840 3b04 	str.w	r3, [r0], #4
  406b00:	f851 3b04 	ldr.w	r3, [r1], #4
  406b04:	f840 3b04 	str.w	r3, [r0], #4
  406b08:	f851 3b04 	ldr.w	r3, [r1], #4
  406b0c:	f840 3b04 	str.w	r3, [r0], #4
  406b10:	f851 3b04 	ldr.w	r3, [r1], #4
  406b14:	f840 3b04 	str.w	r3, [r0], #4
  406b18:	3a10      	subs	r2, #16
  406b1a:	d2ed      	bcs.n	406af8 <memcpy+0x98>
  406b1c:	320c      	adds	r2, #12
  406b1e:	d305      	bcc.n	406b2c <memcpy+0xcc>
  406b20:	f851 3b04 	ldr.w	r3, [r1], #4
  406b24:	f840 3b04 	str.w	r3, [r0], #4
  406b28:	3a04      	subs	r2, #4
  406b2a:	d2f9      	bcs.n	406b20 <memcpy+0xc0>
  406b2c:	3204      	adds	r2, #4
  406b2e:	d008      	beq.n	406b42 <memcpy+0xe2>
  406b30:	07d2      	lsls	r2, r2, #31
  406b32:	bf1c      	itt	ne
  406b34:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406b38:	f800 3b01 	strbne.w	r3, [r0], #1
  406b3c:	d301      	bcc.n	406b42 <memcpy+0xe2>
  406b3e:	880b      	ldrh	r3, [r1, #0]
  406b40:	8003      	strh	r3, [r0, #0]
  406b42:	4660      	mov	r0, ip
  406b44:	4770      	bx	lr
  406b46:	bf00      	nop
  406b48:	2a08      	cmp	r2, #8
  406b4a:	d313      	bcc.n	406b74 <memcpy+0x114>
  406b4c:	078b      	lsls	r3, r1, #30
  406b4e:	d08d      	beq.n	406a6c <memcpy+0xc>
  406b50:	f010 0303 	ands.w	r3, r0, #3
  406b54:	d08a      	beq.n	406a6c <memcpy+0xc>
  406b56:	f1c3 0304 	rsb	r3, r3, #4
  406b5a:	1ad2      	subs	r2, r2, r3
  406b5c:	07db      	lsls	r3, r3, #31
  406b5e:	bf1c      	itt	ne
  406b60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406b64:	f800 3b01 	strbne.w	r3, [r0], #1
  406b68:	d380      	bcc.n	406a6c <memcpy+0xc>
  406b6a:	f831 3b02 	ldrh.w	r3, [r1], #2
  406b6e:	f820 3b02 	strh.w	r3, [r0], #2
  406b72:	e77b      	b.n	406a6c <memcpy+0xc>
  406b74:	3a04      	subs	r2, #4
  406b76:	d3d9      	bcc.n	406b2c <memcpy+0xcc>
  406b78:	3a01      	subs	r2, #1
  406b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
  406b7e:	f800 3b01 	strb.w	r3, [r0], #1
  406b82:	d2f9      	bcs.n	406b78 <memcpy+0x118>
  406b84:	780b      	ldrb	r3, [r1, #0]
  406b86:	7003      	strb	r3, [r0, #0]
  406b88:	784b      	ldrb	r3, [r1, #1]
  406b8a:	7043      	strb	r3, [r0, #1]
  406b8c:	788b      	ldrb	r3, [r1, #2]
  406b8e:	7083      	strb	r3, [r0, #2]
  406b90:	4660      	mov	r0, ip
  406b92:	4770      	bx	lr

00406b94 <__malloc_lock>:
  406b94:	4801      	ldr	r0, [pc, #4]	; (406b9c <__malloc_lock+0x8>)
  406b96:	f7ff bc5d 	b.w	406454 <__retarget_lock_acquire_recursive>
  406b9a:	bf00      	nop
  406b9c:	20400cb8 	.word	0x20400cb8

00406ba0 <__malloc_unlock>:
  406ba0:	4801      	ldr	r0, [pc, #4]	; (406ba8 <__malloc_unlock+0x8>)
  406ba2:	f7ff bc59 	b.w	406458 <__retarget_lock_release_recursive>
  406ba6:	bf00      	nop
  406ba8:	20400cb8 	.word	0x20400cb8

00406bac <_Balloc>:
  406bac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406bae:	b570      	push	{r4, r5, r6, lr}
  406bb0:	4605      	mov	r5, r0
  406bb2:	460c      	mov	r4, r1
  406bb4:	b14b      	cbz	r3, 406bca <_Balloc+0x1e>
  406bb6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406bba:	b180      	cbz	r0, 406bde <_Balloc+0x32>
  406bbc:	6802      	ldr	r2, [r0, #0]
  406bbe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406bc2:	2300      	movs	r3, #0
  406bc4:	6103      	str	r3, [r0, #16]
  406bc6:	60c3      	str	r3, [r0, #12]
  406bc8:	bd70      	pop	{r4, r5, r6, pc}
  406bca:	2221      	movs	r2, #33	; 0x21
  406bcc:	2104      	movs	r1, #4
  406bce:	f000 fc65 	bl	40749c <_calloc_r>
  406bd2:	64e8      	str	r0, [r5, #76]	; 0x4c
  406bd4:	4603      	mov	r3, r0
  406bd6:	2800      	cmp	r0, #0
  406bd8:	d1ed      	bne.n	406bb6 <_Balloc+0xa>
  406bda:	2000      	movs	r0, #0
  406bdc:	bd70      	pop	{r4, r5, r6, pc}
  406bde:	2101      	movs	r1, #1
  406be0:	fa01 f604 	lsl.w	r6, r1, r4
  406be4:	1d72      	adds	r2, r6, #5
  406be6:	4628      	mov	r0, r5
  406be8:	0092      	lsls	r2, r2, #2
  406bea:	f000 fc57 	bl	40749c <_calloc_r>
  406bee:	2800      	cmp	r0, #0
  406bf0:	d0f3      	beq.n	406bda <_Balloc+0x2e>
  406bf2:	6044      	str	r4, [r0, #4]
  406bf4:	6086      	str	r6, [r0, #8]
  406bf6:	e7e4      	b.n	406bc2 <_Balloc+0x16>

00406bf8 <_Bfree>:
  406bf8:	b131      	cbz	r1, 406c08 <_Bfree+0x10>
  406bfa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406bfc:	684a      	ldr	r2, [r1, #4]
  406bfe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406c02:	6008      	str	r0, [r1, #0]
  406c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406c08:	4770      	bx	lr
  406c0a:	bf00      	nop

00406c0c <__multadd>:
  406c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c0e:	690c      	ldr	r4, [r1, #16]
  406c10:	b083      	sub	sp, #12
  406c12:	460d      	mov	r5, r1
  406c14:	4606      	mov	r6, r0
  406c16:	f101 0e14 	add.w	lr, r1, #20
  406c1a:	2700      	movs	r7, #0
  406c1c:	f8de 0000 	ldr.w	r0, [lr]
  406c20:	b281      	uxth	r1, r0
  406c22:	fb02 3301 	mla	r3, r2, r1, r3
  406c26:	0c01      	lsrs	r1, r0, #16
  406c28:	0c18      	lsrs	r0, r3, #16
  406c2a:	fb02 0101 	mla	r1, r2, r1, r0
  406c2e:	b29b      	uxth	r3, r3
  406c30:	3701      	adds	r7, #1
  406c32:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406c36:	42bc      	cmp	r4, r7
  406c38:	f84e 3b04 	str.w	r3, [lr], #4
  406c3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406c40:	dcec      	bgt.n	406c1c <__multadd+0x10>
  406c42:	b13b      	cbz	r3, 406c54 <__multadd+0x48>
  406c44:	68aa      	ldr	r2, [r5, #8]
  406c46:	4294      	cmp	r4, r2
  406c48:	da07      	bge.n	406c5a <__multadd+0x4e>
  406c4a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406c4e:	3401      	adds	r4, #1
  406c50:	6153      	str	r3, [r2, #20]
  406c52:	612c      	str	r4, [r5, #16]
  406c54:	4628      	mov	r0, r5
  406c56:	b003      	add	sp, #12
  406c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c5a:	6869      	ldr	r1, [r5, #4]
  406c5c:	9301      	str	r3, [sp, #4]
  406c5e:	3101      	adds	r1, #1
  406c60:	4630      	mov	r0, r6
  406c62:	f7ff ffa3 	bl	406bac <_Balloc>
  406c66:	692a      	ldr	r2, [r5, #16]
  406c68:	3202      	adds	r2, #2
  406c6a:	f105 010c 	add.w	r1, r5, #12
  406c6e:	4607      	mov	r7, r0
  406c70:	0092      	lsls	r2, r2, #2
  406c72:	300c      	adds	r0, #12
  406c74:	f7ff fef4 	bl	406a60 <memcpy>
  406c78:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406c7a:	6869      	ldr	r1, [r5, #4]
  406c7c:	9b01      	ldr	r3, [sp, #4]
  406c7e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406c82:	6028      	str	r0, [r5, #0]
  406c84:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406c88:	463d      	mov	r5, r7
  406c8a:	e7de      	b.n	406c4a <__multadd+0x3e>

00406c8c <__hi0bits>:
  406c8c:	0c02      	lsrs	r2, r0, #16
  406c8e:	0412      	lsls	r2, r2, #16
  406c90:	4603      	mov	r3, r0
  406c92:	b9b2      	cbnz	r2, 406cc2 <__hi0bits+0x36>
  406c94:	0403      	lsls	r3, r0, #16
  406c96:	2010      	movs	r0, #16
  406c98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406c9c:	bf04      	itt	eq
  406c9e:	021b      	lsleq	r3, r3, #8
  406ca0:	3008      	addeq	r0, #8
  406ca2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406ca6:	bf04      	itt	eq
  406ca8:	011b      	lsleq	r3, r3, #4
  406caa:	3004      	addeq	r0, #4
  406cac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406cb0:	bf04      	itt	eq
  406cb2:	009b      	lsleq	r3, r3, #2
  406cb4:	3002      	addeq	r0, #2
  406cb6:	2b00      	cmp	r3, #0
  406cb8:	db02      	blt.n	406cc0 <__hi0bits+0x34>
  406cba:	005b      	lsls	r3, r3, #1
  406cbc:	d403      	bmi.n	406cc6 <__hi0bits+0x3a>
  406cbe:	2020      	movs	r0, #32
  406cc0:	4770      	bx	lr
  406cc2:	2000      	movs	r0, #0
  406cc4:	e7e8      	b.n	406c98 <__hi0bits+0xc>
  406cc6:	3001      	adds	r0, #1
  406cc8:	4770      	bx	lr
  406cca:	bf00      	nop

00406ccc <__lo0bits>:
  406ccc:	6803      	ldr	r3, [r0, #0]
  406cce:	f013 0207 	ands.w	r2, r3, #7
  406cd2:	4601      	mov	r1, r0
  406cd4:	d007      	beq.n	406ce6 <__lo0bits+0x1a>
  406cd6:	07da      	lsls	r2, r3, #31
  406cd8:	d421      	bmi.n	406d1e <__lo0bits+0x52>
  406cda:	0798      	lsls	r0, r3, #30
  406cdc:	d421      	bmi.n	406d22 <__lo0bits+0x56>
  406cde:	089b      	lsrs	r3, r3, #2
  406ce0:	600b      	str	r3, [r1, #0]
  406ce2:	2002      	movs	r0, #2
  406ce4:	4770      	bx	lr
  406ce6:	b298      	uxth	r0, r3
  406ce8:	b198      	cbz	r0, 406d12 <__lo0bits+0x46>
  406cea:	4610      	mov	r0, r2
  406cec:	f013 0fff 	tst.w	r3, #255	; 0xff
  406cf0:	bf04      	itt	eq
  406cf2:	0a1b      	lsreq	r3, r3, #8
  406cf4:	3008      	addeq	r0, #8
  406cf6:	071a      	lsls	r2, r3, #28
  406cf8:	bf04      	itt	eq
  406cfa:	091b      	lsreq	r3, r3, #4
  406cfc:	3004      	addeq	r0, #4
  406cfe:	079a      	lsls	r2, r3, #30
  406d00:	bf04      	itt	eq
  406d02:	089b      	lsreq	r3, r3, #2
  406d04:	3002      	addeq	r0, #2
  406d06:	07da      	lsls	r2, r3, #31
  406d08:	d407      	bmi.n	406d1a <__lo0bits+0x4e>
  406d0a:	085b      	lsrs	r3, r3, #1
  406d0c:	d104      	bne.n	406d18 <__lo0bits+0x4c>
  406d0e:	2020      	movs	r0, #32
  406d10:	4770      	bx	lr
  406d12:	0c1b      	lsrs	r3, r3, #16
  406d14:	2010      	movs	r0, #16
  406d16:	e7e9      	b.n	406cec <__lo0bits+0x20>
  406d18:	3001      	adds	r0, #1
  406d1a:	600b      	str	r3, [r1, #0]
  406d1c:	4770      	bx	lr
  406d1e:	2000      	movs	r0, #0
  406d20:	4770      	bx	lr
  406d22:	085b      	lsrs	r3, r3, #1
  406d24:	600b      	str	r3, [r1, #0]
  406d26:	2001      	movs	r0, #1
  406d28:	4770      	bx	lr
  406d2a:	bf00      	nop

00406d2c <__i2b>:
  406d2c:	b510      	push	{r4, lr}
  406d2e:	460c      	mov	r4, r1
  406d30:	2101      	movs	r1, #1
  406d32:	f7ff ff3b 	bl	406bac <_Balloc>
  406d36:	2201      	movs	r2, #1
  406d38:	6144      	str	r4, [r0, #20]
  406d3a:	6102      	str	r2, [r0, #16]
  406d3c:	bd10      	pop	{r4, pc}
  406d3e:	bf00      	nop

00406d40 <__multiply>:
  406d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406d44:	690c      	ldr	r4, [r1, #16]
  406d46:	6915      	ldr	r5, [r2, #16]
  406d48:	42ac      	cmp	r4, r5
  406d4a:	b083      	sub	sp, #12
  406d4c:	468b      	mov	fp, r1
  406d4e:	4616      	mov	r6, r2
  406d50:	da04      	bge.n	406d5c <__multiply+0x1c>
  406d52:	4622      	mov	r2, r4
  406d54:	46b3      	mov	fp, r6
  406d56:	462c      	mov	r4, r5
  406d58:	460e      	mov	r6, r1
  406d5a:	4615      	mov	r5, r2
  406d5c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406d60:	f8db 1004 	ldr.w	r1, [fp, #4]
  406d64:	eb04 0805 	add.w	r8, r4, r5
  406d68:	4598      	cmp	r8, r3
  406d6a:	bfc8      	it	gt
  406d6c:	3101      	addgt	r1, #1
  406d6e:	f7ff ff1d 	bl	406bac <_Balloc>
  406d72:	f100 0914 	add.w	r9, r0, #20
  406d76:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406d7a:	45d1      	cmp	r9, sl
  406d7c:	9000      	str	r0, [sp, #0]
  406d7e:	d205      	bcs.n	406d8c <__multiply+0x4c>
  406d80:	464b      	mov	r3, r9
  406d82:	2100      	movs	r1, #0
  406d84:	f843 1b04 	str.w	r1, [r3], #4
  406d88:	459a      	cmp	sl, r3
  406d8a:	d8fb      	bhi.n	406d84 <__multiply+0x44>
  406d8c:	f106 0c14 	add.w	ip, r6, #20
  406d90:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406d94:	f10b 0b14 	add.w	fp, fp, #20
  406d98:	459c      	cmp	ip, r3
  406d9a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406d9e:	d24c      	bcs.n	406e3a <__multiply+0xfa>
  406da0:	f8cd a004 	str.w	sl, [sp, #4]
  406da4:	469a      	mov	sl, r3
  406da6:	f8dc 5000 	ldr.w	r5, [ip]
  406daa:	b2af      	uxth	r7, r5
  406dac:	b1ef      	cbz	r7, 406dea <__multiply+0xaa>
  406dae:	2100      	movs	r1, #0
  406db0:	464d      	mov	r5, r9
  406db2:	465e      	mov	r6, fp
  406db4:	460c      	mov	r4, r1
  406db6:	f856 2b04 	ldr.w	r2, [r6], #4
  406dba:	6828      	ldr	r0, [r5, #0]
  406dbc:	b293      	uxth	r3, r2
  406dbe:	b281      	uxth	r1, r0
  406dc0:	fb07 1303 	mla	r3, r7, r3, r1
  406dc4:	0c12      	lsrs	r2, r2, #16
  406dc6:	0c01      	lsrs	r1, r0, #16
  406dc8:	4423      	add	r3, r4
  406dca:	fb07 1102 	mla	r1, r7, r2, r1
  406dce:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406dd2:	b29b      	uxth	r3, r3
  406dd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406dd8:	45b6      	cmp	lr, r6
  406dda:	f845 3b04 	str.w	r3, [r5], #4
  406dde:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406de2:	d8e8      	bhi.n	406db6 <__multiply+0x76>
  406de4:	602c      	str	r4, [r5, #0]
  406de6:	f8dc 5000 	ldr.w	r5, [ip]
  406dea:	0c2d      	lsrs	r5, r5, #16
  406dec:	d01d      	beq.n	406e2a <__multiply+0xea>
  406dee:	f8d9 3000 	ldr.w	r3, [r9]
  406df2:	4648      	mov	r0, r9
  406df4:	461c      	mov	r4, r3
  406df6:	4659      	mov	r1, fp
  406df8:	2200      	movs	r2, #0
  406dfa:	880e      	ldrh	r6, [r1, #0]
  406dfc:	0c24      	lsrs	r4, r4, #16
  406dfe:	fb05 4406 	mla	r4, r5, r6, r4
  406e02:	4422      	add	r2, r4
  406e04:	b29b      	uxth	r3, r3
  406e06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406e0a:	f840 3b04 	str.w	r3, [r0], #4
  406e0e:	f851 3b04 	ldr.w	r3, [r1], #4
  406e12:	6804      	ldr	r4, [r0, #0]
  406e14:	0c1b      	lsrs	r3, r3, #16
  406e16:	b2a6      	uxth	r6, r4
  406e18:	fb05 6303 	mla	r3, r5, r3, r6
  406e1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406e20:	458e      	cmp	lr, r1
  406e22:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406e26:	d8e8      	bhi.n	406dfa <__multiply+0xba>
  406e28:	6003      	str	r3, [r0, #0]
  406e2a:	f10c 0c04 	add.w	ip, ip, #4
  406e2e:	45e2      	cmp	sl, ip
  406e30:	f109 0904 	add.w	r9, r9, #4
  406e34:	d8b7      	bhi.n	406da6 <__multiply+0x66>
  406e36:	f8dd a004 	ldr.w	sl, [sp, #4]
  406e3a:	f1b8 0f00 	cmp.w	r8, #0
  406e3e:	dd0b      	ble.n	406e58 <__multiply+0x118>
  406e40:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406e44:	f1aa 0a04 	sub.w	sl, sl, #4
  406e48:	b11b      	cbz	r3, 406e52 <__multiply+0x112>
  406e4a:	e005      	b.n	406e58 <__multiply+0x118>
  406e4c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406e50:	b913      	cbnz	r3, 406e58 <__multiply+0x118>
  406e52:	f1b8 0801 	subs.w	r8, r8, #1
  406e56:	d1f9      	bne.n	406e4c <__multiply+0x10c>
  406e58:	9800      	ldr	r0, [sp, #0]
  406e5a:	f8c0 8010 	str.w	r8, [r0, #16]
  406e5e:	b003      	add	sp, #12
  406e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406e64 <__pow5mult>:
  406e64:	f012 0303 	ands.w	r3, r2, #3
  406e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e6c:	4614      	mov	r4, r2
  406e6e:	4607      	mov	r7, r0
  406e70:	d12e      	bne.n	406ed0 <__pow5mult+0x6c>
  406e72:	460d      	mov	r5, r1
  406e74:	10a4      	asrs	r4, r4, #2
  406e76:	d01c      	beq.n	406eb2 <__pow5mult+0x4e>
  406e78:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406e7a:	b396      	cbz	r6, 406ee2 <__pow5mult+0x7e>
  406e7c:	07e3      	lsls	r3, r4, #31
  406e7e:	f04f 0800 	mov.w	r8, #0
  406e82:	d406      	bmi.n	406e92 <__pow5mult+0x2e>
  406e84:	1064      	asrs	r4, r4, #1
  406e86:	d014      	beq.n	406eb2 <__pow5mult+0x4e>
  406e88:	6830      	ldr	r0, [r6, #0]
  406e8a:	b1a8      	cbz	r0, 406eb8 <__pow5mult+0x54>
  406e8c:	4606      	mov	r6, r0
  406e8e:	07e3      	lsls	r3, r4, #31
  406e90:	d5f8      	bpl.n	406e84 <__pow5mult+0x20>
  406e92:	4632      	mov	r2, r6
  406e94:	4629      	mov	r1, r5
  406e96:	4638      	mov	r0, r7
  406e98:	f7ff ff52 	bl	406d40 <__multiply>
  406e9c:	b1b5      	cbz	r5, 406ecc <__pow5mult+0x68>
  406e9e:	686a      	ldr	r2, [r5, #4]
  406ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406ea2:	1064      	asrs	r4, r4, #1
  406ea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406ea8:	6029      	str	r1, [r5, #0]
  406eaa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406eae:	4605      	mov	r5, r0
  406eb0:	d1ea      	bne.n	406e88 <__pow5mult+0x24>
  406eb2:	4628      	mov	r0, r5
  406eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406eb8:	4632      	mov	r2, r6
  406eba:	4631      	mov	r1, r6
  406ebc:	4638      	mov	r0, r7
  406ebe:	f7ff ff3f 	bl	406d40 <__multiply>
  406ec2:	6030      	str	r0, [r6, #0]
  406ec4:	f8c0 8000 	str.w	r8, [r0]
  406ec8:	4606      	mov	r6, r0
  406eca:	e7e0      	b.n	406e8e <__pow5mult+0x2a>
  406ecc:	4605      	mov	r5, r0
  406ece:	e7d9      	b.n	406e84 <__pow5mult+0x20>
  406ed0:	1e5a      	subs	r2, r3, #1
  406ed2:	4d0b      	ldr	r5, [pc, #44]	; (406f00 <__pow5mult+0x9c>)
  406ed4:	2300      	movs	r3, #0
  406ed6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406eda:	f7ff fe97 	bl	406c0c <__multadd>
  406ede:	4605      	mov	r5, r0
  406ee0:	e7c8      	b.n	406e74 <__pow5mult+0x10>
  406ee2:	2101      	movs	r1, #1
  406ee4:	4638      	mov	r0, r7
  406ee6:	f7ff fe61 	bl	406bac <_Balloc>
  406eea:	f240 2171 	movw	r1, #625	; 0x271
  406eee:	2201      	movs	r2, #1
  406ef0:	2300      	movs	r3, #0
  406ef2:	6141      	str	r1, [r0, #20]
  406ef4:	6102      	str	r2, [r0, #16]
  406ef6:	4606      	mov	r6, r0
  406ef8:	64b8      	str	r0, [r7, #72]	; 0x48
  406efa:	6003      	str	r3, [r0, #0]
  406efc:	e7be      	b.n	406e7c <__pow5mult+0x18>
  406efe:	bf00      	nop
  406f00:	004088b8 	.word	0x004088b8

00406f04 <__lshift>:
  406f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406f08:	4691      	mov	r9, r2
  406f0a:	690a      	ldr	r2, [r1, #16]
  406f0c:	688b      	ldr	r3, [r1, #8]
  406f0e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406f12:	eb04 0802 	add.w	r8, r4, r2
  406f16:	f108 0501 	add.w	r5, r8, #1
  406f1a:	429d      	cmp	r5, r3
  406f1c:	460e      	mov	r6, r1
  406f1e:	4607      	mov	r7, r0
  406f20:	6849      	ldr	r1, [r1, #4]
  406f22:	dd04      	ble.n	406f2e <__lshift+0x2a>
  406f24:	005b      	lsls	r3, r3, #1
  406f26:	429d      	cmp	r5, r3
  406f28:	f101 0101 	add.w	r1, r1, #1
  406f2c:	dcfa      	bgt.n	406f24 <__lshift+0x20>
  406f2e:	4638      	mov	r0, r7
  406f30:	f7ff fe3c 	bl	406bac <_Balloc>
  406f34:	2c00      	cmp	r4, #0
  406f36:	f100 0314 	add.w	r3, r0, #20
  406f3a:	dd06      	ble.n	406f4a <__lshift+0x46>
  406f3c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406f40:	2100      	movs	r1, #0
  406f42:	f843 1b04 	str.w	r1, [r3], #4
  406f46:	429a      	cmp	r2, r3
  406f48:	d1fb      	bne.n	406f42 <__lshift+0x3e>
  406f4a:	6934      	ldr	r4, [r6, #16]
  406f4c:	f106 0114 	add.w	r1, r6, #20
  406f50:	f019 091f 	ands.w	r9, r9, #31
  406f54:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406f58:	d01d      	beq.n	406f96 <__lshift+0x92>
  406f5a:	f1c9 0c20 	rsb	ip, r9, #32
  406f5e:	2200      	movs	r2, #0
  406f60:	680c      	ldr	r4, [r1, #0]
  406f62:	fa04 f409 	lsl.w	r4, r4, r9
  406f66:	4314      	orrs	r4, r2
  406f68:	f843 4b04 	str.w	r4, [r3], #4
  406f6c:	f851 2b04 	ldr.w	r2, [r1], #4
  406f70:	458e      	cmp	lr, r1
  406f72:	fa22 f20c 	lsr.w	r2, r2, ip
  406f76:	d8f3      	bhi.n	406f60 <__lshift+0x5c>
  406f78:	601a      	str	r2, [r3, #0]
  406f7a:	b10a      	cbz	r2, 406f80 <__lshift+0x7c>
  406f7c:	f108 0502 	add.w	r5, r8, #2
  406f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406f82:	6872      	ldr	r2, [r6, #4]
  406f84:	3d01      	subs	r5, #1
  406f86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406f8a:	6105      	str	r5, [r0, #16]
  406f8c:	6031      	str	r1, [r6, #0]
  406f8e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406f96:	3b04      	subs	r3, #4
  406f98:	f851 2b04 	ldr.w	r2, [r1], #4
  406f9c:	f843 2f04 	str.w	r2, [r3, #4]!
  406fa0:	458e      	cmp	lr, r1
  406fa2:	d8f9      	bhi.n	406f98 <__lshift+0x94>
  406fa4:	e7ec      	b.n	406f80 <__lshift+0x7c>
  406fa6:	bf00      	nop

00406fa8 <__mcmp>:
  406fa8:	b430      	push	{r4, r5}
  406faa:	690b      	ldr	r3, [r1, #16]
  406fac:	4605      	mov	r5, r0
  406fae:	6900      	ldr	r0, [r0, #16]
  406fb0:	1ac0      	subs	r0, r0, r3
  406fb2:	d10f      	bne.n	406fd4 <__mcmp+0x2c>
  406fb4:	009b      	lsls	r3, r3, #2
  406fb6:	3514      	adds	r5, #20
  406fb8:	3114      	adds	r1, #20
  406fba:	4419      	add	r1, r3
  406fbc:	442b      	add	r3, r5
  406fbe:	e001      	b.n	406fc4 <__mcmp+0x1c>
  406fc0:	429d      	cmp	r5, r3
  406fc2:	d207      	bcs.n	406fd4 <__mcmp+0x2c>
  406fc4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406fc8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406fcc:	4294      	cmp	r4, r2
  406fce:	d0f7      	beq.n	406fc0 <__mcmp+0x18>
  406fd0:	d302      	bcc.n	406fd8 <__mcmp+0x30>
  406fd2:	2001      	movs	r0, #1
  406fd4:	bc30      	pop	{r4, r5}
  406fd6:	4770      	bx	lr
  406fd8:	f04f 30ff 	mov.w	r0, #4294967295
  406fdc:	e7fa      	b.n	406fd4 <__mcmp+0x2c>
  406fde:	bf00      	nop

00406fe0 <__mdiff>:
  406fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fe4:	690f      	ldr	r7, [r1, #16]
  406fe6:	460e      	mov	r6, r1
  406fe8:	6911      	ldr	r1, [r2, #16]
  406fea:	1a7f      	subs	r7, r7, r1
  406fec:	2f00      	cmp	r7, #0
  406fee:	4690      	mov	r8, r2
  406ff0:	d117      	bne.n	407022 <__mdiff+0x42>
  406ff2:	0089      	lsls	r1, r1, #2
  406ff4:	f106 0514 	add.w	r5, r6, #20
  406ff8:	f102 0e14 	add.w	lr, r2, #20
  406ffc:	186b      	adds	r3, r5, r1
  406ffe:	4471      	add	r1, lr
  407000:	e001      	b.n	407006 <__mdiff+0x26>
  407002:	429d      	cmp	r5, r3
  407004:	d25c      	bcs.n	4070c0 <__mdiff+0xe0>
  407006:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40700a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40700e:	42a2      	cmp	r2, r4
  407010:	d0f7      	beq.n	407002 <__mdiff+0x22>
  407012:	d25e      	bcs.n	4070d2 <__mdiff+0xf2>
  407014:	4633      	mov	r3, r6
  407016:	462c      	mov	r4, r5
  407018:	4646      	mov	r6, r8
  40701a:	4675      	mov	r5, lr
  40701c:	4698      	mov	r8, r3
  40701e:	2701      	movs	r7, #1
  407020:	e005      	b.n	40702e <__mdiff+0x4e>
  407022:	db58      	blt.n	4070d6 <__mdiff+0xf6>
  407024:	f106 0514 	add.w	r5, r6, #20
  407028:	f108 0414 	add.w	r4, r8, #20
  40702c:	2700      	movs	r7, #0
  40702e:	6871      	ldr	r1, [r6, #4]
  407030:	f7ff fdbc 	bl	406bac <_Balloc>
  407034:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407038:	6936      	ldr	r6, [r6, #16]
  40703a:	60c7      	str	r7, [r0, #12]
  40703c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407040:	46a6      	mov	lr, r4
  407042:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407046:	f100 0414 	add.w	r4, r0, #20
  40704a:	2300      	movs	r3, #0
  40704c:	f85e 1b04 	ldr.w	r1, [lr], #4
  407050:	f855 8b04 	ldr.w	r8, [r5], #4
  407054:	b28a      	uxth	r2, r1
  407056:	fa13 f388 	uxtah	r3, r3, r8
  40705a:	0c09      	lsrs	r1, r1, #16
  40705c:	1a9a      	subs	r2, r3, r2
  40705e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407062:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407066:	b292      	uxth	r2, r2
  407068:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40706c:	45f4      	cmp	ip, lr
  40706e:	f844 2b04 	str.w	r2, [r4], #4
  407072:	ea4f 4323 	mov.w	r3, r3, asr #16
  407076:	d8e9      	bhi.n	40704c <__mdiff+0x6c>
  407078:	42af      	cmp	r7, r5
  40707a:	d917      	bls.n	4070ac <__mdiff+0xcc>
  40707c:	46a4      	mov	ip, r4
  40707e:	46ae      	mov	lr, r5
  407080:	f85e 2b04 	ldr.w	r2, [lr], #4
  407084:	fa13 f382 	uxtah	r3, r3, r2
  407088:	1419      	asrs	r1, r3, #16
  40708a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40708e:	b29b      	uxth	r3, r3
  407090:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407094:	4577      	cmp	r7, lr
  407096:	f84c 2b04 	str.w	r2, [ip], #4
  40709a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40709e:	d8ef      	bhi.n	407080 <__mdiff+0xa0>
  4070a0:	43ed      	mvns	r5, r5
  4070a2:	442f      	add	r7, r5
  4070a4:	f027 0703 	bic.w	r7, r7, #3
  4070a8:	3704      	adds	r7, #4
  4070aa:	443c      	add	r4, r7
  4070ac:	3c04      	subs	r4, #4
  4070ae:	b922      	cbnz	r2, 4070ba <__mdiff+0xda>
  4070b0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4070b4:	3e01      	subs	r6, #1
  4070b6:	2b00      	cmp	r3, #0
  4070b8:	d0fa      	beq.n	4070b0 <__mdiff+0xd0>
  4070ba:	6106      	str	r6, [r0, #16]
  4070bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070c0:	2100      	movs	r1, #0
  4070c2:	f7ff fd73 	bl	406bac <_Balloc>
  4070c6:	2201      	movs	r2, #1
  4070c8:	2300      	movs	r3, #0
  4070ca:	6102      	str	r2, [r0, #16]
  4070cc:	6143      	str	r3, [r0, #20]
  4070ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070d2:	4674      	mov	r4, lr
  4070d4:	e7ab      	b.n	40702e <__mdiff+0x4e>
  4070d6:	4633      	mov	r3, r6
  4070d8:	f106 0414 	add.w	r4, r6, #20
  4070dc:	f102 0514 	add.w	r5, r2, #20
  4070e0:	4616      	mov	r6, r2
  4070e2:	2701      	movs	r7, #1
  4070e4:	4698      	mov	r8, r3
  4070e6:	e7a2      	b.n	40702e <__mdiff+0x4e>

004070e8 <__d2b>:
  4070e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070ec:	b082      	sub	sp, #8
  4070ee:	2101      	movs	r1, #1
  4070f0:	461c      	mov	r4, r3
  4070f2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4070f6:	4615      	mov	r5, r2
  4070f8:	9e08      	ldr	r6, [sp, #32]
  4070fa:	f7ff fd57 	bl	406bac <_Balloc>
  4070fe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407102:	4680      	mov	r8, r0
  407104:	b10f      	cbz	r7, 40710a <__d2b+0x22>
  407106:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40710a:	9401      	str	r4, [sp, #4]
  40710c:	b31d      	cbz	r5, 407156 <__d2b+0x6e>
  40710e:	a802      	add	r0, sp, #8
  407110:	f840 5d08 	str.w	r5, [r0, #-8]!
  407114:	f7ff fdda 	bl	406ccc <__lo0bits>
  407118:	2800      	cmp	r0, #0
  40711a:	d134      	bne.n	407186 <__d2b+0x9e>
  40711c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407120:	f8c8 2014 	str.w	r2, [r8, #20]
  407124:	2b00      	cmp	r3, #0
  407126:	bf0c      	ite	eq
  407128:	2101      	moveq	r1, #1
  40712a:	2102      	movne	r1, #2
  40712c:	f8c8 3018 	str.w	r3, [r8, #24]
  407130:	f8c8 1010 	str.w	r1, [r8, #16]
  407134:	b9df      	cbnz	r7, 40716e <__d2b+0x86>
  407136:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40713a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40713e:	6030      	str	r0, [r6, #0]
  407140:	6918      	ldr	r0, [r3, #16]
  407142:	f7ff fda3 	bl	406c8c <__hi0bits>
  407146:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407148:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40714c:	6018      	str	r0, [r3, #0]
  40714e:	4640      	mov	r0, r8
  407150:	b002      	add	sp, #8
  407152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407156:	a801      	add	r0, sp, #4
  407158:	f7ff fdb8 	bl	406ccc <__lo0bits>
  40715c:	9b01      	ldr	r3, [sp, #4]
  40715e:	f8c8 3014 	str.w	r3, [r8, #20]
  407162:	2101      	movs	r1, #1
  407164:	3020      	adds	r0, #32
  407166:	f8c8 1010 	str.w	r1, [r8, #16]
  40716a:	2f00      	cmp	r7, #0
  40716c:	d0e3      	beq.n	407136 <__d2b+0x4e>
  40716e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407170:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407174:	4407      	add	r7, r0
  407176:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40717a:	6037      	str	r7, [r6, #0]
  40717c:	6018      	str	r0, [r3, #0]
  40717e:	4640      	mov	r0, r8
  407180:	b002      	add	sp, #8
  407182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407186:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40718a:	f1c0 0220 	rsb	r2, r0, #32
  40718e:	fa03 f202 	lsl.w	r2, r3, r2
  407192:	430a      	orrs	r2, r1
  407194:	40c3      	lsrs	r3, r0
  407196:	9301      	str	r3, [sp, #4]
  407198:	f8c8 2014 	str.w	r2, [r8, #20]
  40719c:	e7c2      	b.n	407124 <__d2b+0x3c>
  40719e:	bf00      	nop

004071a0 <_sbrk_r>:
  4071a0:	b538      	push	{r3, r4, r5, lr}
  4071a2:	4c07      	ldr	r4, [pc, #28]	; (4071c0 <_sbrk_r+0x20>)
  4071a4:	2300      	movs	r3, #0
  4071a6:	4605      	mov	r5, r0
  4071a8:	4608      	mov	r0, r1
  4071aa:	6023      	str	r3, [r4, #0]
  4071ac:	f7fb fd64 	bl	402c78 <_sbrk>
  4071b0:	1c43      	adds	r3, r0, #1
  4071b2:	d000      	beq.n	4071b6 <_sbrk_r+0x16>
  4071b4:	bd38      	pop	{r3, r4, r5, pc}
  4071b6:	6823      	ldr	r3, [r4, #0]
  4071b8:	2b00      	cmp	r3, #0
  4071ba:	d0fb      	beq.n	4071b4 <_sbrk_r+0x14>
  4071bc:	602b      	str	r3, [r5, #0]
  4071be:	bd38      	pop	{r3, r4, r5, pc}
  4071c0:	20400ccc 	.word	0x20400ccc
	...

00407200 <strlen>:
  407200:	f890 f000 	pld	[r0]
  407204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407208:	f020 0107 	bic.w	r1, r0, #7
  40720c:	f06f 0c00 	mvn.w	ip, #0
  407210:	f010 0407 	ands.w	r4, r0, #7
  407214:	f891 f020 	pld	[r1, #32]
  407218:	f040 8049 	bne.w	4072ae <strlen+0xae>
  40721c:	f04f 0400 	mov.w	r4, #0
  407220:	f06f 0007 	mvn.w	r0, #7
  407224:	e9d1 2300 	ldrd	r2, r3, [r1]
  407228:	f891 f040 	pld	[r1, #64]	; 0x40
  40722c:	f100 0008 	add.w	r0, r0, #8
  407230:	fa82 f24c 	uadd8	r2, r2, ip
  407234:	faa4 f28c 	sel	r2, r4, ip
  407238:	fa83 f34c 	uadd8	r3, r3, ip
  40723c:	faa2 f38c 	sel	r3, r2, ip
  407240:	bb4b      	cbnz	r3, 407296 <strlen+0x96>
  407242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407246:	fa82 f24c 	uadd8	r2, r2, ip
  40724a:	f100 0008 	add.w	r0, r0, #8
  40724e:	faa4 f28c 	sel	r2, r4, ip
  407252:	fa83 f34c 	uadd8	r3, r3, ip
  407256:	faa2 f38c 	sel	r3, r2, ip
  40725a:	b9e3      	cbnz	r3, 407296 <strlen+0x96>
  40725c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407260:	fa82 f24c 	uadd8	r2, r2, ip
  407264:	f100 0008 	add.w	r0, r0, #8
  407268:	faa4 f28c 	sel	r2, r4, ip
  40726c:	fa83 f34c 	uadd8	r3, r3, ip
  407270:	faa2 f38c 	sel	r3, r2, ip
  407274:	b97b      	cbnz	r3, 407296 <strlen+0x96>
  407276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40727a:	f101 0120 	add.w	r1, r1, #32
  40727e:	fa82 f24c 	uadd8	r2, r2, ip
  407282:	f100 0008 	add.w	r0, r0, #8
  407286:	faa4 f28c 	sel	r2, r4, ip
  40728a:	fa83 f34c 	uadd8	r3, r3, ip
  40728e:	faa2 f38c 	sel	r3, r2, ip
  407292:	2b00      	cmp	r3, #0
  407294:	d0c6      	beq.n	407224 <strlen+0x24>
  407296:	2a00      	cmp	r2, #0
  407298:	bf04      	itt	eq
  40729a:	3004      	addeq	r0, #4
  40729c:	461a      	moveq	r2, r3
  40729e:	ba12      	rev	r2, r2
  4072a0:	fab2 f282 	clz	r2, r2
  4072a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4072a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4072ac:	4770      	bx	lr
  4072ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4072b2:	f004 0503 	and.w	r5, r4, #3
  4072b6:	f1c4 0000 	rsb	r0, r4, #0
  4072ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4072be:	f014 0f04 	tst.w	r4, #4
  4072c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4072c6:	fa0c f505 	lsl.w	r5, ip, r5
  4072ca:	ea62 0205 	orn	r2, r2, r5
  4072ce:	bf1c      	itt	ne
  4072d0:	ea63 0305 	ornne	r3, r3, r5
  4072d4:	4662      	movne	r2, ip
  4072d6:	f04f 0400 	mov.w	r4, #0
  4072da:	e7a9      	b.n	407230 <strlen+0x30>

004072dc <__ssprint_r>:
  4072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4072e0:	6893      	ldr	r3, [r2, #8]
  4072e2:	b083      	sub	sp, #12
  4072e4:	4690      	mov	r8, r2
  4072e6:	2b00      	cmp	r3, #0
  4072e8:	d070      	beq.n	4073cc <__ssprint_r+0xf0>
  4072ea:	4682      	mov	sl, r0
  4072ec:	460c      	mov	r4, r1
  4072ee:	6817      	ldr	r7, [r2, #0]
  4072f0:	688d      	ldr	r5, [r1, #8]
  4072f2:	6808      	ldr	r0, [r1, #0]
  4072f4:	e042      	b.n	40737c <__ssprint_r+0xa0>
  4072f6:	89a3      	ldrh	r3, [r4, #12]
  4072f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4072fc:	d02e      	beq.n	40735c <__ssprint_r+0x80>
  4072fe:	6965      	ldr	r5, [r4, #20]
  407300:	6921      	ldr	r1, [r4, #16]
  407302:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407306:	eba0 0b01 	sub.w	fp, r0, r1
  40730a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40730e:	f10b 0001 	add.w	r0, fp, #1
  407312:	106d      	asrs	r5, r5, #1
  407314:	4430      	add	r0, r6
  407316:	42a8      	cmp	r0, r5
  407318:	462a      	mov	r2, r5
  40731a:	bf84      	itt	hi
  40731c:	4605      	movhi	r5, r0
  40731e:	462a      	movhi	r2, r5
  407320:	055b      	lsls	r3, r3, #21
  407322:	d538      	bpl.n	407396 <__ssprint_r+0xba>
  407324:	4611      	mov	r1, r2
  407326:	4650      	mov	r0, sl
  407328:	f7ff f898 	bl	40645c <_malloc_r>
  40732c:	2800      	cmp	r0, #0
  40732e:	d03c      	beq.n	4073aa <__ssprint_r+0xce>
  407330:	465a      	mov	r2, fp
  407332:	6921      	ldr	r1, [r4, #16]
  407334:	9001      	str	r0, [sp, #4]
  407336:	f7ff fb93 	bl	406a60 <memcpy>
  40733a:	89a2      	ldrh	r2, [r4, #12]
  40733c:	9b01      	ldr	r3, [sp, #4]
  40733e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407342:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407346:	81a2      	strh	r2, [r4, #12]
  407348:	eba5 020b 	sub.w	r2, r5, fp
  40734c:	eb03 000b 	add.w	r0, r3, fp
  407350:	6165      	str	r5, [r4, #20]
  407352:	6123      	str	r3, [r4, #16]
  407354:	6020      	str	r0, [r4, #0]
  407356:	60a2      	str	r2, [r4, #8]
  407358:	4635      	mov	r5, r6
  40735a:	46b3      	mov	fp, r6
  40735c:	465a      	mov	r2, fp
  40735e:	4649      	mov	r1, r9
  407360:	f000 fa18 	bl	407794 <memmove>
  407364:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407368:	68a2      	ldr	r2, [r4, #8]
  40736a:	6820      	ldr	r0, [r4, #0]
  40736c:	1b55      	subs	r5, r2, r5
  40736e:	4458      	add	r0, fp
  407370:	1b9e      	subs	r6, r3, r6
  407372:	60a5      	str	r5, [r4, #8]
  407374:	6020      	str	r0, [r4, #0]
  407376:	f8c8 6008 	str.w	r6, [r8, #8]
  40737a:	b33e      	cbz	r6, 4073cc <__ssprint_r+0xf0>
  40737c:	687e      	ldr	r6, [r7, #4]
  40737e:	463b      	mov	r3, r7
  407380:	3708      	adds	r7, #8
  407382:	2e00      	cmp	r6, #0
  407384:	d0fa      	beq.n	40737c <__ssprint_r+0xa0>
  407386:	42ae      	cmp	r6, r5
  407388:	f8d3 9000 	ldr.w	r9, [r3]
  40738c:	46ab      	mov	fp, r5
  40738e:	d2b2      	bcs.n	4072f6 <__ssprint_r+0x1a>
  407390:	4635      	mov	r5, r6
  407392:	46b3      	mov	fp, r6
  407394:	e7e2      	b.n	40735c <__ssprint_r+0x80>
  407396:	4650      	mov	r0, sl
  407398:	f000 fa60 	bl	40785c <_realloc_r>
  40739c:	4603      	mov	r3, r0
  40739e:	2800      	cmp	r0, #0
  4073a0:	d1d2      	bne.n	407348 <__ssprint_r+0x6c>
  4073a2:	6921      	ldr	r1, [r4, #16]
  4073a4:	4650      	mov	r0, sl
  4073a6:	f000 f8f9 	bl	40759c <_free_r>
  4073aa:	230c      	movs	r3, #12
  4073ac:	f8ca 3000 	str.w	r3, [sl]
  4073b0:	89a3      	ldrh	r3, [r4, #12]
  4073b2:	2200      	movs	r2, #0
  4073b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4073b8:	f04f 30ff 	mov.w	r0, #4294967295
  4073bc:	81a3      	strh	r3, [r4, #12]
  4073be:	f8c8 2008 	str.w	r2, [r8, #8]
  4073c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4073c6:	b003      	add	sp, #12
  4073c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073cc:	2000      	movs	r0, #0
  4073ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4073d2:	b003      	add	sp, #12
  4073d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004073d8 <__register_exitproc>:
  4073d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4073dc:	4d2c      	ldr	r5, [pc, #176]	; (407490 <__register_exitproc+0xb8>)
  4073de:	4606      	mov	r6, r0
  4073e0:	6828      	ldr	r0, [r5, #0]
  4073e2:	4698      	mov	r8, r3
  4073e4:	460f      	mov	r7, r1
  4073e6:	4691      	mov	r9, r2
  4073e8:	f7ff f834 	bl	406454 <__retarget_lock_acquire_recursive>
  4073ec:	4b29      	ldr	r3, [pc, #164]	; (407494 <__register_exitproc+0xbc>)
  4073ee:	681c      	ldr	r4, [r3, #0]
  4073f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4073f4:	2b00      	cmp	r3, #0
  4073f6:	d03e      	beq.n	407476 <__register_exitproc+0x9e>
  4073f8:	685a      	ldr	r2, [r3, #4]
  4073fa:	2a1f      	cmp	r2, #31
  4073fc:	dc1c      	bgt.n	407438 <__register_exitproc+0x60>
  4073fe:	f102 0e01 	add.w	lr, r2, #1
  407402:	b176      	cbz	r6, 407422 <__register_exitproc+0x4a>
  407404:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407408:	2401      	movs	r4, #1
  40740a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40740e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407412:	4094      	lsls	r4, r2
  407414:	4320      	orrs	r0, r4
  407416:	2e02      	cmp	r6, #2
  407418:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40741c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407420:	d023      	beq.n	40746a <__register_exitproc+0x92>
  407422:	3202      	adds	r2, #2
  407424:	f8c3 e004 	str.w	lr, [r3, #4]
  407428:	6828      	ldr	r0, [r5, #0]
  40742a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40742e:	f7ff f813 	bl	406458 <__retarget_lock_release_recursive>
  407432:	2000      	movs	r0, #0
  407434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407438:	4b17      	ldr	r3, [pc, #92]	; (407498 <__register_exitproc+0xc0>)
  40743a:	b30b      	cbz	r3, 407480 <__register_exitproc+0xa8>
  40743c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407440:	f3af 8000 	nop.w
  407444:	4603      	mov	r3, r0
  407446:	b1d8      	cbz	r0, 407480 <__register_exitproc+0xa8>
  407448:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40744c:	6002      	str	r2, [r0, #0]
  40744e:	2100      	movs	r1, #0
  407450:	6041      	str	r1, [r0, #4]
  407452:	460a      	mov	r2, r1
  407454:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407458:	f04f 0e01 	mov.w	lr, #1
  40745c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407460:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407464:	2e00      	cmp	r6, #0
  407466:	d0dc      	beq.n	407422 <__register_exitproc+0x4a>
  407468:	e7cc      	b.n	407404 <__register_exitproc+0x2c>
  40746a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40746e:	430c      	orrs	r4, r1
  407470:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407474:	e7d5      	b.n	407422 <__register_exitproc+0x4a>
  407476:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40747a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40747e:	e7bb      	b.n	4073f8 <__register_exitproc+0x20>
  407480:	6828      	ldr	r0, [r5, #0]
  407482:	f7fe ffe9 	bl	406458 <__retarget_lock_release_recursive>
  407486:	f04f 30ff 	mov.w	r0, #4294967295
  40748a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40748e:	bf00      	nop
  407490:	20400450 	.word	0x20400450
  407494:	00408750 	.word	0x00408750
  407498:	00000000 	.word	0x00000000

0040749c <_calloc_r>:
  40749c:	b510      	push	{r4, lr}
  40749e:	fb02 f101 	mul.w	r1, r2, r1
  4074a2:	f7fe ffdb 	bl	40645c <_malloc_r>
  4074a6:	4604      	mov	r4, r0
  4074a8:	b1d8      	cbz	r0, 4074e2 <_calloc_r+0x46>
  4074aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4074ae:	f022 0203 	bic.w	r2, r2, #3
  4074b2:	3a04      	subs	r2, #4
  4074b4:	2a24      	cmp	r2, #36	; 0x24
  4074b6:	d818      	bhi.n	4074ea <_calloc_r+0x4e>
  4074b8:	2a13      	cmp	r2, #19
  4074ba:	d914      	bls.n	4074e6 <_calloc_r+0x4a>
  4074bc:	2300      	movs	r3, #0
  4074be:	2a1b      	cmp	r2, #27
  4074c0:	6003      	str	r3, [r0, #0]
  4074c2:	6043      	str	r3, [r0, #4]
  4074c4:	d916      	bls.n	4074f4 <_calloc_r+0x58>
  4074c6:	2a24      	cmp	r2, #36	; 0x24
  4074c8:	6083      	str	r3, [r0, #8]
  4074ca:	60c3      	str	r3, [r0, #12]
  4074cc:	bf11      	iteee	ne
  4074ce:	f100 0210 	addne.w	r2, r0, #16
  4074d2:	6103      	streq	r3, [r0, #16]
  4074d4:	6143      	streq	r3, [r0, #20]
  4074d6:	f100 0218 	addeq.w	r2, r0, #24
  4074da:	2300      	movs	r3, #0
  4074dc:	6013      	str	r3, [r2, #0]
  4074de:	6053      	str	r3, [r2, #4]
  4074e0:	6093      	str	r3, [r2, #8]
  4074e2:	4620      	mov	r0, r4
  4074e4:	bd10      	pop	{r4, pc}
  4074e6:	4602      	mov	r2, r0
  4074e8:	e7f7      	b.n	4074da <_calloc_r+0x3e>
  4074ea:	2100      	movs	r1, #0
  4074ec:	f7fc fd1a 	bl	403f24 <memset>
  4074f0:	4620      	mov	r0, r4
  4074f2:	bd10      	pop	{r4, pc}
  4074f4:	f100 0208 	add.w	r2, r0, #8
  4074f8:	e7ef      	b.n	4074da <_calloc_r+0x3e>
  4074fa:	bf00      	nop

004074fc <_malloc_trim_r>:
  4074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074fe:	4f24      	ldr	r7, [pc, #144]	; (407590 <_malloc_trim_r+0x94>)
  407500:	460c      	mov	r4, r1
  407502:	4606      	mov	r6, r0
  407504:	f7ff fb46 	bl	406b94 <__malloc_lock>
  407508:	68bb      	ldr	r3, [r7, #8]
  40750a:	685d      	ldr	r5, [r3, #4]
  40750c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407510:	310f      	adds	r1, #15
  407512:	f025 0503 	bic.w	r5, r5, #3
  407516:	4429      	add	r1, r5
  407518:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40751c:	f021 010f 	bic.w	r1, r1, #15
  407520:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407524:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407528:	db07      	blt.n	40753a <_malloc_trim_r+0x3e>
  40752a:	2100      	movs	r1, #0
  40752c:	4630      	mov	r0, r6
  40752e:	f7ff fe37 	bl	4071a0 <_sbrk_r>
  407532:	68bb      	ldr	r3, [r7, #8]
  407534:	442b      	add	r3, r5
  407536:	4298      	cmp	r0, r3
  407538:	d004      	beq.n	407544 <_malloc_trim_r+0x48>
  40753a:	4630      	mov	r0, r6
  40753c:	f7ff fb30 	bl	406ba0 <__malloc_unlock>
  407540:	2000      	movs	r0, #0
  407542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407544:	4261      	negs	r1, r4
  407546:	4630      	mov	r0, r6
  407548:	f7ff fe2a 	bl	4071a0 <_sbrk_r>
  40754c:	3001      	adds	r0, #1
  40754e:	d00d      	beq.n	40756c <_malloc_trim_r+0x70>
  407550:	4b10      	ldr	r3, [pc, #64]	; (407594 <_malloc_trim_r+0x98>)
  407552:	68ba      	ldr	r2, [r7, #8]
  407554:	6819      	ldr	r1, [r3, #0]
  407556:	1b2d      	subs	r5, r5, r4
  407558:	f045 0501 	orr.w	r5, r5, #1
  40755c:	4630      	mov	r0, r6
  40755e:	1b09      	subs	r1, r1, r4
  407560:	6055      	str	r5, [r2, #4]
  407562:	6019      	str	r1, [r3, #0]
  407564:	f7ff fb1c 	bl	406ba0 <__malloc_unlock>
  407568:	2001      	movs	r0, #1
  40756a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40756c:	2100      	movs	r1, #0
  40756e:	4630      	mov	r0, r6
  407570:	f7ff fe16 	bl	4071a0 <_sbrk_r>
  407574:	68ba      	ldr	r2, [r7, #8]
  407576:	1a83      	subs	r3, r0, r2
  407578:	2b0f      	cmp	r3, #15
  40757a:	ddde      	ble.n	40753a <_malloc_trim_r+0x3e>
  40757c:	4c06      	ldr	r4, [pc, #24]	; (407598 <_malloc_trim_r+0x9c>)
  40757e:	4905      	ldr	r1, [pc, #20]	; (407594 <_malloc_trim_r+0x98>)
  407580:	6824      	ldr	r4, [r4, #0]
  407582:	f043 0301 	orr.w	r3, r3, #1
  407586:	1b00      	subs	r0, r0, r4
  407588:	6053      	str	r3, [r2, #4]
  40758a:	6008      	str	r0, [r1, #0]
  40758c:	e7d5      	b.n	40753a <_malloc_trim_r+0x3e>
  40758e:	bf00      	nop
  407590:	20400454 	.word	0x20400454
  407594:	20400c74 	.word	0x20400c74
  407598:	2040085c 	.word	0x2040085c

0040759c <_free_r>:
  40759c:	2900      	cmp	r1, #0
  40759e:	d044      	beq.n	40762a <_free_r+0x8e>
  4075a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4075a4:	460d      	mov	r5, r1
  4075a6:	4680      	mov	r8, r0
  4075a8:	f7ff faf4 	bl	406b94 <__malloc_lock>
  4075ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4075b0:	4969      	ldr	r1, [pc, #420]	; (407758 <_free_r+0x1bc>)
  4075b2:	f027 0301 	bic.w	r3, r7, #1
  4075b6:	f1a5 0408 	sub.w	r4, r5, #8
  4075ba:	18e2      	adds	r2, r4, r3
  4075bc:	688e      	ldr	r6, [r1, #8]
  4075be:	6850      	ldr	r0, [r2, #4]
  4075c0:	42b2      	cmp	r2, r6
  4075c2:	f020 0003 	bic.w	r0, r0, #3
  4075c6:	d05e      	beq.n	407686 <_free_r+0xea>
  4075c8:	07fe      	lsls	r6, r7, #31
  4075ca:	6050      	str	r0, [r2, #4]
  4075cc:	d40b      	bmi.n	4075e6 <_free_r+0x4a>
  4075ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4075d2:	1be4      	subs	r4, r4, r7
  4075d4:	f101 0e08 	add.w	lr, r1, #8
  4075d8:	68a5      	ldr	r5, [r4, #8]
  4075da:	4575      	cmp	r5, lr
  4075dc:	443b      	add	r3, r7
  4075de:	d06d      	beq.n	4076bc <_free_r+0x120>
  4075e0:	68e7      	ldr	r7, [r4, #12]
  4075e2:	60ef      	str	r7, [r5, #12]
  4075e4:	60bd      	str	r5, [r7, #8]
  4075e6:	1815      	adds	r5, r2, r0
  4075e8:	686d      	ldr	r5, [r5, #4]
  4075ea:	07ed      	lsls	r5, r5, #31
  4075ec:	d53e      	bpl.n	40766c <_free_r+0xd0>
  4075ee:	f043 0201 	orr.w	r2, r3, #1
  4075f2:	6062      	str	r2, [r4, #4]
  4075f4:	50e3      	str	r3, [r4, r3]
  4075f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4075fa:	d217      	bcs.n	40762c <_free_r+0x90>
  4075fc:	08db      	lsrs	r3, r3, #3
  4075fe:	1c58      	adds	r0, r3, #1
  407600:	109a      	asrs	r2, r3, #2
  407602:	684d      	ldr	r5, [r1, #4]
  407604:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407608:	60a7      	str	r7, [r4, #8]
  40760a:	2301      	movs	r3, #1
  40760c:	4093      	lsls	r3, r2
  40760e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407612:	432b      	orrs	r3, r5
  407614:	3a08      	subs	r2, #8
  407616:	60e2      	str	r2, [r4, #12]
  407618:	604b      	str	r3, [r1, #4]
  40761a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40761e:	60fc      	str	r4, [r7, #12]
  407620:	4640      	mov	r0, r8
  407622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407626:	f7ff babb 	b.w	406ba0 <__malloc_unlock>
  40762a:	4770      	bx	lr
  40762c:	0a5a      	lsrs	r2, r3, #9
  40762e:	2a04      	cmp	r2, #4
  407630:	d852      	bhi.n	4076d8 <_free_r+0x13c>
  407632:	099a      	lsrs	r2, r3, #6
  407634:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407638:	00ff      	lsls	r7, r7, #3
  40763a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40763e:	19c8      	adds	r0, r1, r7
  407640:	59ca      	ldr	r2, [r1, r7]
  407642:	3808      	subs	r0, #8
  407644:	4290      	cmp	r0, r2
  407646:	d04f      	beq.n	4076e8 <_free_r+0x14c>
  407648:	6851      	ldr	r1, [r2, #4]
  40764a:	f021 0103 	bic.w	r1, r1, #3
  40764e:	428b      	cmp	r3, r1
  407650:	d232      	bcs.n	4076b8 <_free_r+0x11c>
  407652:	6892      	ldr	r2, [r2, #8]
  407654:	4290      	cmp	r0, r2
  407656:	d1f7      	bne.n	407648 <_free_r+0xac>
  407658:	68c3      	ldr	r3, [r0, #12]
  40765a:	60a0      	str	r0, [r4, #8]
  40765c:	60e3      	str	r3, [r4, #12]
  40765e:	609c      	str	r4, [r3, #8]
  407660:	60c4      	str	r4, [r0, #12]
  407662:	4640      	mov	r0, r8
  407664:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407668:	f7ff ba9a 	b.w	406ba0 <__malloc_unlock>
  40766c:	6895      	ldr	r5, [r2, #8]
  40766e:	4f3b      	ldr	r7, [pc, #236]	; (40775c <_free_r+0x1c0>)
  407670:	42bd      	cmp	r5, r7
  407672:	4403      	add	r3, r0
  407674:	d040      	beq.n	4076f8 <_free_r+0x15c>
  407676:	68d0      	ldr	r0, [r2, #12]
  407678:	60e8      	str	r0, [r5, #12]
  40767a:	f043 0201 	orr.w	r2, r3, #1
  40767e:	6085      	str	r5, [r0, #8]
  407680:	6062      	str	r2, [r4, #4]
  407682:	50e3      	str	r3, [r4, r3]
  407684:	e7b7      	b.n	4075f6 <_free_r+0x5a>
  407686:	07ff      	lsls	r7, r7, #31
  407688:	4403      	add	r3, r0
  40768a:	d407      	bmi.n	40769c <_free_r+0x100>
  40768c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407690:	1aa4      	subs	r4, r4, r2
  407692:	4413      	add	r3, r2
  407694:	68a0      	ldr	r0, [r4, #8]
  407696:	68e2      	ldr	r2, [r4, #12]
  407698:	60c2      	str	r2, [r0, #12]
  40769a:	6090      	str	r0, [r2, #8]
  40769c:	4a30      	ldr	r2, [pc, #192]	; (407760 <_free_r+0x1c4>)
  40769e:	6812      	ldr	r2, [r2, #0]
  4076a0:	f043 0001 	orr.w	r0, r3, #1
  4076a4:	4293      	cmp	r3, r2
  4076a6:	6060      	str	r0, [r4, #4]
  4076a8:	608c      	str	r4, [r1, #8]
  4076aa:	d3b9      	bcc.n	407620 <_free_r+0x84>
  4076ac:	4b2d      	ldr	r3, [pc, #180]	; (407764 <_free_r+0x1c8>)
  4076ae:	4640      	mov	r0, r8
  4076b0:	6819      	ldr	r1, [r3, #0]
  4076b2:	f7ff ff23 	bl	4074fc <_malloc_trim_r>
  4076b6:	e7b3      	b.n	407620 <_free_r+0x84>
  4076b8:	4610      	mov	r0, r2
  4076ba:	e7cd      	b.n	407658 <_free_r+0xbc>
  4076bc:	1811      	adds	r1, r2, r0
  4076be:	6849      	ldr	r1, [r1, #4]
  4076c0:	07c9      	lsls	r1, r1, #31
  4076c2:	d444      	bmi.n	40774e <_free_r+0x1b2>
  4076c4:	6891      	ldr	r1, [r2, #8]
  4076c6:	68d2      	ldr	r2, [r2, #12]
  4076c8:	60ca      	str	r2, [r1, #12]
  4076ca:	4403      	add	r3, r0
  4076cc:	f043 0001 	orr.w	r0, r3, #1
  4076d0:	6091      	str	r1, [r2, #8]
  4076d2:	6060      	str	r0, [r4, #4]
  4076d4:	50e3      	str	r3, [r4, r3]
  4076d6:	e7a3      	b.n	407620 <_free_r+0x84>
  4076d8:	2a14      	cmp	r2, #20
  4076da:	d816      	bhi.n	40770a <_free_r+0x16e>
  4076dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4076e0:	00ff      	lsls	r7, r7, #3
  4076e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4076e6:	e7aa      	b.n	40763e <_free_r+0xa2>
  4076e8:	10aa      	asrs	r2, r5, #2
  4076ea:	2301      	movs	r3, #1
  4076ec:	684d      	ldr	r5, [r1, #4]
  4076ee:	4093      	lsls	r3, r2
  4076f0:	432b      	orrs	r3, r5
  4076f2:	604b      	str	r3, [r1, #4]
  4076f4:	4603      	mov	r3, r0
  4076f6:	e7b0      	b.n	40765a <_free_r+0xbe>
  4076f8:	f043 0201 	orr.w	r2, r3, #1
  4076fc:	614c      	str	r4, [r1, #20]
  4076fe:	610c      	str	r4, [r1, #16]
  407700:	60e5      	str	r5, [r4, #12]
  407702:	60a5      	str	r5, [r4, #8]
  407704:	6062      	str	r2, [r4, #4]
  407706:	50e3      	str	r3, [r4, r3]
  407708:	e78a      	b.n	407620 <_free_r+0x84>
  40770a:	2a54      	cmp	r2, #84	; 0x54
  40770c:	d806      	bhi.n	40771c <_free_r+0x180>
  40770e:	0b1a      	lsrs	r2, r3, #12
  407710:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407714:	00ff      	lsls	r7, r7, #3
  407716:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40771a:	e790      	b.n	40763e <_free_r+0xa2>
  40771c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407720:	d806      	bhi.n	407730 <_free_r+0x194>
  407722:	0bda      	lsrs	r2, r3, #15
  407724:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407728:	00ff      	lsls	r7, r7, #3
  40772a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40772e:	e786      	b.n	40763e <_free_r+0xa2>
  407730:	f240 5054 	movw	r0, #1364	; 0x554
  407734:	4282      	cmp	r2, r0
  407736:	d806      	bhi.n	407746 <_free_r+0x1aa>
  407738:	0c9a      	lsrs	r2, r3, #18
  40773a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40773e:	00ff      	lsls	r7, r7, #3
  407740:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407744:	e77b      	b.n	40763e <_free_r+0xa2>
  407746:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40774a:	257e      	movs	r5, #126	; 0x7e
  40774c:	e777      	b.n	40763e <_free_r+0xa2>
  40774e:	f043 0101 	orr.w	r1, r3, #1
  407752:	6061      	str	r1, [r4, #4]
  407754:	6013      	str	r3, [r2, #0]
  407756:	e763      	b.n	407620 <_free_r+0x84>
  407758:	20400454 	.word	0x20400454
  40775c:	2040045c 	.word	0x2040045c
  407760:	20400860 	.word	0x20400860
  407764:	20400ca4 	.word	0x20400ca4

00407768 <__ascii_mbtowc>:
  407768:	b082      	sub	sp, #8
  40776a:	b149      	cbz	r1, 407780 <__ascii_mbtowc+0x18>
  40776c:	b15a      	cbz	r2, 407786 <__ascii_mbtowc+0x1e>
  40776e:	b16b      	cbz	r3, 40778c <__ascii_mbtowc+0x24>
  407770:	7813      	ldrb	r3, [r2, #0]
  407772:	600b      	str	r3, [r1, #0]
  407774:	7812      	ldrb	r2, [r2, #0]
  407776:	1c10      	adds	r0, r2, #0
  407778:	bf18      	it	ne
  40777a:	2001      	movne	r0, #1
  40777c:	b002      	add	sp, #8
  40777e:	4770      	bx	lr
  407780:	a901      	add	r1, sp, #4
  407782:	2a00      	cmp	r2, #0
  407784:	d1f3      	bne.n	40776e <__ascii_mbtowc+0x6>
  407786:	4610      	mov	r0, r2
  407788:	b002      	add	sp, #8
  40778a:	4770      	bx	lr
  40778c:	f06f 0001 	mvn.w	r0, #1
  407790:	e7f4      	b.n	40777c <__ascii_mbtowc+0x14>
  407792:	bf00      	nop

00407794 <memmove>:
  407794:	4288      	cmp	r0, r1
  407796:	b5f0      	push	{r4, r5, r6, r7, lr}
  407798:	d90d      	bls.n	4077b6 <memmove+0x22>
  40779a:	188b      	adds	r3, r1, r2
  40779c:	4298      	cmp	r0, r3
  40779e:	d20a      	bcs.n	4077b6 <memmove+0x22>
  4077a0:	1884      	adds	r4, r0, r2
  4077a2:	2a00      	cmp	r2, #0
  4077a4:	d051      	beq.n	40784a <memmove+0xb6>
  4077a6:	4622      	mov	r2, r4
  4077a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4077ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4077b0:	4299      	cmp	r1, r3
  4077b2:	d1f9      	bne.n	4077a8 <memmove+0x14>
  4077b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077b6:	2a0f      	cmp	r2, #15
  4077b8:	d948      	bls.n	40784c <memmove+0xb8>
  4077ba:	ea41 0300 	orr.w	r3, r1, r0
  4077be:	079b      	lsls	r3, r3, #30
  4077c0:	d146      	bne.n	407850 <memmove+0xbc>
  4077c2:	f100 0410 	add.w	r4, r0, #16
  4077c6:	f101 0310 	add.w	r3, r1, #16
  4077ca:	4615      	mov	r5, r2
  4077cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4077d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4077d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4077d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4077dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4077e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4077e4:	3d10      	subs	r5, #16
  4077e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4077ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4077ee:	2d0f      	cmp	r5, #15
  4077f0:	f103 0310 	add.w	r3, r3, #16
  4077f4:	f104 0410 	add.w	r4, r4, #16
  4077f8:	d8e8      	bhi.n	4077cc <memmove+0x38>
  4077fa:	f1a2 0310 	sub.w	r3, r2, #16
  4077fe:	f023 030f 	bic.w	r3, r3, #15
  407802:	f002 0e0f 	and.w	lr, r2, #15
  407806:	3310      	adds	r3, #16
  407808:	f1be 0f03 	cmp.w	lr, #3
  40780c:	4419      	add	r1, r3
  40780e:	4403      	add	r3, r0
  407810:	d921      	bls.n	407856 <memmove+0xc2>
  407812:	1f1e      	subs	r6, r3, #4
  407814:	460d      	mov	r5, r1
  407816:	4674      	mov	r4, lr
  407818:	3c04      	subs	r4, #4
  40781a:	f855 7b04 	ldr.w	r7, [r5], #4
  40781e:	f846 7f04 	str.w	r7, [r6, #4]!
  407822:	2c03      	cmp	r4, #3
  407824:	d8f8      	bhi.n	407818 <memmove+0x84>
  407826:	f1ae 0404 	sub.w	r4, lr, #4
  40782a:	f024 0403 	bic.w	r4, r4, #3
  40782e:	3404      	adds	r4, #4
  407830:	4421      	add	r1, r4
  407832:	4423      	add	r3, r4
  407834:	f002 0203 	and.w	r2, r2, #3
  407838:	b162      	cbz	r2, 407854 <memmove+0xc0>
  40783a:	3b01      	subs	r3, #1
  40783c:	440a      	add	r2, r1
  40783e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407842:	f803 4f01 	strb.w	r4, [r3, #1]!
  407846:	428a      	cmp	r2, r1
  407848:	d1f9      	bne.n	40783e <memmove+0xaa>
  40784a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40784c:	4603      	mov	r3, r0
  40784e:	e7f3      	b.n	407838 <memmove+0xa4>
  407850:	4603      	mov	r3, r0
  407852:	e7f2      	b.n	40783a <memmove+0xa6>
  407854:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407856:	4672      	mov	r2, lr
  407858:	e7ee      	b.n	407838 <memmove+0xa4>
  40785a:	bf00      	nop

0040785c <_realloc_r>:
  40785c:	2900      	cmp	r1, #0
  40785e:	f000 8095 	beq.w	40798c <_realloc_r+0x130>
  407862:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407866:	460d      	mov	r5, r1
  407868:	4616      	mov	r6, r2
  40786a:	b083      	sub	sp, #12
  40786c:	4680      	mov	r8, r0
  40786e:	f106 070b 	add.w	r7, r6, #11
  407872:	f7ff f98f 	bl	406b94 <__malloc_lock>
  407876:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40787a:	2f16      	cmp	r7, #22
  40787c:	f02e 0403 	bic.w	r4, lr, #3
  407880:	f1a5 0908 	sub.w	r9, r5, #8
  407884:	d83c      	bhi.n	407900 <_realloc_r+0xa4>
  407886:	2210      	movs	r2, #16
  407888:	4617      	mov	r7, r2
  40788a:	42be      	cmp	r6, r7
  40788c:	d83d      	bhi.n	40790a <_realloc_r+0xae>
  40788e:	4294      	cmp	r4, r2
  407890:	da43      	bge.n	40791a <_realloc_r+0xbe>
  407892:	4bc4      	ldr	r3, [pc, #784]	; (407ba4 <_realloc_r+0x348>)
  407894:	6899      	ldr	r1, [r3, #8]
  407896:	eb09 0004 	add.w	r0, r9, r4
  40789a:	4288      	cmp	r0, r1
  40789c:	f000 80b4 	beq.w	407a08 <_realloc_r+0x1ac>
  4078a0:	6843      	ldr	r3, [r0, #4]
  4078a2:	f023 0101 	bic.w	r1, r3, #1
  4078a6:	4401      	add	r1, r0
  4078a8:	6849      	ldr	r1, [r1, #4]
  4078aa:	07c9      	lsls	r1, r1, #31
  4078ac:	d54c      	bpl.n	407948 <_realloc_r+0xec>
  4078ae:	f01e 0f01 	tst.w	lr, #1
  4078b2:	f000 809b 	beq.w	4079ec <_realloc_r+0x190>
  4078b6:	4631      	mov	r1, r6
  4078b8:	4640      	mov	r0, r8
  4078ba:	f7fe fdcf 	bl	40645c <_malloc_r>
  4078be:	4606      	mov	r6, r0
  4078c0:	2800      	cmp	r0, #0
  4078c2:	d03a      	beq.n	40793a <_realloc_r+0xde>
  4078c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4078c8:	f023 0301 	bic.w	r3, r3, #1
  4078cc:	444b      	add	r3, r9
  4078ce:	f1a0 0208 	sub.w	r2, r0, #8
  4078d2:	429a      	cmp	r2, r3
  4078d4:	f000 8121 	beq.w	407b1a <_realloc_r+0x2be>
  4078d8:	1f22      	subs	r2, r4, #4
  4078da:	2a24      	cmp	r2, #36	; 0x24
  4078dc:	f200 8107 	bhi.w	407aee <_realloc_r+0x292>
  4078e0:	2a13      	cmp	r2, #19
  4078e2:	f200 80db 	bhi.w	407a9c <_realloc_r+0x240>
  4078e6:	4603      	mov	r3, r0
  4078e8:	462a      	mov	r2, r5
  4078ea:	6811      	ldr	r1, [r2, #0]
  4078ec:	6019      	str	r1, [r3, #0]
  4078ee:	6851      	ldr	r1, [r2, #4]
  4078f0:	6059      	str	r1, [r3, #4]
  4078f2:	6892      	ldr	r2, [r2, #8]
  4078f4:	609a      	str	r2, [r3, #8]
  4078f6:	4629      	mov	r1, r5
  4078f8:	4640      	mov	r0, r8
  4078fa:	f7ff fe4f 	bl	40759c <_free_r>
  4078fe:	e01c      	b.n	40793a <_realloc_r+0xde>
  407900:	f027 0707 	bic.w	r7, r7, #7
  407904:	2f00      	cmp	r7, #0
  407906:	463a      	mov	r2, r7
  407908:	dabf      	bge.n	40788a <_realloc_r+0x2e>
  40790a:	2600      	movs	r6, #0
  40790c:	230c      	movs	r3, #12
  40790e:	4630      	mov	r0, r6
  407910:	f8c8 3000 	str.w	r3, [r8]
  407914:	b003      	add	sp, #12
  407916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40791a:	462e      	mov	r6, r5
  40791c:	1be3      	subs	r3, r4, r7
  40791e:	2b0f      	cmp	r3, #15
  407920:	d81e      	bhi.n	407960 <_realloc_r+0x104>
  407922:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407926:	f003 0301 	and.w	r3, r3, #1
  40792a:	4323      	orrs	r3, r4
  40792c:	444c      	add	r4, r9
  40792e:	f8c9 3004 	str.w	r3, [r9, #4]
  407932:	6863      	ldr	r3, [r4, #4]
  407934:	f043 0301 	orr.w	r3, r3, #1
  407938:	6063      	str	r3, [r4, #4]
  40793a:	4640      	mov	r0, r8
  40793c:	f7ff f930 	bl	406ba0 <__malloc_unlock>
  407940:	4630      	mov	r0, r6
  407942:	b003      	add	sp, #12
  407944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407948:	f023 0303 	bic.w	r3, r3, #3
  40794c:	18e1      	adds	r1, r4, r3
  40794e:	4291      	cmp	r1, r2
  407950:	db1f      	blt.n	407992 <_realloc_r+0x136>
  407952:	68c3      	ldr	r3, [r0, #12]
  407954:	6882      	ldr	r2, [r0, #8]
  407956:	462e      	mov	r6, r5
  407958:	60d3      	str	r3, [r2, #12]
  40795a:	460c      	mov	r4, r1
  40795c:	609a      	str	r2, [r3, #8]
  40795e:	e7dd      	b.n	40791c <_realloc_r+0xc0>
  407960:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407964:	eb09 0107 	add.w	r1, r9, r7
  407968:	f002 0201 	and.w	r2, r2, #1
  40796c:	444c      	add	r4, r9
  40796e:	f043 0301 	orr.w	r3, r3, #1
  407972:	4317      	orrs	r7, r2
  407974:	f8c9 7004 	str.w	r7, [r9, #4]
  407978:	604b      	str	r3, [r1, #4]
  40797a:	6863      	ldr	r3, [r4, #4]
  40797c:	f043 0301 	orr.w	r3, r3, #1
  407980:	3108      	adds	r1, #8
  407982:	6063      	str	r3, [r4, #4]
  407984:	4640      	mov	r0, r8
  407986:	f7ff fe09 	bl	40759c <_free_r>
  40798a:	e7d6      	b.n	40793a <_realloc_r+0xde>
  40798c:	4611      	mov	r1, r2
  40798e:	f7fe bd65 	b.w	40645c <_malloc_r>
  407992:	f01e 0f01 	tst.w	lr, #1
  407996:	d18e      	bne.n	4078b6 <_realloc_r+0x5a>
  407998:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40799c:	eba9 0a01 	sub.w	sl, r9, r1
  4079a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4079a4:	f021 0103 	bic.w	r1, r1, #3
  4079a8:	440b      	add	r3, r1
  4079aa:	4423      	add	r3, r4
  4079ac:	4293      	cmp	r3, r2
  4079ae:	db25      	blt.n	4079fc <_realloc_r+0x1a0>
  4079b0:	68c2      	ldr	r2, [r0, #12]
  4079b2:	6881      	ldr	r1, [r0, #8]
  4079b4:	4656      	mov	r6, sl
  4079b6:	60ca      	str	r2, [r1, #12]
  4079b8:	6091      	str	r1, [r2, #8]
  4079ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4079be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4079c2:	1f22      	subs	r2, r4, #4
  4079c4:	2a24      	cmp	r2, #36	; 0x24
  4079c6:	60c1      	str	r1, [r0, #12]
  4079c8:	6088      	str	r0, [r1, #8]
  4079ca:	f200 8094 	bhi.w	407af6 <_realloc_r+0x29a>
  4079ce:	2a13      	cmp	r2, #19
  4079d0:	d96f      	bls.n	407ab2 <_realloc_r+0x256>
  4079d2:	6829      	ldr	r1, [r5, #0]
  4079d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4079d8:	6869      	ldr	r1, [r5, #4]
  4079da:	f8ca 100c 	str.w	r1, [sl, #12]
  4079de:	2a1b      	cmp	r2, #27
  4079e0:	f200 80a2 	bhi.w	407b28 <_realloc_r+0x2cc>
  4079e4:	3508      	adds	r5, #8
  4079e6:	f10a 0210 	add.w	r2, sl, #16
  4079ea:	e063      	b.n	407ab4 <_realloc_r+0x258>
  4079ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4079f0:	eba9 0a03 	sub.w	sl, r9, r3
  4079f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4079f8:	f021 0103 	bic.w	r1, r1, #3
  4079fc:	1863      	adds	r3, r4, r1
  4079fe:	4293      	cmp	r3, r2
  407a00:	f6ff af59 	blt.w	4078b6 <_realloc_r+0x5a>
  407a04:	4656      	mov	r6, sl
  407a06:	e7d8      	b.n	4079ba <_realloc_r+0x15e>
  407a08:	6841      	ldr	r1, [r0, #4]
  407a0a:	f021 0b03 	bic.w	fp, r1, #3
  407a0e:	44a3      	add	fp, r4
  407a10:	f107 0010 	add.w	r0, r7, #16
  407a14:	4583      	cmp	fp, r0
  407a16:	da56      	bge.n	407ac6 <_realloc_r+0x26a>
  407a18:	f01e 0f01 	tst.w	lr, #1
  407a1c:	f47f af4b 	bne.w	4078b6 <_realloc_r+0x5a>
  407a20:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407a24:	eba9 0a01 	sub.w	sl, r9, r1
  407a28:	f8da 1004 	ldr.w	r1, [sl, #4]
  407a2c:	f021 0103 	bic.w	r1, r1, #3
  407a30:	448b      	add	fp, r1
  407a32:	4558      	cmp	r0, fp
  407a34:	dce2      	bgt.n	4079fc <_realloc_r+0x1a0>
  407a36:	4656      	mov	r6, sl
  407a38:	f8da 100c 	ldr.w	r1, [sl, #12]
  407a3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407a40:	1f22      	subs	r2, r4, #4
  407a42:	2a24      	cmp	r2, #36	; 0x24
  407a44:	60c1      	str	r1, [r0, #12]
  407a46:	6088      	str	r0, [r1, #8]
  407a48:	f200 808f 	bhi.w	407b6a <_realloc_r+0x30e>
  407a4c:	2a13      	cmp	r2, #19
  407a4e:	f240 808a 	bls.w	407b66 <_realloc_r+0x30a>
  407a52:	6829      	ldr	r1, [r5, #0]
  407a54:	f8ca 1008 	str.w	r1, [sl, #8]
  407a58:	6869      	ldr	r1, [r5, #4]
  407a5a:	f8ca 100c 	str.w	r1, [sl, #12]
  407a5e:	2a1b      	cmp	r2, #27
  407a60:	f200 808a 	bhi.w	407b78 <_realloc_r+0x31c>
  407a64:	3508      	adds	r5, #8
  407a66:	f10a 0210 	add.w	r2, sl, #16
  407a6a:	6829      	ldr	r1, [r5, #0]
  407a6c:	6011      	str	r1, [r2, #0]
  407a6e:	6869      	ldr	r1, [r5, #4]
  407a70:	6051      	str	r1, [r2, #4]
  407a72:	68a9      	ldr	r1, [r5, #8]
  407a74:	6091      	str	r1, [r2, #8]
  407a76:	eb0a 0107 	add.w	r1, sl, r7
  407a7a:	ebab 0207 	sub.w	r2, fp, r7
  407a7e:	f042 0201 	orr.w	r2, r2, #1
  407a82:	6099      	str	r1, [r3, #8]
  407a84:	604a      	str	r2, [r1, #4]
  407a86:	f8da 3004 	ldr.w	r3, [sl, #4]
  407a8a:	f003 0301 	and.w	r3, r3, #1
  407a8e:	431f      	orrs	r7, r3
  407a90:	4640      	mov	r0, r8
  407a92:	f8ca 7004 	str.w	r7, [sl, #4]
  407a96:	f7ff f883 	bl	406ba0 <__malloc_unlock>
  407a9a:	e751      	b.n	407940 <_realloc_r+0xe4>
  407a9c:	682b      	ldr	r3, [r5, #0]
  407a9e:	6003      	str	r3, [r0, #0]
  407aa0:	686b      	ldr	r3, [r5, #4]
  407aa2:	6043      	str	r3, [r0, #4]
  407aa4:	2a1b      	cmp	r2, #27
  407aa6:	d82d      	bhi.n	407b04 <_realloc_r+0x2a8>
  407aa8:	f100 0308 	add.w	r3, r0, #8
  407aac:	f105 0208 	add.w	r2, r5, #8
  407ab0:	e71b      	b.n	4078ea <_realloc_r+0x8e>
  407ab2:	4632      	mov	r2, r6
  407ab4:	6829      	ldr	r1, [r5, #0]
  407ab6:	6011      	str	r1, [r2, #0]
  407ab8:	6869      	ldr	r1, [r5, #4]
  407aba:	6051      	str	r1, [r2, #4]
  407abc:	68a9      	ldr	r1, [r5, #8]
  407abe:	6091      	str	r1, [r2, #8]
  407ac0:	461c      	mov	r4, r3
  407ac2:	46d1      	mov	r9, sl
  407ac4:	e72a      	b.n	40791c <_realloc_r+0xc0>
  407ac6:	eb09 0107 	add.w	r1, r9, r7
  407aca:	ebab 0b07 	sub.w	fp, fp, r7
  407ace:	f04b 0201 	orr.w	r2, fp, #1
  407ad2:	6099      	str	r1, [r3, #8]
  407ad4:	604a      	str	r2, [r1, #4]
  407ad6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407ada:	f003 0301 	and.w	r3, r3, #1
  407ade:	431f      	orrs	r7, r3
  407ae0:	4640      	mov	r0, r8
  407ae2:	f845 7c04 	str.w	r7, [r5, #-4]
  407ae6:	f7ff f85b 	bl	406ba0 <__malloc_unlock>
  407aea:	462e      	mov	r6, r5
  407aec:	e728      	b.n	407940 <_realloc_r+0xe4>
  407aee:	4629      	mov	r1, r5
  407af0:	f7ff fe50 	bl	407794 <memmove>
  407af4:	e6ff      	b.n	4078f6 <_realloc_r+0x9a>
  407af6:	4629      	mov	r1, r5
  407af8:	4630      	mov	r0, r6
  407afa:	461c      	mov	r4, r3
  407afc:	46d1      	mov	r9, sl
  407afe:	f7ff fe49 	bl	407794 <memmove>
  407b02:	e70b      	b.n	40791c <_realloc_r+0xc0>
  407b04:	68ab      	ldr	r3, [r5, #8]
  407b06:	6083      	str	r3, [r0, #8]
  407b08:	68eb      	ldr	r3, [r5, #12]
  407b0a:	60c3      	str	r3, [r0, #12]
  407b0c:	2a24      	cmp	r2, #36	; 0x24
  407b0e:	d017      	beq.n	407b40 <_realloc_r+0x2e4>
  407b10:	f100 0310 	add.w	r3, r0, #16
  407b14:	f105 0210 	add.w	r2, r5, #16
  407b18:	e6e7      	b.n	4078ea <_realloc_r+0x8e>
  407b1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407b1e:	f023 0303 	bic.w	r3, r3, #3
  407b22:	441c      	add	r4, r3
  407b24:	462e      	mov	r6, r5
  407b26:	e6f9      	b.n	40791c <_realloc_r+0xc0>
  407b28:	68a9      	ldr	r1, [r5, #8]
  407b2a:	f8ca 1010 	str.w	r1, [sl, #16]
  407b2e:	68e9      	ldr	r1, [r5, #12]
  407b30:	f8ca 1014 	str.w	r1, [sl, #20]
  407b34:	2a24      	cmp	r2, #36	; 0x24
  407b36:	d00c      	beq.n	407b52 <_realloc_r+0x2f6>
  407b38:	3510      	adds	r5, #16
  407b3a:	f10a 0218 	add.w	r2, sl, #24
  407b3e:	e7b9      	b.n	407ab4 <_realloc_r+0x258>
  407b40:	692b      	ldr	r3, [r5, #16]
  407b42:	6103      	str	r3, [r0, #16]
  407b44:	696b      	ldr	r3, [r5, #20]
  407b46:	6143      	str	r3, [r0, #20]
  407b48:	f105 0218 	add.w	r2, r5, #24
  407b4c:	f100 0318 	add.w	r3, r0, #24
  407b50:	e6cb      	b.n	4078ea <_realloc_r+0x8e>
  407b52:	692a      	ldr	r2, [r5, #16]
  407b54:	f8ca 2018 	str.w	r2, [sl, #24]
  407b58:	696a      	ldr	r2, [r5, #20]
  407b5a:	f8ca 201c 	str.w	r2, [sl, #28]
  407b5e:	3518      	adds	r5, #24
  407b60:	f10a 0220 	add.w	r2, sl, #32
  407b64:	e7a6      	b.n	407ab4 <_realloc_r+0x258>
  407b66:	4632      	mov	r2, r6
  407b68:	e77f      	b.n	407a6a <_realloc_r+0x20e>
  407b6a:	4629      	mov	r1, r5
  407b6c:	4630      	mov	r0, r6
  407b6e:	9301      	str	r3, [sp, #4]
  407b70:	f7ff fe10 	bl	407794 <memmove>
  407b74:	9b01      	ldr	r3, [sp, #4]
  407b76:	e77e      	b.n	407a76 <_realloc_r+0x21a>
  407b78:	68a9      	ldr	r1, [r5, #8]
  407b7a:	f8ca 1010 	str.w	r1, [sl, #16]
  407b7e:	68e9      	ldr	r1, [r5, #12]
  407b80:	f8ca 1014 	str.w	r1, [sl, #20]
  407b84:	2a24      	cmp	r2, #36	; 0x24
  407b86:	d003      	beq.n	407b90 <_realloc_r+0x334>
  407b88:	3510      	adds	r5, #16
  407b8a:	f10a 0218 	add.w	r2, sl, #24
  407b8e:	e76c      	b.n	407a6a <_realloc_r+0x20e>
  407b90:	692a      	ldr	r2, [r5, #16]
  407b92:	f8ca 2018 	str.w	r2, [sl, #24]
  407b96:	696a      	ldr	r2, [r5, #20]
  407b98:	f8ca 201c 	str.w	r2, [sl, #28]
  407b9c:	3518      	adds	r5, #24
  407b9e:	f10a 0220 	add.w	r2, sl, #32
  407ba2:	e762      	b.n	407a6a <_realloc_r+0x20e>
  407ba4:	20400454 	.word	0x20400454

00407ba8 <__ascii_wctomb>:
  407ba8:	b121      	cbz	r1, 407bb4 <__ascii_wctomb+0xc>
  407baa:	2aff      	cmp	r2, #255	; 0xff
  407bac:	d804      	bhi.n	407bb8 <__ascii_wctomb+0x10>
  407bae:	700a      	strb	r2, [r1, #0]
  407bb0:	2001      	movs	r0, #1
  407bb2:	4770      	bx	lr
  407bb4:	4608      	mov	r0, r1
  407bb6:	4770      	bx	lr
  407bb8:	238a      	movs	r3, #138	; 0x8a
  407bba:	6003      	str	r3, [r0, #0]
  407bbc:	f04f 30ff 	mov.w	r0, #4294967295
  407bc0:	4770      	bx	lr
  407bc2:	bf00      	nop

00407bc4 <__gedf2>:
  407bc4:	f04f 3cff 	mov.w	ip, #4294967295
  407bc8:	e006      	b.n	407bd8 <__cmpdf2+0x4>
  407bca:	bf00      	nop

00407bcc <__ledf2>:
  407bcc:	f04f 0c01 	mov.w	ip, #1
  407bd0:	e002      	b.n	407bd8 <__cmpdf2+0x4>
  407bd2:	bf00      	nop

00407bd4 <__cmpdf2>:
  407bd4:	f04f 0c01 	mov.w	ip, #1
  407bd8:	f84d cd04 	str.w	ip, [sp, #-4]!
  407bdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407be4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407be8:	bf18      	it	ne
  407bea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407bee:	d01b      	beq.n	407c28 <__cmpdf2+0x54>
  407bf0:	b001      	add	sp, #4
  407bf2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407bf6:	bf0c      	ite	eq
  407bf8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407bfc:	ea91 0f03 	teqne	r1, r3
  407c00:	bf02      	ittt	eq
  407c02:	ea90 0f02 	teqeq	r0, r2
  407c06:	2000      	moveq	r0, #0
  407c08:	4770      	bxeq	lr
  407c0a:	f110 0f00 	cmn.w	r0, #0
  407c0e:	ea91 0f03 	teq	r1, r3
  407c12:	bf58      	it	pl
  407c14:	4299      	cmppl	r1, r3
  407c16:	bf08      	it	eq
  407c18:	4290      	cmpeq	r0, r2
  407c1a:	bf2c      	ite	cs
  407c1c:	17d8      	asrcs	r0, r3, #31
  407c1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407c22:	f040 0001 	orr.w	r0, r0, #1
  407c26:	4770      	bx	lr
  407c28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407c2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407c30:	d102      	bne.n	407c38 <__cmpdf2+0x64>
  407c32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407c36:	d107      	bne.n	407c48 <__cmpdf2+0x74>
  407c38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407c3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407c40:	d1d6      	bne.n	407bf0 <__cmpdf2+0x1c>
  407c42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407c46:	d0d3      	beq.n	407bf0 <__cmpdf2+0x1c>
  407c48:	f85d 0b04 	ldr.w	r0, [sp], #4
  407c4c:	4770      	bx	lr
  407c4e:	bf00      	nop

00407c50 <__aeabi_cdrcmple>:
  407c50:	4684      	mov	ip, r0
  407c52:	4610      	mov	r0, r2
  407c54:	4662      	mov	r2, ip
  407c56:	468c      	mov	ip, r1
  407c58:	4619      	mov	r1, r3
  407c5a:	4663      	mov	r3, ip
  407c5c:	e000      	b.n	407c60 <__aeabi_cdcmpeq>
  407c5e:	bf00      	nop

00407c60 <__aeabi_cdcmpeq>:
  407c60:	b501      	push	{r0, lr}
  407c62:	f7ff ffb7 	bl	407bd4 <__cmpdf2>
  407c66:	2800      	cmp	r0, #0
  407c68:	bf48      	it	mi
  407c6a:	f110 0f00 	cmnmi.w	r0, #0
  407c6e:	bd01      	pop	{r0, pc}

00407c70 <__aeabi_dcmpeq>:
  407c70:	f84d ed08 	str.w	lr, [sp, #-8]!
  407c74:	f7ff fff4 	bl	407c60 <__aeabi_cdcmpeq>
  407c78:	bf0c      	ite	eq
  407c7a:	2001      	moveq	r0, #1
  407c7c:	2000      	movne	r0, #0
  407c7e:	f85d fb08 	ldr.w	pc, [sp], #8
  407c82:	bf00      	nop

00407c84 <__aeabi_dcmplt>:
  407c84:	f84d ed08 	str.w	lr, [sp, #-8]!
  407c88:	f7ff ffea 	bl	407c60 <__aeabi_cdcmpeq>
  407c8c:	bf34      	ite	cc
  407c8e:	2001      	movcc	r0, #1
  407c90:	2000      	movcs	r0, #0
  407c92:	f85d fb08 	ldr.w	pc, [sp], #8
  407c96:	bf00      	nop

00407c98 <__aeabi_dcmple>:
  407c98:	f84d ed08 	str.w	lr, [sp, #-8]!
  407c9c:	f7ff ffe0 	bl	407c60 <__aeabi_cdcmpeq>
  407ca0:	bf94      	ite	ls
  407ca2:	2001      	movls	r0, #1
  407ca4:	2000      	movhi	r0, #0
  407ca6:	f85d fb08 	ldr.w	pc, [sp], #8
  407caa:	bf00      	nop

00407cac <__aeabi_dcmpge>:
  407cac:	f84d ed08 	str.w	lr, [sp, #-8]!
  407cb0:	f7ff ffce 	bl	407c50 <__aeabi_cdrcmple>
  407cb4:	bf94      	ite	ls
  407cb6:	2001      	movls	r0, #1
  407cb8:	2000      	movhi	r0, #0
  407cba:	f85d fb08 	ldr.w	pc, [sp], #8
  407cbe:	bf00      	nop

00407cc0 <__aeabi_dcmpgt>:
  407cc0:	f84d ed08 	str.w	lr, [sp, #-8]!
  407cc4:	f7ff ffc4 	bl	407c50 <__aeabi_cdrcmple>
  407cc8:	bf34      	ite	cc
  407cca:	2001      	movcc	r0, #1
  407ccc:	2000      	movcs	r0, #0
  407cce:	f85d fb08 	ldr.w	pc, [sp], #8
  407cd2:	bf00      	nop

00407cd4 <__aeabi_dcmpun>:
  407cd4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407cd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407cdc:	d102      	bne.n	407ce4 <__aeabi_dcmpun+0x10>
  407cde:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407ce2:	d10a      	bne.n	407cfa <__aeabi_dcmpun+0x26>
  407ce4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ce8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407cec:	d102      	bne.n	407cf4 <__aeabi_dcmpun+0x20>
  407cee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407cf2:	d102      	bne.n	407cfa <__aeabi_dcmpun+0x26>
  407cf4:	f04f 0000 	mov.w	r0, #0
  407cf8:	4770      	bx	lr
  407cfa:	f04f 0001 	mov.w	r0, #1
  407cfe:	4770      	bx	lr

00407d00 <sysfont_glyphs>:
	...
  407d20:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  407d30:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  407d40:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  407d58:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  407d68:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  407d78:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  407d90:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  407da0:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  407db0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  407dc8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  407de4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  407df4:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  407e04:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  407e14:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  407e3c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  407e64:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  407e74:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  407e98:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  407ea8:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  407eb8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  407ec8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  407ee0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  407ef0:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  407f00:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  407f18:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  407f28:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  407f38:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  407f50:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  407f60:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  407f70:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  407f88:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  407f98:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  407fa8:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  407fc0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  407fd0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  407fe0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  407ffc:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40800c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40801c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  408038:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  408050:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  408068:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  408078:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  408088:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4080a0:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4080b0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4080c0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4080d8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4080e8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4080f8:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  408110:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  408120:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408130:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  408148:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  408158:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  408168:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  408180:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408190:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4081a0:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4081b8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4081c8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4081d8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4081f0:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  408200:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  408210:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  408228:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408238:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  408248:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  408260:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408270:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  408280:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  408298:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4082a8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4082b8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4082d0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4082e0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4082f0:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  408308:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  408318:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  408328:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  408340:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  408350:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  408360:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  408378:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  408388:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  408398:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  4083b0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4083c0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4083d0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4083f8:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  408408:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408424:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40843c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  40844c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40845c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  408474:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  408484:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  408494:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  4084ac:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  4084bc:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  4084cc:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  4084dc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  4084ec:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  4084fc:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  40850c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  40851c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40852c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40853c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  408554:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  408564:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408574:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  408590:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  4085ac:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4085c8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4085d8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  4085e8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408600:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  40861c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  408638:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  408654:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  408670:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40868c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  4086a8:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  4086c4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  4086d4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  4086e4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  4086f4:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  408704:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  408714:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  408724:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  408734:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  408744:	0000 0000 3625 302e 666c 0000               ....%6.0lf..

00408750 <_global_impure_ptr>:
  408750:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  408760:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408770:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408780:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408790:	296c 0000 0030 0000                         l)..0...

00408798 <blanks.7223>:
  408798:	2020 2020 2020 2020 2020 2020 2020 2020                     

004087a8 <zeroes.7224>:
  4087a8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4087b8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004087c8 <__mprec_bigtens>:
  4087c8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4087d8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4087e8:	bf3c 7f73 4fdd 7515                         <.s..O.u

004087f0 <__mprec_tens>:
  4087f0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408800:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408810:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408820:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408830:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408840:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408850:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408860:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408870:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408880:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408890:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4088a0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4088b0:	9db4 79d9 7843 44ea                         ...yCx.D

004088b8 <p05.6055>:
  4088b8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4088c8:	4f50 4953 0058 0000 002e 0000               POSIX.......

004088d4 <_ctype_>:
  4088d4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4088e4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4088f4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408904:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408914:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408924:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  408934:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  408944:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  408954:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004089d8 <_init>:
  4089d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4089da:	bf00      	nop
  4089dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4089de:	bc08      	pop	{r3}
  4089e0:	469e      	mov	lr, r3
  4089e2:	4770      	bx	lr

004089e4 <__init_array_start>:
  4089e4:	00405469 	.word	0x00405469

004089e8 <__frame_dummy_init_array_entry>:
  4089e8:	00400165                                e.@.

004089ec <_fini>:
  4089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4089ee:	bf00      	nop
  4089f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4089f2:	bc08      	pop	{r3}
  4089f4:	469e      	mov	lr, r3
  4089f6:	4770      	bx	lr

004089f8 <__fini_array_start>:
  4089f8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 7d00 0040 0e0a 7d20               .....}@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0ca8 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	7ba9 0040 7769 0040 0000 0000 88d4 0040     .{@.iw@.......@.
20400954:	88d0 0040 8774 0040 8774 0040 8774 0040     ..@.t.@.t.@.t.@.
20400964:	8774 0040 8774 0040 8774 0040 8774 0040     t.@.t.@.t.@.t.@.
20400974:	8774 0040 8774 0040 ffff ffff ffff ffff     t.@.t.@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
