\hypertarget{struct_f_s_m_c___bank3___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank3___type_def}\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}{P\+C\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}{S\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}{P\+M\+E\+M3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{P\+A\+T\+T3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{E\+C\+C\+R3}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}\label{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+C\+C\+R3}

\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}\label{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+T\+T3}

\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}\label{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+C\+R3}

\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}\label{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+M\+E\+M3}

\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}\label{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R3}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
