

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Aug  8 09:20:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3454|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     138|    208|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     892|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1030|   3727|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  138|  208|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  138|  208|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln1496_10_fu_437_p2      |         +|   0|  0|  28|          28|          21|
    |add_ln1496_12_fu_681_p2      |         +|   0|  0|  28|          28|          20|
    |add_ln1496_14_fu_850_p2      |         +|   0|  0|  28|          28|          19|
    |add_ln1496_16_fu_1010_p2     |         +|   0|  0|  28|          28|          18|
    |add_ln1496_18_fu_1170_p2     |         +|   0|  0|  28|          28|          17|
    |add_ln1496_20_fu_1303_p2     |         +|   0|  0|  28|          28|          16|
    |add_ln1496_22_fu_1397_p2     |         +|   0|  0|  28|          28|          15|
    |add_ln1496_24_fu_1505_p2     |         +|   0|  0|  28|          28|          14|
    |add_ln1496_2_fu_301_p2       |         +|   0|  0|  28|          28|          25|
    |add_ln1496_4_fu_335_p2       |         +|   0|  0|  28|          28|          24|
    |add_ln1496_6_fu_369_p2       |         +|   0|  0|  28|          28|          23|
    |add_ln1496_8_fu_403_p2       |         +|   0|  0|  28|          28|          22|
    |add_ln1496_fu_267_p2         |         +|   0|  0|  28|          28|          26|
    |add_ln703_11_fu_957_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln703_13_fu_1053_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_15_fu_1117_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_17_fu_1213_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_19_fu_1277_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_21_fu_1373_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_23_fu_1453_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_25_fu_1559_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln703_3_fu_628_p2        |         +|   0|  0|  29|          22|          22|
    |add_ln703_5_fu_728_p2        |         +|   0|  0|  30|          23|          23|
    |add_ln703_7_fu_797_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln703_9_fu_893_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln703_fu_554_p2          |         +|   0|  0|  28|          21|          21|
    |current_sin_V_12_fu_791_p2   |         +|   0|  0|  33|          26|          26|
    |current_sin_V_15_fu_888_p2   |         +|   0|  0|  33|          26|          26|
    |current_sin_V_18_fu_951_p2   |         +|   0|  0|  33|          26|          26|
    |current_sin_V_21_fu_1048_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_24_fu_1111_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_27_fu_1208_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_30_fu_1271_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_33_fu_1368_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_36_fu_1488_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_39_fu_1553_p2  |         +|   0|  0|  33|          26|          26|
    |current_sin_V_3_fu_548_p2    |         +|   0|  0|  29|          22|          22|
    |current_sin_V_6_fu_622_p2    |         +|   0|  0|  33|          26|          26|
    |current_sin_V_9_fu_723_p2    |         +|   0|  0|  33|          26|          26|
    |theta_V_10_fu_1175_p2        |         +|   0|  0|  28|          28|          28|
    |theta_V_11_fu_1308_p2        |         +|   0|  0|  28|          28|          28|
    |theta_V_12_fu_1402_p2        |         +|   0|  0|  28|          28|          28|
    |theta_V_13_fu_1510_p2        |         +|   0|  0|  28|          28|          28|
    |theta_V_1_fu_272_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_2_fu_306_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_3_fu_340_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_4_fu_374_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_5_fu_408_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_6_fu_442_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_7_fu_686_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_8_fu_855_p2          |         +|   0|  0|  28|          28|          28|
    |theta_V_9_fu_1015_p2         |         +|   0|  0|  28|          28|          28|
    |theta_V_fu_238_p2            |         +|   0|  0|  35|          28|          28|
    |current_sin_V_10_fu_734_p2   |         -|   0|  0|  33|          26|          26|
    |current_sin_V_13_fu_803_p2   |         -|   0|  0|  33|          26|          26|
    |current_sin_V_16_fu_898_p2   |         -|   0|  0|  33|          26|          26|
    |current_sin_V_19_fu_963_p2   |         -|   0|  0|  33|          26|          26|
    |current_sin_V_22_fu_1058_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_25_fu_1123_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_28_fu_1218_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_31_fu_1283_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_34_fu_1378_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_37_fu_1493_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_40_fu_1564_p2  |         -|   0|  0|  33|          26|          26|
    |current_sin_V_4_fu_560_p2    |         -|   0|  0|  29|          22|          22|
    |current_sin_V_7_fu_634_p2    |         -|   0|  0|  33|          26|          26|
    |sub_ln703_10_fu_945_p2       |         -|   0|  0|  31|          24|          24|
    |sub_ln703_12_fu_1043_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_14_fu_1105_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_16_fu_1203_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_18_fu_1265_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_20_fu_1363_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_22_fu_1447_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_24_fu_1548_p2      |         -|   0|  0|  31|          24|          24|
    |sub_ln703_2_fu_616_p2        |         -|   0|  0|  29|          22|          22|
    |sub_ln703_4_fu_717_p2        |         -|   0|  0|  30|          23|          23|
    |sub_ln703_6_fu_785_p2        |         -|   0|  0|  31|          24|          24|
    |sub_ln703_8_fu_883_p2        |         -|   0|  0|  31|          24|          24|
    |sub_ln703_fu_542_p2          |         -|   0|  0|  28|          21|          21|
    |current_sin_V_11_fu_750_p3   |    select|   0|  0|  26|           1|          26|
    |current_sin_V_14_fu_816_p3   |    select|   0|  0|  26|           1|          26|
    |current_sin_V_17_fu_910_p3   |    select|   0|  0|  26|           1|          26|
    |current_sin_V_1_fu_485_p3    |    select|   0|  0|  21|           1|          21|
    |current_sin_V_20_fu_976_p3   |    select|   0|  0|  26|           1|          26|
    |current_sin_V_23_fu_1070_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_26_fu_1136_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_29_fu_1230_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_2_fu_503_p3    |    select|   0|  0|  21|           1|          21|
    |current_sin_V_32_fu_1314_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_35_fu_1408_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_38_fu_1516_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_41_fu_1583_p3  |    select|   0|  0|  26|           1|          26|
    |current_sin_V_5_fu_577_p3    |    select|   0|  0|  22|           1|          22|
    |current_sin_V_8_fu_647_p3    |    select|   0|  0|  26|           1|          26|
    |current_sin_V_fu_471_p3      |    select|   0|  0|  20|           1|          20|
    |select_ln1333_fu_492_p3      |    select|   0|  0|  20|           1|          20|
    |select_ln1496_11_fu_809_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln1496_12_fu_396_p3   |    select|   0|  0|  22|           1|          22|
    |select_ln1496_14_fu_903_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln1496_15_fu_430_p3   |    select|   0|  0|  21|           1|          21|
    |select_ln1496_17_fu_969_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln1496_18_fu_674_p3   |    select|   0|  0|  20|           1|          20|
    |select_ln1496_20_fu_1063_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_21_fu_843_p3   |    select|   0|  0|  19|           1|          19|
    |select_ln1496_23_fu_1129_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_24_fu_1003_p3  |    select|   0|  0|  18|           1|          18|
    |select_ln1496_26_fu_1223_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_27_fu_1163_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln1496_29_fu_1289_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_2_fu_566_p3    |    select|   0|  0|  21|           1|          21|
    |select_ln1496_30_fu_1296_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1496_32_fu_1383_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_33_fu_1390_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln1496_35_fu_1459_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1496_36_fu_1498_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln1496_3_fu_294_p3    |    select|   0|  0|  25|           1|          25|
    |select_ln1496_5_fu_640_p3    |    select|   0|  0|  22|           1|          22|
    |select_ln1496_6_fu_328_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln1496_8_fu_739_p3    |    select|   0|  0|  23|           1|          23|
    |select_ln1496_9_fu_362_p3    |    select|   0|  0|  23|           1|          23|
    |select_ln1496_fu_260_p3      |    select|   0|  0|  26|           1|          26|
    |select_ln31_1_fu_230_p3      |    select|   0|  0|  27|           1|          26|
    |select_ln31_fu_1570_p3       |    select|   0|  0|  24|           1|          24|
    |select_ln703_1_fu_478_p3     |    select|   0|  0|  19|           1|          19|
    |select_ln703_fu_464_p3       |    select|   0|  0|  19|           1|          18|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|3454|        2082|        2977|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         15|    1|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  14|   0|   14|          0|
    |current_sin_V_14_reg_1759  |  26|   0|   26|          0|
    |current_sin_V_20_reg_1797  |  26|   0|   26|          0|
    |current_sin_V_26_reg_1835  |  26|   0|   26|          0|
    |current_sin_V_32_reg_1878  |  26|   0|   26|          0|
    |current_sin_V_35_reg_1910  |  26|   0|   26|          0|
    |current_sin_V_8_reg_1721   |  26|   0|   26|          0|
    |select_ln1496_11_reg_1753  |  24|   0|   24|          0|
    |select_ln1496_17_reg_1791  |  24|   0|   24|          0|
    |select_ln1496_23_reg_1829  |  24|   0|   24|          0|
    |select_ln1496_29_reg_1867  |  24|   0|   24|          0|
    |select_ln1496_35_reg_1926  |  24|   0|   24|          0|
    |select_ln1496_5_reg_1716   |  22|   0|   22|          0|
    |theta_V_10_reg_1851        |  28|   0|   28|          0|
    |theta_V_11_reg_1873        |  28|   0|   28|          0|
    |theta_V_12_reg_1905        |  28|   0|   28|          0|
    |theta_V_1_reg_1620         |  28|   0|   28|          0|
    |theta_V_2_reg_1636         |  28|   0|   28|          0|
    |theta_V_3_reg_1652         |  28|   0|   28|          0|
    |theta_V_4_reg_1668         |  28|   0|   28|          0|
    |theta_V_5_reg_1684         |  28|   0|   28|          0|
    |theta_V_6_reg_1700         |  28|   0|   28|          0|
    |theta_V_7_reg_1737         |  28|   0|   28|          0|
    |theta_V_8_reg_1775         |  28|   0|   28|          0|
    |theta_V_9_reg_1813         |  28|   0|   28|          0|
    |theta_V_reg_1604           |  28|   0|   28|          0|
    |tmp_10_reg_1663            |   1|   0|    1|          0|
    |tmp_12_reg_1673            |   1|   0|    1|          0|
    |tmp_13_reg_1679            |   1|   0|    1|          0|
    |tmp_14_reg_1765            |  18|   0|   18|          0|
    |tmp_15_reg_1689            |   1|   0|    1|          0|
    |tmp_16_reg_1695            |   1|   0|    1|          0|
    |tmp_18_reg_1705            |   1|   0|    1|          0|
    |tmp_19_reg_1711            |   1|   0|    1|          0|
    |tmp_1_reg_1609             |   1|   0|    1|          0|
    |tmp_20_reg_1803            |  16|   0|   16|          0|
    |tmp_21_reg_1808            |  18|   0|   18|          0|
    |tmp_22_reg_1742            |   1|   0|    1|          0|
    |tmp_23_reg_1748            |   1|   0|    1|          0|
    |tmp_26_reg_1780            |   1|   0|    1|          0|
    |tmp_27_reg_1786            |   1|   0|    1|          0|
    |tmp_28_reg_1841            |  14|   0|   14|          0|
    |tmp_29_reg_1846            |  16|   0|   16|          0|
    |tmp_2_reg_1615             |   1|   0|    1|          0|
    |tmp_30_reg_1818            |   1|   0|    1|          0|
    |tmp_31_reg_1824            |   1|   0|    1|          0|
    |tmp_34_reg_1856            |   1|   0|    1|          0|
    |tmp_35_reg_1862            |   1|   0|    1|          0|
    |tmp_36_reg_1884            |  12|   0|   12|          0|
    |tmp_37_reg_1889            |  14|   0|   14|          0|
    |tmp_38_reg_1894            |   1|   0|    1|          0|
    |tmp_39_reg_1900            |   1|   0|    1|          0|
    |tmp_3_reg_1625             |   1|   0|    1|          0|
    |tmp_40_reg_1916            |  11|   0|   11|          0|
    |tmp_42_reg_1921            |   1|   0|    1|          0|
    |tmp_43_reg_1932            |   1|   0|    1|          0|
    |tmp_44_reg_1937            |  10|   0|   10|          0|
    |tmp_4_reg_1631             |   1|   0|    1|          0|
    |tmp_6_reg_1641             |   1|   0|    1|          0|
    |tmp_7_reg_1647             |   1|   0|    1|          0|
    |tmp_8_reg_1727             |  18|   0|   18|          0|
    |tmp_9_reg_1657             |   1|   0|    1|          0|
    |tmp_reg_1596               |   1|   0|    1|          0|
    |trunc_ln1333_4_reg_1732    |  22|   0|   22|          0|
    |trunc_ln1333_8_reg_1770    |  20|   0|   20|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 892|   0|  892|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        cordic|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

