INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2458] undeclared symbol enable_second_one, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/timer.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module egg_timer_fsm
INFO: [VRFC 10-2458] undeclared symbol enable_minutes_load_ten, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:84]
INFO: [VRFC 10-2458] undeclared symbol enable_seconds_load_ten, assumed default net type wire [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sim_1/imports/testbench/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
