$date
  Sat Jan 15 21:17:02 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shiftregister_tb $end
$var reg 1 ! clk $end
$var reg 1 " s $end
$var reg 8 # p[7:0] $end
$scope module sr $end
$var reg 1 $ clk $end
$var reg 1 % s $end
$var reg 8 & p[7:0] $end
$var reg 8 ' p_in[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUUUUUU0 #
0$
0%
bUUUUUUU0 &
bUUUUUUU0 '
#5
1"
1%
#10
1!
bUUUUUU01 #
1$
bUUUUUU01 &
bUUUUUU01 '
#15
0"
0%
#20
0!
bUUUUU010 #
0$
bUUUUU010 &
bUUUUU010 '
#30
1!
bUUUU0100 #
1$
bUUUU0100 &
bUUUU0100 '
#40
0!
bUUU01000 #
0$
bUUU01000 &
bUUU01000 '
#45
1"
1%
#50
1!
bUU010001 #
1$
bUU010001 &
bUU010001 '
#60
0!
bU0100011 #
0$
bU0100011 &
bU0100011 '
#70
1!
b01000111 #
1$
b01000111 &
b01000111 '
#80
0!
b10001111 #
0$
b10001111 &
b10001111 '
#90
1!
b00011111 #
1$
b00011111 &
b00011111 '
#95
0"
0%
#100
0!
1"
b00111111 #
0$
1%
b00111111 &
b00111111 '
#105
0"
0%
#110
1!
b01111110 #
1$
b01111110 &
b01111110 '
#115
1"
1%
#120
0!
b11111101 #
0$
b11111101 &
b11111101 '
#125
0"
0%
#130
1!
b11111010 #
1$
b11111010 &
b11111010 '
#135
1"
1%
#140
0!
b11110101 #
0$
b11110101 &
b11110101 '
#150
1!
b11101011 #
1$
b11101011 &
b11101011 '
#160
0!
b11010111 #
0$
b11010111 &
b11010111 '
#170
1!
b10101111 #
1$
b10101111 &
b10101111 '
#175
0"
0%
#180
0!
b01011110 #
0$
b01011110 &
b01011110 '
#190
