<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=453" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-07-30T09:22:42-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=453</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-07-30T09:22:42-07:00</updated>
<published>2005-07-30T09:22:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3304#p3304</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3304#p3304"/>
<title type="html"><![CDATA[sprite dma]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3304#p3304"><![CDATA[
And yes, the STA instruction should complete before the DMA begins.<br /><br />Apparently the extra cycle is required for the 2A03 I/O logic to halt the 6502 core for long enough to reliably start the DMA without interrupting a write. (Imagine if someone hypothetically did INC $4014 or ASL $4014; you'd get a read-write-write.) The DMC playback takes longer than it "should" to fetch bytes as well (four cycles rather than one) because if an NMI or IRQ occurs, it has to wait for up to three stack writes to complete before interrupting the CPU.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sat Jul 30, 2005 9:22 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-07-30T08:58:47-07:00</updated>
<published>2005-07-30T08:58:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3303#p3303</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3303#p3303"/>
<title type="html"><![CDATA[sprite dma]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3303#p3303"><![CDATA[
Thanks. Two things now...<br /><br />1. The "extra" cycle reason? I know there's 1 cycle to read and 1 to write, making 512 cycles. Why 513?<br /><br />2. Should I clock the 4 cycles (of STA) before or after the DMA?<p>Statistics: Posted by Guest — Sat Jul 30, 2005 8:58 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2005-07-30T07:36:04-07:00</updated>
<published>2005-07-30T07:36:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3301#p3301</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3301#p3301"/>
<title type="html"><![CDATA[sprite dma]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3301#p3301"><![CDATA[
Not including the 4 cycles used for the "STA $4014", sprite DMA takes exactly 513 cycles. This has been timed on a real NES by using a strictly cycle-timed video effect (namely, enabling grayscale mode for a square region in the center of the screen such that it stays reasonably still even over thousands of frames).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Sat Jul 30, 2005 7:36 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2005-07-30T06:08:58-07:00</updated>
<published>2005-07-30T06:08:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3299#p3299</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3299#p3299"/>
<title type="html"><![CDATA[sprite dma]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=453&amp;p=3299#p3299"><![CDATA[
Quick question... ^_^;; How many CPU cycles per sprite dma transfer 4014h? I was stated 512 cycles, but there's something more...?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sat Jul 30, 2005 6:08 am</p><hr />
]]></content>
</entry>
</feed>