Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 28 22:27:53 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.136        0.000                      0                   49        0.176        0.000                      0                   49        3.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        36.136        0.000                      0                   49        0.176        0.000                      0                   49       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
                         clock pessimism              0.674    38.744    
                         clock uncertainty           -0.098    38.647    
    SLICE_X62Y153        FDRE (Setup_fdre_C_R)       -0.524    38.123    VGA_horizontal/h_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/C
                         clock pessimism              0.674    38.744    
                         clock uncertainty           -0.098    38.647    
    SLICE_X62Y153        FDRE (Setup_fdre_C_R)       -0.524    38.123    VGA_horizontal/h_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
                         clock pessimism              0.674    38.744    
                         clock uncertainty           -0.098    38.647    
    SLICE_X62Y153        FDRE (Setup_fdre_C_R)       -0.524    38.123    VGA_horizontal/h_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
                         clock pessimism              0.674    38.744    
                         clock uncertainty           -0.098    38.647    
    SLICE_X62Y153        FDRE (Setup_fdre_C_R)       -0.524    38.123    VGA_horizontal/h_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
                         clock pessimism              0.674    38.744    
                         clock uncertainty           -0.098    38.647    
    SLICE_X62Y153        FDRE (Setup_fdre_C_R)       -0.524    38.123    VGA_horizontal/h_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.169ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/v_counter_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.766ns (22.732%)  route 2.604ns (77.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 37.896 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.769     2.114    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  VGA_horizontal/v_counter_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.495    37.896    VGA_horizontal/CLK
    SLICE_X63Y143        FDRE                                         r  VGA_horizontal/v_counter_enable_reg/C
                         clock pessimism              0.551    38.448    
                         clock uncertainty           -0.098    38.350    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)       -0.067    38.283    VGA_horizontal/v_counter_enable_reg
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 36.169    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.641     1.987    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X63Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X63Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/C
                         clock pessimism              0.652    38.722    
                         clock uncertainty           -0.098    38.625    
    SLICE_X63Y153        FDRE (Setup_fdre_C_R)       -0.429    38.196    VGA_horizontal/h_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         38.196    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.766ns (24.263%)  route 2.391ns (75.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.556     1.901    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/C
                         clock pessimism              0.649    38.719    
                         clock uncertainty           -0.098    38.622    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.429    38.193    VGA_horizontal/h_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.766ns (24.263%)  route 2.391ns (75.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.556     1.901    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
                         clock pessimism              0.649    38.719    
                         clock uncertainty           -0.098    38.622    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.429    38.193    VGA_horizontal/h_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.291    

Slack (MET) :             36.291ns  (required time - arrival time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.766ns (24.263%)  route 2.391ns (75.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 38.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.799    -1.256    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.738 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=5, routed)           1.007     0.269    VGA_horizontal/h_counter_value[2]
    SLICE_X62Y153        LUT5 (Prop_lut5_I3_O)        0.124     0.393 f  VGA_horizontal/h_counter_value[9]_i_3/O
                         net (fo=5, routed)           0.828     1.221    VGA_horizontal/h_counter_value[9]_i_3_n_0
    SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     1.345 r  VGA_horizontal/h_counter_value[9]_i_1/O
                         net (fo=11, routed)          0.556     1.901    VGA_horizontal/h_counter_value[9]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          1.669    38.071    VGA_horizontal/CLK
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
                         clock pessimism              0.649    38.719    
                         clock uncertainty           -0.098    38.622    
    SLICE_X63Y154        FDRE (Setup_fdre_C_R)       -0.429    38.193    VGA_horizontal/h_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=6, routed)           0.072    -0.421    VGA_vertical/v_counter_value[1]
    SLICE_X63Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.376 r  VGA_vertical/v_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    VGA_vertical/p_0_in[5]
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/C
                         clock pessimism              0.250    -0.644    
    SLICE_X63Y142        FDRE (Hold_fdre_C_D)         0.092    -0.552    VGA_vertical/v_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.881%)  route 0.153ns (45.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X64Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  VGA_vertical/v_counter_value_reg[9]/Q
                         net (fo=5, routed)           0.153    -0.363    VGA_vertical/v_counter_value[9]
    SLICE_X62Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  VGA_vertical/v_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    VGA_vertical/v_counter_value[1]_i_1_n_0
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.121    -0.499    VGA_vertical/v_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  VGA_vertical/v_counter_value_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.384    VGA_vertical/v_counter_value[4]
    SLICE_X62Y142        LUT5 (Prop_lut5_I3_O)        0.045    -0.339 r  VGA_vertical/v_counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    VGA_vertical/v_counter_value[0]_i_1_n_0
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
                         clock pessimism              0.250    -0.644    
    SLICE_X62Y142        FDRE (Hold_fdre_C_D)         0.120    -0.524    VGA_vertical/v_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.644    -0.574    VGA_horizontal/CLK
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  VGA_horizontal/h_counter_value_reg[8]/Q
                         net (fo=5, routed)           0.068    -0.378    VGA_horizontal/h_counter_value[8]
    SLICE_X63Y154        LUT6 (Prop_lut6_I0_O)        0.099    -0.279 r  VGA_horizontal/h_counter_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    VGA_horizontal/p_0_in[9]
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.919    -0.807    VGA_horizontal/CLK
    SLICE_X63Y154        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/C
                         clock pessimism              0.233    -0.574    
    SLICE_X63Y154        FDRE (Hold_fdre_C_D)         0.092    -0.482    VGA_horizontal/h_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  VGA_vertical/v_counter_value_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.366    VGA_vertical/v_counter_value[0]
    SLICE_X63Y142        LUT4 (Prop_lut4_I1_O)        0.049    -0.317 r  VGA_vertical/v_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    VGA_vertical/p_0_in[3]
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
                         clock pessimism              0.250    -0.644    
    SLICE_X63Y142        FDRE (Hold_fdre_C_D)         0.107    -0.537    VGA_vertical/v_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  VGA_vertical/v_counter_value_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.367    VGA_vertical/v_counter_value[0]
    SLICE_X63Y142        LUT5 (Prop_lut5_I2_O)        0.048    -0.319 r  VGA_vertical/v_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    VGA_vertical/p_0_in[4]
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/C
                         clock pessimism              0.250    -0.644    
    SLICE_X63Y142        FDRE (Hold_fdre_C_D)         0.105    -0.539    VGA_vertical/v_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.657    VGA_vertical/CLK
    SLICE_X62Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  VGA_vertical/v_counter_value_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.366    VGA_vertical/v_counter_value[0]
    SLICE_X63Y142        LUT3 (Prop_lut3_I1_O)        0.045    -0.321 r  VGA_vertical/v_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    VGA_vertical/p_0_in[2]
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.894    VGA_vertical/CLK
    SLICE_X63Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/C
                         clock pessimism              0.250    -0.644    
    SLICE_X63Y142        FDRE (Hold_fdre_C_D)         0.092    -0.552    VGA_vertical/v_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.644    -0.574    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  VGA_horizontal/h_counter_value_reg[5]/Q
                         net (fo=8, routed)           0.149    -0.261    VGA_horizontal/h_counter_value[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  VGA_horizontal/h_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    VGA_horizontal/p_0_in[5]
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.919    -0.807    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
                         clock pessimism              0.233    -0.574    
    SLICE_X62Y153        FDRE (Hold_fdre_C_D)         0.121    -0.453    VGA_horizontal/h_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.644    -0.574    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.235    VGA_horizontal/h_counter_value[0]
    SLICE_X62Y153        LUT2 (Prop_lut2_I0_O)        0.043    -0.192 r  VGA_horizontal/h_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    VGA_horizontal/p_0_in[1]
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.919    -0.807    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/C
                         clock pessimism              0.233    -0.574    
    SLICE_X62Y153        FDRE (Hold_fdre_C_D)         0.131    -0.443    VGA_horizontal/h_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.644    -0.574    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.235    VGA_horizontal/h_counter_value[0]
    SLICE_X62Y153        LUT1 (Prop_lut1_I0_O)        0.045    -0.190 r  VGA_horizontal/h_counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VGA_horizontal/p_0_in[0]
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=21, routed)          0.919    -0.807    VGA_horizontal/CLK
    SLICE_X62Y153        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
                         clock pessimism              0.233    -0.574    
    SLICE_X62Y153        FDRE (Hold_fdre_C_D)         0.120    -0.454    VGA_horizontal/h_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y153    VGA_horizontal/h_counter_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y143    VGA_horizontal/v_counter_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y142    VGA_vertical/v_counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y142    VGA_vertical/v_counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y142    VGA_vertical/v_counter_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y142    VGA_vertical/v_counter_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y142    VGA_vertical/v_counter_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y142    VGA_vertical/v_counter_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y142    VGA_vertical/v_counter_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y142    VGA_vertical/v_counter_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y142    VGA_vertical/v_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y153    VGA_horizontal/h_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y153    VGA_horizontal/h_counter_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y154    VGA_horizontal/h_counter_value_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



