\hypertarget{group___e_w_m___peripheral___access___layer}{}\doxysection{EWM Peripheral Access Layer}
\label{group___e_w_m___peripheral___access___layer}\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
Collaboration diagram for EWM Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___e_w_m___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___e_w_m___register___masks}{EWM Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em EWM -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga0b68a8c7f0d16cab09ac34f41a1116f7}{EWM\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the EWM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}{EWM\+\_\+\+BASE}}~(0x40061000u)
\begin{DoxyCompactList}\small\item\em Peripheral EWM base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga4c690a7633d3de9e8469adc23f784085}{EWM}}~((\mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}{EWM\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral EWM base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga1c3d806fd3948bbda5da2601cda208b4}{EWM\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}{EWM\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of EWM peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8b79ee9e363583bee6122ee3da7952b2}{EWM\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga4c690a7633d3de9e8469adc23f784085}{EWM}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of EWM peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_gaefa6c6ab70cfed03b82b6ac4f65dd999}{EWM\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the EWM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_gafb289d2e15ac159c8b51c73244a0034c}{EWM\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the EWM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_gac4f8bfcf7bfc6874ed0b321c67dd3111}{EWM\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3}{WDOG\+\_\+\+EWM\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the EWM peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8c6d5c20c0d2bce4882678dc99f5f89a}{EWM\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga4c690a7633d3de9e8469adc23f784085}\label{group___e_w_m___peripheral___access___layer_ga4c690a7633d3de9e8469adc23f784085}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM@{EWM}}
\index{EWM@{EWM}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM}{EWM}}
{\footnotesize\ttfamily \#define EWM~((\mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}{EWM\+\_\+\+BASE}})}



Peripheral EWM base pointer. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}\label{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_BASE@{EWM\_BASE}}
\index{EWM\_BASE@{EWM\_BASE}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_BASE}{EWM\_BASE}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+BASE~(0x40061000u)}



Peripheral EWM base address. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga1c3d806fd3948bbda5da2601cda208b4}\label{group___e_w_m___peripheral___access___layer_ga1c3d806fd3948bbda5da2601cda208b4}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_BASE\_ADDRS@{EWM\_BASE\_ADDRS}}
\index{EWM\_BASE\_ADDRS@{EWM\_BASE\_ADDRS}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_BASE\_ADDRS}{EWM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8609fc69000c45828e80571006c9c5c2}{EWM\+\_\+\+BASE}} \}}



Array initializer of EWM peripheral base addresses. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga8b79ee9e363583bee6122ee3da7952b2}\label{group___e_w_m___peripheral___access___layer_ga8b79ee9e363583bee6122ee3da7952b2}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_BASE\_PTRS@{EWM\_BASE\_PTRS}}
\index{EWM\_BASE\_PTRS@{EWM\_BASE\_PTRS}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_BASE\_PTRS}{EWM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga4c690a7633d3de9e8469adc23f784085}{EWM}} \}}



Array initializer of EWM peripheral base pointers. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga0b68a8c7f0d16cab09ac34f41a1116f7}\label{group___e_w_m___peripheral___access___layer_ga0b68a8c7f0d16cab09ac34f41a1116f7}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_INSTANCE\_COUNT@{EWM\_INSTANCE\_COUNT}}
\index{EWM\_INSTANCE\_COUNT@{EWM\_INSTANCE\_COUNT}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_INSTANCE\_COUNT}{EWM\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the EWM module. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_gac4f8bfcf7bfc6874ed0b321c67dd3111}\label{group___e_w_m___peripheral___access___layer_gac4f8bfcf7bfc6874ed0b321c67dd3111}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_IRQS@{EWM\_IRQS}}
\index{EWM\_IRQS@{EWM\_IRQS}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_IRQS}{EWM\_IRQS}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3}{WDOG\+\_\+\+EWM\+\_\+\+IRQn}} \}}



Interrupt vectors for the EWM peripheral type. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_gaefa6c6ab70cfed03b82b6ac4f65dd999}\label{group___e_w_m___peripheral___access___layer_gaefa6c6ab70cfed03b82b6ac4f65dd999}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_IRQS\_ARR\_COUNT@{EWM\_IRQS\_ARR\_COUNT}}
\index{EWM\_IRQS\_ARR\_COUNT@{EWM\_IRQS\_ARR\_COUNT}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_IRQS\_ARR\_COUNT}{EWM\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the EWM module. 

\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_gafb289d2e15ac159c8b51c73244a0034c}\label{group___e_w_m___peripheral___access___layer_gafb289d2e15ac159c8b51c73244a0034c}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_IRQS\_CH\_COUNT@{EWM\_IRQS\_CH\_COUNT}}
\index{EWM\_IRQS\_CH\_COUNT@{EWM\_IRQS\_CH\_COUNT}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_IRQS\_CH\_COUNT}{EWM\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define EWM\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the EWM module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___e_w_m___peripheral___access___layer_ga8c6d5c20c0d2bce4882678dc99f5f89a}\label{group___e_w_m___peripheral___access___layer_ga8c6d5c20c0d2bce4882678dc99f5f89a}} 
\index{EWM Peripheral Access Layer@{EWM Peripheral Access Layer}!EWM\_MemMapPtr@{EWM\_MemMapPtr}}
\index{EWM\_MemMapPtr@{EWM\_MemMapPtr}!EWM Peripheral Access Layer@{EWM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EWM\_MemMapPtr}{EWM\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___e_w_m___peripheral___access___layer_ga8c6d5c20c0d2bce4882678dc99f5f89a}{EWM\+\_\+\+Mem\+Map\+Ptr}}}

