-- generated by newgenasym Wed Dec 02 06:04:39 2015

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity max32620 is
    port (    
	\32kin\:   INOUT  STD_LOGIC;    
	\32kout\:  INOUT  STD_LOGIC;    
	AIN0:      INOUT  STD_LOGIC;    
	AIN1:      INOUT  STD_LOGIC;    
	AIN2:      INOUT  STD_LOGIC;    
	AIN3:      INOUT  STD_LOGIC;    
	DM:        INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	EP:        INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC10:      INOUT  STD_LOGIC;    
	NC11:      INOUT  STD_LOGIC;    
	NC12:      INOUT  STD_LOGIC;    
	NC13:      INOUT  STD_LOGIC;    
	NC14:      INOUT  STD_LOGIC;    
	NC15:      INOUT  STD_LOGIC;    
	NC16:      INOUT  STD_LOGIC;    
	NC17:      INOUT  STD_LOGIC;    
	NC18:      INOUT  STD_LOGIC;    
	NC19:      INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC20:      INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	NC9:       INOUT  STD_LOGIC;    
	P0_0:      INOUT  STD_LOGIC;    
	P0_1:      INOUT  STD_LOGIC;    
	P0_2:      INOUT  STD_LOGIC;    
	P0_3:      INOUT  STD_LOGIC;    
	P0_4:      INOUT  STD_LOGIC;    
	P0_5:      INOUT  STD_LOGIC;    
	P0_6:      INOUT  STD_LOGIC;    
	P0_7:      INOUT  STD_LOGIC;    
	P1_0:      INOUT  STD_LOGIC;    
	P1_1:      INOUT  STD_LOGIC;    
	P1_2:      INOUT  STD_LOGIC;    
	P1_3:      INOUT  STD_LOGIC;    
	P1_4:      INOUT  STD_LOGIC;    
	P1_5:      INOUT  STD_LOGIC;    
	P1_6:      INOUT  STD_LOGIC;    
	P1_7:      INOUT  STD_LOGIC;    
	P2_0:      INOUT  STD_LOGIC;    
	P2_1:      INOUT  STD_LOGIC;    
	P2_2:      INOUT  STD_LOGIC;    
	P2_3:      INOUT  STD_LOGIC;    
	P2_4:      INOUT  STD_LOGIC;    
	P2_5:      INOUT  STD_LOGIC;    
	P2_6:      INOUT  STD_LOGIC;    
	P2_7:      INOUT  STD_LOGIC;    
	P3_0:      INOUT  STD_LOGIC;    
	P3_1:      INOUT  STD_LOGIC;    
	P3_2:      INOUT  STD_LOGIC;    
	P3_3:      INOUT  STD_LOGIC;    
	P3_4:      INOUT  STD_LOGIC;    
	P3_5:      INOUT  STD_LOGIC;    
	P3_6:      INOUT  STD_LOGIC;    
	P3_7:      INOUT  STD_LOGIC;    
	P4_0:      INOUT  STD_LOGIC;    
	P4_1:      INOUT  STD_LOGIC;    
	P4_2:      INOUT  STD_LOGIC;    
	P4_3:      INOUT  STD_LOGIC;    
	P4_4:      INOUT  STD_LOGIC;    
	P4_5:      INOUT  STD_LOGIC;    
	P4_6:      INOUT  STD_LOGIC;    
	P4_7:      INOUT  STD_LOGIC;    
	P5_0:      INOUT  STD_LOGIC;    
	P5_1:      INOUT  STD_LOGIC;    
	P5_2:      INOUT  STD_LOGIC;    
	P5_3:      INOUT  STD_LOGIC;    
	P5_4:      INOUT  STD_LOGIC;    
	P5_5:      INOUT  STD_LOGIC;    
	P5_6:      INOUT  STD_LOGIC;    
	P5_7:      INOUT  STD_LOGIC;    
	P6_0:      INOUT  STD_LOGIC;    
	RSTN:      INOUT  STD_LOGIC;    
	SRSTN:     INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC;    
	VDD12:     INOUT  STD_LOGIC;    
	VDD18_1:   INOUT  STD_LOGIC;    
	VDD18_2:   INOUT  STD_LOGIC;    
	VDD18_3:   INOUT  STD_LOGIC;    
	VDD18_4:   INOUT  STD_LOGIC;    
	VDDA:      INOUT  STD_LOGIC;    
	VDDB:      INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC;    
	VRTC:      INOUT  STD_LOGIC;    
	VSS_1:     INOUT  STD_LOGIC;    
	VSS_2:     INOUT  STD_LOGIC;    
	VSS_3:     INOUT  STD_LOGIC;    
	VSS_4:     INOUT  STD_LOGIC;    
	VSS_5:     INOUT  STD_LOGIC;    
	VSS_6:     INOUT  STD_LOGIC;    
	VSS_7:     INOUT  STD_LOGIC;    
	VSSA:      INOUT  STD_LOGIC);
end max32620;
