use super::cpu::CPU;
use super::instructions;
use super::instructions::enums::InstructionSourceTarget;
use super::instructions::enums::JpOperands;
use super::memory::Memory;

pub fn execute_instruction(cpu: &mut CPU, memory: &mut Memory) {
    let operation: u8 = memory.addresses[cpu.pc as usize];
    handle_instruction(operation, cpu, memory);
}

fn handle_instruction(opcode: u8, cpu: &mut CPU, memory: &mut Memory) {
    // commented operations are not supported
    match opcode {
        0x00 => instructions::misc::nop(cpu),
        0x01 => instructions::load::ld_n16(cpu, memory, InstructionSourceTarget::BC),
        0x02 => instructions::load::ld_a_to_pointer(cpu, memory, InstructionSourceTarget::BcAsPointer),
        0x03 => instructions::increment::inc(cpu, InstructionSourceTarget::BC),
        0x04 => instructions::increment::inc(cpu, InstructionSourceTarget::B),
        0x05 => instructions::decrement::dec(cpu, InstructionSourceTarget::B),
        0x06 => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::B),
        0x07 => instructions::bit::rlca(cpu),
        0x08 => instructions::load::ld_sp_to_n16(cpu, memory),
        0x09 => instructions::arithmetic::add_to_hl(cpu, InstructionSourceTarget::BC),
        0x0A => instructions::load::ld_pointer_to_a(cpu, memory, InstructionSourceTarget::BcAsPointer),
        0x0B => instructions::decrement::dec(cpu, InstructionSourceTarget::BC),
        0x0C => instructions::increment::inc(cpu, InstructionSourceTarget::C),
        0x0D => instructions::decrement::dec(cpu, InstructionSourceTarget::C),
        0x0E => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::C),
        0x0F => instructions::bit::rrca(cpu),
        0x10 => (), // STOP n8
        0x11 => instructions::load::ld_n16(cpu, memory, InstructionSourceTarget::DE),
        0x12 => instructions::load::ld_a_to_pointer(cpu, memory, InstructionSourceTarget::DeAsPointer),
        0x13 => instructions::increment::inc(cpu, InstructionSourceTarget::DE),
        0x14 => instructions::increment::inc(cpu, InstructionSourceTarget::D),
        0x15 => instructions::decrement::dec(cpu, InstructionSourceTarget::D),
        0x16 => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::D),
        0x17 => instructions::bit::rla(cpu),
        0x18 => instructions::jump::jr(cpu, memory),
        0x19 => instructions::arithmetic::add_to_hl(cpu, InstructionSourceTarget::DE),
        0x1A => instructions::load::ld_pointer_to_a(cpu, memory, InstructionSourceTarget::DeAsPointer),
        0x1B => instructions::decrement::dec(cpu, InstructionSourceTarget::DE),
        0x1C => instructions::increment::inc(cpu, InstructionSourceTarget::E),
        0x1D => instructions::decrement::dec(cpu, InstructionSourceTarget::E),
        0x1E => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::E),
        0x1F => instructions::bit::rra(cpu),
        0x20 => instructions::jump::jr_with_operand(cpu, memory, JpOperands::NZ),
        0x21 => instructions::load::ld_n16(cpu, memory, InstructionSourceTarget::HL),
        0x22 => instructions::load::ld_a_to_pointer(cpu, memory, InstructionSourceTarget::HlPlus),
        0x23 => instructions::increment::inc(cpu, InstructionSourceTarget::HL),
        0x24 => instructions::increment::inc(cpu, InstructionSourceTarget::H),
        0x25 => instructions::decrement::dec(cpu, InstructionSourceTarget::H),
        0x26 => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::H),
        0x27 => instructions::bit::daa(cpu),
        0x28 => instructions::jump::jr_with_operand(cpu, memory, JpOperands::Z),
        0x29 => instructions::arithmetic::add_to_hl(cpu, InstructionSourceTarget::HL),
        0x2A => instructions::load::ld_pointer_to_a(cpu, memory, InstructionSourceTarget::HlPlus),
        0x2B => instructions::decrement::dec(cpu, InstructionSourceTarget::HL),
        0x2C => instructions::increment::inc(cpu, InstructionSourceTarget::L),
        0x2D => instructions::decrement::dec(cpu, InstructionSourceTarget::L),
        0x2E => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::L),
        0x2F => instructions::bit::cpl(cpu),
        0x30 => instructions::jump::jr_with_operand(cpu, memory, JpOperands::NC),
        0x31 => instructions::load::ld_n16(cpu, memory, InstructionSourceTarget::SP),
        0x32 => instructions::load::ld_a_to_pointer(cpu, memory, InstructionSourceTarget::HlMinus),
        0x33 => instructions::increment::inc(cpu, InstructionSourceTarget::SP),
        0x34 => instructions::increment::inc_r8_at_hl(cpu, memory),
        0x35 => instructions::decrement::dec_r8_at_hl(cpu, memory),
        0x36 => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::HlAsPointer),
        0x37 => instructions::bit::scf(cpu),
        0x38 => instructions::jump::jr_with_operand(cpu, memory, JpOperands::C),
        0x39 => instructions::arithmetic::add_to_hl(cpu, InstructionSourceTarget::SP),
        0x3A => instructions::load::ld_pointer_to_a(cpu, memory, InstructionSourceTarget::HlMinus),
        0x3B => instructions::decrement::dec(cpu, InstructionSourceTarget::SP),
        0x3C => instructions::increment::inc(cpu, InstructionSourceTarget::A),
        0x3D => instructions::decrement::dec(cpu, InstructionSourceTarget::A),
        0x3E => instructions::load::ld_n8(cpu, memory, InstructionSourceTarget::A),
        0x3F => instructions::bit::ccf(cpu),
        0x40 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::B),
        0x41 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::C),
        0x42 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::D),
        0x43 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::E),
        0x44 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::H),
        0x45 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::L),
        0x46 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::HlAsPointer),
        0x47 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::B, InstructionSourceTarget::A),
        0x48 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::B),
        0x49 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::C),
        0x4A => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::D),
        0x4B => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::E),
        0x4C => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::H),
        0x4D => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::L),
        0x4E => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::HlAsPointer),
        0x4F => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::C, InstructionSourceTarget::A),
        0x50 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::B),
        0x51 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::C),
        0x52 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::D),
        0x53 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::E),
        0x54 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::H),
        0x55 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::L),
        0x56 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::HlAsPointer),
        0x57 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::D, InstructionSourceTarget::A),
        0x58 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::B),
        0x59 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::C),
        0x5A => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::D),
        0x5B => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::E),
        0x5C => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::H),
        0x5D => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::L),
        0x5E => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::HlAsPointer),
        0x5F => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::E, InstructionSourceTarget::A),
        0x60 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::B),
        0x61 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::C),
        0x62 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::D),
        0x63 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::E),
        0x64 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::H),
        0x65 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::L),
        0x66 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::HlAsPointer),
        0x67 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::H, InstructionSourceTarget::A),
        0x68 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::B),
        0x69 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::C),
        0x6A => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::D),
        0x6B => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::E),
        0x6C => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::H),
        0x6D => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::L),
        0x6E => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::HlAsPointer),
        0x6F => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::L, InstructionSourceTarget::A),
        0x70 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::B),
        0x71 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::C),
        0x72 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::D),
        0x73 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::E),
        0x74 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::H),
        0x75 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::L),
        0x76 => (), // HALT
        0x77 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::HlAsPointer, InstructionSourceTarget::A),
        0x78 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::B),
        0x79 => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::C),
        0x7A => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::D),
        0x7B => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::E),
        0x7C => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::H),
        0x7D => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::L),
        0x7E => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::HlAsPointer),
        0x7F => instructions::load::ld_r8_r8(cpu, memory, InstructionSourceTarget::A, InstructionSourceTarget::A),
        0x80 => instructions::arithmetic::add(cpu, InstructionSourceTarget::B),
        0x81 => instructions::arithmetic::add(cpu, InstructionSourceTarget::C),
        0x82 => instructions::arithmetic::add(cpu, InstructionSourceTarget::D),
        0x83 => instructions::arithmetic::add(cpu, InstructionSourceTarget::E),
        0x84 => instructions::arithmetic::add(cpu, InstructionSourceTarget::H),
        0x85 => instructions::arithmetic::add(cpu, InstructionSourceTarget::L),
        0x86 => instructions::arithmetic::add_hl(cpu, memory),
        0x87 => instructions::arithmetic::add(cpu, InstructionSourceTarget::A),
        0x88 => instructions::arithmetic::adc(cpu, InstructionSourceTarget::B),
        0x89 => instructions::arithmetic::adc(cpu, InstructionSourceTarget::C),
        0x8A => instructions::arithmetic::adc(cpu, InstructionSourceTarget::D),
        0x8B => instructions::arithmetic::adc(cpu, InstructionSourceTarget::E),
        0x8C => instructions::arithmetic::adc(cpu, InstructionSourceTarget::H),
        0x8D => instructions::arithmetic::adc(cpu, InstructionSourceTarget::L),
        0x8E => instructions::arithmetic::adc_hl(cpu, memory),
        0x8F => instructions::arithmetic::adc(cpu, InstructionSourceTarget::A),
        0x90 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::B),
        0x91 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::C),
        0x92 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::D),
        0x93 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::E),
        0x94 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::H),
        0x95 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::L),
        0x96 => instructions::arithmetic::sub_hl(cpu, memory),
        0x97 => instructions::arithmetic::sub(cpu, InstructionSourceTarget::A),
        0x98 => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::B),
        0x99 => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::C),
        0x9A => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::D),
        0x9B => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::E),
        0x9C => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::H),
        0x9D => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::L),
        0x9E => instructions::arithmetic::sbc_hl(cpu, memory),
        0x9F => instructions::arithmetic::sbc(cpu, InstructionSourceTarget::A),
        0xA0 => instructions::logical::and(cpu, InstructionSourceTarget::B),
        0xA1 => instructions::logical::and(cpu, InstructionSourceTarget::C),
        0xA2 => instructions::logical::and(cpu, InstructionSourceTarget::D),
        0xA3 => instructions::logical::and(cpu, InstructionSourceTarget::E),
        0xA4 => instructions::logical::and(cpu, InstructionSourceTarget::H),
        0xA5 => instructions::logical::and(cpu, InstructionSourceTarget::L),
        0xA6 => instructions::logical::and_hl(cpu, memory),
        0xA7 => instructions::logical::and(cpu, InstructionSourceTarget::A),
        0xA8 => instructions::logical::xor(cpu, InstructionSourceTarget::B),
        0xA9 => instructions::logical::xor(cpu, InstructionSourceTarget::C),
        0xAA => instructions::logical::xor(cpu, InstructionSourceTarget::D),
        0xAB => instructions::logical::xor(cpu, InstructionSourceTarget::E),
        0xAC => instructions::logical::xor(cpu, InstructionSourceTarget::H),
        0xAD => instructions::logical::xor(cpu, InstructionSourceTarget::L),
        0xAE => instructions::logical::xor_hl(cpu, memory),
        0xAF => instructions::logical::xor(cpu, InstructionSourceTarget::A),
        0xB0 => instructions::logical::or(cpu, InstructionSourceTarget::B),
        0xB1 => instructions::logical::or(cpu, InstructionSourceTarget::C),
        0xB2 => instructions::logical::or(cpu, InstructionSourceTarget::D),
        0xB3 => instructions::logical::or(cpu, InstructionSourceTarget::E),
        0xB4 => instructions::logical::or(cpu, InstructionSourceTarget::H),
        0xB5 => instructions::logical::or(cpu, InstructionSourceTarget::L),
        0xB6 => instructions::logical::or_hl(cpu, memory),
        0xB7 => instructions::logical::or(cpu, InstructionSourceTarget::A),
        0xB8 => instructions::arithmetic::cp(cpu, InstructionSourceTarget::B),
        0xB9 => instructions::arithmetic::cp(cpu, InstructionSourceTarget::C),
        0xBA => instructions::arithmetic::cp(cpu, InstructionSourceTarget::D),
        0xBB => instructions::arithmetic::cp(cpu, InstructionSourceTarget::E),
        0xBC => instructions::arithmetic::cp(cpu, InstructionSourceTarget::H),
        0xBD => instructions::arithmetic::cp(cpu, InstructionSourceTarget::L),
        0xBE => instructions::arithmetic::cp_hl(cpu, memory),
        0xBF => instructions::arithmetic::cp(cpu, InstructionSourceTarget::A),
        0xC0 => (), // RET NZ
        0xC1 => instructions::load::pop(cpu, memory, InstructionSourceTarget::BC),
        0xC2 => instructions::jump::jp_with_operand(cpu, memory, JpOperands::NZ),
        0xC3 => instructions::jump::jp(cpu, memory),
        0xC4 => (), // CALL NZ, a16
        0xC5 => instructions::load::push(cpu, memory, InstructionSourceTarget::BC),
        0xC6 => instructions::arithmetic::add_n8(cpu, memory),
        0xC7 => (), // RST $00
        0xC8 => (), // RET Z
        0xC9 => (), // RET
        0xCA => instructions::jump::jp_with_operand(cpu, memory, JpOperands::Z),
        0xCB => handle_cb_prefixed_instruction(cpu, memory),
        0xCC => (), // CALL Z, a16
        0xCD => (), // CALL a16
        0xCE => instructions::arithmetic::adc_n8(cpu, memory),
        0xCF => (), // RST $08
        0xD0 => (), // RET NC
        0xD1 => instructions::load::pop(cpu, memory, InstructionSourceTarget::DE),
        0xD2 => instructions::jump::jp_with_operand(cpu, memory, JpOperands::NC),
        // 0xD3 => (),
        0xD4 => (), // CALL NC, a16
        0xD5 => instructions::load::push(cpu, memory, InstructionSourceTarget::DE),
        0xD6 => instructions::arithmetic::sub_n8(cpu, memory),
        0xD7 => (), // RST $10
        0xD8 => (), // RET C
        0xD9 => (), // RETI
        0xDA => instructions::jump::jp_with_operand(cpu, memory, JpOperands::C),
        // 0xDB => (),
        0xDC => (), // CALL C, a16
        // 0xDD => (),
        0xDE => instructions::arithmetic::sbc_n8(cpu, memory),
        0xDF => (), // RST $18
        0xE0 => (), // LDH [a8], A
        0xE1 => instructions::load::pop(cpu, memory, InstructionSourceTarget::HL),
        0xE2 => (), // LDH [C], A
        // 0xE3 => (),
        // 0xE4 => (),
        0xE5 => instructions::load::push(cpu, memory, InstructionSourceTarget::HL),
        0xE6 => instructions::logical::and_n8(cpu, memory),
        0xE7 => (), // RST $20
        0xE8 => (), // ADD SP, e8
        0xE9 => instructions::jump::jp_hl(cpu),
        0xEA => instructions::load::ld_a_to_a16(cpu, memory),
        // 0xEB => (),
        // 0xEC => (),
        // 0xED => (),
        0xEE => instructions::logical::xor_n8(cpu, memory),
        0xEF => (), // RST $28
        0xF0 => (), // LDH A, [a8]
        0xF1 => instructions::load::pop(cpu, memory, InstructionSourceTarget::AF),
        0xF2 => (), // LDH A, [C]
        0xF3 => (), // DI
        // 0xF4 => (),
        0xF5 => instructions::load::push(cpu, memory, InstructionSourceTarget::AF),
        0xF6 => instructions::logical::or_n8(cpu, memory),
        0xF7 => (), // RST $30
        0xF8 => (), // LD HL, SP + e8
        0xF9 => instructions::load::ld_hl_to_sp(cpu),
        0xFA => instructions::load::ld_a16_to_a(cpu, memory),
        0xFB => (), // EI
        // 0xFC => (),
        // 0xFD => (),
        0xFE => instructions::arithmetic::cp_n8(cpu, memory),
        0xFF => (), // RST $38
        _ => panic!("Operation not supported"),
    }
}

fn handle_cb_prefixed_instruction(cpu: &mut CPU, memory: &mut Memory) {
    let cb_instruction = memory.addresses[cpu.pc as usize + 1];
    match cb_instruction {
        0x00 => instructions::bit::rlc(cpu, InstructionSourceTarget::B),
        0x01 => instructions::bit::rlc(cpu, InstructionSourceTarget::C),
        0x02 => instructions::bit::rlc(cpu, InstructionSourceTarget::D),
        0x03 => instructions::bit::rlc(cpu, InstructionSourceTarget::E),
        0x04 => instructions::bit::rlc(cpu, InstructionSourceTarget::H),
        0x05 => instructions::bit::rlc(cpu, InstructionSourceTarget::L),
        0x06 => instructions::bit::rlc_hl(cpu, memory),
        0x07 => instructions::bit::rlc(cpu, InstructionSourceTarget::A),
        0x08 => instructions::bit::rrc(cpu, InstructionSourceTarget::B),
        0x09 => instructions::bit::rrc(cpu, InstructionSourceTarget::C),
        0x0A => instructions::bit::rrc(cpu, InstructionSourceTarget::D),
        0x0B => instructions::bit::rrc(cpu, InstructionSourceTarget::E),
        0x0C => instructions::bit::rrc(cpu, InstructionSourceTarget::H),
        0x0D => instructions::bit::rrc(cpu, InstructionSourceTarget::L),
        0x0E => instructions::bit::rrc_hl(cpu, memory),
        0x0F => instructions::bit::rrc(cpu, InstructionSourceTarget::A),
        0x10 => instructions::bit::rl(cpu, InstructionSourceTarget::B),
        0x11 => instructions::bit::rl(cpu, InstructionSourceTarget::C),
        0x12 => instructions::bit::rl(cpu, InstructionSourceTarget::D),
        0x13 => instructions::bit::rl(cpu, InstructionSourceTarget::E),
        0x14 => instructions::bit::rl(cpu, InstructionSourceTarget::H),
        0x15 => instructions::bit::rl(cpu, InstructionSourceTarget::L),
        0x16 => instructions::bit::rl_hl(cpu, memory),
        0x17 => instructions::bit::rl(cpu, InstructionSourceTarget::A),
        0x18 => instructions::bit::rr(cpu, InstructionSourceTarget::B),
        0x19 => instructions::bit::rr(cpu, InstructionSourceTarget::C),
        0x1A => instructions::bit::rr(cpu, InstructionSourceTarget::D),
        0x1B => instructions::bit::rr(cpu, InstructionSourceTarget::E),
        0x1C => instructions::bit::rr(cpu, InstructionSourceTarget::H),
        0x1D => instructions::bit::rr(cpu, InstructionSourceTarget::L),
        0x1E => instructions::bit::rr_hl(cpu, memory),
        0x1F => instructions::bit::rr(cpu, InstructionSourceTarget::A),
        0x20 => instructions::bit::sla(cpu, InstructionSourceTarget::B),
        0x21 => instructions::bit::sla(cpu, InstructionSourceTarget::C),
        0x22 => instructions::bit::sla(cpu, InstructionSourceTarget::D),
        0x23 => instructions::bit::sla(cpu, InstructionSourceTarget::E),
        0x24 => instructions::bit::sla(cpu, InstructionSourceTarget::H),
        0x25 => instructions::bit::sla(cpu, InstructionSourceTarget::L),
        0x26 => instructions::bit::sla_hl(cpu, memory),
        0x27 => instructions::bit::sla(cpu, InstructionSourceTarget::A),
        0x28 => instructions::bit::sra(cpu, InstructionSourceTarget::B),
        0x29 => instructions::bit::sra(cpu, InstructionSourceTarget::C),
        0x2A => instructions::bit::sra(cpu, InstructionSourceTarget::D),
        0x2B => instructions::bit::sra(cpu, InstructionSourceTarget::E),
        0x2C => instructions::bit::sra(cpu, InstructionSourceTarget::H),
        0x2D => instructions::bit::sra(cpu, InstructionSourceTarget::L),
        0x2E => instructions::bit::sra_hl(cpu, memory),
        0x2F => instructions::bit::sra(cpu, InstructionSourceTarget::A),
        0x30 => instructions::bit::swap(cpu, InstructionSourceTarget::B),
        0x31 => instructions::bit::swap(cpu, InstructionSourceTarget::C),
        0x32 => instructions::bit::swap(cpu, InstructionSourceTarget::D),
        0x33 => instructions::bit::swap(cpu, InstructionSourceTarget::E),
        0x34 => instructions::bit::swap(cpu, InstructionSourceTarget::H),
        0x35 => instructions::bit::swap(cpu, InstructionSourceTarget::L),
        0x36 => instructions::bit::swap_hl(cpu, memory),
        0x37 => instructions::bit::swap(cpu, InstructionSourceTarget::A),
        0x38 => instructions::bit::srl(cpu, InstructionSourceTarget::B),
        0x39 => instructions::bit::srl(cpu, InstructionSourceTarget::C),
        0x3A => instructions::bit::srl(cpu, InstructionSourceTarget::D),
        0x3B => instructions::bit::srl(cpu, InstructionSourceTarget::E),
        0x3C => instructions::bit::srl(cpu, InstructionSourceTarget::H),
        0x3D => instructions::bit::srl(cpu, InstructionSourceTarget::L),
        0x3E => instructions::bit::srl_hl(cpu, memory),
        0x3F => instructions::bit::srl(cpu, InstructionSourceTarget::A),
        0x40 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 0),
        0x41 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 0),
        0x42 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 0),
        0x43 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 0),
        0x44 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 0),
        0x45 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 0),
        0x46 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 0),
        0x47 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 0),
        0x48 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 1),
        0x49 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 1),
        0x4A => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 1),
        0x4B => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 1),
        0x4C => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 1),
        0x4D => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 1),
        0x4E => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 1),
        0x4F => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 1),
        0x50 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 2),
        0x51 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 2),
        0x52 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 2),
        0x53 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 2),
        0x54 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 2),
        0x55 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 2),
        0x56 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 2),
        0x57 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 2),
        0x58 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 3),
        0x59 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 3),
        0x5A => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 3),
        0x5B => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 3),
        0x5C => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 3),
        0x5D => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 3),
        0x5E => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 3),
        0x5F => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 3),
        0x60 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 4),
        0x61 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 4),
        0x62 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 4),
        0x63 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 4),
        0x64 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 4),
        0x65 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 4),
        0x66 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 4),
        0x67 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 4),
        0x68 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 5),
        0x69 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 5),
        0x6A => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 5),
        0x6B => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 5),
        0x6C => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 5),
        0x6D => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 5),
        0x6E => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 5),
        0x6F => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 5),
        0x70 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 6),
        0x71 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 6),
        0x72 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 6),
        0x73 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 6),
        0x74 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 6),
        0x75 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 6),
        0x76 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 6),
        0x77 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 6),
        0x78 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::B, 7),
        0x79 => instructions::bit::bit(cpu, memory, InstructionSourceTarget::C, 7),
        0x7A => instructions::bit::bit(cpu, memory, InstructionSourceTarget::D, 7),
        0x7B => instructions::bit::bit(cpu, memory, InstructionSourceTarget::E, 7),
        0x7C => instructions::bit::bit(cpu, memory, InstructionSourceTarget::H, 7),
        0x7D => instructions::bit::bit(cpu, memory, InstructionSourceTarget::L, 7),
        0x7E => instructions::bit::bit(cpu, memory, InstructionSourceTarget::HlAsPointer, 7),
        0x7F => instructions::bit::bit(cpu, memory, InstructionSourceTarget::A, 7),
        0x80 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 0),
        0x81 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 0),
        0x82 => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 0),
        0x83 => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 0),
        0x84 => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 0),
        0x85 => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 0),
        0x86 => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 0),
        0x87 => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 0),
        0x88 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 1),
        0x89 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 1),
        0x8A => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 1),
        0x8B => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 1),
        0x8C => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 1),
        0x8D => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 1),
        0x8E => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 1),
        0x8F => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 1),
        0x90 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 2),
        0x91 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 2),
        0x92 => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 2),
        0x93 => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 2),
        0x94 => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 2),
        0x95 => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 2),
        0x96 => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 2),
        0x97 => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 2),
        0x98 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 3),
        0x99 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 3),
        0x9A => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 3),
        0x9B => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 3),
        0x9C => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 3),
        0x9D => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 3),
        0x9E => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 3),
        0x9F => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 3),
        0xA0 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 4),
        0xA1 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 4),
        0xA2 => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 4),
        0xA3 => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 4),
        0xA4 => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 4),
        0xA5 => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 4),
        0xA6 => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 4),
        0xA7 => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 4),
        0xA8 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 5),
        0xA9 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 5),
        0xAA => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 5),
        0xAB => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 5),
        0xAC => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 5),
        0xAD => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 5),
        0xAE => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 5),
        0xAF => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 5),
        0xB0 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 6),
        0xB1 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 6),
        0xB2 => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 6),
        0xB3 => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 6),
        0xB4 => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 6),
        0xB5 => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 6),
        0xB6 => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 6),
        0xB7 => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 6),
        0xB8 => instructions::bit::res(cpu, memory, InstructionSourceTarget::B, 7),
        0xB9 => instructions::bit::res(cpu, memory, InstructionSourceTarget::C, 7),
        0xBA => instructions::bit::res(cpu, memory, InstructionSourceTarget::D, 7),
        0xBB => instructions::bit::res(cpu, memory, InstructionSourceTarget::E, 7),
        0xBC => instructions::bit::res(cpu, memory, InstructionSourceTarget::H, 7),
        0xBD => instructions::bit::res(cpu, memory, InstructionSourceTarget::L, 7),
        0xBE => instructions::bit::res(cpu, memory, InstructionSourceTarget::HlAsPointer, 7),
        0xBF => instructions::bit::res(cpu, memory, InstructionSourceTarget::A, 7),
        0xC0 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 0),
        0xC1 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 0),
        0xC2 => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 0),
        0xC3 => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 0),
        0xC4 => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 0),
        0xC5 => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 0),
        0xC6 => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 0),
        0xC7 => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 0),
        0xC8 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 1),
        0xC9 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 1),
        0xCA => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 1),
        0xCB => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 1),
        0xCC => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 1),
        0xCD => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 1),
        0xCE => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 1),
        0xCF => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 1),
        0xD0 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 2),
        0xD1 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 2),
        0xD2 => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 2),
        0xD3 => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 2),
        0xD4 => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 2),
        0xD5 => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 2),
        0xD6 => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 2),
        0xD7 => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 2),
        0xD8 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 3),
        0xD9 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 3),
        0xDA => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 3),
        0xDB => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 3),
        0xDC => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 3),
        0xDD => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 3),
        0xDE => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 3),
        0xDF => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 3),
        0xE0 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 4),
        0xE1 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 4),
        0xE2 => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 4),
        0xE3 => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 4),
        0xE4 => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 4),
        0xE5 => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 4),
        0xE6 => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 4),
        0xE7 => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 4),
        0xE8 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 5),
        0xE9 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 5),
        0xEA => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 5),
        0xEB => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 5),
        0xEC => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 5),
        0xED => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 5),
        0xEE => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 5),
        0xEF => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 5),
        0xF0 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 6),
        0xF1 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 6),
        0xF2 => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 6),
        0xF3 => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 6),
        0xF4 => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 6),
        0xF5 => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 6),
        0xF6 => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 6),
        0xF7 => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 6),
        0xF8 => instructions::bit::set(cpu, memory, InstructionSourceTarget::B, 7),
        0xF9 => instructions::bit::set(cpu, memory, InstructionSourceTarget::C, 7),
        0xFA => instructions::bit::set(cpu, memory, InstructionSourceTarget::D, 7),
        0xFB => instructions::bit::set(cpu, memory, InstructionSourceTarget::E, 7),
        0xFC => instructions::bit::set(cpu, memory, InstructionSourceTarget::H, 7),
        0xFD => instructions::bit::set(cpu, memory, InstructionSourceTarget::L, 7),
        0xFE => instructions::bit::set(cpu, memory, InstructionSourceTarget::HlAsPointer, 7),
        0xFF => instructions::bit::set(cpu, memory, InstructionSourceTarget::A, 7),
    }
    cpu.pc += 2;
}
