Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jun 13 14:14:47 2025
| Host         : dator2-Latitude-5430 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path or clock group constraint between clocks         8           
CKBF-1     Warning           connects_I_driver_BUFR                                             3           
LUTAR-1    Warning           LUT drives async reset alert                                       2           
PDRC-190   Warning           Suboptimally placed synchronized register chain                    5           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-10  Warning           Missing property on synchronizer                                   1           
TIMING-18  Warning           Missing input or output delay                                      40          
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  8           
XDCB-5     Warning           Runtime inefficient way to find pin objects                        5           
XDCH-1     Warning           Hold option missing in multicycle path constraint                  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.248        0.000                      0                46057        0.048        0.000                      0                45988        0.264        0.000                       0                 21978  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
CLK_40MHz_FPGA                       {0.000 12.500}       25.000          40.000          
  clk_out1_gen_clks                  {0.000 12.500}       25.000          40.000          
  clk_out3_gen_clks                  {0.000 2.500}        5.000           200.000         
  clkfbout_gen_clks                  {0.000 12.500}       25.000          40.000          
RGMII_rxc                            {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
clk_fpga_1                           {0.000 2.500}        5.000           200.000         
clk_fpga_2                           {0.000 2.500}        5.000           200.000         
  clk_10                             {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                {0.000 200.000}      400.000         2.500           
  clkfbout                           {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                  {0.000 4.000}        8.000           125.000         
    system_sys_rgmii_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                   {0.000 20.000}       40.000          25.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s                    {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s                    {0.000 4.000}        8.000           125.000         
system_sys_rgmii_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_40MHz_FPGA                                                                                                                                                           7.500        0.000                       0                     1  
  clk_out1_gen_clks         22.895        0.000                      0                    1        0.885        0.000                      0                    1       12.000        0.000                       0                     3  
  clk_out3_gen_clks          0.434        0.000                      0                 1116        0.181        0.000                      0                 1116        1.646        0.000                       0                   433  
  clkfbout_gen_clks                                                                                                                                                     23.408        0.000                       0                     3  
RGMII_rxc                    4.421        0.000                      0                   22        0.048        0.000                      0                   22        3.500        0.000                       0                    19  
clk_fpga_0                   0.814        0.000                      0                25300        0.050        0.000                      0                25300        3.870        0.000                       0                 10317  
clk_fpga_1                   3.971        0.000                      0                    4        0.121        0.000                      0                    4        0.264        0.000                       0                     7  
clk_fpga_2                   1.834        0.000                      0                  419        0.105        0.000                      0                  419        0.264        0.000                       0                   208  
  clk_10                                                                                                                                                                98.530        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  398.408        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          4.220        0.000                      0                   53        0.183        0.000                      0                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      38.408        0.000                       0                     3  
rx_clk                       0.392        0.000                      0                13352        0.058        0.000                      0                13352        1.146        0.000                       0                 10315  
  clk_div_sel_0_s           10.529        0.000                      0                 1336        0.093        0.000                      0                 1336        6.870        0.000                       0                   615  
  clk_div_sel_1_s            2.529        0.000                      0                 1336        0.093        0.000                      0                 1336        2.870        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clks                clk_out3_gen_clks                      2.565        0.000                      0                    1        0.218        0.000                      0                    1  
system_sys_rgmii_0_rgmii_rx_clk  RGMII_rxc                              0.248        0.000                      0                    5        0.561        0.000                      0                    5  
clk_div_sel_0_s                  clk_fpga_0                             6.709        0.000                      0                   60                                                                        
clk_div_sel_1_s                  clk_fpga_0                             6.709        0.000                      0                   60                                                                        
gmii_clk_125m_out                system_sys_rgmii_0_rgmii_tx_clk        0.699        0.000                      0                    5        1.080        0.000                      0                    5  
clk_fpga_0                       clk_div_sel_0_s                        4.722        0.000                      0                  129                                                                        
clk_fpga_0                       clk_div_sel_1_s                        4.722        0.000                      0                  129                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_div_sel_0_s    clk_div_sel_0_s         11.666        0.000                      0                   52        0.619        0.000                      0                   52  
**async_default**  clk_div_sel_1_s    clk_div_sel_1_s          3.666        0.000                      0                   52        0.619        0.000                      0                   52  
**async_default**  clk_fpga_0         clk_fpga_0               0.894        0.000                      0                 2554        1.463        0.000                      0                 2554  
**async_default**  rx_clk             rx_clk                   0.711        0.000                      0                 1768        0.405        0.000                      0                 1768  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_40MHz_FPGA
  To Clock:  CLK_40MHz_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_40MHz_FPGA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_40MHz_FPGA }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clks
  To Clock:  clk_out1_gen_clks

Setup :            0  Failing Endpoints,  Worst Slack       22.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.895ns  (required time - arrival time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_gen_clks rise@25.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.484ns (24.041%)  route 1.529ns (75.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.662    -0.934    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.555 f  ref_pll/refclk_div_reg/Q
                         net (fo=2, routed)           1.529     0.974    ref_pll/refclk_div
    SLICE_X91Y131        LUT1 (Prop_lut1_I0_O)        0.105     1.079 r  ref_pll/refclk_div_i_1/O
                         net (fo=1, routed)           0.000     1.079    ref_pll/refclk_div_i_1_n_0
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clks rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000    25.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761    25.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    26.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    20.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    21.952    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077    22.029 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.492    23.521    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
                         clock pessimism              0.545    24.066    
                         clock uncertainty           -0.121    23.944    
    SLICE_X91Y131        FDRE (Setup_fdre_C_D)        0.030    23.974    ref_pll/refclk_div_reg
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 22.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clks rise@0.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.053%)  route 0.790ns (80.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.681    -0.580    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 f  ref_pll/refclk_div_reg/Q
                         net (fo=2, routed)           0.790     0.351    ref_pll/refclk_div
    SLICE_X91Y131        LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  ref_pll/refclk_div_i_1/O
                         net (fo=1, routed)           0.000     0.396    ref_pll/refclk_div_i_1_n_0
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.953    -0.815    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
                         clock pessimism              0.235    -0.580    
    SLICE_X91Y131        FDRE (Hold_fdre_C_D)         0.091    -0.489    ref_pll/refclk_div_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.885    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clks
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y26   gen_clks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X91Y131    ref_pll/refclk_div_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X91Y131    ref_pll/refclk_div_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X91Y131    ref_pll/refclk_div_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X91Y131    ref_pll/refclk_div_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X91Y131    ref_pll/refclk_div_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_gen_clks
  To Clock:  clk_out3_gen_clks

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.690ns (37.751%)  route 2.787ns (62.249%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 3.530 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.674    -0.922    ref_pll/clk_out3
    SLICE_X99Y140        FDRE                                         r  ref_pll/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_fdre_C_Q)         0.379    -0.543 r  ref_pll/shift_reg[4]/Q
                         net (fo=32, routed)          0.925     0.382    ref_pll/shift_reg_n_0_[4]
    SLICE_X92Y142        LUT5 (Prop_lut5_I3_O)        0.118     0.500 r  ref_pll/adj[27]_i_21/O
                         net (fo=4, routed)           0.720     1.220    ref_pll/adj[27]_i_21_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.264     1.484 r  ref_pll/adj[23]_i_17/O
                         net (fo=2, routed)           0.477     1.961    ref_pll/adj[23]_i_17_n_0
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.066 r  ref_pll/adj[23]_i_13/O
                         net (fo=1, routed)           0.665     2.731    ref_pll/adj[23]_i_13_n_0
    SLICE_X95Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.836 r  ref_pll/adj[23]_i_9/O
                         net (fo=1, routed)           0.000     2.836    ref_pll/adj[23]_i_9_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    ref_pll/adj_reg[23]_i_1_n_0
    SLICE_X95Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.374 r  ref_pll/adj_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.374    ref_pll/adj_reg[27]_i_1_n_0
    SLICE_X95Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.555 r  ref_pll/adj_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.555    ref_pll/adj_reg[28]_i_2_n_7
    SLICE_X95Y142        FDRE                                         r  ref_pll/adj_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.501     3.530    ref_pll/clk_out3
    SLICE_X95Y142        FDRE                                         r  ref_pll/adj_reg[28]/C
                         clock pessimism              0.486     4.016    
                         clock uncertainty           -0.087     3.929    
    SLICE_X95Y142        FDRE (Setup_fdre_C_D)        0.059     3.988    ref_pll/adj_reg[28]
  -------------------------------------------------------------------
                         required time                          3.988    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.676ns (37.555%)  route 2.787ns (62.445%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.674    -0.922    ref_pll/clk_out3
    SLICE_X99Y140        FDRE                                         r  ref_pll/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_fdre_C_Q)         0.379    -0.543 r  ref_pll/shift_reg[4]/Q
                         net (fo=32, routed)          0.925     0.382    ref_pll/shift_reg_n_0_[4]
    SLICE_X92Y142        LUT5 (Prop_lut5_I3_O)        0.118     0.500 r  ref_pll/adj[27]_i_21/O
                         net (fo=4, routed)           0.720     1.220    ref_pll/adj[27]_i_21_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.264     1.484 r  ref_pll/adj[23]_i_17/O
                         net (fo=2, routed)           0.477     1.961    ref_pll/adj[23]_i_17_n_0
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.066 r  ref_pll/adj[23]_i_13/O
                         net (fo=1, routed)           0.665     2.731    ref_pll/adj[23]_i_13_n_0
    SLICE_X95Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.836 r  ref_pll/adj[23]_i_9/O
                         net (fo=1, routed)           0.000     2.836    ref_pll/adj[23]_i_9_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    ref_pll/adj_reg[23]_i_1_n_0
    SLICE_X95Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.541 r  ref_pll/adj_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.541    ref_pll/adj_reg[27]_i_1_n_6
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[25]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y141        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[25]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.671ns (37.485%)  route 2.787ns (62.515%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.674    -0.922    ref_pll/clk_out3
    SLICE_X99Y140        FDRE                                         r  ref_pll/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_fdre_C_Q)         0.379    -0.543 r  ref_pll/shift_reg[4]/Q
                         net (fo=32, routed)          0.925     0.382    ref_pll/shift_reg_n_0_[4]
    SLICE_X92Y142        LUT5 (Prop_lut5_I3_O)        0.118     0.500 r  ref_pll/adj[27]_i_21/O
                         net (fo=4, routed)           0.720     1.220    ref_pll/adj[27]_i_21_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.264     1.484 r  ref_pll/adj[23]_i_17/O
                         net (fo=2, routed)           0.477     1.961    ref_pll/adj[23]_i_17_n_0
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.066 r  ref_pll/adj[23]_i_13/O
                         net (fo=1, routed)           0.665     2.731    ref_pll/adj[23]_i_13_n_0
    SLICE_X95Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.836 r  ref_pll/adj[23]_i_9/O
                         net (fo=1, routed)           0.000     2.836    ref_pll/adj[23]_i_9_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    ref_pll/adj_reg[23]_i_1_n_0
    SLICE_X95Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.536 r  ref_pll/adj_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.536    ref_pll/adj_reg[27]_i_1_n_4
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[27]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y141        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[27]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.611ns (36.632%)  route 2.787ns (63.368%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.674    -0.922    ref_pll/clk_out3
    SLICE_X99Y140        FDRE                                         r  ref_pll/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_fdre_C_Q)         0.379    -0.543 r  ref_pll/shift_reg[4]/Q
                         net (fo=32, routed)          0.925     0.382    ref_pll/shift_reg_n_0_[4]
    SLICE_X92Y142        LUT5 (Prop_lut5_I3_O)        0.118     0.500 r  ref_pll/adj[27]_i_21/O
                         net (fo=4, routed)           0.720     1.220    ref_pll/adj[27]_i_21_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.264     1.484 r  ref_pll/adj[23]_i_17/O
                         net (fo=2, routed)           0.477     1.961    ref_pll/adj[23]_i_17_n_0
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.066 r  ref_pll/adj[23]_i_13/O
                         net (fo=1, routed)           0.665     2.731    ref_pll/adj[23]_i_13_n_0
    SLICE_X95Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.836 r  ref_pll/adj[23]_i_9/O
                         net (fo=1, routed)           0.000     2.836    ref_pll/adj[23]_i_9_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    ref_pll/adj_reg[23]_i_1_n_0
    SLICE_X95Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.476 r  ref_pll/adj_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.476    ref_pll/adj_reg[27]_i_1_n_5
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[26]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y141        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[26]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.592ns (36.357%)  route 2.787ns (63.643%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.674    -0.922    ref_pll/clk_out3
    SLICE_X99Y140        FDRE                                         r  ref_pll/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_fdre_C_Q)         0.379    -0.543 r  ref_pll/shift_reg[4]/Q
                         net (fo=32, routed)          0.925     0.382    ref_pll/shift_reg_n_0_[4]
    SLICE_X92Y142        LUT5 (Prop_lut5_I3_O)        0.118     0.500 r  ref_pll/adj[27]_i_21/O
                         net (fo=4, routed)           0.720     1.220    ref_pll/adj[27]_i_21_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.264     1.484 r  ref_pll/adj[23]_i_17/O
                         net (fo=2, routed)           0.477     1.961    ref_pll/adj[23]_i_17_n_0
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.066 r  ref_pll/adj[23]_i_13/O
                         net (fo=1, routed)           0.665     2.731    ref_pll/adj[23]_i_13_n_0
    SLICE_X95Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.836 r  ref_pll/adj[23]_i_9/O
                         net (fo=1, routed)           0.000     2.836    ref_pll/adj[23]_i_9_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.276 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    ref_pll/adj_reg[23]_i_1_n_0
    SLICE_X95Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.457 r  ref_pll/adj_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.457    ref_pll/adj_reg[27]_i_1_n_7
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y141        FDRE                                         r  ref_pll/adj_reg[24]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y141        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[24]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.592ns (36.802%)  route 2.734ns (63.198%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.675    -0.921    ref_pll/clk_out3
    SLICE_X99Y142        FDRE                                         r  ref_pll/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y142        FDRE (Prop_fdre_C_Q)         0.379    -0.542 r  ref_pll/shift_reg[2]/Q
                         net (fo=35, routed)          1.066     0.524    ref_pll/shift_reg_n_0_[2]
    SLICE_X95Y146        LUT6 (Prop_lut6_I1_O)        0.105     0.629 r  ref_pll/adj[15]_i_20/O
                         net (fo=2, routed)           0.754     1.383    ref_pll/adj[15]_i_20_n_0
    SLICE_X97Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.488 r  ref_pll/adj[11]_i_14/O
                         net (fo=2, routed)           0.579     2.067    ref_pll/adj[11]_i_14_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I1_O)        0.105     2.172 r  ref_pll/adj[11]_i_11/O
                         net (fo=1, routed)           0.335     2.507    ref_pll/adj[11]_i_11_n_0
    SLICE_X95Y137        LUT3 (Prop_lut3_I2_O)        0.105     2.612 r  ref_pll/adj[11]_i_7/O
                         net (fo=1, routed)           0.000     2.612    ref_pll/adj[11]_i_7_n_0
    SLICE_X95Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.944 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.944    ref_pll/adj_reg[11]_i_1_n_0
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.042 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    ref_pll/adj_reg[15]_i_1_n_0
    SLICE_X95Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.140 r  ref_pll/adj_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.140    ref_pll/adj_reg[19]_i_1_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.405 r  ref_pll/adj_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.405    ref_pll/adj_reg[23]_i_1_n_6
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[21]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y140        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[21]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.587ns (36.729%)  route 2.734ns (63.271%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.675    -0.921    ref_pll/clk_out3
    SLICE_X99Y142        FDRE                                         r  ref_pll/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y142        FDRE (Prop_fdre_C_Q)         0.379    -0.542 r  ref_pll/shift_reg[2]/Q
                         net (fo=35, routed)          1.066     0.524    ref_pll/shift_reg_n_0_[2]
    SLICE_X95Y146        LUT6 (Prop_lut6_I1_O)        0.105     0.629 r  ref_pll/adj[15]_i_20/O
                         net (fo=2, routed)           0.754     1.383    ref_pll/adj[15]_i_20_n_0
    SLICE_X97Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.488 r  ref_pll/adj[11]_i_14/O
                         net (fo=2, routed)           0.579     2.067    ref_pll/adj[11]_i_14_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I1_O)        0.105     2.172 r  ref_pll/adj[11]_i_11/O
                         net (fo=1, routed)           0.335     2.507    ref_pll/adj[11]_i_11_n_0
    SLICE_X95Y137        LUT3 (Prop_lut3_I2_O)        0.105     2.612 r  ref_pll/adj[11]_i_7/O
                         net (fo=1, routed)           0.000     2.612    ref_pll/adj[11]_i_7_n_0
    SLICE_X95Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.944 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.944    ref_pll/adj_reg[11]_i_1_n_0
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.042 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    ref_pll/adj_reg[15]_i_1_n_0
    SLICE_X95Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.140 r  ref_pll/adj_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.140    ref_pll/adj_reg[19]_i_1_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.400 r  ref_pll/adj_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.400    ref_pll/adj_reg[23]_i_1_n_4
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[23]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y140        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[23]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.527ns (35.838%)  route 2.734ns (64.162%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.675    -0.921    ref_pll/clk_out3
    SLICE_X99Y142        FDRE                                         r  ref_pll/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y142        FDRE (Prop_fdre_C_Q)         0.379    -0.542 r  ref_pll/shift_reg[2]/Q
                         net (fo=35, routed)          1.066     0.524    ref_pll/shift_reg_n_0_[2]
    SLICE_X95Y146        LUT6 (Prop_lut6_I1_O)        0.105     0.629 r  ref_pll/adj[15]_i_20/O
                         net (fo=2, routed)           0.754     1.383    ref_pll/adj[15]_i_20_n_0
    SLICE_X97Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.488 r  ref_pll/adj[11]_i_14/O
                         net (fo=2, routed)           0.579     2.067    ref_pll/adj[11]_i_14_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I1_O)        0.105     2.172 r  ref_pll/adj[11]_i_11/O
                         net (fo=1, routed)           0.335     2.507    ref_pll/adj[11]_i_11_n_0
    SLICE_X95Y137        LUT3 (Prop_lut3_I2_O)        0.105     2.612 r  ref_pll/adj[11]_i_7/O
                         net (fo=1, routed)           0.000     2.612    ref_pll/adj[11]_i_7_n_0
    SLICE_X95Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.944 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.944    ref_pll/adj_reg[11]_i_1_n_0
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.042 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    ref_pll/adj_reg[15]_i_1_n_0
    SLICE_X95Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.140 r  ref_pll/adj_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.140    ref_pll/adj_reg[19]_i_1_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.340 r  ref_pll/adj_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.340    ref_pll/adj_reg[23]_i_1_n_5
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[22]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y140        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[22]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.508ns (35.551%)  route 2.734ns (64.449%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.675    -0.921    ref_pll/clk_out3
    SLICE_X99Y142        FDRE                                         r  ref_pll/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y142        FDRE (Prop_fdre_C_Q)         0.379    -0.542 r  ref_pll/shift_reg[2]/Q
                         net (fo=35, routed)          1.066     0.524    ref_pll/shift_reg_n_0_[2]
    SLICE_X95Y146        LUT6 (Prop_lut6_I1_O)        0.105     0.629 r  ref_pll/adj[15]_i_20/O
                         net (fo=2, routed)           0.754     1.383    ref_pll/adj[15]_i_20_n_0
    SLICE_X97Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.488 r  ref_pll/adj[11]_i_14/O
                         net (fo=2, routed)           0.579     2.067    ref_pll/adj[11]_i_14_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I1_O)        0.105     2.172 r  ref_pll/adj[11]_i_11/O
                         net (fo=1, routed)           0.335     2.507    ref_pll/adj[11]_i_11_n_0
    SLICE_X95Y137        LUT3 (Prop_lut3_I2_O)        0.105     2.612 r  ref_pll/adj[11]_i_7/O
                         net (fo=1, routed)           0.000     2.612    ref_pll/adj[11]_i_7_n_0
    SLICE_X95Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.944 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.944    ref_pll/adj_reg[11]_i_1_n_0
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.042 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    ref_pll/adj_reg[15]_i_1_n_0
    SLICE_X95Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.140 r  ref_pll/adj_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.140    ref_pll/adj_reg[19]_i_1_n_0
    SLICE_X95Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.321 r  ref_pll/adj_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.321    ref_pll/adj_reg[23]_i_1_n_7
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.500     3.529    ref_pll/clk_out3
    SLICE_X95Y140        FDRE                                         r  ref_pll/adj_reg[20]/C
                         clock pessimism              0.486     4.015    
                         clock uncertainty           -0.087     3.928    
    SLICE_X95Y140        FDRE (Setup_fdre_C_D)        0.059     3.987    ref_pll/adj_reg[20]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.494ns (35.337%)  route 2.734ns (64.663%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.675    -0.921    ref_pll/clk_out3
    SLICE_X99Y142        FDRE                                         r  ref_pll/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y142        FDRE (Prop_fdre_C_Q)         0.379    -0.542 r  ref_pll/shift_reg[2]/Q
                         net (fo=35, routed)          1.066     0.524    ref_pll/shift_reg_n_0_[2]
    SLICE_X95Y146        LUT6 (Prop_lut6_I1_O)        0.105     0.629 r  ref_pll/adj[15]_i_20/O
                         net (fo=2, routed)           0.754     1.383    ref_pll/adj[15]_i_20_n_0
    SLICE_X97Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.488 r  ref_pll/adj[11]_i_14/O
                         net (fo=2, routed)           0.579     2.067    ref_pll/adj[11]_i_14_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I1_O)        0.105     2.172 r  ref_pll/adj[11]_i_11/O
                         net (fo=1, routed)           0.335     2.507    ref_pll/adj[11]_i_11_n_0
    SLICE_X95Y137        LUT3 (Prop_lut3_I2_O)        0.105     2.612 r  ref_pll/adj[11]_i_7/O
                         net (fo=1, routed)           0.000     2.612    ref_pll/adj[11]_i_7_n_0
    SLICE_X95Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.944 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.944    ref_pll/adj_reg[11]_i_1_n_0
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.042 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    ref_pll/adj_reg[15]_i_1_n_0
    SLICE_X95Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.307 r  ref_pll/adj_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.307    ref_pll/adj_reg[19]_i_1_n_6
    SLICE_X95Y139        FDRE                                         r  ref_pll/adj_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.499     3.528    ref_pll/clk_out3
    SLICE_X95Y139        FDRE                                         r  ref_pll/adj_reg[17]/C
                         clock pessimism              0.486     4.014    
                         clock uncertainty           -0.087     3.927    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)        0.059     3.986    ref_pll/adj_reg[17]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.662    -0.599    ref_pll/clk_out3
    SLICE_X87Y137        FDRE                                         r  ref_pll/lead_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  ref_pll/lead_cnt_reg[18]/Q
                         net (fo=3, routed)           0.076    -0.383    ref_pll/lead_cnt_reg[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045    -0.338 r  ref_pll/lead[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.338    ref_pll/lead[20]_i_4_n_0
    SLICE_X86Y137        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.272 r  ref_pll/lead_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.272    ref_pll/lead_reg[20]_i_1_n_6
    SLICE_X86Y137        FDRE                                         r  ref_pll/lead_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.935    -0.833    ref_pll/clk_out3
    SLICE_X86Y137        FDRE                                         r  ref_pll/lead_reg[18]/C
                         clock pessimism              0.247    -0.586    
    SLICE_X86Y137        FDRE (Hold_fdre_C_D)         0.134    -0.452    ref_pll/lead_reg[18]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.661    -0.600    ref_pll/clk_out3
    SLICE_X87Y135        FDRE                                         r  ref_pll/lead_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  ref_pll/lead_cnt_reg[10]/Q
                         net (fo=3, routed)           0.076    -0.384    ref_pll/lead_cnt_reg[10]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.045    -0.339 r  ref_pll/lead[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.339    ref_pll/lead[12]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.273 r  ref_pll/lead_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.273    ref_pll/lead_reg[12]_i_1_n_6
    SLICE_X86Y135        FDRE                                         r  ref_pll/lead_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.934    -0.834    ref_pll/clk_out3
    SLICE_X86Y135        FDRE                                         r  ref_pll/lead_reg[10]/C
                         clock pessimism              0.247    -0.587    
    SLICE_X86Y135        FDRE (Hold_fdre_C_D)         0.134    -0.453    ref_pll/lead_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.661    -0.600    ref_pll/clk_out3
    SLICE_X87Y136        FDRE                                         r  ref_pll/lead_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  ref_pll/lead_cnt_reg[14]/Q
                         net (fo=3, routed)           0.076    -0.384    ref_pll/lead_cnt_reg[14]
    SLICE_X86Y136        LUT1 (Prop_lut1_I0_O)        0.045    -0.339 r  ref_pll/lead[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.339    ref_pll/lead[16]_i_4_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.273 r  ref_pll/lead_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.273    ref_pll/lead_reg[16]_i_1_n_6
    SLICE_X86Y136        FDRE                                         r  ref_pll/lead_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.934    -0.834    ref_pll/clk_out3
    SLICE_X86Y136        FDRE                                         r  ref_pll/lead_reg[14]/C
                         clock pessimism              0.247    -0.587    
    SLICE_X86Y136        FDRE (Hold_fdre_C_D)         0.134    -0.453    ref_pll/lead_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.663    -0.598    ref_pll/clk_out3
    SLICE_X87Y138        FDRE                                         r  ref_pll/lead_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  ref_pll/lead_cnt_reg[22]/Q
                         net (fo=3, routed)           0.076    -0.382    ref_pll/lead_cnt_reg[22]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.337 r  ref_pll/lead[24]_i_4/O
                         net (fo=1, routed)           0.000    -0.337    ref_pll/lead[24]_i_4_n_0
    SLICE_X86Y138        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.271 r  ref_pll/lead_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.271    ref_pll/lead_reg[24]_i_1_n_6
    SLICE_X86Y138        FDRE                                         r  ref_pll/lead_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.937    -0.831    ref_pll/clk_out3
    SLICE_X86Y138        FDRE                                         r  ref_pll/lead_reg[22]/C
                         clock pessimism              0.246    -0.585    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.134    -0.451    ref_pll/lead_reg[22]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.663    -0.598    ref_pll/clk_out3
    SLICE_X87Y139        FDRE                                         r  ref_pll/lead_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  ref_pll/lead_cnt_reg[26]/Q
                         net (fo=3, routed)           0.076    -0.382    ref_pll/lead_cnt_reg[26]
    SLICE_X86Y139        LUT1 (Prop_lut1_I0_O)        0.045    -0.337 r  ref_pll/lead[28]_i_6/O
                         net (fo=1, routed)           0.000    -0.337    ref_pll/lead[28]_i_6_n_0
    SLICE_X86Y139        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.271 r  ref_pll/lead_reg[28]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.271    ref_pll/lead_reg[28]_i_3_n_6
    SLICE_X86Y139        FDRE                                         r  ref_pll/lead_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.937    -0.831    ref_pll/clk_out3
    SLICE_X86Y139        FDRE                                         r  ref_pll/lead_reg[26]/C
                         clock pessimism              0.246    -0.585    
    SLICE_X86Y139        FDRE (Hold_fdre_C_D)         0.134    -0.451    ref_pll/lead_reg[26]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.660    -0.601    ref_pll/clk_out3
    SLICE_X87Y133        FDRE                                         r  ref_pll/lead_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  ref_pll/lead_cnt_reg[2]/Q
                         net (fo=3, routed)           0.076    -0.385    ref_pll/lead_cnt_reg[2]
    SLICE_X86Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.340 r  ref_pll/lead[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.340    ref_pll/lead[4]_i_4_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.274 r  ref_pll/lead_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.274    ref_pll/lead_reg[4]_i_1_n_6
    SLICE_X86Y133        FDRE                                         r  ref_pll/lead_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.932    -0.836    ref_pll/clk_out3
    SLICE_X86Y133        FDRE                                         r  ref_pll/lead_reg[2]/C
                         clock pessimism              0.248    -0.588    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.134    -0.454    ref_pll/lead_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ref_pll/lead_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/lead_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.252ns (76.932%)  route 0.076ns (23.068%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.661    -0.600    ref_pll/clk_out3
    SLICE_X87Y134        FDRE                                         r  ref_pll/lead_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  ref_pll/lead_cnt_reg[6]/Q
                         net (fo=3, routed)           0.076    -0.384    ref_pll/lead_cnt_reg[6]
    SLICE_X86Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.339 r  ref_pll/lead[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.339    ref_pll/lead[8]_i_4_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.273 r  ref_pll/lead_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.273    ref_pll/lead_reg[8]_i_1_n_6
    SLICE_X86Y134        FDRE                                         r  ref_pll/lead_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.933    -0.835    ref_pll/clk_out3
    SLICE_X86Y134        FDRE                                         r  ref_pll/lead_reg[6]/C
                         clock pessimism              0.248    -0.587    
    SLICE_X86Y134        FDRE (Hold_fdre_C_D)         0.134    -0.453    ref_pll/lead_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ref_pll/adj_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.885%)  route 0.079ns (24.115%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.686    -0.575    ref_pll/clk_out3
    SLICE_X95Y137        FDRE                                         r  ref_pll/adj_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  ref_pll/adj_reg[11]/Q
                         net (fo=1, routed)           0.079    -0.355    ref_pll/adj_reg_n_0_[11]
    SLICE_X94Y137        LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  ref_pll/sum[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.310    ref_pll/sum[11]_i_2_n_0
    SLICE_X94Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.246 r  ref_pll/sum_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.246    ref_pll/sum_reg[11]_i_1_n_4
    SLICE_X94Y137        FDRE                                         r  ref_pll/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.959    -0.809    ref_pll/clk_out3
    SLICE_X94Y137        FDRE                                         r  ref_pll/sum_reg[11]/C
                         clock pessimism              0.247    -0.562    
    SLICE_X94Y137        FDRE (Hold_fdre_C_D)         0.134    -0.428    ref_pll/sum_reg[11]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ref_pll/adj_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.885%)  route 0.079ns (24.115%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.687    -0.574    ref_pll/clk_out3
    SLICE_X95Y138        FDRE                                         r  ref_pll/adj_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  ref_pll/adj_reg[15]/Q
                         net (fo=1, routed)           0.079    -0.354    ref_pll/adj_reg_n_0_[15]
    SLICE_X94Y138        LUT2 (Prop_lut2_I1_O)        0.045    -0.309 r  ref_pll/sum[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.309    ref_pll/sum[15]_i_2_n_0
    SLICE_X94Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.245 r  ref_pll/sum_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    ref_pll/sum_reg[15]_i_1_n_4
    SLICE_X94Y138        FDRE                                         r  ref_pll/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.961    -0.807    ref_pll/clk_out3
    SLICE_X94Y138        FDRE                                         r  ref_pll/sum_reg[15]/C
                         clock pessimism              0.246    -0.561    
    SLICE_X94Y138        FDRE (Hold_fdre_C_D)         0.134    -0.427    ref_pll/sum_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ref_pll/adj_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.885%)  route 0.079ns (24.115%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.685    -0.576    ref_pll/clk_out3
    SLICE_X95Y135        FDRE                                         r  ref_pll/adj_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ref_pll/adj_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.356    ref_pll/adj_reg_n_0_[3]
    SLICE_X94Y135        LUT2 (Prop_lut2_I1_O)        0.045    -0.311 r  ref_pll/sum[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.311    ref_pll/sum[3]_i_2_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.247 r  ref_pll/sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    ref_pll/sum_reg[3]_i_1_n_4
    SLICE_X94Y135        FDRE                                         r  ref_pll/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.958    -0.810    ref_pll/clk_out3
    SLICE_X94Y135        FDRE                                         r  ref_pll/sum_reg[3]/C
                         clock pessimism              0.247    -0.563    
    SLICE_X94Y135        FDRE (Hold_fdre_C_D)         0.134    -0.429    ref_pll/sum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_gen_clks
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y24   gen_clks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X83Y139    ref_pll/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X95Y135    ref_pll/adj_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X95Y137    ref_pll/adj_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X95Y137    ref_pll/adj_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X95Y138    ref_pll/adj_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X90Y131    ref_pll/refclksmp_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X90Y131    ref_pll/refclksmp_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X82Y125    ref_pll/refsmp_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X82Y125    ref_pll/refsmp_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y139    ref_pll/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y139    ref_pll/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X90Y131    ref_pll/refclksmp_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X90Y131    ref_pll/refclksmp_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X82Y125    ref_pll/refsmp_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.500       1.646      SLICE_X82Y125    ref_pll/refsmp_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y139    ref_pll/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X83Y139    ref_pll/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X85Y140    ref_pll/FSM_sequential_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clks
  To Clock:  clkfbout_gen_clks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clks
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y25   gen_clks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  gen_clks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_rxc
  To Clock:  RGMII_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.433ns (19.216%)  route 1.820ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.608     4.721    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y135        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.433     5.154 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.820     6.974    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.433ns (19.218%)  route 1.820ns (80.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        FDRE (Prop_fdre_C_Q)         0.433     5.149 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.820     6.969    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.433ns (19.594%)  route 1.777ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        FDRE (Prop_fdre_C_Q)         0.433     5.149 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.777     6.926    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.433ns (19.622%)  route 1.774ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        FDRE (Prop_fdre_C_Q)         0.433     5.149 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.774     6.922    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.433ns (20.342%)  route 1.696ns (79.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        FDRE (Prop_fdre_C_Q)         0.433     5.149 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.696     6.844    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.379ns (18.205%)  route 1.703ns (81.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.379     5.095 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.703     6.797    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.433ns (20.935%)  route 1.635ns (79.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.710ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.597     4.710    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.433     5.143 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.635     6.778    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.433ns (20.935%)  route 1.635ns (79.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.710ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.597     4.710    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.433     5.143 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.635     6.778    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.199    11.395    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.379ns (20.778%)  route 1.445ns (79.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.604     4.717    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.379     5.096 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.445     6.541    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -1.085    11.509    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.379ns (20.864%)  route 1.438ns (79.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.604     4.717    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.379     5.096 r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.438     6.533    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.961    10.698    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.077    10.775 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.490    12.265    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.365    12.630    
                         clock uncertainty           -0.035    12.594    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -1.091    11.503    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.389ns (17.451%)  route 1.840ns (82.549%))
  Logic Levels:           0  
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.245     2.546    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y139        IDDR (Prop_iddr_C_Q1)        0.389     2.935 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.840     4.775    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[2]
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.597     4.710    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.131     4.579    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.148     4.727    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.727    
                         arrival time                           4.775    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.389ns (17.125%)  route 1.883ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.245     2.546    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y140        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y140        IDDR (Prop_iddr_C_Q1)        0.389     2.935 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.883     4.817    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[3]
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.131     4.585    
    SLICE_X66Y130        FDRE (Hold_fdre_C_D)         0.158     4.743    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.743    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.389ns (16.414%)  route 1.981ns (83.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.239     2.540    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        IDDR (Prop_iddr_C_Q1)        0.389     2.929 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.981     4.910    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X100Y117       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.666     4.779    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y117       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.131     4.648    
    SLICE_X100Y117       FDRE (Hold_fdre_C_D)         0.158     4.806    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.806    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.389ns (15.996%)  route 2.043ns (84.004%))
  Logic Levels:           0  
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.246     2.547    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        IDDR (Prop_iddr_C_Q2)        0.389     2.936 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.043     4.979    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y135        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.608     4.721    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y135        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.131     4.590    
    SLICE_X66Y135        FDRE (Hold_fdre_C_D)         0.158     4.748    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.748    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.389ns (16.248%)  route 2.005ns (83.752%))
  Logic Levels:           0  
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.246     2.547    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        IDDR (Prop_iddr_C_Q1)        0.389     2.936 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.005     4.941    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[1]
    SLICE_X67Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.131     4.585    
    SLICE_X67Y130        FDRE (Hold_fdre_C_D)         0.115     4.700    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.389ns (15.690%)  route 2.090ns (84.310%))
  Logic Levels:           0  
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.245     2.546    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y139        IDDR (Prop_iddr_C_Q2)        0.389     2.935 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.090     5.025    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.131     4.585    
    SLICE_X66Y130        FDRE (Hold_fdre_C_D)         0.161     4.746    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.025    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.389ns (15.513%)  route 2.119ns (84.487%))
  Logic Levels:           0  
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.245     2.546    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y140        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y140        IDDR (Prop_iddr_C_Q2)        0.389     2.935 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.119     5.053    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.131     4.585    
    SLICE_X66Y130        FDRE (Hold_fdre_C_D)         0.161     4.746    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.250ns (16.547%)  route 1.261ns (83.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.827 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     0.918    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        IDDR (Prop_iddr_C_Q1)        0.180     1.098 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.867     1.964    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X100Y118       LUT2 (Prop_lut2_I1_O)        0.070     2.034 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.394     2.429    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X100Y120       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.260    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.289 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.953     2.242    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y120       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.189     2.054    
    SLICE_X100Y120       FDRE (Hold_fdre_C_D)         0.059     2.113    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.389ns (15.291%)  route 2.155ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     0.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.341     1.078    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.223     2.301 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.244     2.545    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y138        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        IDDR (Prop_iddr_C_Q2)        0.389     2.934 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.155     5.089    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[4]
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.160     3.028    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.085     3.113 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.603     4.716    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y130        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.131     4.585    
    SLICE_X66Y130        FDRE (Hold_fdre_C_D)         0.148     4.733    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.089    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.180ns (10.970%)  route 1.461ns (89.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.827 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     0.921    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y138        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        IDDR (Prop_iddr_C_Q1)        0.180     1.101 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.461     2.562    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.260    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.289 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.919     2.208    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y126        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.189     2.020    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.034     2.054    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y21  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y118   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y138   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y144   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y139   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y140   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y9      i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X67Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y126   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y130   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.379ns (4.193%)  route 8.659ns (95.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.432     2.511    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X57Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.379     2.890 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/Q
                         net (fo=95, routed)          8.659    11.549    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[2]
    SLICE_X111Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.415    12.398    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[2]/C
                         clock pessimism              0.192    12.590    
                         clock uncertainty           -0.154    12.436    
    SLICE_X111Y52        FDCE (Setup_fdce_C_D)       -0.073    12.363    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 0.379ns (4.242%)  route 8.555ns (95.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 12.396 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.432     2.511    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X57Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.379     2.890 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/Q
                         net (fo=95, routed)          8.555    11.445    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[2]
    SLICE_X109Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.413    12.396    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X109Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/C
                         clock pessimism              0.192    12.588    
                         clock uncertainty           -0.154    12.434    
    SLICE_X109Y52        FDCE (Setup_fdce_C_D)       -0.073    12.361    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.379ns (4.237%)  route 8.565ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 12.396 - 10.000 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.432     2.511    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X57Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.379     2.890 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[2]/Q
                         net (fo=95, routed)          8.565    11.455    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[2]
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.413    12.396    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[2]/C
                         clock pessimism              0.192    12.588    
                         clock uncertainty           -0.154    12.434    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.027    12.407    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.484ns (5.910%)  route 7.706ns (94.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 12.227 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.256    10.842    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/p_0_in
    SLICE_X33Y30         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.245    12.227    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X33Y30         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[127]/C
                         clock pessimism              0.097    12.324    
                         clock uncertainty           -0.154    12.170    
    SLICE_X33Y30         FDRE (Setup_fdre_C_R)       -0.352    11.818    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[127]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[56]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[56]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[60]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[60]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[80]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[80]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[84]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[84]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[84]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[87]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[87]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[87]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[87]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.484ns (5.917%)  route 7.696ns (94.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.246    10.832    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/p_0_in
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.328    12.310    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[91]/C
                         clock pessimism              0.097    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X18Y42         FDRE (Setup_fdre_C_R)       -0.423    11.830    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[91]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.361%)  route 0.128ns (47.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.591     0.927    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X28Y49         FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][18]/Q
                         net (fo=2, routed)           0.128     1.196    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/w_accum_mesg[0]
    SLICE_X26Y48         SRLC32E                                      r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.860     1.226    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/aclk
    SLICE_X26Y48         SRLC32E                                      r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.263     0.963    
    SLICE_X26Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.146    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.710%)  route 0.142ns (43.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.635     0.971    i_system_wrapper/system_i/axi_sysid_0/inst/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s_reg[11]/Q
                         net (fo=1, routed)           0.142     1.254    i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/Q[11]
    SLICE_X51Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.299 r  i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[11]_i_1/O
                         net (fo=1, routed)           0.000     1.299    i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[11]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.821     1.187    i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/s_axi_aclk
    SLICE_X51Y98         FDRE                                         r  i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d_reg[11]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.091     1.243    i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.549     0.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X37Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.188     1.214    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD3
    SLICE_X38Y81         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.815     1.181    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X38Y81         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.139    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y66    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y58    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y56    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y62    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y68    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y84    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y86    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/C
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y10    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y12    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.348ns (45.870%)  route 0.411ns (54.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 7.384 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.560     2.639    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.348     2.987 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.411     3.398    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.401     7.384    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism              0.229     7.613    
                         clock uncertainty           -0.083     7.530    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)       -0.161     7.369    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.433ns (50.198%)  route 0.430ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 7.384 - 5.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.558     2.637    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.433     3.070 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.430     3.500    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.401     7.384    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.253     7.637    
                         clock uncertainty           -0.083     7.554    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)       -0.015     7.539    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 7.386 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.560     2.639    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.348     2.987 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.289     3.276    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.403     7.386    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.253     7.639    
                         clock uncertainty           -0.083     7.556    
    SLICE_X111Y77        FDPE (Setup_fdpe_C_D)       -0.181     7.375    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 7.386 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.560     2.639    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.379     3.018 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.144     3.162    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.403     7.386    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.253     7.639    
                         clock uncertainty           -0.083     7.556    
    SLICE_X111Y77        FDPE (Setup_fdpe_C_D)       -0.032     7.524    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  4.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.626     0.962    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141     1.103 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.158    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.895     1.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.299     0.962    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075     1.037    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.626     0.962    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.090 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.116     1.205    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.895     1.261    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.299     0.962    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.017     0.979    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.724%)  route 0.173ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.624     0.960    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.173     1.296    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.893     1.259    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.299     0.960    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.059     1.019    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.496%)  route 0.160ns (55.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.626     0.962    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X111Y77        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.090 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.160     1.249    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.893     1.259    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.286     0.973    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)        -0.001     0.972    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y22   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X111Y77    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.827ns (26.717%)  route 2.268ns (73.283%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 7.476 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.387     5.568    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y130        LUT3 (Prop_lut3_I1_O)        0.275     5.843 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[12]_i_1/O
                         net (fo=1, routed)           0.000     5.843    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[12]_i_1_n_0
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.494     7.476    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/C
                         clock pessimism              0.208     7.684    
                         clock uncertainty           -0.083     7.601    
    SLICE_X98Y130        FDRE (Setup_fdre_C_D)        0.076     7.677    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.848ns (27.211%)  route 2.268ns (72.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 7.476 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.387     5.568    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y130        LUT3 (Prop_lut3_I1_O)        0.296     5.864 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[12]_i_1/O
                         net (fo=1, routed)           0.000     5.864    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[12]
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.494     7.476    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.208     7.684    
                         clock uncertainty           -0.083     7.601    
    SLICE_X98Y130        FDRE (Setup_fdre_C_D)        0.106     7.707    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.827ns (27.399%)  route 2.191ns (72.601%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 7.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.310     5.491    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y131        LUT3 (Prop_lut3_I1_O)        0.275     5.766 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[14]_i_1/O
                         net (fo=1, routed)           0.000     5.766    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[14]_i_1_n_0
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.495     7.477    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/C
                         clock pessimism              0.208     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X98Y131        FDRE (Setup_fdre_C_D)        0.072     7.674    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.662ns (24.437%)  route 2.047ns (75.563%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 7.476 - 5.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.668     2.747    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y133       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y133       FDRE (Prop_fdre_C_Q)         0.433     3.180 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/Q
                         net (fo=6, routed)           1.204     4.384    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/WE
    SLICE_X104Y130       LUT6 (Prop_lut6_I0_O)        0.105     4.489 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_i_2/O
                         net (fo=4, routed)           0.554     5.043    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG1
    SLICE_X103Y130       LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_i_1/O
                         net (fo=1, routed)           0.289     5.456    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_i_1_n_0
    SLICE_X103Y130       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.494     7.476    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X103Y130       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
                         clock pessimism              0.208     7.684    
                         clock uncertainty           -0.083     7.601    
    SLICE_X103Y130       FDRE (Setup_fdre_C_D)       -0.221     7.380    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.837ns (27.639%)  route 2.191ns (72.361%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 7.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.310     5.491    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y131        LUT3 (Prop_lut3_I1_O)        0.285     5.776 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=1, routed)           0.000     5.776    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[14]
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.495     7.477    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.208     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X98Y131        FDRE (Setup_fdre_C_D)        0.106     7.708    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.827ns (28.223%)  route 2.103ns (71.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 7.476 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.222     5.403    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y130        LUT3 (Prop_lut3_I1_O)        0.275     5.678 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1/O
                         net (fo=1, routed)           0.000     5.678    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1_n_0
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.494     7.476    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y130        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/C
                         clock pessimism              0.208     7.684    
                         clock uncertainty           -0.083     7.601    
    SLICE_X98Y130        FDRE (Setup_fdre_C_D)        0.074     7.675    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.827ns (28.233%)  route 2.102ns (71.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 7.475 - 5.000 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.669     2.748    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y134       FDRE (Prop_fdre_C_Q)         0.433     3.181 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/Q
                         net (fo=9, routed)           0.881     4.062    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]
    SLICE_X105Y135       LUT5 (Prop_lut5_I2_O)        0.119     4.181 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1/O
                         net (fo=33, routed)          1.221     5.402    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X98Y129        LUT3 (Prop_lut3_I1_O)        0.275     5.677 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.677    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X98Y129        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.493     7.475    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y129        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C
                         clock pessimism              0.208     7.683    
                         clock uncertainty           -0.083     7.600    
    SLICE_X98Y129        FDRE (Setup_fdre_C_D)        0.076     7.676    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.538ns (19.855%)  route 2.172ns (80.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 7.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.673     2.752    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.433     3.185 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=22, routed)          1.089     4.274    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_IN
    SLICE_X103Y132       LUT2 (Prop_lut2_I0_O)        0.105     4.379 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1/O
                         net (fo=32, routed)          1.082     5.462    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.495     7.477    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]/C
                         clock pessimism              0.208     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X98Y131        FDRE (Setup_fdre_C_CE)      -0.136     7.466    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.538ns (19.855%)  route 2.172ns (80.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 7.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.673     2.752    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.433     3.185 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=22, routed)          1.089     4.274    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_IN
    SLICE_X103Y132       LUT2 (Prop_lut2_I0_O)        0.105     4.379 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1/O
                         net (fo=32, routed)          1.082     5.462    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.495     7.477    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y131        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.208     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X98Y131        FDRE (Setup_fdre_C_CE)      -0.136     7.466    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.538ns (19.875%)  route 2.169ns (80.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 7.475 - 5.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.673     2.752    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.433     3.185 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=22, routed)          1.089     4.274    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_IN
    SLICE_X103Y132       LUT2 (Prop_lut2_I0_O)        0.105     4.379 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1/O
                         net (fo=32, routed)          1.079     5.459    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0
    SLICE_X98Y129        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.493     7.475    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y129        FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/C
                         clock pessimism              0.208     7.683    
                         clock uncertainty           -0.083     7.600    
    SLICE_X98Y129        FDRE (Setup_fdre_C_CE)      -0.136     7.464    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.687     1.023    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X105Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y137       FDRE (Prop_fdre_C_Q)         0.141     1.164 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/Q
                         net (fo=1, routed)           0.053     1.217    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG2
    SLICE_X104Y137       FDSE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.961     1.327    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDSE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                         clock pessimism             -0.291     1.036    
    SLICE_X104Y137       FDSE (Hold_fdse_C_D)         0.076     1.112    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.706     1.042    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/clkin_out
    SLICE_X111Y123       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128     1.170 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.057     1.227    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X110Y123       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.979     1.345    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/clkin_out
    SLICE_X110Y123       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism             -0.290     1.055    
    SLICE_X110Y123       FDRE (Hold_fdre_C_D)         0.018     1.073    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.704%)  route 0.122ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.687     1.023    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X103Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDRE (Prop_fdre_C_Q)         0.141     1.164 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/Q
                         net (fo=2, routed)           0.122     1.286    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG2
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.961     1.327    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                         clock pessimism             -0.268     1.059    
    SLICE_X104Y137       FDRE (Hold_fdre_C_D)         0.060     1.119    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.754%)  route 0.120ns (39.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.686     1.022    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X105Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y134       FDRE (Prop_fdre_C_Q)         0.141     1.163 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg[0]/Q
                         net (fo=4, routed)           0.120     1.283    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/OPCODE_reg_n_0_[0]
    SLICE_X104Y133       LUT6 (Prop_lut6_I2_O)        0.045     1.328 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1/O
                         net (fo=1, routed)           0.000     1.328    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1_n_0
    SLICE_X104Y133       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.958     1.324    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X104Y133       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
                         clock pessimism             -0.289     1.035    
    SLICE_X104Y133       FDRE (Hold_fdre_C_D)         0.121     1.156    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.682     1.018    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X105Y130       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDRE (Prop_fdre_C_Q)         0.141     1.159 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/Q
                         net (fo=7, routed)           0.128     1.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[1]
    SLICE_X102Y130       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.954     1.320    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X102Y130       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[1]/C
                         clock pessimism             -0.268     1.052    
    SLICE_X102Y130       FDRE (Hold_fdre_C_D)         0.059     1.111    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.686     1.022    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X103Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_fdre_C_Q)         0.141     1.163 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.114     1.277    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X102Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.958     1.324    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X102Y134       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.289     1.035    
    SLICE_X102Y134       FDRE (Hold_fdre_C_D)         0.059     1.094    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.687     1.023    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.148     1.171 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.057     1.228    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X104Y137       LUT2 (Prop_lut2_I1_O)        0.098     1.326 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.326    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.961     1.327    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X104Y137       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.304     1.023    
    SLICE_X104Y137       FDRE (Hold_fdre_C_D)         0.120     1.143    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.156%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.708     1.044    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/clk
    SLICE_X112Y121       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDPE (Prop_fdpe_C_Q)         0.148     1.192 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.057     1.249    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X112Y121       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.982     1.348    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/clk
    SLICE_X112Y121       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.304     1.044    
    SLICE_X112Y121       FDPE (Hold_fdpe_C_D)         0.022     1.066    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.105%)  route 0.158ns (45.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.680     1.016    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X101Y128       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDRE (Prop_fdre_C_Q)         0.141     1.157 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/Q
                         net (fo=4, routed)           0.158     1.315    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_n_0
    SLICE_X102Y128       LUT5 (Prop_lut5_I2_O)        0.045     1.360 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.360    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1_n_0
    SLICE_X102Y128       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.952     1.318    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X102Y128       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/C
                         clock pessimism             -0.268     1.050    
    SLICE_X102Y128       FDRE (Hold_fdre_C_D)         0.121     1.171    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.704     1.040    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X106Y125       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDPE (Prop_fdpe_C_Q)         0.128     1.168 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.058     1.226    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X106Y125       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.975     1.341    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X106Y125       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.301     1.040    
    SLICE_X106Y125       FDPE (Hold_fdpe_C_D)        -0.008     1.032    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y125   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X101Y129   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y132   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y128   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y125   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y125   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y125   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y125   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y127   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.470         100.000     98.530     BUFR_X1Y4        i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      398.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         400.000     398.408    BUFGCTRL_X0Y16  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         400.000     398.408    BUFGCTRL_X0Y17  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.874ns (54.279%)  route 1.579ns (45.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.579     9.483    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[3]
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.429    13.383    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.445    13.828    
                         clock uncertainty           -0.066    13.762    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.059    13.703    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.874ns (54.206%)  route 1.583ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.583     9.488    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[2]
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.429    13.383    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.445    13.828    
                         clock uncertainty           -0.066    13.762    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.047    13.715    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.874ns (54.544%)  route 1.562ns (45.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.562     9.467    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[6]
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.429    13.383    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.445    13.828    
                         clock uncertainty           -0.066    13.762    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.042    13.720    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.874ns (55.312%)  route 1.514ns (44.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.514     9.419    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[1]
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.436    13.390    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.445    13.835    
                         clock uncertainty           -0.066    13.769    
    SLICE_X65Y118        FDRE (Setup_fdre_C_D)       -0.073    13.696    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.398ns (12.937%)  route 2.678ns (87.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.661     6.033    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y127       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDPE (Prop_fdpe_C_Q)         0.398     6.431 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          2.678     9.109    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_0
    OLOGIC_X1Y148        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552    13.506    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y148        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism              0.529    14.035    
                         clock uncertainty           -0.066    13.969    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_R)       -0.560    13.409    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.874ns (55.811%)  route 1.484ns (44.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.484     9.389    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[0]
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.436    13.390    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.445    13.835    
                         clock uncertainty           -0.066    13.769    
    SLICE_X65Y118        FDRE (Setup_fdre_C_D)       -0.075    13.694    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.874ns (55.385%)  route 1.510ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.510     9.414    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[4]
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.436    13.390    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.445    13.835    
                         clock uncertainty           -0.066    13.769    
    SLICE_X65Y118        FDRE (Setup_fdre_C_D)       -0.042    13.727    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.874ns (55.402%)  route 1.509ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.509     9.413    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[5]
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.436    13.390    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.445    13.835    
                         clock uncertainty           -0.066    13.769    
    SLICE_X65Y118        FDRE (Setup_fdre_C_D)       -0.039    13.730    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.790ns (54.117%)  route 1.518ns (45.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      1.790     7.821 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.518     9.339    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_ER_i
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.436    13.390    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X65Y118        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.445    13.835    
                         clock uncertainty           -0.066    13.769    
    SLICE_X65Y118        FDRE (Setup_fdre_C_D)       -0.044    13.725    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.874ns (58.798%)  route 1.313ns (41.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     2.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     4.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.659     6.031    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      1.874     7.905 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.313     9.218    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[7]
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.429    13.383    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X64Y124        FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.445    13.828    
                         clock uncertainty           -0.066    13.762    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.039    13.723    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  4.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.678     2.209    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.148     2.357 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.057     2.414    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.950     2.833    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.624     2.209    
    SLICE_X104Y126       FDPE (Hold_fdpe_C_D)         0.022     2.231    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.628%)  route 0.146ns (43.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.213    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X101Y119       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.354 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.146     2.499    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X100Y119       LUT5 (Prop_lut5_I3_O)        0.049     2.548 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.548    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS
    SLICE_X100Y119       FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     2.837    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X100Y119       FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.611     2.226    
    SLICE_X100Y119       FDRE (Hold_fdre_C_D)         0.131     2.357    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.105%)  route 0.146ns (43.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.213    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X101Y119       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.354 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.146     2.499    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X100Y119       LUT5 (Prop_lut5_I3_O)        0.045     2.544 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.544    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL
    SLICE_X100Y119       FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     2.837    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    SLICE_X100Y119       FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.611     2.226    
    SLICE_X100Y119       FDRE (Hold_fdre_C_D)         0.121     2.347    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.148ns (50.782%)  route 0.143ns (49.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.678     2.209    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.148     2.357 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.143     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X104Y127       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.952     2.835    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y127       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.611     2.224    
    SLICE_X104Y127       FDPE (Hold_fdpe_C_D)         0.007     2.231    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.678     2.209    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.164     2.373 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.167     2.540    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.950     2.833    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.624     2.209    
    SLICE_X104Y126       FDPE (Hold_fdpe_C_D)         0.053     2.262    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.361%)  route 0.233ns (58.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.678     2.209    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.164     2.373 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.233     2.605    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.950     2.833    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.624     2.209    
    SLICE_X104Y126       FDPE (Hold_fdpe_C_D)         0.064     2.273    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.755%)  route 0.234ns (61.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.678     2.209    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.148     2.357 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.234     2.590    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.950     2.833    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y126       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.624     2.209    
    SLICE_X104Y126       FDPE (Hold_fdpe_C_D)         0.022     2.231    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.148ns (17.436%)  route 0.701ns (82.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.680     2.211    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y127       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDPE (Prop_fdpe_C_Q)         0.148     2.359 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.701     3.059    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_0
    OLOGIC_X1Y119        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.980     2.863    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y119        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.590     2.273    
    OLOGIC_X1Y119        ODDR (Hold_oddr_C_R)         0.423     2.696    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.177%)  route 0.284ns (66.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.709     2.240    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X107Y119       FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDRE (Prop_fdre_C_Q)         0.141     2.381 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/Q
                         net (fo=2, routed)           0.284     2.665    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg_n_0_[0]
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.980     2.863    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.590     2.273    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.093     2.180    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.148ns (15.225%)  route 0.824ns (84.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.590     0.926    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.504    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.530 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.680     2.211    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X104Y127       FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDPE (Prop_fdpe_C_Q)         0.148     2.359 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.824     3.183    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_0
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.859     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.854    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.883 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.980     2.863    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.590     2.273    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_R)         0.423     2.696    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y143    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y119    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y120    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y141    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y142    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y124    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y124    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X100Y119   i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_CRS_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X65Y118    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y124    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y124    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.127ns (31.779%)  route 2.419ns (68.221%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 7.848 - 4.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.407     4.222    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X40Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.379     4.601 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/Q
                         net (fo=27, routed)          1.360     5.961    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/counter_at_tdd_vco_tx_off_21_carry__0[0]
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.105     6.066 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/counter_at_tdd_vco_tx_off_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.066    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp_n_3
    SLICE_X27Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.506 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.604 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry__0/CO[3]
                         net (fo=1, routed)           1.059     7.663    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_tx_off_2_reg[0]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.105     7.768 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_tx_off_2_i_1/O
                         net (fo=1, routed)           0.000     7.768    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_20
    SLICE_X37Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.253     7.848    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X37Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/C
                         clock pessimism              0.316     8.164    
                         clock uncertainty           -0.035     8.128    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.032     8.160    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.046ns (29.402%)  route 2.512ns (70.598%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 7.848 - 4.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.408     4.223    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X39Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.379     4.602 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[15]/Q
                         net (fo=26, routed)          1.456     6.058    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/Q[15]
    SLICE_X29Y36         LUT6 (Prop_lut6_I0_O)        0.105     6.163 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/counter_at_tdd_vco_rx_off_21_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.163    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp_n_6
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.620 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_21_carry__0/CO[3]
                         net (fo=1, routed)           1.055     7.675    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_rx_off_2_reg[0]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.105     7.780 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_rx_off_2_i_1/O
                         net (fo=1, routed)           0.000     7.780    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_20
    SLICE_X37Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.253     7.848    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X37Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/C
                         clock pessimism              0.347     8.195    
                         clock uncertainty           -0.035     8.159    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.030     8.189    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.538ns (18.299%)  route 2.402ns (81.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 7.955 - 4.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.451     4.266    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X86Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.433     4.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=281, routed)         1.125     5.823    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/SR[0]
    SLICE_X82Y36         LUT2 (Prop_lut2_I0_O)        0.105     5.928 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_0_m[1][15]_i_1/O
                         net (fo=104, routed)         1.277     7.206    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][15]_0[0]
    SLICE_X102Y32        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.360     7.955    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X102Y32        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][14]/C
                         clock pessimism              0.220     8.174    
                         clock uncertainty           -0.035     8.139    
    SLICE_X102Y32        FDRE (Setup_fdre_C_R)       -0.423     7.716    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][14]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.538ns (18.299%)  route 2.402ns (81.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 7.955 - 4.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.451     4.266    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X86Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.433     4.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=281, routed)         1.125     5.823    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/SR[0]
    SLICE_X82Y36         LUT2 (Prop_lut2_I0_O)        0.105     5.928 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_0_m[1][15]_i_1/O
                         net (fo=104, routed)         1.277     7.206    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][15]_0[0]
    SLICE_X102Y32        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.360     7.955    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X102Y32        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][15]/C
                         clock pessimism              0.220     8.174    
                         clock uncertainty           -0.035     8.139    
    SLICE_X102Y32        FDRE (Setup_fdre_C_R)       -0.423     7.716    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][15]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.589ns (20.024%)  route 2.352ns (79.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 7.899 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.469     4.284    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X80Y45         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.379     4.663 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/Q
                         net (fo=2, routed)           1.347     6.009    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_enable_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.105     6.114 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.390     6.505    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.105     6.610 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.615     7.225    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.304     7.899    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.316     8.215    
                         clock uncertainty           -0.035     8.179    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.423     7.756    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.589ns (20.024%)  route 2.352ns (79.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 7.899 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.469     4.284    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X80Y45         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.379     4.663 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/Q
                         net (fo=2, routed)           1.347     6.009    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_enable_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.105     6.114 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.390     6.505    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.105     6.610 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.615     7.225    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.304     7.899    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.316     8.215    
                         clock uncertainty           -0.035     8.179    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.423     7.756    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.589ns (20.024%)  route 2.352ns (79.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 7.899 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.469     4.284    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X80Y45         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.379     4.663 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/Q
                         net (fo=2, routed)           1.347     6.009    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_enable_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.105     6.114 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.390     6.505    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.105     6.610 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.615     7.225    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.304     7.899    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[3]/C
                         clock pessimism              0.316     8.215    
                         clock uncertainty           -0.035     8.179    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.423     7.756    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.589ns (20.024%)  route 2.352ns (79.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 7.899 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.469     4.284    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X80Y45         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.379     4.663 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/Q
                         net (fo=2, routed)           1.347     6.009    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_enable_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.105     6.114 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.390     6.505    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.105     6.610 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.615     7.225    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.304     7.899    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X58Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[4]/C
                         clock pessimism              0.316     8.215    
                         clock uncertainty           -0.035     8.179    
    SLICE_X58Y46         FDRE (Setup_fdre_C_R)       -0.423     7.756    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.589ns (20.024%)  route 2.352ns (79.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 7.899 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.469     4.284    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/clk
    SLICE_X80Y45         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.379     4.663 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_enable_int_reg/Q
                         net (fo=2, routed)           1.347     6.009    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_enable_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I1_O)        0.105     6.114 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.390     6.505    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_3_n_0
    SLICE_X58Y50         LUT4 (Prop_lut4_I3_O)        0.105     6.610 r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.615     7.225    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0
    SLICE_X59Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.304     7.899    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X59Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.316     8.215    
                         clock uncertainty           -0.035     8.179    
    SLICE_X59Y46         FDRE (Setup_fdre_C_R)       -0.352     7.827    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.130ns (34.832%)  route 2.114ns (65.168%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 7.829 - 4.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.407     4.222    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X40Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.379     4.601 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[0]/Q
                         net (fo=27, routed)          1.265     5.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg_n_0_[0]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.105     5.970 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_21_carry_i_4/O
                         net (fo=1, routed)           0.000     5.970    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_21_carry_i_4_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.410    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_21_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.508 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_21_carry__0/CO[3]
                         net (fo=1, routed)           0.849     7.358    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_dp_on_2_reg[0]
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.108     7.466 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_dp_on_2_i_1/O
                         net (fo=1, routed)           0.000     7.466    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_20
    SLICE_X44Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.234     7.829    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X44Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_2_reg/C
                         clock pessimism              0.220     8.049    
                         clock uncertainty           -0.035     8.013    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069     8.082    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_on_2_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.253%)  route 0.216ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.540     1.592    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X51Y76         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.128     1.720 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[39]/Q
                         net (fo=1, routed)           0.216     1.936    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/Q[31]
    SLICE_X47Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.812     1.959    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/clk
    SLICE_X47Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[15]/C
                         clock pessimism             -0.100     1.860    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.018     1.878    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (70.966%)  route 0.127ns (29.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.546     1.598    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/clk
    SLICE_X50Y26         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.762 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[9]/Q
                         net (fo=2, routed)           0.127     1.889    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_x_reg[13]_0[9]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.035    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__1_n_5
    SLICE_X49Y26         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.814     1.961    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/clk
    SLICE_X49Y26         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[10]/C
                         clock pessimism             -0.100     1.862    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.105     1.967    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (70.966%)  route 0.127ns (29.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/clk
    SLICE_X50Y24         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[1]/Q
                         net (fo=2, routed)           0.127     1.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_x_reg[13]_0[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.034 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     2.034    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry_n_5
    SLICE_X49Y24         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.813     1.960    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/clk
    SLICE_X49Y24         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[2]/C
                         clock pessimism             -0.100     1.861    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.105     1.966    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (70.966%)  route 0.127ns (29.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/clk
    SLICE_X50Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[5]/Q
                         net (fo=2, routed)           0.127     1.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_x_reg[13]_0[5]
    SLICE_X49Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.034 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.034    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__0_n_5
    SLICE_X49Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.813     1.960    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/clk
    SLICE_X49Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[6]/C
                         clock pessimism             -0.100     1.861    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.105     1.966    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.308ns (71.160%)  route 0.125ns (28.840%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.555     1.607    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/clk
    SLICE_X49Y32         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_z_reg[11]/Q
                         net (fo=2, routed)           0.125     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg[12]_2[11]
    SLICE_X51Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.986 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.986    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.040    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__2_n_7
    SLICE_X51Y33         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.818     1.965    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/clk
    SLICE_X51Y33         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg[12]/C
                         clock pessimism             -0.100     1.866    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.105     1.971    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.868%)  route 0.219ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.542     1.594    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X50Y77         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     1.758 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/Q
                         net (fo=1, routed)           0.219     1.977    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].data_int_reg[0]_0[19]
    SLICE_X41Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.811     1.958    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/clk
    SLICE_X41Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/C
                         clock pessimism             -0.100     1.859    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.047     1.906    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.252ns (55.637%)  route 0.201ns (44.363%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.584     1.636    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X89Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg[10]/Q
                         net (fo=2, routed)           0.201     1.978    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_incr_1_reg_n_0_[10]
    SLICE_X84Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.023 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1[1][8]_i_3/O
                         net (fo=1, routed)           0.000     2.023    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1[1][8]_i_3_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.089 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.089    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][8]_i_1_n_5
    SLICE_X84Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.859     2.006    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X84Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]/C
                         clock pessimism             -0.095     1.912    
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.105     2.017    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.177%)  route 0.225ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.590     1.642    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X82Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][9]/Q
                         net (fo=1, routed)           0.225     2.031    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]_1[6]
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[6]/C
                         clock pessimism             -0.095     1.905    
    SLICE_X82Y56         FDRE (Hold_fdre_C_D)         0.052     1.957    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.258%)  route 0.224ns (51.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.614     1.666    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/clk
    SLICE_X102Y45        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y45        FDRE (Prop_fdre_C_Q)         0.164     1.830 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_p_reg[28]/Q
                         net (fo=1, routed)           0.224     2.054    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_p[28]
    SLICE_X103Y53        LUT3 (Prop_lut3_I0_O)        0.045     2.099 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.099    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int[14]_i_1__1_n_0
    SLICE_X103Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.878     2.025    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/clk
    SLICE_X103Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int_reg[14]/C
                         clock pessimism             -0.095     1.931    
    SLICE_X103Y53        FDRE (Hold_fdre_C_D)         0.091     2.022    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.382%)  route 0.252ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.544     1.596    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X50Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164     1.760 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/Q
                         net (fo=1, routed)           0.252     2.013    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/Q[9]
    SLICE_X44Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.812     1.959    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/clk
    SLICE_X44Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[9]/C
                         clock pessimism             -0.100     1.860    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.075     1.935    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X3Y9   i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y11  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X3Y36   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X2Y32   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X2Y30   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X3Y34   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X2Y31   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X2Y29   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X3Y26   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         4.000       2.184      DSP48_X2Y22   i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X62Y67  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X62Y67  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y78  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y78  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X62Y67  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X62Y67  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y78  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y78  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X38Y77  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       10.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.039ns (21.628%)  route 3.765ns (78.372%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.343ns = ( 23.343 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.900    12.838    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.271    23.343    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism              0.609    23.951    
                         clock uncertainty           -0.035    23.916    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    23.367    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         23.367    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.722ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.335ns (45.087%)  route 2.844ns (54.913%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=3, routed)           1.863    12.081    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[57]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.105    12.186 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3/O
                         net (fo=2, routed)           0.981    13.167    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.105    13.272 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[25]_i_1/O
                         net (fo=1, routed)           0.000    13.272    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[25]
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/C
                         clock pessimism              0.693    24.000    
                         clock uncertainty           -0.035    23.964    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.030    23.994    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                 10.722    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.354ns (45.288%)  route 2.844ns (54.712%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=3, routed)           1.863    12.081    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[57]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.105    12.186 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3/O
                         net (fo=2, routed)           0.981    13.167    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.291 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.291    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[9]
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/C
                         clock pessimism              0.693    24.000    
                         clock uncertainty           -0.035    23.964    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.069    24.033    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         24.033    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 23.300 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    23.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/C
                         clock pessimism              0.609    23.909    
                         clock uncertainty           -0.035    23.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    23.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 23.300 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    23.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/C
                         clock pessimism              0.609    23.909    
                         clock uncertainty           -0.035    23.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    23.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 23.300 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    23.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/C
                         clock pessimism              0.609    23.909    
                         clock uncertainty           -0.035    23.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    23.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 23.300 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    23.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/C
                         clock pessimism              0.609    23.909    
                         clock uncertainty           -0.035    23.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    23.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             11.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 2.335ns (48.864%)  route 2.444ns (51.136%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 23.326 - 16.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[3]
                         net (fo=3, routed)           1.580    11.799    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[35]
    SLICE_X31Y49         LUT5 (Prop_lut5_I1_O)        0.105    11.904 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[3]_i_2/O
                         net (fo=2, routed)           0.863    12.767    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[3]_i_2_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.105    12.872 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[19]_i_1/O
                         net (fo=1, routed)           0.000    12.872    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[19]
    SLICE_X35Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.254    23.326    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X35Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/C
                         clock pessimism              0.597    23.922    
                         clock uncertainty           -0.035    23.887    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.030    23.917    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]
  -------------------------------------------------------------------
                         required time                         23.917    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                 11.045    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.018ns (21.593%)  route 3.696ns (78.407%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 23.292 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.325    11.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_ready
    SLICE_X51Y79         LUT3 (Prop_lut3_I1_O)        0.267    12.146 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id[0]_i_1/O
                         net (fo=4, routed)           0.602    12.748    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/p_1_in
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.220    23.292    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/C
                         clock pessimism              0.722    24.014    
                         clock uncertainty           -0.035    23.978    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.168    23.810    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]
  -------------------------------------------------------------------
                         required time                         23.810    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.018ns (21.593%)  route 3.696ns (78.407%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 23.292 - 16.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.325    11.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_ready
    SLICE_X51Y79         LUT3 (Prop_lut3_I1_O)        0.267    12.146 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id[0]_i_1/O
                         net (fo=4, routed)           0.602    12.748    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/p_1_in
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.220    23.292    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
                         clock pessimism              0.722    24.014    
                         clock uncertainty           -0.035    23.978    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.168    23.810    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]
  -------------------------------------------------------------------
                         required time                         23.810    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 11.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.558     3.132    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X33Y55         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/Q
                         net (fo=1, routed)           0.303     3.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[32]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.865     4.027    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.839     3.188    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     3.484    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.726%)  route 0.266ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.557     3.131    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X36Y51         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     3.279 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/Q
                         net (fo=1, routed)           0.266     3.546    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[1]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.865     4.027    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.205    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.243     3.448    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.563     3.137    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X38Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     3.301 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/Q
                         net (fo=1, routed)           0.246     3.548    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_data_2[7]
    SLICE_X52Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.826     3.988    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X52Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/C
                         clock pessimism             -0.593     3.396    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.047     3.443    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.574%)  route 0.236ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.548     3.122    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y64         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.148     3.270 r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/Q
                         net (fo=5, routed)           0.236     3.506    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/D[2]
    SLICE_X46Y62         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.820     3.982    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X46Y62         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/C
                         clock pessimism             -0.593     3.390    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.010     3.400    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.556     3.130    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     3.271 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.855     3.130    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.078     3.208    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.544     3.118    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.315    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.809     3.971    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.853     3.118    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.078     3.196    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.556     3.130    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     3.271 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/C
                         clock pessimism             -0.855     3.130    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.076     3.206    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.544     3.118    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.315    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.809     3.971    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/C
                         clock pessimism             -0.853     3.118    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.076     3.194    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.551     3.125    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     3.266 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.322    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.817     3.979    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.854     3.125    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     3.200    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.550     3.124    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     3.265 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.321    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.816     3.978    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.854     3.124    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.075     3.199    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.000      13.830     RAMB36_X2Y10    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.000      13.830     RAMB36_X2Y12    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.000      13.830     RAMB36_X3Y9     i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.000      13.830     RAMB36_X2Y11    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         16.000      14.408     BUFGCTRL_X0Y23  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X37Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X38Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X35Y86    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X35Y86    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X34Y88    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.039ns (21.628%)  route 3.765ns (78.372%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.343ns = ( 15.343 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.900    12.838    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.271    15.343    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism              0.609    15.951    
                         clock uncertainty           -0.035    15.916    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    15.367    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.335ns (45.087%)  route 2.844ns (54.913%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=3, routed)           1.863    12.081    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[57]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.105    12.186 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3/O
                         net (fo=2, routed)           0.981    13.167    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.105    13.272 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[25]_i_1/O
                         net (fo=1, routed)           0.000    13.272    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[25]
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]/C
                         clock pessimism              0.693    16.000    
                         clock uncertainty           -0.035    15.964    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.030    15.994    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[25]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.354ns (45.288%)  route 2.844ns (54.712%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=3, routed)           1.863    12.081    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[57]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.105    12.186 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3/O
                         net (fo=2, routed)           0.981    13.167    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_3_n_0
    SLICE_X41Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.291 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.291    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[9]
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]/C
                         clock pessimism              0.693    16.000    
                         clock uncertainty           -0.035    15.964    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.069    16.033    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         16.033    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 15.300 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    15.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/C
                         clock pessimism              0.609    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    15.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 15.300 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    15.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/C
                         clock pessimism              0.609    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    15.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 15.300 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    15.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/C
                         clock pessimism              0.609    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    15.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.039ns (22.971%)  route 3.484ns (77.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 15.300 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.096    11.650    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X47Y71         LUT4 (Prop_lut4_I1_O)        0.288    11.938 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.619    12.557    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.228    15.300    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X45Y66         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/C
                         clock pessimism              0.609    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.330    15.543    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 2.335ns (48.864%)  route 2.444ns (51.136%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 15.326 - 8.000 ) 
    Source Clock Delay      (SCD):    8.093ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.425     8.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.125    10.218 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOBDO[3]
                         net (fo=3, routed)           1.580    11.799    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[35]
    SLICE_X31Y49         LUT5 (Prop_lut5_I1_O)        0.105    11.904 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[3]_i_2/O
                         net (fo=2, routed)           0.863    12.767    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[3]_i_2_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.105    12.872 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[19]_i_1/O
                         net (fo=1, routed)           0.000    12.872    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[19]
    SLICE_X35Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.254    15.326    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X35Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]/C
                         clock pessimism              0.597    15.922    
                         clock uncertainty           -0.035    15.887    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.030    15.917    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[19]
  -------------------------------------------------------------------
                         required time                         15.917    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.018ns (21.593%)  route 3.696ns (78.407%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 15.292 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.325    11.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_ready
    SLICE_X51Y79         LUT3 (Prop_lut3_I1_O)        0.267    12.146 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id[0]_i_1/O
                         net (fo=4, routed)           0.602    12.748    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/p_1_in
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.220    15.292    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/C
                         clock pessimism              0.722    16.014    
                         clock uncertainty           -0.035    15.978    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.168    15.810    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]
  -------------------------------------------------------------------
                         required time                         15.810    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.018ns (21.593%)  route 3.696ns (78.407%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 15.292 - 8.000 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.365     8.034    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.379     8.413 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/active_reg/Q
                         net (fo=12, routed)          0.836     9.248    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_ram_reg
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.105     9.353 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           0.933    10.287    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X44Y56         LUT3 (Prop_lut3_I2_O)        0.267    10.554 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.325    11.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_ready
    SLICE_X51Y79         LUT3 (Prop_lut3_I1_O)        0.267    12.146 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id[0]_i_1/O
                         net (fo=4, routed)           0.602    12.748    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/p_1_in
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.220    15.292    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X51Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
                         clock pessimism              0.722    16.014    
                         clock uncertainty           -0.035    15.978    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.168    15.810    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]
  -------------------------------------------------------------------
                         required time                         15.810    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  3.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.558     3.132    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X33Y55         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[32]/Q
                         net (fo=1, routed)           0.303     3.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[32]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.865     4.027    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.839     3.188    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     3.484    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.726%)  route 0.266ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.557     3.131    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X36Y51         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     3.279 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[1]/Q
                         net (fo=1, routed)           0.266     3.546    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[1]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.865     4.027    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.205    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.243     3.448    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.563     3.137    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
    SLICE_X38Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     3.301 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[39]/Q
                         net (fo=1, routed)           0.246     3.548    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_data_2[7]
    SLICE_X52Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.826     3.988    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X52Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]/C
                         clock pessimism             -0.593     3.396    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.047     3.443    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/g_in[2].din_wdata_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.574%)  route 0.236ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.548     3.122    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y64         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.148     3.270 r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_reg[2]/Q
                         net (fo=5, routed)           0.236     3.506    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/D[2]
    SLICE_X46Y62         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.820     3.982    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X46Y62         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]/C
                         clock pessimism             -0.593     3.390    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.010     3.400    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/enable_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.556     3.130    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     3.271 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.855     3.130    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.078     3.208    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.544     3.118    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.315    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.809     3.971    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]/C
                         clock pessimism             -0.853     3.118    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.078     3.196    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.556     3.130    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     3.271 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/fifo_wr_clk
    SLICE_X33Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]/C
                         clock pessimism             -0.855     3.130    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.076     3.206    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.544     3.118    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.315    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.809     3.971    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X47Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/C
                         clock pessimism             -0.853     3.118    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.076     3.194    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.551     3.125    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     3.266 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.322    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.817     3.979    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X37Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.854     3.125    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     3.200    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.550     3.124    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     3.265 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.321    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.816     3.978    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X39Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.854     3.124    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.075     3.199    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y10    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y9     i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y11    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y23  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y84    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y86    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y86    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y88    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X38Y83    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y80    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clks
  To Clock:  clk_out3_gen_clks

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclksmp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.379ns (20.954%)  route 1.430ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 3.521 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.002    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.565 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.681    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.085    -2.596 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.662    -0.934    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDRE (Prop_fdre_C_Q)         0.379    -0.555 r  ref_pll/refclk_div_reg/Q
                         net (fo=2, routed)           1.430     0.875    ref_pll/refclk_div
    SLICE_X90Y131        SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     6.765    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     0.237 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     1.952    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     2.029 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         1.492     3.521    ref_pll/clk_out3
    SLICE_X90Y131        SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/CLK
                         clock pessimism              0.197     3.718    
                         clock uncertainty           -0.241     3.477    
    SLICE_X90Y131        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037     3.440    ref_pll/refclksmp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.440    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclksmp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.550%)  route 0.766ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.629    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.984 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.287    gen_clks/inst/clk_out1_gen_clks
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.681    -0.580    ref_pll/clk_out1
    SLICE_X91Y131        FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ref_pll/refclk_div_reg/Q
                         net (fo=2, routed)           0.766     0.327    ref_pll/refclk_div
    SLICE_X90Y131        SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.858    gen_clks/inst/clk_in1_gen_clks
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.549 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.797    gen_clks/inst/clk_out3_gen_clks
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, routed)         0.953    -0.815    ref_pll/clk_out3
    SLICE_X90Y131        SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/CLK
                         clock pessimism              0.566    -0.250    
                         clock uncertainty            0.241    -0.008    
    SLICE_X90Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.109    ref_pll/refclksmp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  system_sys_rgmii_0_rgmii_rx_clk
  To Clock:  RGMII_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 RGMII_rd[2]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.147ns  (logic 2.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.922ns = ( 12.922 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E19                                               0.000     2.500 r  RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    E19                  IBUF (Prop_ibuf_I_O)         0.370     2.870 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.870    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.647 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.647    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.827 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.095     4.922    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y139        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.922    
                         clock uncertainty           -0.025     4.897    
    ILOGIC_X1Y139        IDDR (Setup_iddr_C_D)       -0.002     4.895    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 RGMII_rx_ctl
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.138ns  (logic 2.138ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 12.918 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    G17                                               0.000     2.500 r  RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    G17                  IBUF (Prop_ibuf_I_O)         0.361     2.861 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.861    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.638 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.638    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.827 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     4.918    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y118        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.918    
                         clock uncertainty           -0.025     4.893    
    ILOGIC_X1Y118        IDDR (Setup_iddr_C_D)       -0.002     4.891    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 RGMII_rd[3]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.138ns  (logic 2.138ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.922ns = ( 12.922 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E18                                               0.000     2.500 r  RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    E18                  IBUF (Prop_ibuf_I_O)         0.361     2.861 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.861    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y140        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.638 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.638    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y140        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.827 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.095     4.922    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y140        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.922    
                         clock uncertainty           -0.025     4.897    
    ILOGIC_X1Y140        IDDR (Setup_iddr_C_D)       -0.002     4.895    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 RGMII_rd[0]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.130ns  (logic 2.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.921ns = ( 12.921 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    F16                                               0.000     2.500 r  RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F16                  IBUF (Prop_ibuf_I_O)         0.353     2.853 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.853    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y138        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.630 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.630    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y138        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.827 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     4.921    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y138        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.921    
                         clock uncertainty           -0.025     4.896    
    ILOGIC_X1Y138        IDDR (Setup_iddr_C_D)       -0.002     4.894    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.894    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 RGMII_rd[1]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.119ns  (logic 2.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.923ns = ( 12.923 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E17                                               0.000     2.500 r  RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.343     2.843 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.843    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.619 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.619    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.344    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.827 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.096     4.923    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y144        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.923    
                         clock uncertainty           -0.025     4.898    
    ILOGIC_X1Y144        IDDR (Setup_iddr_C_D)       -0.002     4.896    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 RGMII_rd[1]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.389ns  (logic 2.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E17                                               0.000    -6.800 r  RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.726    -6.074 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.074    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.411 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.411    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.287    -5.152    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.152    
                         clock uncertainty            0.025    -5.127    
    ILOGIC_X1Y144        IDDR (Hold_iddr_C_D)         0.155    -4.972    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 RGMII_rd[0]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.399ns  (logic 2.399ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    F16                                               0.000    -6.800 r  RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F16                  IBUF (Prop_ibuf_I_O)         0.737    -6.063 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.063    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y138        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.401 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.401    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y138        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.284    -5.155    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y138        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.155    
                         clock uncertainty            0.025    -5.130    
    ILOGIC_X1Y138        IDDR (Hold_iddr_C_D)         0.155    -4.975    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 RGMII_rd[3]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.407ns  (logic 2.407ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E18                                               0.000    -6.800 r  RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    E18                  IBUF (Prop_ibuf_I_O)         0.745    -6.055 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.055    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y140        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.393 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.393    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y140        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.286    -5.153    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y140        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.153    
                         clock uncertainty            0.025    -5.128    
    ILOGIC_X1Y140        IDDR (Hold_iddr_C_D)         0.155    -4.973    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.973    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 RGMII_rx_ctl
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.407ns  (logic 2.407ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    G17                                               0.000    -6.800 r  RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    G17                  IBUF (Prop_ibuf_I_O)         0.744    -6.056 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.056    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.393 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.393    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.278    -5.161    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.161    
                         clock uncertainty            0.025    -5.136    
    ILOGIC_X1Y118        IDDR (Hold_iddr_C_D)         0.155    -4.981    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.981    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 RGMII_rd[2]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.416ns  (logic 2.416ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E19                                               0.000    -6.800 r  RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    E19                  IBUF (Prop_ibuf_I_O)         0.754    -6.046 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.046    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.384 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.384    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.286    -5.153    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.153    
                         clock uncertainty            0.025    -5.128    
    ILOGIC_X1Y139        IDDR (Hold_iddr_C_D)         0.155    -4.973    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.973    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  0.589    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.132ns  (logic 0.433ns (38.246%)  route 0.699ns (61.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/Q
                         net (fo=8, routed)           0.699     1.132    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id[3]
    SLICE_X53Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.110ns  (logic 0.379ns (34.142%)  route 0.731ns (65.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=2, routed)           0.731     1.110    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X52Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.075     7.925    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.093ns  (logic 0.379ns (34.682%)  route 0.714ns (65.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=1, routed)           0.714     1.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X49Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)       -0.042     7.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.877ns  (logic 0.398ns (45.407%)  route 0.479ns (54.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=8, routed)           0.479     0.877    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id[2]
    SLICE_X52Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)       -0.200     7.800    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.975ns  (logic 0.379ns (38.867%)  route 0.596ns (61.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=2, routed)           0.596     0.975    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X52Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.209%)  route 0.457ns (56.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=1, routed)           0.457     0.805    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X49Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y79         FDRE (Setup_fdre_C_D)       -0.212     7.788    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  6.983    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.709ns  (logic 1.199ns (44.265%)  route 1.510ns (55.735%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X38Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.965     2.046    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.118     2.164 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.545     2.709    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X32Y82         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y82         FDSE (Setup_fdse_C_S)       -0.582     9.418    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.132ns  (logic 0.433ns (38.246%)  route 0.699ns (61.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/Q
                         net (fo=8, routed)           0.699     1.132    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id[3]
    SLICE_X53Y84         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.110ns  (logic 0.379ns (34.142%)  route 0.731ns (65.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=2, routed)           0.731     1.110    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X52Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.075     7.925    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.093ns  (logic 0.379ns (34.682%)  route 0.714ns (65.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=1, routed)           0.714     1.093    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X49Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)       -0.042     7.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.877ns  (logic 0.398ns (45.407%)  route 0.479ns (54.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=8, routed)           0.479     0.877    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id[2]
    SLICE_X52Y83         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)       -0.200     7.800    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.975ns  (logic 0.379ns (38.867%)  route 0.596ns (61.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=2, routed)           0.596     0.975    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X52Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.209%)  route 0.457ns (56.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=1, routed)           0.457     0.805    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X49Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y79         FDRE (Setup_fdre_C_D)       -0.212     7.788    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  6.983    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  system_sys_rgmii_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[3]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.786ns  (logic 2.785ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 20.031 - 12.000 ) 
    Source Clock Delay      (SCD):    6.150ns = ( 10.150 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.778    10.150    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y148        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.418    10.568 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.569    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    C20                  OBUF (Prop_obuf_I_O)         2.367    12.935 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.935    RGMII_td[3]
    C20                                                               r  RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     4.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     4.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367     6.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551     9.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     9.868 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162    12.031 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.031    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.603    12.634    
                         output delay                 1.000    13.634    
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[1]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.777ns  (logic 2.776ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 20.031 - 12.000 ) 
    Source Clock Delay      (SCD):    6.148ns = ( 10.148 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y141        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.418    10.566 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    D20                  OBUF (Prop_obuf_I_O)         2.358    12.925 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.925    RGMII_td[1]
    D20                                                               r  RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     4.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     4.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367     6.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551     9.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     9.868 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162    12.031 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.031    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.603    12.634    
                         output delay                 1.000    13.634    
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[2]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.777ns  (logic 2.776ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 20.031 - 12.000 ) 
    Source Clock Delay      (SCD):    6.148ns = ( 10.148 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y142        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y142        ODDR (Prop_oddr_C_Q)         0.418    10.566 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    D19                  OBUF (Prop_obuf_I_O)         2.358    12.925 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.925    RGMII_td[2]
    D19                                                               r  RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     4.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     4.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367     6.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551     9.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     9.868 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162    12.031 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.031    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.603    12.634    
                         output delay                 1.000    13.634    
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_tx_ctl
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.771ns  (logic 2.770ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 20.031 - 12.000 ) 
    Source Clock Delay      (SCD):    6.137ns = ( 10.137 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.765    10.137    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y119        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y119        ODDR (Prop_oddr_C_Q)         0.418    10.555 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    10.556    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    F20                  OBUF (Prop_obuf_I_O)         2.352    12.908 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    12.908    RGMII_tx_ctl
    F20                                                               r  RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     4.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     4.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367     6.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551     9.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     9.868 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162    12.031 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.031    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.603    12.634    
                         output delay                 1.000    13.634    
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[0]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.766ns  (logic 2.765ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 20.031 - 12.000 ) 
    Source Clock Delay      (SCD):    6.137ns = ( 10.137 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.765    10.137    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y120        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.418    10.555 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.556    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    F19                  OBUF (Prop_obuf_I_O)         2.347    12.903 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.903    RGMII_td[0]
    F19                                                               r  RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     4.905    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     4.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367     6.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551     9.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     9.868 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162    12.031 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.031    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.603    12.634    
                         output delay                 1.000    13.634    
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  0.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[0]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.544ns  (logic 2.543ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns = ( 12.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns = ( 13.496 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.542    13.496    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.363    13.859 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    13.860    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    F19                  OBUF (Prop_obuf_I_O)         2.180    16.040 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    16.040    RGMII_td[0]
    F19                                                               r  RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418    10.566 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    12.897 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.897    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.603    12.294    
                         clock uncertainty            0.066    12.359    
                         output delay                 2.600    14.959    
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          16.040    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_tx_ctl
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.549ns  (logic 2.548ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns = ( 12.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.496ns = ( 13.496 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.542    13.496    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y119        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y119        ODDR (Prop_oddr_C_Q)         0.363    13.859 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    13.860    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    F20                  OBUF (Prop_obuf_I_O)         2.185    16.045 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    16.045    RGMII_tx_ctl
    F20                                                               r  RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418    10.566 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    12.897 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.897    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.603    12.294    
                         clock uncertainty            0.066    12.359    
                         output delay                 2.600    14.959    
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          16.045    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[2]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.554ns  (logic 2.553ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns = ( 12.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.505ns = ( 13.505 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551    13.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y142        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y142        ODDR (Prop_oddr_C_Q)         0.363    13.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    13.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    D19                  OBUF (Prop_obuf_I_O)         2.190    16.059 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    16.059    RGMII_td[2]
    D19                                                               r  RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418    10.566 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    12.897 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.897    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.603    12.294    
                         clock uncertainty            0.066    12.359    
                         output delay                 2.600    14.959    
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          16.059    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[1]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.555ns  (logic 2.554ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns = ( 12.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.505ns = ( 13.505 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.551    13.505    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y141        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.363    13.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    13.869    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    D20                  OBUF (Prop_obuf_I_O)         2.191    16.059 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    16.059    RGMII_td[1]
    D20                                                               r  RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418    10.566 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    12.897 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.897    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.603    12.294    
                         clock uncertainty            0.066    12.359    
                         output delay                 2.600    14.959    
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          16.059    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[3]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.563ns  (logic 2.562ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.897ns = ( 12.897 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns = ( 13.506 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905     8.906    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     8.983 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.367    10.350    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.423 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.877    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.954 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552    13.506    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y148        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.363    13.869 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    13.870    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    C20                  OBUF (Prop_obuf_I_O)         2.199    16.069 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    16.069    RGMII_td[3]
    C20                                                               r  RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     4.994    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     5.079 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.534     6.613    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.690 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     8.287    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     8.372 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.776    10.148    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418    10.566 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.567    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    12.897 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.897    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.603    12.294    
                         clock uncertainty            0.066    12.359    
                         output delay                 2.600    14.959    
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          16.069    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.308ns  (logic 1.585ns (47.916%)  route 1.723ns (52.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.689     1.773    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y84         LUT4 (Prop_lut4_I2_O)        0.128     1.901 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=11, routed)          0.524     2.424    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.268     2.692 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.510     3.203    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.105     3.308 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     3.308    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.030     8.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.899ns  (logic 1.294ns (44.638%)  route 1.605ns (55.362%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.555     2.899    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X35Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.899ns  (logic 1.294ns (44.638%)  route 1.605ns (55.362%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.555     2.899    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X35Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  4.933    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.308ns  (logic 1.585ns (47.916%)  route 1.723ns (52.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.689     1.773    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y84         LUT4 (Prop_lut4_I2_O)        0.128     1.901 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=11, routed)          0.524     2.424    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.268     2.692 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.510     3.203    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.105     3.308 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     3.308    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.030     8.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.969ns  (logic 1.294ns (43.591%)  route 1.675ns (56.409%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.624     2.969    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X33Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.899ns  (logic 1.294ns (44.638%)  route 1.605ns (55.362%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.555     2.899    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X35Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.899ns  (logic 1.294ns (44.638%)  route 1.605ns (55.362%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X36Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, routed)          0.586     1.670    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.105     1.775 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_xlast_cur_i_2/O
                         net (fo=2, routed)           0.464     2.239    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.105     2.344 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.555     2.899    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/zerodeep.m_axis_raddr0
    SLICE_X35Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  4.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       11.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X43Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X43Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                         clock pessimism              0.609    23.916    
                         clock uncertainty           -0.035    23.880    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.493    23.387    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg
  -------------------------------------------------------------------
                         required time                         23.387    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 11.666    

Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/C
                         clock pessimism              0.609    23.916    
                         clock uncertainty           -0.035    23.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.454    23.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.426    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/C
                         clock pessimism              0.609    23.916    
                         clock uncertainty           -0.035    23.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.420    23.460    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 23.307 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    23.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/C
                         clock pessimism              0.609    23.916    
                         clock uncertainty           -0.035    23.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.420    23.460    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 23.325 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    23.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/C
                         clock pessimism              0.597    23.921    
                         clock uncertainty           -0.035    23.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.454    23.432    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.432    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 23.325 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    23.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/C
                         clock pessimism              0.597    23.921    
                         clock uncertainty           -0.035    23.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    23.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 23.325 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    23.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/C
                         clock pessimism              0.597    23.921    
                         clock uncertainty           -0.035    23.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    23.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 23.325 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    23.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/C
                         clock pessimism              0.597    23.921    
                         clock uncertainty           -0.035    23.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    23.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.505ns (15.494%)  route 2.754ns (84.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 23.315 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          1.921    11.297    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X50Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.243    23.315    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X50Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism              0.597    23.911    
                         clock uncertainty           -0.035    23.876    
    SLICE_X50Y45         FDCE (Recov_fdce_C_CLR)     -0.420    23.456    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                 12.159    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.505ns (16.040%)  route 2.643ns (83.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.324ns = ( 23.324 - 16.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          1.810    11.186    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X49Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    18.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    20.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    20.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.252    23.324    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X49Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/C
                         clock pessimism              0.597    23.920    
                         clock uncertainty           -0.035    23.885    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.493    23.392    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                         23.392    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 12.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.832%)  route 0.629ns (77.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.238     3.936    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X46Y69         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.814     3.976    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X46Y69         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                         clock pessimism             -0.593     3.384    
    SLICE_X46Y69         FDCE (Remov_fdce_C_CLR)     -0.067     3.317    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.488%)  route 0.942ns (83.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.552     4.249    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.824     3.986    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X42Y56         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/C
                         clock pessimism             -0.593     3.394    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067     3.327    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.488%)  route 0.942ns (83.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.552     4.249    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.824     3.986    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X42Y56         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/C
                         clock pessimism             -0.593     3.394    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067     3.327    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X43Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X43Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                         clock pessimism              0.609    15.916    
                         clock uncertainty           -0.035    15.880    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.493    15.387    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]/C
                         clock pessimism              0.609    15.916    
                         clock uncertainty           -0.035    15.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.454    15.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]/C
                         clock pessimism              0.609    15.916    
                         clock uncertainty           -0.035    15.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.420    15.460    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.505ns (13.711%)  route 3.178ns (86.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 15.307 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.345    11.721    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.235    15.307    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]/C
                         clock pessimism              0.609    15.916    
                         clock uncertainty           -0.035    15.880    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.420    15.460    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 15.325 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    15.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]/C
                         clock pessimism              0.597    15.922    
                         clock uncertainty           -0.035    15.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.454    15.432    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 15.325 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    15.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]/C
                         clock pessimism              0.597    15.922    
                         clock uncertainty           -0.035    15.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    15.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 15.325 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    15.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]/C
                         clock pessimism              0.597    15.922    
                         clock uncertainty           -0.035    15.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    15.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.505ns (14.813%)  route 2.904ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 15.325 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          2.071    11.447    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X42Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.253    15.325    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X42Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]/C
                         clock pessimism              0.597    15.922    
                         clock uncertainty           -0.035    15.886    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.420    15.466    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.505ns (15.494%)  route 2.754ns (84.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 15.315 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          1.921    11.297    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X50Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.243    15.315    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X50Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism              0.597    15.911    
                         clock uncertainty           -0.035    15.876    
    SLICE_X50Y45         FDCE (Recov_fdce_C_CLR)     -0.420    15.456    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.505ns (16.040%)  route 2.643ns (83.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.324ns = ( 15.324 - 8.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.870     4.685    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.479 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.584    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.669 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.369     8.038    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.379     8.417 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.833     9.250    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.126     9.376 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          1.810    11.186    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X49Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    10.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.674    12.269    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    12.994 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.072 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.252    15.324    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X49Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg/C
                         clock pessimism              0.597    15.920    
                         clock uncertainty           -0.035    15.885    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.493    15.392    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  4.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.832%)  route 0.629ns (77.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.238     3.936    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X46Y69         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.814     3.976    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X46Y69         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                         clock pessimism             -0.593     3.384    
    SLICE_X46Y69         FDCE (Remov_fdce_C_CLR)     -0.067     3.317    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.186ns (17.308%)  route 0.889ns (82.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.498     4.196    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X43Y57         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.823     3.985    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X43Y57         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism             -0.593     3.393    
    SLICE_X43Y57         FDCE (Remov_fdce_C_CLR)     -0.092     3.301    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.488%)  route 0.942ns (83.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.552     4.249    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.824     3.986    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X42Y56         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/C
                         clock pessimism             -0.593     3.394    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067     3.327    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.488%)  route 0.942ns (83.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.764     1.817    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.549    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.575 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.547     3.121    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X53Y83         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     3.262 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.390     3.653    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.698 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.552     4.249    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.047     2.194    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y23       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.824     3.986    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X42Y56         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/C
                         clock pessimism             -0.593     3.394    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067     3.327    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X21Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X21Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[12]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[12]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X21Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X21Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[15]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[15]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X21Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X21Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[17]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_scratch_reg[17]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X20Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X20Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[12]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.258    11.983    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X20Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X20Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[13]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.258    11.983    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[13]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X20Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X20Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[14]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.258    11.983    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[14]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.484ns (5.787%)  route 7.880ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.430    11.016    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X20Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.316    12.298    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X20Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[15]/C
                         clock pessimism              0.097    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.258    11.983    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_2_reg[15]
  -------------------------------------------------------------------
                         required time                         11.983    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.484ns (5.860%)  route 7.776ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.326    10.912    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X27Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.312    12.294    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X27Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[2]/C
                         clock pessimism              0.097    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.484ns (5.860%)  route 7.776ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.326    10.912    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X27Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.312    12.294    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X27Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[4]/C
                         clock pessimism              0.097    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.484ns (5.860%)  route 7.776ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.573     2.652    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.379     3.031 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.450     3.481    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.105     3.586 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        7.326    10.912    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X27Y30         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       1.312    12.294    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X27Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[6]/C
                         clock pessimism              0.097    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.331    11.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_tx_on_1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[11]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[15]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.201%)  route 1.223ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        0.992     2.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y56        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[9]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y56        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.186ns (12.571%)  route 1.294ns (87.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        1.063     2.451    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y55        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y55        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[10]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y55        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.186ns (12.571%)  route 1.294ns (87.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.636     0.972    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X109Y99        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         0.231     1.343    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X110Y93        LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, routed)        1.063     2.451    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X111Y55        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10319, routed)       0.908     1.274    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X111Y55        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[11]/C
                         clock pessimism             -0.264     1.010    
    SLICE_X111Y55        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[104]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[104]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[104]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[108]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[108]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[108]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[110]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[110]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[110]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[125]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[125]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[125]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[128]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[128]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[128]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[132]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[132]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[132]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[132]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[134]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.484ns (16.861%)  route 2.387ns (83.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.979     7.052    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/rst
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[134]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[134]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[104]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.484ns (16.883%)  route 2.383ns (83.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.976     7.048    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/rst
    SLICE_X25Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X25Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[104]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X25Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[104]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[106]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.484ns (16.883%)  route 2.383ns (83.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     2.815 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.367     4.182    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.379     4.561 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.407     4.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.073 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        1.976     7.048    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/rst
    SLICE_X25Y33         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.595 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       1.315     7.910    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X25Y33         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[106]/C
                         clock pessimism              0.220     8.129    
                         clock uncertainty           -0.035     8.094    
    SLICE_X25Y33         FDCE (Recov_fdce_C_CLR)     -0.331     7.763    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[106]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.335%)  route 0.190ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.190     1.989    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X82Y55         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X82Y55         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X82Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.584    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.335%)  route 0.190ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.190     1.989    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X82Y55         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X82Y55         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X82Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.584    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.335%)  route 0.190ns (53.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.190     1.989    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X82Y55         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X82Y55         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X82Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.584    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.358%)  route 0.242ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.242     2.042    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X83Y56         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X83Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.351     1.648    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.556    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.358%)  route 0.242ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.242     2.042    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X83Y56         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X83Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.351     1.648    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.556    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.358%)  route 0.242ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.583     1.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X82Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.164     1.799 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.242     2.042    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X83Y56         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.852     1.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X83Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/C
                         clock pessimism             -0.351     1.648    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.556    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.300%)  route 0.549ns (74.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.167     1.906    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.951 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        0.382     2.333    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X47Y71         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.812     1.959    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X47Y71         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/C
                         clock pessimism             -0.100     1.860    
    SLICE_X47Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.768    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.005%)  route 0.558ns (74.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.167     1.906    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.951 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        0.391     2.341    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X48Y67         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.816     1.963    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X48Y67         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism             -0.100     1.864    
    SLICE_X48Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.772    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.005%)  route 0.558ns (74.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.167     1.906    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.951 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        0.391     2.341    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X48Y67         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.816     1.963    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X48Y67         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism             -0.100     1.864    
    SLICE_X48Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.772    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.005%)  route 0.558ns (74.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.026    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.053 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.545     1.597    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X53Y68         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     1.738 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.167     1.906    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.951 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1158, routed)        0.391     2.341    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X48Y67         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.117    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.147 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10314, routed)       0.816     1.963    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X48Y67         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[21]/C
                         clock pessimism             -0.100     1.864    
    SLICE_X48Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.772    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.570    





