Running: D:\Work\Instruments\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/User/Desktop/LabsPOCP/Lab2_sum/Test_all_sum_isim_beh.exe -prj C:/Users/User/Desktop/LabsPOCP/Lab2_sum/Test_all_sum_beh.prj work.Test_all_sum 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab2_sum/sum1.vhd" into library work
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab2_sum/sum2.vhd" into library work
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab2_sum/Lab2_sum.vhd" into library work
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab2_sum/Test_all_sum.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity sum1 [sum1_default]
Compiling architecture behavioral of entity sum2 [sum2_default]
Compiling architecture behavioral of entity Lab2_sum [lab2_sum_default]
Compiling architecture behavior of entity test_all_sum
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/User/Desktop/LabsPOCP/Lab2_sum/Test_all_sum_isim_beh.exe
Fuse Memory Usage: 30068 KB
Fuse CPU Usage: 359 ms
