
printf_debug_trace.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031a8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08003378  08003378  00013378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003440  08003440  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003440  08003440  00013440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003448  08003448  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003448  08003448  00013448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800344c  0800344c  0001344c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000070  080034c0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  080034c0  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009442  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001922  00000000  00000000  000294e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b8  00000000  00000000  0002ae08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  0002b5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021c82  00000000  00000000  0002bcd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009fe9  00000000  00000000  0004d952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c989f  00000000  00000000  0005793b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001211da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025e0  00000000  00000000  0012122c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003360 	.word	0x08003360

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003360 	.word	0x08003360

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d013      	beq.n	80005f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00b      	beq.n	80005f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	e000      	b.n	80005e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0f9      	beq.n	80005de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ea:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	b2d2      	uxtb	r2, r2
 80005f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f4:	687b      	ldr	r3, [r7, #4]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	b086      	sub	sp, #24
 8000606:	af00      	add	r7, sp, #0
 8000608:	60f8      	str	r0, [r7, #12]
 800060a:	60b9      	str	r1, [r7, #8]
 800060c:	607a      	str	r2, [r7, #4]
	for (int i=0; i<len; i++)
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
 8000612:	e009      	b.n	8000628 <_write+0x26>
	{
		ITM_SendChar((*ptr++));
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	1c5a      	adds	r2, r3, #1
 8000618:	60ba      	str	r2, [r7, #8]
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff ffc9 	bl	80005b4 <ITM_SendChar>
	for (int i=0; i<len; i++)
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	3301      	adds	r3, #1
 8000626:	617b      	str	r3, [r7, #20]
 8000628:	697a      	ldr	r2, [r7, #20]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	429a      	cmp	r2, r3
 800062e:	dbf1      	blt.n	8000614 <_write+0x12>
	}
	return len;
 8000630:	687b      	ldr	r3, [r7, #4]
}
 8000632:	4618      	mov	r0, r3
 8000634:	3718      	adds	r7, #24
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
	...

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000640:	f000 fa90 	bl	8000b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000644:	f000 f820 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000648:	f000 f8ba 	bl	80007c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064c:	f000 f88e 	bl	800076c <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000650:	2120      	movs	r1, #32
 8000652:	480a      	ldr	r0, [pc, #40]	; (800067c <main+0x40>)
 8000654:	f000 fdaf 	bl	80011b6 <HAL_GPIO_TogglePin>
	  count++;
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <main+0x44>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	3301      	adds	r3, #1
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <main+0x44>)
 8000662:	701a      	strb	r2, [r3, #0]
	  printf("RHis is the count = %d\n", count);
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <main+0x44>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4619      	mov	r1, r3
 800066a:	4806      	ldr	r0, [pc, #24]	; (8000684 <main+0x48>)
 800066c:	f001 feea 	bl	8002444 <iprintf>
	  HAL_Delay(500);
 8000670:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000674:	f000 fae8 	bl	8000c48 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000678:	e7ea      	b.n	8000650 <main+0x14>
 800067a:	bf00      	nop
 800067c:	40020000 	.word	0x40020000
 8000680:	200000d0 	.word	0x200000d0
 8000684:	08003378 	.word	0x08003378

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b094      	sub	sp, #80	; 0x50
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2234      	movs	r2, #52	; 0x34
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fecc 	bl	8002434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	4b2c      	ldr	r3, [pc, #176]	; (8000764 <SystemClock_Config+0xdc>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b4:	4a2b      	ldr	r2, [pc, #172]	; (8000764 <SystemClock_Config+0xdc>)
 80006b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ba:	6413      	str	r3, [r2, #64]	; 0x40
 80006bc:	4b29      	ldr	r3, [pc, #164]	; (8000764 <SystemClock_Config+0xdc>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c8:	2300      	movs	r3, #0
 80006ca:	603b      	str	r3, [r7, #0]
 80006cc:	4b26      	ldr	r3, [pc, #152]	; (8000768 <SystemClock_Config+0xe0>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a25      	ldr	r2, [pc, #148]	; (8000768 <SystemClock_Config+0xe0>)
 80006d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b23      	ldr	r3, [pc, #140]	; (8000768 <SystemClock_Config+0xe0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006e0:	603b      	str	r3, [r7, #0]
 80006e2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e4:	2302      	movs	r3, #2
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ec:	2310      	movs	r3, #16
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f0:	2302      	movs	r3, #2
 80006f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f4:	2300      	movs	r3, #0
 80006f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f8:	2308      	movs	r3, #8
 80006fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80006fc:	23b4      	movs	r3, #180	; 0xb4
 80006fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000700:	2302      	movs	r3, #2
 8000702:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000704:	2302      	movs	r3, #2
 8000706:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000708:	2302      	movs	r3, #2
 800070a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4618      	mov	r0, r3
 8000712:	f001 f905 	bl	8001920 <HAL_RCC_OscConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800071c:	f000 f8be 	bl	800089c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000720:	f000 fd64 	bl	80011ec <HAL_PWREx_EnableOverDrive>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800072a:	f000 f8b7 	bl	800089c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072e:	230f      	movs	r3, #15
 8000730:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2302      	movs	r3, #2
 8000734:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800073e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000744:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2105      	movs	r1, #5
 800074c:	4618      	mov	r0, r3
 800074e:	f000 fd9d 	bl	800128c <HAL_RCC_ClockConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000758:	f000 f8a0 	bl	800089c <Error_Handler>
  }
}
 800075c:	bf00      	nop
 800075e:	3750      	adds	r7, #80	; 0x50
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000

0800076c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000772:	4a12      	ldr	r2, [pc, #72]	; (80007bc <MX_USART2_UART_Init+0x50>)
 8000774:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000778:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800077c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000784:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000792:	220c      	movs	r2, #12
 8000794:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 80007a4:	f001 fb5a 	bl	8001e5c <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ae:	f000 f875 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	2000008c 	.word	0x2000008c
 80007bc:	40004400 	.word	0x40004400

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08a      	sub	sp, #40	; 0x28
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]
 80007d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
 80007da:	4b2d      	ldr	r3, [pc, #180]	; (8000890 <MX_GPIO_Init+0xd0>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a2c      	ldr	r2, [pc, #176]	; (8000890 <MX_GPIO_Init+0xd0>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <MX_GPIO_Init+0xd0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <MX_GPIO_Init+0xd0>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a25      	ldr	r2, [pc, #148]	; (8000890 <MX_GPIO_Init+0xd0>)
 80007fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b23      	ldr	r3, [pc, #140]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a1e      	ldr	r2, [pc, #120]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b18      	ldr	r3, [pc, #96]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a17      	ldr	r2, [pc, #92]	; (8000890 <MX_GPIO_Init+0xd0>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2120      	movs	r1, #32
 800084a:	4812      	ldr	r0, [pc, #72]	; (8000894 <MX_GPIO_Init+0xd4>)
 800084c:	f000 fc9a 	bl	8001184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000850:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000856:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800085a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	4619      	mov	r1, r3
 8000866:	480c      	ldr	r0, [pc, #48]	; (8000898 <MX_GPIO_Init+0xd8>)
 8000868:	f000 faf8 	bl	8000e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800086c:	2320      	movs	r3, #32
 800086e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4619      	mov	r1, r3
 8000882:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_GPIO_Init+0xd4>)
 8000884:	f000 faea 	bl	8000e5c <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3728      	adds	r7, #40	; 0x28
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800
 8000894:	40020000 	.word	0x40020000
 8000898:	40020800 	.word	0x40020800

0800089c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <Error_Handler+0x8>
	...

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b10      	ldr	r3, [pc, #64]	; (80008f4 <HAL_MspInit+0x4c>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b6:	4a0f      	ldr	r2, [pc, #60]	; (80008f4 <HAL_MspInit+0x4c>)
 80008b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008bc:	6453      	str	r3, [r2, #68]	; 0x44
 80008be:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <HAL_MspInit+0x4c>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <HAL_MspInit+0x4c>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <HAL_MspInit+0x4c>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d8:	6413      	str	r3, [r2, #64]	; 0x40
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <HAL_MspInit+0x4c>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008e6:	2007      	movs	r0, #7
 80008e8:	f000 fa84 	bl	8000df4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	; 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a19      	ldr	r2, [pc, #100]	; (800097c <HAL_UART_MspInit+0x84>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d12b      	bne.n	8000972 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	4b18      	ldr	r3, [pc, #96]	; (8000980 <HAL_UART_MspInit+0x88>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000922:	4a17      	ldr	r2, [pc, #92]	; (8000980 <HAL_UART_MspInit+0x88>)
 8000924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000928:	6413      	str	r3, [r2, #64]	; 0x40
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <HAL_UART_MspInit+0x88>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <HAL_UART_MspInit+0x88>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a10      	ldr	r2, [pc, #64]	; (8000980 <HAL_UART_MspInit+0x88>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <HAL_UART_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000952:	230c      	movs	r3, #12
 8000954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000962:	2307      	movs	r3, #7
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	4805      	ldr	r0, [pc, #20]	; (8000984 <HAL_UART_MspInit+0x8c>)
 800096e:	f000 fa75 	bl	8000e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000972:	bf00      	nop
 8000974:	3728      	adds	r7, #40	; 0x28
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40004400 	.word	0x40004400
 8000980:	40023800 	.word	0x40023800
 8000984:	40020000 	.word	0x40020000

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800098c:	e7fe      	b.n	800098c <NMI_Handler+0x4>

0800098e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <MemManage_Handler+0x4>

0800099a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <BusFault_Handler+0x4>

080009a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <UsageFault_Handler+0x4>

080009a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d4:	f000 f918 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	e00a      	b.n	8000a04 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ee:	f3af 8000 	nop.w
 80009f2:	4601      	mov	r1, r0
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	b2ca      	uxtb	r2, r1
 80009fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dbf0      	blt.n	80009ee <_read+0x12>
	}

return len;
 8000a0c:	687b      	ldr	r3, [r7, #4]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a16:	b480      	push	{r7}
 8000a18:	b083      	sub	sp, #12
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a3e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_isatty>:

int _isatty(int file)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
	return 1;
 8000a56:	2301      	movs	r3, #1
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
	...

08000a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a88:	4a14      	ldr	r2, [pc, #80]	; (8000adc <_sbrk+0x5c>)
 8000a8a:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <_sbrk+0x60>)
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a94:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <_sbrk+0x64>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d102      	bne.n	8000aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <_sbrk+0x64>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	; (8000ae8 <_sbrk+0x68>)
 8000aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aa2:	4b10      	ldr	r3, [pc, #64]	; (8000ae4 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d207      	bcs.n	8000ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ab0:	f001 fc96 	bl	80023e0 <__errno>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	e009      	b.n	8000ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ac0:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ac6:	4b07      	ldr	r3, [pc, #28]	; (8000ae4 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a05      	ldr	r2, [pc, #20]	; (8000ae4 <_sbrk+0x64>)
 8000ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20020000 	.word	0x20020000
 8000ae0:	00000400 	.word	0x00000400
 8000ae4:	200000d4 	.word	0x200000d4
 8000ae8:	200000f0 	.word	0x200000f0

08000aec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <SystemInit+0x20>)
 8000af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000af6:	4a05      	ldr	r2, [pc, #20]	; (8000b0c <SystemInit+0x20>)
 8000af8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000afc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b14:	480d      	ldr	r0, [pc, #52]	; (8000b4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b16:	490e      	ldr	r1, [pc, #56]	; (8000b50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b18:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b1c:	e002      	b.n	8000b24 <LoopCopyDataInit>

08000b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b22:	3304      	adds	r3, #4

08000b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b28:	d3f9      	bcc.n	8000b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b2c:	4c0b      	ldr	r4, [pc, #44]	; (8000b5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b30:	e001      	b.n	8000b36 <LoopFillZerobss>

08000b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b34:	3204      	adds	r2, #4

08000b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b38:	d3fb      	bcc.n	8000b32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b3a:	f7ff ffd7 	bl	8000aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f001 fc55 	bl	80023ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b42:	f7ff fd7b 	bl	800063c <main>
  bx  lr    
 8000b46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b54:	08003450 	.word	0x08003450
  ldr r2, =_sbss
 8000b58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b5c:	200000ec 	.word	0x200000ec

08000b60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b60:	e7fe      	b.n	8000b60 <ADC_IRQHandler>
	...

08000b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b68:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ba4 <HAL_Init+0x40>)
 8000b6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b74:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <HAL_Init+0x40>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <HAL_Init+0x40>)
 8000b7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <HAL_Init+0x40>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a07      	ldr	r2, [pc, #28]	; (8000ba4 <HAL_Init+0x40>)
 8000b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	f000 f931 	bl	8000df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f000 f808 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b98:	f7ff fe86 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40023c00 	.word	0x40023c00

08000ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <HAL_InitTick+0x54>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_InitTick+0x58>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f93b 	bl	8000e42 <HAL_SYSTICK_Config>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e00e      	b.n	8000bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b0f      	cmp	r3, #15
 8000bda:	d80a      	bhi.n	8000bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	f000 f911 	bl	8000e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be8:	4a06      	ldr	r2, [pc, #24]	; (8000c04 <HAL_InitTick+0x5c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e000      	b.n	8000bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000008 	.word	0x20000008
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_IncTick+0x20>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_IncTick+0x24>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4413      	add	r3, r2
 8000c18:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <HAL_IncTick+0x24>)
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	200000d8 	.word	0x200000d8

08000c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return uwTick;
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <HAL_GetTick+0x14>)
 8000c36:	681b      	ldr	r3, [r3, #0]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	200000d8 	.word	0x200000d8

08000c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c50:	f7ff ffee 	bl	8000c30 <HAL_GetTick>
 8000c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c60:	d005      	beq.n	8000c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c62:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <HAL_Delay+0x44>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	461a      	mov	r2, r3
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c6e:	bf00      	nop
 8000c70:	f7ff ffde 	bl	8000c30 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d8f7      	bhi.n	8000c70 <HAL_Delay+0x28>
  {
  }
}
 8000c80:	bf00      	nop
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000008 	.word	0x20000008

08000c90 <__NVIC_SetPriorityGrouping>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cc2:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	60d3      	str	r3, [r2, #12]
}
 8000cc8:	bf00      	nop
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <__NVIC_GetPriorityGrouping>:
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_SetPriority>:
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	6039      	str	r1, [r7, #0]
 8000cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	db0a      	blt.n	8000d1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	490c      	ldr	r1, [pc, #48]	; (8000d40 <__NVIC_SetPriority+0x4c>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	0112      	lsls	r2, r2, #4
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	440b      	add	r3, r1
 8000d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d1c:	e00a      	b.n	8000d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	4908      	ldr	r1, [pc, #32]	; (8000d44 <__NVIC_SetPriority+0x50>)
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	f003 030f 	and.w	r3, r3, #15
 8000d2a:	3b04      	subs	r3, #4
 8000d2c:	0112      	lsls	r2, r2, #4
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	440b      	add	r3, r1
 8000d32:	761a      	strb	r2, [r3, #24]
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000e100 	.word	0xe000e100
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <NVIC_EncodePriority>:
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b089      	sub	sp, #36	; 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	f1c3 0307 	rsb	r3, r3, #7
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	bf28      	it	cs
 8000d66:	2304      	movcs	r3, #4
 8000d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	2b06      	cmp	r3, #6
 8000d70:	d902      	bls.n	8000d78 <NVIC_EncodePriority+0x30>
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3b03      	subs	r3, #3
 8000d76:	e000      	b.n	8000d7a <NVIC_EncodePriority+0x32>
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	43da      	mvns	r2, r3
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	401a      	ands	r2, r3
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d90:	f04f 31ff 	mov.w	r1, #4294967295
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9a:	43d9      	mvns	r1, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da0:	4313      	orrs	r3, r2
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3724      	adds	r7, #36	; 0x24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
	...

08000db0 <SysTick_Config>:
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc0:	d301      	bcc.n	8000dc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e00f      	b.n	8000de6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	; (8000df0 <SysTick_Config+0x40>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dce:	210f      	movs	r1, #15
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd4:	f7ff ff8e 	bl	8000cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd8:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <SysTick_Config+0x40>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dde:	4b04      	ldr	r3, [pc, #16]	; (8000df0 <SysTick_Config+0x40>)
 8000de0:	2207      	movs	r2, #7
 8000de2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	e000e010 	.word	0xe000e010

08000df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff ff47 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b086      	sub	sp, #24
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	4603      	mov	r3, r0
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e1c:	f7ff ff5c 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	68b9      	ldr	r1, [r7, #8]
 8000e26:	6978      	ldr	r0, [r7, #20]
 8000e28:	f7ff ff8e 	bl	8000d48 <NVIC_EncodePriority>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e32:	4611      	mov	r1, r2
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff5d 	bl	8000cf4 <__NVIC_SetPriority>
}
 8000e3a:	bf00      	nop
 8000e3c:	3718      	adds	r7, #24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff ffb0 	bl	8000db0 <SysTick_Config>
 8000e50:	4603      	mov	r3, r0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b089      	sub	sp, #36	; 0x24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e72:	2300      	movs	r3, #0
 8000e74:	61fb      	str	r3, [r7, #28]
 8000e76:	e165      	b.n	8001144 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e78:	2201      	movs	r2, #1
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	697a      	ldr	r2, [r7, #20]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	f040 8154 	bne.w	800113e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d005      	beq.n	8000eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d130      	bne.n	8000f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	2203      	movs	r2, #3
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	43db      	mvns	r3, r3
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	091b      	lsrs	r3, r3, #4
 8000efa:	f003 0201 	and.w	r2, r3, #1
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 0303 	and.w	r3, r3, #3
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d017      	beq.n	8000f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	2203      	movs	r2, #3
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	4013      	ands	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0303 	and.w	r3, r3, #3
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	d123      	bne.n	8000fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	08da      	lsrs	r2, r3, #3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3208      	adds	r2, #8
 8000f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	220f      	movs	r2, #15
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	691a      	ldr	r2, [r3, #16]
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	f003 0307 	and.w	r3, r3, #7
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	08da      	lsrs	r2, r3, #3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3208      	adds	r2, #8
 8000f9a:	69b9      	ldr	r1, [r7, #24]
 8000f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	2203      	movs	r2, #3
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f003 0203 	and.w	r2, r3, #3
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	f000 80ae 	beq.w	800113e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	4b5d      	ldr	r3, [pc, #372]	; (800115c <HAL_GPIO_Init+0x300>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fea:	4a5c      	ldr	r2, [pc, #368]	; (800115c <HAL_GPIO_Init+0x300>)
 8000fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ff2:	4b5a      	ldr	r3, [pc, #360]	; (800115c <HAL_GPIO_Init+0x300>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ffe:	4a58      	ldr	r2, [pc, #352]	; (8001160 <HAL_GPIO_Init+0x304>)
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	3302      	adds	r3, #2
 8001006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f003 0303 	and.w	r3, r3, #3
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	220f      	movs	r2, #15
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4f      	ldr	r2, [pc, #316]	; (8001164 <HAL_GPIO_Init+0x308>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d025      	beq.n	8001076 <HAL_GPIO_Init+0x21a>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4e      	ldr	r2, [pc, #312]	; (8001168 <HAL_GPIO_Init+0x30c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d01f      	beq.n	8001072 <HAL_GPIO_Init+0x216>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4d      	ldr	r2, [pc, #308]	; (800116c <HAL_GPIO_Init+0x310>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d019      	beq.n	800106e <HAL_GPIO_Init+0x212>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a4c      	ldr	r2, [pc, #304]	; (8001170 <HAL_GPIO_Init+0x314>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d013      	beq.n	800106a <HAL_GPIO_Init+0x20e>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a4b      	ldr	r2, [pc, #300]	; (8001174 <HAL_GPIO_Init+0x318>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d00d      	beq.n	8001066 <HAL_GPIO_Init+0x20a>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a4a      	ldr	r2, [pc, #296]	; (8001178 <HAL_GPIO_Init+0x31c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d007      	beq.n	8001062 <HAL_GPIO_Init+0x206>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a49      	ldr	r2, [pc, #292]	; (800117c <HAL_GPIO_Init+0x320>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d101      	bne.n	800105e <HAL_GPIO_Init+0x202>
 800105a:	2306      	movs	r3, #6
 800105c:	e00c      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 800105e:	2307      	movs	r3, #7
 8001060:	e00a      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 8001062:	2305      	movs	r3, #5
 8001064:	e008      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 8001066:	2304      	movs	r3, #4
 8001068:	e006      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 800106a:	2303      	movs	r3, #3
 800106c:	e004      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 800106e:	2302      	movs	r3, #2
 8001070:	e002      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 8001072:	2301      	movs	r3, #1
 8001074:	e000      	b.n	8001078 <HAL_GPIO_Init+0x21c>
 8001076:	2300      	movs	r3, #0
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	f002 0203 	and.w	r2, r2, #3
 800107e:	0092      	lsls	r2, r2, #2
 8001080:	4093      	lsls	r3, r2
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4313      	orrs	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001088:	4935      	ldr	r1, [pc, #212]	; (8001160 <HAL_GPIO_Init+0x304>)
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	089b      	lsrs	r3, r3, #2
 800108e:	3302      	adds	r3, #2
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001096:	4b3a      	ldr	r3, [pc, #232]	; (8001180 <HAL_GPIO_Init+0x324>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	43db      	mvns	r3, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4013      	ands	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d003      	beq.n	80010ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010ba:	4a31      	ldr	r2, [pc, #196]	; (8001180 <HAL_GPIO_Init+0x324>)
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010c0:	4b2f      	ldr	r3, [pc, #188]	; (8001180 <HAL_GPIO_Init+0x324>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d003      	beq.n	80010e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010e4:	4a26      	ldr	r2, [pc, #152]	; (8001180 <HAL_GPIO_Init+0x324>)
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ea:	4b25      	ldr	r3, [pc, #148]	; (8001180 <HAL_GPIO_Init+0x324>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	43db      	mvns	r3, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4013      	ands	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800110e:	4a1c      	ldr	r2, [pc, #112]	; (8001180 <HAL_GPIO_Init+0x324>)
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001114:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <HAL_GPIO_Init+0x324>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001138:	4a11      	ldr	r2, [pc, #68]	; (8001180 <HAL_GPIO_Init+0x324>)
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3301      	adds	r3, #1
 8001142:	61fb      	str	r3, [r7, #28]
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	2b0f      	cmp	r3, #15
 8001148:	f67f ae96 	bls.w	8000e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3724      	adds	r7, #36	; 0x24
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800
 8001160:	40013800 	.word	0x40013800
 8001164:	40020000 	.word	0x40020000
 8001168:	40020400 	.word	0x40020400
 800116c:	40020800 	.word	0x40020800
 8001170:	40020c00 	.word	0x40020c00
 8001174:	40021000 	.word	0x40021000
 8001178:	40021400 	.word	0x40021400
 800117c:	40021800 	.word	0x40021800
 8001180:	40013c00 	.word	0x40013c00

08001184 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	460b      	mov	r3, r1
 800118e:	807b      	strh	r3, [r7, #2]
 8001190:	4613      	mov	r3, r2
 8001192:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001194:	787b      	ldrb	r3, [r7, #1]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800119a:	887a      	ldrh	r2, [r7, #2]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011a0:	e003      	b.n	80011aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011a2:	887b      	ldrh	r3, [r7, #2]
 80011a4:	041a      	lsls	r2, r3, #16
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	619a      	str	r2, [r3, #24]
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	460b      	mov	r3, r1
 80011c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011c8:	887a      	ldrh	r2, [r7, #2]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4013      	ands	r3, r2
 80011ce:	041a      	lsls	r2, r3, #16
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	43d9      	mvns	r1, r3
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	400b      	ands	r3, r1
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	619a      	str	r2, [r3, #24]
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	603b      	str	r3, [r7, #0]
 80011fa:	4b20      	ldr	r3, [pc, #128]	; (800127c <HAL_PWREx_EnableOverDrive+0x90>)
 80011fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fe:	4a1f      	ldr	r2, [pc, #124]	; (800127c <HAL_PWREx_EnableOverDrive+0x90>)
 8001200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001204:	6413      	str	r3, [r2, #64]	; 0x40
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <HAL_PWREx_EnableOverDrive+0x90>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001212:	4b1b      	ldr	r3, [pc, #108]	; (8001280 <HAL_PWREx_EnableOverDrive+0x94>)
 8001214:	2201      	movs	r2, #1
 8001216:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001218:	f7ff fd0a 	bl	8000c30 <HAL_GetTick>
 800121c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800121e:	e009      	b.n	8001234 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001220:	f7ff fd06 	bl	8000c30 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800122e:	d901      	bls.n	8001234 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e01f      	b.n	8001274 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001234:	4b13      	ldr	r3, [pc, #76]	; (8001284 <HAL_PWREx_EnableOverDrive+0x98>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001240:	d1ee      	bne.n	8001220 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001244:	2201      	movs	r2, #1
 8001246:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001248:	f7ff fcf2 	bl	8000c30 <HAL_GetTick>
 800124c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800124e:	e009      	b.n	8001264 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001250:	f7ff fcee 	bl	8000c30 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800125e:	d901      	bls.n	8001264 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e007      	b.n	8001274 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001264:	4b07      	ldr	r3, [pc, #28]	; (8001284 <HAL_PWREx_EnableOverDrive+0x98>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001270:	d1ee      	bne.n	8001250 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800
 8001280:	420e0040 	.word	0x420e0040
 8001284:	40007000 	.word	0x40007000
 8001288:	420e0044 	.word	0x420e0044

0800128c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d101      	bne.n	80012a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0cc      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012a0:	4b68      	ldr	r3, [pc, #416]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 030f 	and.w	r3, r3, #15
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d90c      	bls.n	80012c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ae:	4b65      	ldr	r3, [pc, #404]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	b2d2      	uxtb	r2, r2
 80012b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012b6:	4b63      	ldr	r3, [pc, #396]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d001      	beq.n	80012c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e0b8      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d020      	beq.n	8001316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012e0:	4b59      	ldr	r3, [pc, #356]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	4a58      	ldr	r2, [pc, #352]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80012e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80012ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d005      	beq.n	8001304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012f8:	4b53      	ldr	r3, [pc, #332]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	4a52      	ldr	r2, [pc, #328]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80012fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001304:	4b50      	ldr	r3, [pc, #320]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	494d      	ldr	r1, [pc, #308]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 8001312:	4313      	orrs	r3, r2
 8001314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d044      	beq.n	80013ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d107      	bne.n	800133a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132a:	4b47      	ldr	r3, [pc, #284]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d119      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e07f      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2b02      	cmp	r3, #2
 8001340:	d003      	beq.n	800134a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001346:	2b03      	cmp	r3, #3
 8001348:	d107      	bne.n	800135a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800134a:	4b3f      	ldr	r3, [pc, #252]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d109      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e06f      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800135a:	4b3b      	ldr	r3, [pc, #236]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e067      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800136a:	4b37      	ldr	r3, [pc, #220]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f023 0203 	bic.w	r2, r3, #3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	4934      	ldr	r1, [pc, #208]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 8001378:	4313      	orrs	r3, r2
 800137a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800137c:	f7ff fc58 	bl	8000c30 <HAL_GetTick>
 8001380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001382:	e00a      	b.n	800139a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001384:	f7ff fc54 	bl	8000c30 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001392:	4293      	cmp	r3, r2
 8001394:	d901      	bls.n	800139a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e04f      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800139a:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 020c 	and.w	r2, r3, #12
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d1eb      	bne.n	8001384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013ac:	4b25      	ldr	r3, [pc, #148]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 030f 	and.w	r3, r3, #15
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d20c      	bcs.n	80013d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b22      	ldr	r3, [pc, #136]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <HAL_RCC_ClockConfig+0x1b8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 030f 	and.w	r3, r3, #15
 80013ca:	683a      	ldr	r2, [r7, #0]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d001      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e032      	b.n	800143a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d008      	beq.n	80013f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013e0:	4b19      	ldr	r3, [pc, #100]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	4916      	ldr	r1, [pc, #88]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0308 	and.w	r3, r3, #8
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d009      	beq.n	8001412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013fe:	4b12      	ldr	r3, [pc, #72]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	490e      	ldr	r1, [pc, #56]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800140e:	4313      	orrs	r3, r2
 8001410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001412:	f000 f855 	bl	80014c0 <HAL_RCC_GetSysClockFreq>
 8001416:	4602      	mov	r2, r0
 8001418:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <HAL_RCC_ClockConfig+0x1bc>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	091b      	lsrs	r3, r3, #4
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	490a      	ldr	r1, [pc, #40]	; (800144c <HAL_RCC_ClockConfig+0x1c0>)
 8001424:	5ccb      	ldrb	r3, [r1, r3]
 8001426:	fa22 f303 	lsr.w	r3, r2, r3
 800142a:	4a09      	ldr	r2, [pc, #36]	; (8001450 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <HAL_RCC_ClockConfig+0x1c8>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fbb8 	bl	8000ba8 <HAL_InitTick>

  return HAL_OK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40023c00 	.word	0x40023c00
 8001448:	40023800 	.word	0x40023800
 800144c:	08003390 	.word	0x08003390
 8001450:	20000000 	.word	0x20000000
 8001454:	20000004 	.word	0x20000004

08001458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <HAL_RCC_GetHCLKFreq+0x14>)
 800145e:	681b      	ldr	r3, [r3, #0]
}
 8001460:	4618      	mov	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000000 	.word	0x20000000

08001470 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001474:	f7ff fff0 	bl	8001458 <HAL_RCC_GetHCLKFreq>
 8001478:	4602      	mov	r2, r0
 800147a:	4b05      	ldr	r3, [pc, #20]	; (8001490 <HAL_RCC_GetPCLK1Freq+0x20>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	0a9b      	lsrs	r3, r3, #10
 8001480:	f003 0307 	and.w	r3, r3, #7
 8001484:	4903      	ldr	r1, [pc, #12]	; (8001494 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001486:	5ccb      	ldrb	r3, [r1, r3]
 8001488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800148c:	4618      	mov	r0, r3
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40023800 	.word	0x40023800
 8001494:	080033a0 	.word	0x080033a0

08001498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800149c:	f7ff ffdc 	bl	8001458 <HAL_RCC_GetHCLKFreq>
 80014a0:	4602      	mov	r2, r0
 80014a2:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	0b5b      	lsrs	r3, r3, #13
 80014a8:	f003 0307 	and.w	r3, r3, #7
 80014ac:	4903      	ldr	r1, [pc, #12]	; (80014bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ae:	5ccb      	ldrb	r3, [r1, r3]
 80014b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40023800 	.word	0x40023800
 80014bc:	080033a0 	.word	0x080033a0

080014c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c4:	b0ae      	sub	sp, #184	; 0xb8
 80014c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014e6:	4bcb      	ldr	r3, [pc, #812]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	2b0c      	cmp	r3, #12
 80014f0:	f200 8206 	bhi.w	8001900 <HAL_RCC_GetSysClockFreq+0x440>
 80014f4:	a201      	add	r2, pc, #4	; (adr r2, 80014fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80014f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fa:	bf00      	nop
 80014fc:	08001531 	.word	0x08001531
 8001500:	08001901 	.word	0x08001901
 8001504:	08001901 	.word	0x08001901
 8001508:	08001901 	.word	0x08001901
 800150c:	08001539 	.word	0x08001539
 8001510:	08001901 	.word	0x08001901
 8001514:	08001901 	.word	0x08001901
 8001518:	08001901 	.word	0x08001901
 800151c:	08001541 	.word	0x08001541
 8001520:	08001901 	.word	0x08001901
 8001524:	08001901 	.word	0x08001901
 8001528:	08001901 	.word	0x08001901
 800152c:	08001731 	.word	0x08001731
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001530:	4bb9      	ldr	r3, [pc, #740]	; (8001818 <HAL_RCC_GetSysClockFreq+0x358>)
 8001532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001536:	e1e7      	b.n	8001908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001538:	4bb8      	ldr	r3, [pc, #736]	; (800181c <HAL_RCC_GetSysClockFreq+0x35c>)
 800153a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800153e:	e1e3      	b.n	8001908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001540:	4bb4      	ldr	r3, [pc, #720]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001548:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800154c:	4bb1      	ldr	r3, [pc, #708]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d071      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001558:	4bae      	ldr	r3, [pc, #696]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	099b      	lsrs	r3, r3, #6
 800155e:	2200      	movs	r2, #0
 8001560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001564:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001568:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800156c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001570:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800157a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800157e:	4622      	mov	r2, r4
 8001580:	462b      	mov	r3, r5
 8001582:	f04f 0000 	mov.w	r0, #0
 8001586:	f04f 0100 	mov.w	r1, #0
 800158a:	0159      	lsls	r1, r3, #5
 800158c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001590:	0150      	lsls	r0, r2, #5
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4621      	mov	r1, r4
 8001598:	1a51      	subs	r1, r2, r1
 800159a:	6439      	str	r1, [r7, #64]	; 0x40
 800159c:	4629      	mov	r1, r5
 800159e:	eb63 0301 	sbc.w	r3, r3, r1
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80015b0:	4649      	mov	r1, r9
 80015b2:	018b      	lsls	r3, r1, #6
 80015b4:	4641      	mov	r1, r8
 80015b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015ba:	4641      	mov	r1, r8
 80015bc:	018a      	lsls	r2, r1, #6
 80015be:	4641      	mov	r1, r8
 80015c0:	1a51      	subs	r1, r2, r1
 80015c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80015c4:	4649      	mov	r1, r9
 80015c6:	eb63 0301 	sbc.w	r3, r3, r1
 80015ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80015d8:	4649      	mov	r1, r9
 80015da:	00cb      	lsls	r3, r1, #3
 80015dc:	4641      	mov	r1, r8
 80015de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015e2:	4641      	mov	r1, r8
 80015e4:	00ca      	lsls	r2, r1, #3
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	4603      	mov	r3, r0
 80015ec:	4622      	mov	r2, r4
 80015ee:	189b      	adds	r3, r3, r2
 80015f0:	633b      	str	r3, [r7, #48]	; 0x30
 80015f2:	462b      	mov	r3, r5
 80015f4:	460a      	mov	r2, r1
 80015f6:	eb42 0303 	adc.w	r3, r2, r3
 80015fa:	637b      	str	r3, [r7, #52]	; 0x34
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001608:	4629      	mov	r1, r5
 800160a:	024b      	lsls	r3, r1, #9
 800160c:	4621      	mov	r1, r4
 800160e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001612:	4621      	mov	r1, r4
 8001614:	024a      	lsls	r2, r1, #9
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800161e:	2200      	movs	r2, #0
 8001620:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001624:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001628:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800162c:	f7fe fe40 	bl	80002b0 <__aeabi_uldivmod>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4613      	mov	r3, r2
 8001636:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800163a:	e067      	b.n	800170c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800163c:	4b75      	ldr	r3, [pc, #468]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	099b      	lsrs	r3, r3, #6
 8001642:	2200      	movs	r2, #0
 8001644:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001648:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800164c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001654:	67bb      	str	r3, [r7, #120]	; 0x78
 8001656:	2300      	movs	r3, #0
 8001658:	67fb      	str	r3, [r7, #124]	; 0x7c
 800165a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800165e:	4622      	mov	r2, r4
 8001660:	462b      	mov	r3, r5
 8001662:	f04f 0000 	mov.w	r0, #0
 8001666:	f04f 0100 	mov.w	r1, #0
 800166a:	0159      	lsls	r1, r3, #5
 800166c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001670:	0150      	lsls	r0, r2, #5
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4621      	mov	r1, r4
 8001678:	1a51      	subs	r1, r2, r1
 800167a:	62b9      	str	r1, [r7, #40]	; 0x28
 800167c:	4629      	mov	r1, r5
 800167e:	eb63 0301 	sbc.w	r3, r3, r1
 8001682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001690:	4649      	mov	r1, r9
 8001692:	018b      	lsls	r3, r1, #6
 8001694:	4641      	mov	r1, r8
 8001696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800169a:	4641      	mov	r1, r8
 800169c:	018a      	lsls	r2, r1, #6
 800169e:	4641      	mov	r1, r8
 80016a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80016a4:	4649      	mov	r1, r9
 80016a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80016b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80016ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80016be:	4692      	mov	sl, r2
 80016c0:	469b      	mov	fp, r3
 80016c2:	4623      	mov	r3, r4
 80016c4:	eb1a 0303 	adds.w	r3, sl, r3
 80016c8:	623b      	str	r3, [r7, #32]
 80016ca:	462b      	mov	r3, r5
 80016cc:	eb4b 0303 	adc.w	r3, fp, r3
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016de:	4629      	mov	r1, r5
 80016e0:	028b      	lsls	r3, r1, #10
 80016e2:	4621      	mov	r1, r4
 80016e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016e8:	4621      	mov	r1, r4
 80016ea:	028a      	lsls	r2, r1, #10
 80016ec:	4610      	mov	r0, r2
 80016ee:	4619      	mov	r1, r3
 80016f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016f4:	2200      	movs	r2, #0
 80016f6:	673b      	str	r3, [r7, #112]	; 0x70
 80016f8:	677a      	str	r2, [r7, #116]	; 0x74
 80016fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80016fe:	f7fe fdd7 	bl	80002b0 <__aeabi_uldivmod>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4613      	mov	r3, r2
 8001708:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800170c:	4b41      	ldr	r3, [pc, #260]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	0c1b      	lsrs	r3, r3, #16
 8001712:	f003 0303 	and.w	r3, r3, #3
 8001716:	3301      	adds	r3, #1
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800171e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001722:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001726:	fbb2 f3f3 	udiv	r3, r2, r3
 800172a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800172e:	e0eb      	b.n	8001908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001730:	4b38      	ldr	r3, [pc, #224]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001738:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800173c:	4b35      	ldr	r3, [pc, #212]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d06b      	beq.n	8001820 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001748:	4b32      	ldr	r3, [pc, #200]	; (8001814 <HAL_RCC_GetSysClockFreq+0x354>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	099b      	lsrs	r3, r3, #6
 800174e:	2200      	movs	r2, #0
 8001750:	66bb      	str	r3, [r7, #104]	; 0x68
 8001752:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001754:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800175a:	663b      	str	r3, [r7, #96]	; 0x60
 800175c:	2300      	movs	r3, #0
 800175e:	667b      	str	r3, [r7, #100]	; 0x64
 8001760:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001764:	4622      	mov	r2, r4
 8001766:	462b      	mov	r3, r5
 8001768:	f04f 0000 	mov.w	r0, #0
 800176c:	f04f 0100 	mov.w	r1, #0
 8001770:	0159      	lsls	r1, r3, #5
 8001772:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001776:	0150      	lsls	r0, r2, #5
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4621      	mov	r1, r4
 800177e:	1a51      	subs	r1, r2, r1
 8001780:	61b9      	str	r1, [r7, #24]
 8001782:	4629      	mov	r1, r5
 8001784:	eb63 0301 	sbc.w	r3, r3, r1
 8001788:	61fb      	str	r3, [r7, #28]
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	f04f 0300 	mov.w	r3, #0
 8001792:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001796:	4659      	mov	r1, fp
 8001798:	018b      	lsls	r3, r1, #6
 800179a:	4651      	mov	r1, sl
 800179c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017a0:	4651      	mov	r1, sl
 80017a2:	018a      	lsls	r2, r1, #6
 80017a4:	4651      	mov	r1, sl
 80017a6:	ebb2 0801 	subs.w	r8, r2, r1
 80017aa:	4659      	mov	r1, fp
 80017ac:	eb63 0901 	sbc.w	r9, r3, r1
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017c4:	4690      	mov	r8, r2
 80017c6:	4699      	mov	r9, r3
 80017c8:	4623      	mov	r3, r4
 80017ca:	eb18 0303 	adds.w	r3, r8, r3
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	462b      	mov	r3, r5
 80017d2:	eb49 0303 	adc.w	r3, r9, r3
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80017e4:	4629      	mov	r1, r5
 80017e6:	024b      	lsls	r3, r1, #9
 80017e8:	4621      	mov	r1, r4
 80017ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017ee:	4621      	mov	r1, r4
 80017f0:	024a      	lsls	r2, r1, #9
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017fa:	2200      	movs	r2, #0
 80017fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80017fe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001800:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001804:	f7fe fd54 	bl	80002b0 <__aeabi_uldivmod>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4613      	mov	r3, r2
 800180e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001812:	e065      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0x420>
 8001814:	40023800 	.word	0x40023800
 8001818:	00f42400 	.word	0x00f42400
 800181c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001820:	4b3d      	ldr	r3, [pc, #244]	; (8001918 <HAL_RCC_GetSysClockFreq+0x458>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	099b      	lsrs	r3, r3, #6
 8001826:	2200      	movs	r2, #0
 8001828:	4618      	mov	r0, r3
 800182a:	4611      	mov	r1, r2
 800182c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001830:	653b      	str	r3, [r7, #80]	; 0x50
 8001832:	2300      	movs	r3, #0
 8001834:	657b      	str	r3, [r7, #84]	; 0x54
 8001836:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800183a:	4642      	mov	r2, r8
 800183c:	464b      	mov	r3, r9
 800183e:	f04f 0000 	mov.w	r0, #0
 8001842:	f04f 0100 	mov.w	r1, #0
 8001846:	0159      	lsls	r1, r3, #5
 8001848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800184c:	0150      	lsls	r0, r2, #5
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4641      	mov	r1, r8
 8001854:	1a51      	subs	r1, r2, r1
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	4649      	mov	r1, r9
 800185a:	eb63 0301 	sbc.w	r3, r3, r1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800186c:	4659      	mov	r1, fp
 800186e:	018b      	lsls	r3, r1, #6
 8001870:	4651      	mov	r1, sl
 8001872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001876:	4651      	mov	r1, sl
 8001878:	018a      	lsls	r2, r1, #6
 800187a:	4651      	mov	r1, sl
 800187c:	1a54      	subs	r4, r2, r1
 800187e:	4659      	mov	r1, fp
 8001880:	eb63 0501 	sbc.w	r5, r3, r1
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	00eb      	lsls	r3, r5, #3
 800188e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001892:	00e2      	lsls	r2, r4, #3
 8001894:	4614      	mov	r4, r2
 8001896:	461d      	mov	r5, r3
 8001898:	4643      	mov	r3, r8
 800189a:	18e3      	adds	r3, r4, r3
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	464b      	mov	r3, r9
 80018a0:	eb45 0303 	adc.w	r3, r5, r3
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018b2:	4629      	mov	r1, r5
 80018b4:	028b      	lsls	r3, r1, #10
 80018b6:	4621      	mov	r1, r4
 80018b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018bc:	4621      	mov	r1, r4
 80018be:	028a      	lsls	r2, r1, #10
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018c8:	2200      	movs	r2, #0
 80018ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80018cc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80018ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80018d2:	f7fe fced 	bl	80002b0 <__aeabi_uldivmod>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4613      	mov	r3, r2
 80018dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018e0:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <HAL_RCC_GetSysClockFreq+0x458>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	0f1b      	lsrs	r3, r3, #28
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80018ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80018f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80018f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80018fe:	e003      	b.n	8001908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001902:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001906:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001908:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800190c:	4618      	mov	r0, r3
 800190e:	37b8      	adds	r7, #184	; 0xb8
 8001910:	46bd      	mov	sp, r7
 8001912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800
 800191c:	00f42400 	.word	0x00f42400

08001920 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e28d      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 8083 	beq.w	8001a46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001940:	4b94      	ldr	r3, [pc, #592]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 030c 	and.w	r3, r3, #12
 8001948:	2b04      	cmp	r3, #4
 800194a:	d019      	beq.n	8001980 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800194c:	4b91      	ldr	r3, [pc, #580]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001954:	2b08      	cmp	r3, #8
 8001956:	d106      	bne.n	8001966 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001958:	4b8e      	ldr	r3, [pc, #568]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001964:	d00c      	beq.n	8001980 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001966:	4b8b      	ldr	r3, [pc, #556]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800196e:	2b0c      	cmp	r3, #12
 8001970:	d112      	bne.n	8001998 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001972:	4b88      	ldr	r3, [pc, #544]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800197a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800197e:	d10b      	bne.n	8001998 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001980:	4b84      	ldr	r3, [pc, #528]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d05b      	beq.n	8001a44 <HAL_RCC_OscConfig+0x124>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d157      	bne.n	8001a44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e25a      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a0:	d106      	bne.n	80019b0 <HAL_RCC_OscConfig+0x90>
 80019a2:	4b7c      	ldr	r3, [pc, #496]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a7b      	ldr	r2, [pc, #492]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	e01d      	b.n	80019ec <HAL_RCC_OscConfig+0xcc>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019b8:	d10c      	bne.n	80019d4 <HAL_RCC_OscConfig+0xb4>
 80019ba:	4b76      	ldr	r3, [pc, #472]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a75      	ldr	r2, [pc, #468]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	4b73      	ldr	r3, [pc, #460]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a72      	ldr	r2, [pc, #456]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e00b      	b.n	80019ec <HAL_RCC_OscConfig+0xcc>
 80019d4:	4b6f      	ldr	r3, [pc, #444]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a6e      	ldr	r2, [pc, #440]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b6c      	ldr	r3, [pc, #432]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a6b      	ldr	r2, [pc, #428]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 80019e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d013      	beq.n	8001a1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff f91c 	bl	8000c30 <HAL_GetTick>
 80019f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019fc:	f7ff f918 	bl	8000c30 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b64      	cmp	r3, #100	; 0x64
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e21f      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0e:	4b61      	ldr	r3, [pc, #388]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d0f0      	beq.n	80019fc <HAL_RCC_OscConfig+0xdc>
 8001a1a:	e014      	b.n	8001a46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1c:	f7ff f908 	bl	8000c30 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a24:	f7ff f904 	bl	8000c30 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	; 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e20b      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a36:	4b57      	ldr	r3, [pc, #348]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1f0      	bne.n	8001a24 <HAL_RCC_OscConfig+0x104>
 8001a42:	e000      	b.n	8001a46 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d06f      	beq.n	8001b32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a52:	4b50      	ldr	r3, [pc, #320]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 030c 	and.w	r3, r3, #12
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d017      	beq.n	8001a8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a5e:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d105      	bne.n	8001a76 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a6a:	4b4a      	ldr	r3, [pc, #296]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00b      	beq.n	8001a8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a76:	4b47      	ldr	r3, [pc, #284]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a7e:	2b0c      	cmp	r3, #12
 8001a80:	d11c      	bne.n	8001abc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a82:	4b44      	ldr	r3, [pc, #272]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d116      	bne.n	8001abc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8e:	4b41      	ldr	r3, [pc, #260]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x186>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d001      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e1d3      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa6:	4b3b      	ldr	r3, [pc, #236]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4937      	ldr	r1, [pc, #220]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aba:	e03a      	b.n	8001b32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d020      	beq.n	8001b06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac4:	4b34      	ldr	r3, [pc, #208]	; (8001b98 <HAL_RCC_OscConfig+0x278>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aca:	f7ff f8b1 	bl	8000c30 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ad2:	f7ff f8ad 	bl	8000c30 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e1b4      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae4:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af0:	4b28      	ldr	r3, [pc, #160]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	4925      	ldr	r1, [pc, #148]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	600b      	str	r3, [r1, #0]
 8001b04:	e015      	b.n	8001b32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b06:	4b24      	ldr	r3, [pc, #144]	; (8001b98 <HAL_RCC_OscConfig+0x278>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7ff f890 	bl	8000c30 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b14:	f7ff f88c 	bl	8000c30 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e193      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b26:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d036      	beq.n	8001bac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d016      	beq.n	8001b74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <HAL_RCC_OscConfig+0x27c>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4c:	f7ff f870 	bl	8000c30 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b54:	f7ff f86c 	bl	8000c30 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e173      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b66:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <HAL_RCC_OscConfig+0x274>)
 8001b68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x234>
 8001b72:	e01b      	b.n	8001bac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b74:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <HAL_RCC_OscConfig+0x27c>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b7a:	f7ff f859 	bl	8000c30 <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b80:	e00e      	b.n	8001ba0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b82:	f7ff f855 	bl	8000c30 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d907      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e15c      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
 8001b94:	40023800 	.word	0x40023800
 8001b98:	42470000 	.word	0x42470000
 8001b9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba0:	4b8a      	ldr	r3, [pc, #552]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001ba2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1ea      	bne.n	8001b82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 8097 	beq.w	8001ce8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bbe:	4b83      	ldr	r3, [pc, #524]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10f      	bne.n	8001bea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	4b7f      	ldr	r3, [pc, #508]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	4a7e      	ldr	r2, [pc, #504]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bda:	4b7c      	ldr	r3, [pc, #496]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001be6:	2301      	movs	r3, #1
 8001be8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bea:	4b79      	ldr	r3, [pc, #484]	; (8001dd0 <HAL_RCC_OscConfig+0x4b0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d118      	bne.n	8001c28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bf6:	4b76      	ldr	r3, [pc, #472]	; (8001dd0 <HAL_RCC_OscConfig+0x4b0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a75      	ldr	r2, [pc, #468]	; (8001dd0 <HAL_RCC_OscConfig+0x4b0>)
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c02:	f7ff f815 	bl	8000c30 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0a:	f7ff f811 	bl	8000c30 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e118      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	4b6c      	ldr	r3, [pc, #432]	; (8001dd0 <HAL_RCC_OscConfig+0x4b0>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d106      	bne.n	8001c3e <HAL_RCC_OscConfig+0x31e>
 8001c30:	4b66      	ldr	r3, [pc, #408]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c34:	4a65      	ldr	r2, [pc, #404]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c3c:	e01c      	b.n	8001c78 <HAL_RCC_OscConfig+0x358>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b05      	cmp	r3, #5
 8001c44:	d10c      	bne.n	8001c60 <HAL_RCC_OscConfig+0x340>
 8001c46:	4b61      	ldr	r3, [pc, #388]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c4a:	4a60      	ldr	r2, [pc, #384]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	6713      	str	r3, [r2, #112]	; 0x70
 8001c52:	4b5e      	ldr	r3, [pc, #376]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c56:	4a5d      	ldr	r2, [pc, #372]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8001c5e:	e00b      	b.n	8001c78 <HAL_RCC_OscConfig+0x358>
 8001c60:	4b5a      	ldr	r3, [pc, #360]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c64:	4a59      	ldr	r2, [pc, #356]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c66:	f023 0301 	bic.w	r3, r3, #1
 8001c6a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c6c:	4b57      	ldr	r3, [pc, #348]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c70:	4a56      	ldr	r2, [pc, #344]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001c72:	f023 0304 	bic.w	r3, r3, #4
 8001c76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d015      	beq.n	8001cac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c80:	f7fe ffd6 	bl	8000c30 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c86:	e00a      	b.n	8001c9e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c88:	f7fe ffd2 	bl	8000c30 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e0d7      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9e:	4b4b      	ldr	r3, [pc, #300]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0ee      	beq.n	8001c88 <HAL_RCC_OscConfig+0x368>
 8001caa:	e014      	b.n	8001cd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cac:	f7fe ffc0 	bl	8000c30 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb2:	e00a      	b.n	8001cca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cb4:	f7fe ffbc 	bl	8000c30 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e0c1      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cca:	4b40      	ldr	r3, [pc, #256]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1ee      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d105      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cdc:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	4a3a      	ldr	r2, [pc, #232]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f000 80ad 	beq.w	8001e4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cf2:	4b36      	ldr	r3, [pc, #216]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d060      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d145      	bne.n	8001d92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d06:	4b33      	ldr	r3, [pc, #204]	; (8001dd4 <HAL_RCC_OscConfig+0x4b4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7fe ff90 	bl	8000c30 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d14:	f7fe ff8c 	bl	8000c30 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e093      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d26:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	019b      	lsls	r3, r3, #6
 8001d42:	431a      	orrs	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	085b      	lsrs	r3, r3, #1
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	041b      	lsls	r3, r3, #16
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d54:	061b      	lsls	r3, r3, #24
 8001d56:	431a      	orrs	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5c:	071b      	lsls	r3, r3, #28
 8001d5e:	491b      	ldr	r1, [pc, #108]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d64:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <HAL_RCC_OscConfig+0x4b4>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6a:	f7fe ff61 	bl	8000c30 <HAL_GetTick>
 8001d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d72:	f7fe ff5d 	bl	8000c30 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e064      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d84:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0x452>
 8001d90:	e05c      	b.n	8001e4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <HAL_RCC_OscConfig+0x4b4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d98:	f7fe ff4a 	bl	8000c30 <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da0:	f7fe ff46 	bl	8000c30 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e04d      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_RCC_OscConfig+0x4ac>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f0      	bne.n	8001da0 <HAL_RCC_OscConfig+0x480>
 8001dbe:	e045      	b.n	8001e4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d107      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e040      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40007000 	.word	0x40007000
 8001dd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dd8:	4b1f      	ldr	r3, [pc, #124]	; (8001e58 <HAL_RCC_OscConfig+0x538>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d030      	beq.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d129      	bne.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d122      	bne.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e08:	4013      	ands	r3, r2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d119      	bne.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1e:	085b      	lsrs	r3, r3, #1
 8001e20:	3b01      	subs	r3, #1
 8001e22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d10f      	bne.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d107      	bne.n	8001e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800

08001e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e03f      	b.n	8001eee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7fe fd38 	bl	80008f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2224      	movs	r2, #36	; 0x24
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68da      	ldr	r2, [r3, #12]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f829 	bl	8001ef8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691a      	ldr	r2, [r3, #16]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	695a      	ldr	r2, [r3, #20]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2220      	movs	r2, #32
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001efc:	b0c0      	sub	sp, #256	; 0x100
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f14:	68d9      	ldr	r1, [r3, #12]
 8001f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	ea40 0301 	orr.w	r3, r0, r1
 8001f20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f50:	f021 010c 	bic.w	r1, r1, #12
 8001f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001f5e:	430b      	orrs	r3, r1
 8001f60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f72:	6999      	ldr	r1, [r3, #24]
 8001f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	ea40 0301 	orr.w	r3, r0, r1
 8001f7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4b8f      	ldr	r3, [pc, #572]	; (80021c4 <UART_SetConfig+0x2cc>)
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d005      	beq.n	8001f98 <UART_SetConfig+0xa0>
 8001f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4b8d      	ldr	r3, [pc, #564]	; (80021c8 <UART_SetConfig+0x2d0>)
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d104      	bne.n	8001fa2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f98:	f7ff fa7e 	bl	8001498 <HAL_RCC_GetPCLK2Freq>
 8001f9c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001fa0:	e003      	b.n	8001faa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001fa2:	f7ff fa65 	bl	8001470 <HAL_RCC_GetPCLK1Freq>
 8001fa6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fb4:	f040 810c 	bne.w	80021d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001fc2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001fc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001fca:	4622      	mov	r2, r4
 8001fcc:	462b      	mov	r3, r5
 8001fce:	1891      	adds	r1, r2, r2
 8001fd0:	65b9      	str	r1, [r7, #88]	; 0x58
 8001fd2:	415b      	adcs	r3, r3
 8001fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001fda:	4621      	mov	r1, r4
 8001fdc:	eb12 0801 	adds.w	r8, r2, r1
 8001fe0:	4629      	mov	r1, r5
 8001fe2:	eb43 0901 	adc.w	r9, r3, r1
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ff2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ff6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ffa:	4690      	mov	r8, r2
 8001ffc:	4699      	mov	r9, r3
 8001ffe:	4623      	mov	r3, r4
 8002000:	eb18 0303 	adds.w	r3, r8, r3
 8002004:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002008:	462b      	mov	r3, r5
 800200a:	eb49 0303 	adc.w	r3, r9, r3
 800200e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800201e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002022:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002026:	460b      	mov	r3, r1
 8002028:	18db      	adds	r3, r3, r3
 800202a:	653b      	str	r3, [r7, #80]	; 0x50
 800202c:	4613      	mov	r3, r2
 800202e:	eb42 0303 	adc.w	r3, r2, r3
 8002032:	657b      	str	r3, [r7, #84]	; 0x54
 8002034:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002038:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800203c:	f7fe f938 	bl	80002b0 <__aeabi_uldivmod>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4b61      	ldr	r3, [pc, #388]	; (80021cc <UART_SetConfig+0x2d4>)
 8002046:	fba3 2302 	umull	r2, r3, r3, r2
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	011c      	lsls	r4, r3, #4
 800204e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002052:	2200      	movs	r2, #0
 8002054:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002058:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800205c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002060:	4642      	mov	r2, r8
 8002062:	464b      	mov	r3, r9
 8002064:	1891      	adds	r1, r2, r2
 8002066:	64b9      	str	r1, [r7, #72]	; 0x48
 8002068:	415b      	adcs	r3, r3
 800206a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800206c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002070:	4641      	mov	r1, r8
 8002072:	eb12 0a01 	adds.w	sl, r2, r1
 8002076:	4649      	mov	r1, r9
 8002078:	eb43 0b01 	adc.w	fp, r3, r1
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002088:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800208c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002090:	4692      	mov	sl, r2
 8002092:	469b      	mov	fp, r3
 8002094:	4643      	mov	r3, r8
 8002096:	eb1a 0303 	adds.w	r3, sl, r3
 800209a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800209e:	464b      	mov	r3, r9
 80020a0:	eb4b 0303 	adc.w	r3, fp, r3
 80020a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80020b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80020b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80020bc:	460b      	mov	r3, r1
 80020be:	18db      	adds	r3, r3, r3
 80020c0:	643b      	str	r3, [r7, #64]	; 0x40
 80020c2:	4613      	mov	r3, r2
 80020c4:	eb42 0303 	adc.w	r3, r2, r3
 80020c8:	647b      	str	r3, [r7, #68]	; 0x44
 80020ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80020ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80020d2:	f7fe f8ed 	bl	80002b0 <__aeabi_uldivmod>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4611      	mov	r1, r2
 80020dc:	4b3b      	ldr	r3, [pc, #236]	; (80021cc <UART_SetConfig+0x2d4>)
 80020de:	fba3 2301 	umull	r2, r3, r3, r1
 80020e2:	095b      	lsrs	r3, r3, #5
 80020e4:	2264      	movs	r2, #100	; 0x64
 80020e6:	fb02 f303 	mul.w	r3, r2, r3
 80020ea:	1acb      	subs	r3, r1, r3
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80020f2:	4b36      	ldr	r3, [pc, #216]	; (80021cc <UART_SetConfig+0x2d4>)
 80020f4:	fba3 2302 	umull	r2, r3, r3, r2
 80020f8:	095b      	lsrs	r3, r3, #5
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002100:	441c      	add	r4, r3
 8002102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002106:	2200      	movs	r2, #0
 8002108:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800210c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002110:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002114:	4642      	mov	r2, r8
 8002116:	464b      	mov	r3, r9
 8002118:	1891      	adds	r1, r2, r2
 800211a:	63b9      	str	r1, [r7, #56]	; 0x38
 800211c:	415b      	adcs	r3, r3
 800211e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002120:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002124:	4641      	mov	r1, r8
 8002126:	1851      	adds	r1, r2, r1
 8002128:	6339      	str	r1, [r7, #48]	; 0x30
 800212a:	4649      	mov	r1, r9
 800212c:	414b      	adcs	r3, r1
 800212e:	637b      	str	r3, [r7, #52]	; 0x34
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	f04f 0300 	mov.w	r3, #0
 8002138:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800213c:	4659      	mov	r1, fp
 800213e:	00cb      	lsls	r3, r1, #3
 8002140:	4651      	mov	r1, sl
 8002142:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002146:	4651      	mov	r1, sl
 8002148:	00ca      	lsls	r2, r1, #3
 800214a:	4610      	mov	r0, r2
 800214c:	4619      	mov	r1, r3
 800214e:	4603      	mov	r3, r0
 8002150:	4642      	mov	r2, r8
 8002152:	189b      	adds	r3, r3, r2
 8002154:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002158:	464b      	mov	r3, r9
 800215a:	460a      	mov	r2, r1
 800215c:	eb42 0303 	adc.w	r3, r2, r3
 8002160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002170:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002174:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002178:	460b      	mov	r3, r1
 800217a:	18db      	adds	r3, r3, r3
 800217c:	62bb      	str	r3, [r7, #40]	; 0x28
 800217e:	4613      	mov	r3, r2
 8002180:	eb42 0303 	adc.w	r3, r2, r3
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002186:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800218a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800218e:	f7fe f88f 	bl	80002b0 <__aeabi_uldivmod>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <UART_SetConfig+0x2d4>)
 8002198:	fba3 1302 	umull	r1, r3, r3, r2
 800219c:	095b      	lsrs	r3, r3, #5
 800219e:	2164      	movs	r1, #100	; 0x64
 80021a0:	fb01 f303 	mul.w	r3, r1, r3
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	3332      	adds	r3, #50	; 0x32
 80021aa:	4a08      	ldr	r2, [pc, #32]	; (80021cc <UART_SetConfig+0x2d4>)
 80021ac:	fba2 2303 	umull	r2, r3, r2, r3
 80021b0:	095b      	lsrs	r3, r3, #5
 80021b2:	f003 0207 	and.w	r2, r3, #7
 80021b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4422      	add	r2, r4
 80021be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80021c0:	e105      	b.n	80023ce <UART_SetConfig+0x4d6>
 80021c2:	bf00      	nop
 80021c4:	40011000 	.word	0x40011000
 80021c8:	40011400 	.word	0x40011400
 80021cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021d4:	2200      	movs	r2, #0
 80021d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80021da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80021de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80021e2:	4642      	mov	r2, r8
 80021e4:	464b      	mov	r3, r9
 80021e6:	1891      	adds	r1, r2, r2
 80021e8:	6239      	str	r1, [r7, #32]
 80021ea:	415b      	adcs	r3, r3
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
 80021ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021f2:	4641      	mov	r1, r8
 80021f4:	1854      	adds	r4, r2, r1
 80021f6:	4649      	mov	r1, r9
 80021f8:	eb43 0501 	adc.w	r5, r3, r1
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	00eb      	lsls	r3, r5, #3
 8002206:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800220a:	00e2      	lsls	r2, r4, #3
 800220c:	4614      	mov	r4, r2
 800220e:	461d      	mov	r5, r3
 8002210:	4643      	mov	r3, r8
 8002212:	18e3      	adds	r3, r4, r3
 8002214:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002218:	464b      	mov	r3, r9
 800221a:	eb45 0303 	adc.w	r3, r5, r3
 800221e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800222e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002232:	f04f 0200 	mov.w	r2, #0
 8002236:	f04f 0300 	mov.w	r3, #0
 800223a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800223e:	4629      	mov	r1, r5
 8002240:	008b      	lsls	r3, r1, #2
 8002242:	4621      	mov	r1, r4
 8002244:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002248:	4621      	mov	r1, r4
 800224a:	008a      	lsls	r2, r1, #2
 800224c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002250:	f7fe f82e 	bl	80002b0 <__aeabi_uldivmod>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4b60      	ldr	r3, [pc, #384]	; (80023dc <UART_SetConfig+0x4e4>)
 800225a:	fba3 2302 	umull	r2, r3, r3, r2
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	011c      	lsls	r4, r3, #4
 8002262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002266:	2200      	movs	r2, #0
 8002268:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800226c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002270:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002274:	4642      	mov	r2, r8
 8002276:	464b      	mov	r3, r9
 8002278:	1891      	adds	r1, r2, r2
 800227a:	61b9      	str	r1, [r7, #24]
 800227c:	415b      	adcs	r3, r3
 800227e:	61fb      	str	r3, [r7, #28]
 8002280:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002284:	4641      	mov	r1, r8
 8002286:	1851      	adds	r1, r2, r1
 8002288:	6139      	str	r1, [r7, #16]
 800228a:	4649      	mov	r1, r9
 800228c:	414b      	adcs	r3, r1
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	f04f 0300 	mov.w	r3, #0
 8002298:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800229c:	4659      	mov	r1, fp
 800229e:	00cb      	lsls	r3, r1, #3
 80022a0:	4651      	mov	r1, sl
 80022a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022a6:	4651      	mov	r1, sl
 80022a8:	00ca      	lsls	r2, r1, #3
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	4603      	mov	r3, r0
 80022b0:	4642      	mov	r2, r8
 80022b2:	189b      	adds	r3, r3, r2
 80022b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022b8:	464b      	mov	r3, r9
 80022ba:	460a      	mov	r2, r1
 80022bc:	eb42 0303 	adc.w	r3, r2, r3
 80022c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80022c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80022ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80022d0:	f04f 0200 	mov.w	r2, #0
 80022d4:	f04f 0300 	mov.w	r3, #0
 80022d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80022dc:	4649      	mov	r1, r9
 80022de:	008b      	lsls	r3, r1, #2
 80022e0:	4641      	mov	r1, r8
 80022e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022e6:	4641      	mov	r1, r8
 80022e8:	008a      	lsls	r2, r1, #2
 80022ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80022ee:	f7fd ffdf 	bl	80002b0 <__aeabi_uldivmod>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4b39      	ldr	r3, [pc, #228]	; (80023dc <UART_SetConfig+0x4e4>)
 80022f8:	fba3 1302 	umull	r1, r3, r3, r2
 80022fc:	095b      	lsrs	r3, r3, #5
 80022fe:	2164      	movs	r1, #100	; 0x64
 8002300:	fb01 f303 	mul.w	r3, r1, r3
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	3332      	adds	r3, #50	; 0x32
 800230a:	4a34      	ldr	r2, [pc, #208]	; (80023dc <UART_SetConfig+0x4e4>)
 800230c:	fba2 2303 	umull	r2, r3, r2, r3
 8002310:	095b      	lsrs	r3, r3, #5
 8002312:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002316:	441c      	add	r4, r3
 8002318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800231c:	2200      	movs	r2, #0
 800231e:	673b      	str	r3, [r7, #112]	; 0x70
 8002320:	677a      	str	r2, [r7, #116]	; 0x74
 8002322:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002326:	4642      	mov	r2, r8
 8002328:	464b      	mov	r3, r9
 800232a:	1891      	adds	r1, r2, r2
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	415b      	adcs	r3, r3
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002336:	4641      	mov	r1, r8
 8002338:	1851      	adds	r1, r2, r1
 800233a:	6039      	str	r1, [r7, #0]
 800233c:	4649      	mov	r1, r9
 800233e:	414b      	adcs	r3, r1
 8002340:	607b      	str	r3, [r7, #4]
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800234e:	4659      	mov	r1, fp
 8002350:	00cb      	lsls	r3, r1, #3
 8002352:	4651      	mov	r1, sl
 8002354:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002358:	4651      	mov	r1, sl
 800235a:	00ca      	lsls	r2, r1, #3
 800235c:	4610      	mov	r0, r2
 800235e:	4619      	mov	r1, r3
 8002360:	4603      	mov	r3, r0
 8002362:	4642      	mov	r2, r8
 8002364:	189b      	adds	r3, r3, r2
 8002366:	66bb      	str	r3, [r7, #104]	; 0x68
 8002368:	464b      	mov	r3, r9
 800236a:	460a      	mov	r2, r1
 800236c:	eb42 0303 	adc.w	r3, r2, r3
 8002370:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	663b      	str	r3, [r7, #96]	; 0x60
 800237c:	667a      	str	r2, [r7, #100]	; 0x64
 800237e:	f04f 0200 	mov.w	r2, #0
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800238a:	4649      	mov	r1, r9
 800238c:	008b      	lsls	r3, r1, #2
 800238e:	4641      	mov	r1, r8
 8002390:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002394:	4641      	mov	r1, r8
 8002396:	008a      	lsls	r2, r1, #2
 8002398:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800239c:	f7fd ff88 	bl	80002b0 <__aeabi_uldivmod>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <UART_SetConfig+0x4e4>)
 80023a6:	fba3 1302 	umull	r1, r3, r3, r2
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2164      	movs	r1, #100	; 0x64
 80023ae:	fb01 f303 	mul.w	r3, r1, r3
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	011b      	lsls	r3, r3, #4
 80023b6:	3332      	adds	r3, #50	; 0x32
 80023b8:	4a08      	ldr	r2, [pc, #32]	; (80023dc <UART_SetConfig+0x4e4>)
 80023ba:	fba2 2303 	umull	r2, r3, r2, r3
 80023be:	095b      	lsrs	r3, r3, #5
 80023c0:	f003 020f 	and.w	r2, r3, #15
 80023c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4422      	add	r2, r4
 80023cc:	609a      	str	r2, [r3, #8]
}
 80023ce:	bf00      	nop
 80023d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80023d4:	46bd      	mov	sp, r7
 80023d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023da:	bf00      	nop
 80023dc:	51eb851f 	.word	0x51eb851f

080023e0 <__errno>:
 80023e0:	4b01      	ldr	r3, [pc, #4]	; (80023e8 <__errno+0x8>)
 80023e2:	6818      	ldr	r0, [r3, #0]
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	2000000c 	.word	0x2000000c

080023ec <__libc_init_array>:
 80023ec:	b570      	push	{r4, r5, r6, lr}
 80023ee:	4d0d      	ldr	r5, [pc, #52]	; (8002424 <__libc_init_array+0x38>)
 80023f0:	4c0d      	ldr	r4, [pc, #52]	; (8002428 <__libc_init_array+0x3c>)
 80023f2:	1b64      	subs	r4, r4, r5
 80023f4:	10a4      	asrs	r4, r4, #2
 80023f6:	2600      	movs	r6, #0
 80023f8:	42a6      	cmp	r6, r4
 80023fa:	d109      	bne.n	8002410 <__libc_init_array+0x24>
 80023fc:	4d0b      	ldr	r5, [pc, #44]	; (800242c <__libc_init_array+0x40>)
 80023fe:	4c0c      	ldr	r4, [pc, #48]	; (8002430 <__libc_init_array+0x44>)
 8002400:	f000 ffae 	bl	8003360 <_init>
 8002404:	1b64      	subs	r4, r4, r5
 8002406:	10a4      	asrs	r4, r4, #2
 8002408:	2600      	movs	r6, #0
 800240a:	42a6      	cmp	r6, r4
 800240c:	d105      	bne.n	800241a <__libc_init_array+0x2e>
 800240e:	bd70      	pop	{r4, r5, r6, pc}
 8002410:	f855 3b04 	ldr.w	r3, [r5], #4
 8002414:	4798      	blx	r3
 8002416:	3601      	adds	r6, #1
 8002418:	e7ee      	b.n	80023f8 <__libc_init_array+0xc>
 800241a:	f855 3b04 	ldr.w	r3, [r5], #4
 800241e:	4798      	blx	r3
 8002420:	3601      	adds	r6, #1
 8002422:	e7f2      	b.n	800240a <__libc_init_array+0x1e>
 8002424:	08003448 	.word	0x08003448
 8002428:	08003448 	.word	0x08003448
 800242c:	08003448 	.word	0x08003448
 8002430:	0800344c 	.word	0x0800344c

08002434 <memset>:
 8002434:	4402      	add	r2, r0
 8002436:	4603      	mov	r3, r0
 8002438:	4293      	cmp	r3, r2
 800243a:	d100      	bne.n	800243e <memset+0xa>
 800243c:	4770      	bx	lr
 800243e:	f803 1b01 	strb.w	r1, [r3], #1
 8002442:	e7f9      	b.n	8002438 <memset+0x4>

08002444 <iprintf>:
 8002444:	b40f      	push	{r0, r1, r2, r3}
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <iprintf+0x2c>)
 8002448:	b513      	push	{r0, r1, r4, lr}
 800244a:	681c      	ldr	r4, [r3, #0]
 800244c:	b124      	cbz	r4, 8002458 <iprintf+0x14>
 800244e:	69a3      	ldr	r3, [r4, #24]
 8002450:	b913      	cbnz	r3, 8002458 <iprintf+0x14>
 8002452:	4620      	mov	r0, r4
 8002454:	f000 f866 	bl	8002524 <__sinit>
 8002458:	ab05      	add	r3, sp, #20
 800245a:	9a04      	ldr	r2, [sp, #16]
 800245c:	68a1      	ldr	r1, [r4, #8]
 800245e:	9301      	str	r3, [sp, #4]
 8002460:	4620      	mov	r0, r4
 8002462:	f000 f9bd 	bl	80027e0 <_vfiprintf_r>
 8002466:	b002      	add	sp, #8
 8002468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800246c:	b004      	add	sp, #16
 800246e:	4770      	bx	lr
 8002470:	2000000c 	.word	0x2000000c

08002474 <std>:
 8002474:	2300      	movs	r3, #0
 8002476:	b510      	push	{r4, lr}
 8002478:	4604      	mov	r4, r0
 800247a:	e9c0 3300 	strd	r3, r3, [r0]
 800247e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002482:	6083      	str	r3, [r0, #8]
 8002484:	8181      	strh	r1, [r0, #12]
 8002486:	6643      	str	r3, [r0, #100]	; 0x64
 8002488:	81c2      	strh	r2, [r0, #14]
 800248a:	6183      	str	r3, [r0, #24]
 800248c:	4619      	mov	r1, r3
 800248e:	2208      	movs	r2, #8
 8002490:	305c      	adds	r0, #92	; 0x5c
 8002492:	f7ff ffcf 	bl	8002434 <memset>
 8002496:	4b05      	ldr	r3, [pc, #20]	; (80024ac <std+0x38>)
 8002498:	6263      	str	r3, [r4, #36]	; 0x24
 800249a:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <std+0x3c>)
 800249c:	62a3      	str	r3, [r4, #40]	; 0x28
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <std+0x40>)
 80024a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80024a2:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <std+0x44>)
 80024a4:	6224      	str	r4, [r4, #32]
 80024a6:	6323      	str	r3, [r4, #48]	; 0x30
 80024a8:	bd10      	pop	{r4, pc}
 80024aa:	bf00      	nop
 80024ac:	08002d89 	.word	0x08002d89
 80024b0:	08002dab 	.word	0x08002dab
 80024b4:	08002de3 	.word	0x08002de3
 80024b8:	08002e07 	.word	0x08002e07

080024bc <_cleanup_r>:
 80024bc:	4901      	ldr	r1, [pc, #4]	; (80024c4 <_cleanup_r+0x8>)
 80024be:	f000 b8af 	b.w	8002620 <_fwalk_reent>
 80024c2:	bf00      	nop
 80024c4:	080030e1 	.word	0x080030e1

080024c8 <__sfmoreglue>:
 80024c8:	b570      	push	{r4, r5, r6, lr}
 80024ca:	2268      	movs	r2, #104	; 0x68
 80024cc:	1e4d      	subs	r5, r1, #1
 80024ce:	4355      	muls	r5, r2
 80024d0:	460e      	mov	r6, r1
 80024d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80024d6:	f000 f8e5 	bl	80026a4 <_malloc_r>
 80024da:	4604      	mov	r4, r0
 80024dc:	b140      	cbz	r0, 80024f0 <__sfmoreglue+0x28>
 80024de:	2100      	movs	r1, #0
 80024e0:	e9c0 1600 	strd	r1, r6, [r0]
 80024e4:	300c      	adds	r0, #12
 80024e6:	60a0      	str	r0, [r4, #8]
 80024e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80024ec:	f7ff ffa2 	bl	8002434 <memset>
 80024f0:	4620      	mov	r0, r4
 80024f2:	bd70      	pop	{r4, r5, r6, pc}

080024f4 <__sfp_lock_acquire>:
 80024f4:	4801      	ldr	r0, [pc, #4]	; (80024fc <__sfp_lock_acquire+0x8>)
 80024f6:	f000 b8b3 	b.w	8002660 <__retarget_lock_acquire_recursive>
 80024fa:	bf00      	nop
 80024fc:	200000dd 	.word	0x200000dd

08002500 <__sfp_lock_release>:
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <__sfp_lock_release+0x8>)
 8002502:	f000 b8ae 	b.w	8002662 <__retarget_lock_release_recursive>
 8002506:	bf00      	nop
 8002508:	200000dd 	.word	0x200000dd

0800250c <__sinit_lock_acquire>:
 800250c:	4801      	ldr	r0, [pc, #4]	; (8002514 <__sinit_lock_acquire+0x8>)
 800250e:	f000 b8a7 	b.w	8002660 <__retarget_lock_acquire_recursive>
 8002512:	bf00      	nop
 8002514:	200000de 	.word	0x200000de

08002518 <__sinit_lock_release>:
 8002518:	4801      	ldr	r0, [pc, #4]	; (8002520 <__sinit_lock_release+0x8>)
 800251a:	f000 b8a2 	b.w	8002662 <__retarget_lock_release_recursive>
 800251e:	bf00      	nop
 8002520:	200000de 	.word	0x200000de

08002524 <__sinit>:
 8002524:	b510      	push	{r4, lr}
 8002526:	4604      	mov	r4, r0
 8002528:	f7ff fff0 	bl	800250c <__sinit_lock_acquire>
 800252c:	69a3      	ldr	r3, [r4, #24]
 800252e:	b11b      	cbz	r3, 8002538 <__sinit+0x14>
 8002530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002534:	f7ff bff0 	b.w	8002518 <__sinit_lock_release>
 8002538:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800253c:	6523      	str	r3, [r4, #80]	; 0x50
 800253e:	4b13      	ldr	r3, [pc, #76]	; (800258c <__sinit+0x68>)
 8002540:	4a13      	ldr	r2, [pc, #76]	; (8002590 <__sinit+0x6c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	62a2      	str	r2, [r4, #40]	; 0x28
 8002546:	42a3      	cmp	r3, r4
 8002548:	bf04      	itt	eq
 800254a:	2301      	moveq	r3, #1
 800254c:	61a3      	streq	r3, [r4, #24]
 800254e:	4620      	mov	r0, r4
 8002550:	f000 f820 	bl	8002594 <__sfp>
 8002554:	6060      	str	r0, [r4, #4]
 8002556:	4620      	mov	r0, r4
 8002558:	f000 f81c 	bl	8002594 <__sfp>
 800255c:	60a0      	str	r0, [r4, #8]
 800255e:	4620      	mov	r0, r4
 8002560:	f000 f818 	bl	8002594 <__sfp>
 8002564:	2200      	movs	r2, #0
 8002566:	60e0      	str	r0, [r4, #12]
 8002568:	2104      	movs	r1, #4
 800256a:	6860      	ldr	r0, [r4, #4]
 800256c:	f7ff ff82 	bl	8002474 <std>
 8002570:	68a0      	ldr	r0, [r4, #8]
 8002572:	2201      	movs	r2, #1
 8002574:	2109      	movs	r1, #9
 8002576:	f7ff ff7d 	bl	8002474 <std>
 800257a:	68e0      	ldr	r0, [r4, #12]
 800257c:	2202      	movs	r2, #2
 800257e:	2112      	movs	r1, #18
 8002580:	f7ff ff78 	bl	8002474 <std>
 8002584:	2301      	movs	r3, #1
 8002586:	61a3      	str	r3, [r4, #24]
 8002588:	e7d2      	b.n	8002530 <__sinit+0xc>
 800258a:	bf00      	nop
 800258c:	080033a8 	.word	0x080033a8
 8002590:	080024bd 	.word	0x080024bd

08002594 <__sfp>:
 8002594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002596:	4607      	mov	r7, r0
 8002598:	f7ff ffac 	bl	80024f4 <__sfp_lock_acquire>
 800259c:	4b1e      	ldr	r3, [pc, #120]	; (8002618 <__sfp+0x84>)
 800259e:	681e      	ldr	r6, [r3, #0]
 80025a0:	69b3      	ldr	r3, [r6, #24]
 80025a2:	b913      	cbnz	r3, 80025aa <__sfp+0x16>
 80025a4:	4630      	mov	r0, r6
 80025a6:	f7ff ffbd 	bl	8002524 <__sinit>
 80025aa:	3648      	adds	r6, #72	; 0x48
 80025ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	d503      	bpl.n	80025bc <__sfp+0x28>
 80025b4:	6833      	ldr	r3, [r6, #0]
 80025b6:	b30b      	cbz	r3, 80025fc <__sfp+0x68>
 80025b8:	6836      	ldr	r6, [r6, #0]
 80025ba:	e7f7      	b.n	80025ac <__sfp+0x18>
 80025bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80025c0:	b9d5      	cbnz	r5, 80025f8 <__sfp+0x64>
 80025c2:	4b16      	ldr	r3, [pc, #88]	; (800261c <__sfp+0x88>)
 80025c4:	60e3      	str	r3, [r4, #12]
 80025c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80025ca:	6665      	str	r5, [r4, #100]	; 0x64
 80025cc:	f000 f847 	bl	800265e <__retarget_lock_init_recursive>
 80025d0:	f7ff ff96 	bl	8002500 <__sfp_lock_release>
 80025d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80025d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80025dc:	6025      	str	r5, [r4, #0]
 80025de:	61a5      	str	r5, [r4, #24]
 80025e0:	2208      	movs	r2, #8
 80025e2:	4629      	mov	r1, r5
 80025e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80025e8:	f7ff ff24 	bl	8002434 <memset>
 80025ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80025f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80025f4:	4620      	mov	r0, r4
 80025f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f8:	3468      	adds	r4, #104	; 0x68
 80025fa:	e7d9      	b.n	80025b0 <__sfp+0x1c>
 80025fc:	2104      	movs	r1, #4
 80025fe:	4638      	mov	r0, r7
 8002600:	f7ff ff62 	bl	80024c8 <__sfmoreglue>
 8002604:	4604      	mov	r4, r0
 8002606:	6030      	str	r0, [r6, #0]
 8002608:	2800      	cmp	r0, #0
 800260a:	d1d5      	bne.n	80025b8 <__sfp+0x24>
 800260c:	f7ff ff78 	bl	8002500 <__sfp_lock_release>
 8002610:	230c      	movs	r3, #12
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	e7ee      	b.n	80025f4 <__sfp+0x60>
 8002616:	bf00      	nop
 8002618:	080033a8 	.word	0x080033a8
 800261c:	ffff0001 	.word	0xffff0001

08002620 <_fwalk_reent>:
 8002620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002624:	4606      	mov	r6, r0
 8002626:	4688      	mov	r8, r1
 8002628:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800262c:	2700      	movs	r7, #0
 800262e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002632:	f1b9 0901 	subs.w	r9, r9, #1
 8002636:	d505      	bpl.n	8002644 <_fwalk_reent+0x24>
 8002638:	6824      	ldr	r4, [r4, #0]
 800263a:	2c00      	cmp	r4, #0
 800263c:	d1f7      	bne.n	800262e <_fwalk_reent+0xe>
 800263e:	4638      	mov	r0, r7
 8002640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002644:	89ab      	ldrh	r3, [r5, #12]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d907      	bls.n	800265a <_fwalk_reent+0x3a>
 800264a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800264e:	3301      	adds	r3, #1
 8002650:	d003      	beq.n	800265a <_fwalk_reent+0x3a>
 8002652:	4629      	mov	r1, r5
 8002654:	4630      	mov	r0, r6
 8002656:	47c0      	blx	r8
 8002658:	4307      	orrs	r7, r0
 800265a:	3568      	adds	r5, #104	; 0x68
 800265c:	e7e9      	b.n	8002632 <_fwalk_reent+0x12>

0800265e <__retarget_lock_init_recursive>:
 800265e:	4770      	bx	lr

08002660 <__retarget_lock_acquire_recursive>:
 8002660:	4770      	bx	lr

08002662 <__retarget_lock_release_recursive>:
 8002662:	4770      	bx	lr

08002664 <sbrk_aligned>:
 8002664:	b570      	push	{r4, r5, r6, lr}
 8002666:	4e0e      	ldr	r6, [pc, #56]	; (80026a0 <sbrk_aligned+0x3c>)
 8002668:	460c      	mov	r4, r1
 800266a:	6831      	ldr	r1, [r6, #0]
 800266c:	4605      	mov	r5, r0
 800266e:	b911      	cbnz	r1, 8002676 <sbrk_aligned+0x12>
 8002670:	f000 fb7a 	bl	8002d68 <_sbrk_r>
 8002674:	6030      	str	r0, [r6, #0]
 8002676:	4621      	mov	r1, r4
 8002678:	4628      	mov	r0, r5
 800267a:	f000 fb75 	bl	8002d68 <_sbrk_r>
 800267e:	1c43      	adds	r3, r0, #1
 8002680:	d00a      	beq.n	8002698 <sbrk_aligned+0x34>
 8002682:	1cc4      	adds	r4, r0, #3
 8002684:	f024 0403 	bic.w	r4, r4, #3
 8002688:	42a0      	cmp	r0, r4
 800268a:	d007      	beq.n	800269c <sbrk_aligned+0x38>
 800268c:	1a21      	subs	r1, r4, r0
 800268e:	4628      	mov	r0, r5
 8002690:	f000 fb6a 	bl	8002d68 <_sbrk_r>
 8002694:	3001      	adds	r0, #1
 8002696:	d101      	bne.n	800269c <sbrk_aligned+0x38>
 8002698:	f04f 34ff 	mov.w	r4, #4294967295
 800269c:	4620      	mov	r0, r4
 800269e:	bd70      	pop	{r4, r5, r6, pc}
 80026a0:	200000e4 	.word	0x200000e4

080026a4 <_malloc_r>:
 80026a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026a8:	1ccd      	adds	r5, r1, #3
 80026aa:	f025 0503 	bic.w	r5, r5, #3
 80026ae:	3508      	adds	r5, #8
 80026b0:	2d0c      	cmp	r5, #12
 80026b2:	bf38      	it	cc
 80026b4:	250c      	movcc	r5, #12
 80026b6:	2d00      	cmp	r5, #0
 80026b8:	4607      	mov	r7, r0
 80026ba:	db01      	blt.n	80026c0 <_malloc_r+0x1c>
 80026bc:	42a9      	cmp	r1, r5
 80026be:	d905      	bls.n	80026cc <_malloc_r+0x28>
 80026c0:	230c      	movs	r3, #12
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	2600      	movs	r6, #0
 80026c6:	4630      	mov	r0, r6
 80026c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026cc:	4e2e      	ldr	r6, [pc, #184]	; (8002788 <_malloc_r+0xe4>)
 80026ce:	f000 fdbb 	bl	8003248 <__malloc_lock>
 80026d2:	6833      	ldr	r3, [r6, #0]
 80026d4:	461c      	mov	r4, r3
 80026d6:	bb34      	cbnz	r4, 8002726 <_malloc_r+0x82>
 80026d8:	4629      	mov	r1, r5
 80026da:	4638      	mov	r0, r7
 80026dc:	f7ff ffc2 	bl	8002664 <sbrk_aligned>
 80026e0:	1c43      	adds	r3, r0, #1
 80026e2:	4604      	mov	r4, r0
 80026e4:	d14d      	bne.n	8002782 <_malloc_r+0xde>
 80026e6:	6834      	ldr	r4, [r6, #0]
 80026e8:	4626      	mov	r6, r4
 80026ea:	2e00      	cmp	r6, #0
 80026ec:	d140      	bne.n	8002770 <_malloc_r+0xcc>
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	4631      	mov	r1, r6
 80026f2:	4638      	mov	r0, r7
 80026f4:	eb04 0803 	add.w	r8, r4, r3
 80026f8:	f000 fb36 	bl	8002d68 <_sbrk_r>
 80026fc:	4580      	cmp	r8, r0
 80026fe:	d13a      	bne.n	8002776 <_malloc_r+0xd2>
 8002700:	6821      	ldr	r1, [r4, #0]
 8002702:	3503      	adds	r5, #3
 8002704:	1a6d      	subs	r5, r5, r1
 8002706:	f025 0503 	bic.w	r5, r5, #3
 800270a:	3508      	adds	r5, #8
 800270c:	2d0c      	cmp	r5, #12
 800270e:	bf38      	it	cc
 8002710:	250c      	movcc	r5, #12
 8002712:	4629      	mov	r1, r5
 8002714:	4638      	mov	r0, r7
 8002716:	f7ff ffa5 	bl	8002664 <sbrk_aligned>
 800271a:	3001      	adds	r0, #1
 800271c:	d02b      	beq.n	8002776 <_malloc_r+0xd2>
 800271e:	6823      	ldr	r3, [r4, #0]
 8002720:	442b      	add	r3, r5
 8002722:	6023      	str	r3, [r4, #0]
 8002724:	e00e      	b.n	8002744 <_malloc_r+0xa0>
 8002726:	6822      	ldr	r2, [r4, #0]
 8002728:	1b52      	subs	r2, r2, r5
 800272a:	d41e      	bmi.n	800276a <_malloc_r+0xc6>
 800272c:	2a0b      	cmp	r2, #11
 800272e:	d916      	bls.n	800275e <_malloc_r+0xba>
 8002730:	1961      	adds	r1, r4, r5
 8002732:	42a3      	cmp	r3, r4
 8002734:	6025      	str	r5, [r4, #0]
 8002736:	bf18      	it	ne
 8002738:	6059      	strne	r1, [r3, #4]
 800273a:	6863      	ldr	r3, [r4, #4]
 800273c:	bf08      	it	eq
 800273e:	6031      	streq	r1, [r6, #0]
 8002740:	5162      	str	r2, [r4, r5]
 8002742:	604b      	str	r3, [r1, #4]
 8002744:	4638      	mov	r0, r7
 8002746:	f104 060b 	add.w	r6, r4, #11
 800274a:	f000 fd83 	bl	8003254 <__malloc_unlock>
 800274e:	f026 0607 	bic.w	r6, r6, #7
 8002752:	1d23      	adds	r3, r4, #4
 8002754:	1af2      	subs	r2, r6, r3
 8002756:	d0b6      	beq.n	80026c6 <_malloc_r+0x22>
 8002758:	1b9b      	subs	r3, r3, r6
 800275a:	50a3      	str	r3, [r4, r2]
 800275c:	e7b3      	b.n	80026c6 <_malloc_r+0x22>
 800275e:	6862      	ldr	r2, [r4, #4]
 8002760:	42a3      	cmp	r3, r4
 8002762:	bf0c      	ite	eq
 8002764:	6032      	streq	r2, [r6, #0]
 8002766:	605a      	strne	r2, [r3, #4]
 8002768:	e7ec      	b.n	8002744 <_malloc_r+0xa0>
 800276a:	4623      	mov	r3, r4
 800276c:	6864      	ldr	r4, [r4, #4]
 800276e:	e7b2      	b.n	80026d6 <_malloc_r+0x32>
 8002770:	4634      	mov	r4, r6
 8002772:	6876      	ldr	r6, [r6, #4]
 8002774:	e7b9      	b.n	80026ea <_malloc_r+0x46>
 8002776:	230c      	movs	r3, #12
 8002778:	603b      	str	r3, [r7, #0]
 800277a:	4638      	mov	r0, r7
 800277c:	f000 fd6a 	bl	8003254 <__malloc_unlock>
 8002780:	e7a1      	b.n	80026c6 <_malloc_r+0x22>
 8002782:	6025      	str	r5, [r4, #0]
 8002784:	e7de      	b.n	8002744 <_malloc_r+0xa0>
 8002786:	bf00      	nop
 8002788:	200000e0 	.word	0x200000e0

0800278c <__sfputc_r>:
 800278c:	6893      	ldr	r3, [r2, #8]
 800278e:	3b01      	subs	r3, #1
 8002790:	2b00      	cmp	r3, #0
 8002792:	b410      	push	{r4}
 8002794:	6093      	str	r3, [r2, #8]
 8002796:	da08      	bge.n	80027aa <__sfputc_r+0x1e>
 8002798:	6994      	ldr	r4, [r2, #24]
 800279a:	42a3      	cmp	r3, r4
 800279c:	db01      	blt.n	80027a2 <__sfputc_r+0x16>
 800279e:	290a      	cmp	r1, #10
 80027a0:	d103      	bne.n	80027aa <__sfputc_r+0x1e>
 80027a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027a6:	f000 bb33 	b.w	8002e10 <__swbuf_r>
 80027aa:	6813      	ldr	r3, [r2, #0]
 80027ac:	1c58      	adds	r0, r3, #1
 80027ae:	6010      	str	r0, [r2, #0]
 80027b0:	7019      	strb	r1, [r3, #0]
 80027b2:	4608      	mov	r0, r1
 80027b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <__sfputs_r>:
 80027ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027bc:	4606      	mov	r6, r0
 80027be:	460f      	mov	r7, r1
 80027c0:	4614      	mov	r4, r2
 80027c2:	18d5      	adds	r5, r2, r3
 80027c4:	42ac      	cmp	r4, r5
 80027c6:	d101      	bne.n	80027cc <__sfputs_r+0x12>
 80027c8:	2000      	movs	r0, #0
 80027ca:	e007      	b.n	80027dc <__sfputs_r+0x22>
 80027cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027d0:	463a      	mov	r2, r7
 80027d2:	4630      	mov	r0, r6
 80027d4:	f7ff ffda 	bl	800278c <__sfputc_r>
 80027d8:	1c43      	adds	r3, r0, #1
 80027da:	d1f3      	bne.n	80027c4 <__sfputs_r+0xa>
 80027dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080027e0 <_vfiprintf_r>:
 80027e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027e4:	460d      	mov	r5, r1
 80027e6:	b09d      	sub	sp, #116	; 0x74
 80027e8:	4614      	mov	r4, r2
 80027ea:	4698      	mov	r8, r3
 80027ec:	4606      	mov	r6, r0
 80027ee:	b118      	cbz	r0, 80027f8 <_vfiprintf_r+0x18>
 80027f0:	6983      	ldr	r3, [r0, #24]
 80027f2:	b90b      	cbnz	r3, 80027f8 <_vfiprintf_r+0x18>
 80027f4:	f7ff fe96 	bl	8002524 <__sinit>
 80027f8:	4b89      	ldr	r3, [pc, #548]	; (8002a20 <_vfiprintf_r+0x240>)
 80027fa:	429d      	cmp	r5, r3
 80027fc:	d11b      	bne.n	8002836 <_vfiprintf_r+0x56>
 80027fe:	6875      	ldr	r5, [r6, #4]
 8002800:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002802:	07d9      	lsls	r1, r3, #31
 8002804:	d405      	bmi.n	8002812 <_vfiprintf_r+0x32>
 8002806:	89ab      	ldrh	r3, [r5, #12]
 8002808:	059a      	lsls	r2, r3, #22
 800280a:	d402      	bmi.n	8002812 <_vfiprintf_r+0x32>
 800280c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800280e:	f7ff ff27 	bl	8002660 <__retarget_lock_acquire_recursive>
 8002812:	89ab      	ldrh	r3, [r5, #12]
 8002814:	071b      	lsls	r3, r3, #28
 8002816:	d501      	bpl.n	800281c <_vfiprintf_r+0x3c>
 8002818:	692b      	ldr	r3, [r5, #16]
 800281a:	b9eb      	cbnz	r3, 8002858 <_vfiprintf_r+0x78>
 800281c:	4629      	mov	r1, r5
 800281e:	4630      	mov	r0, r6
 8002820:	f000 fb5a 	bl	8002ed8 <__swsetup_r>
 8002824:	b1c0      	cbz	r0, 8002858 <_vfiprintf_r+0x78>
 8002826:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002828:	07dc      	lsls	r4, r3, #31
 800282a:	d50e      	bpl.n	800284a <_vfiprintf_r+0x6a>
 800282c:	f04f 30ff 	mov.w	r0, #4294967295
 8002830:	b01d      	add	sp, #116	; 0x74
 8002832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002836:	4b7b      	ldr	r3, [pc, #492]	; (8002a24 <_vfiprintf_r+0x244>)
 8002838:	429d      	cmp	r5, r3
 800283a:	d101      	bne.n	8002840 <_vfiprintf_r+0x60>
 800283c:	68b5      	ldr	r5, [r6, #8]
 800283e:	e7df      	b.n	8002800 <_vfiprintf_r+0x20>
 8002840:	4b79      	ldr	r3, [pc, #484]	; (8002a28 <_vfiprintf_r+0x248>)
 8002842:	429d      	cmp	r5, r3
 8002844:	bf08      	it	eq
 8002846:	68f5      	ldreq	r5, [r6, #12]
 8002848:	e7da      	b.n	8002800 <_vfiprintf_r+0x20>
 800284a:	89ab      	ldrh	r3, [r5, #12]
 800284c:	0598      	lsls	r0, r3, #22
 800284e:	d4ed      	bmi.n	800282c <_vfiprintf_r+0x4c>
 8002850:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002852:	f7ff ff06 	bl	8002662 <__retarget_lock_release_recursive>
 8002856:	e7e9      	b.n	800282c <_vfiprintf_r+0x4c>
 8002858:	2300      	movs	r3, #0
 800285a:	9309      	str	r3, [sp, #36]	; 0x24
 800285c:	2320      	movs	r3, #32
 800285e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002862:	f8cd 800c 	str.w	r8, [sp, #12]
 8002866:	2330      	movs	r3, #48	; 0x30
 8002868:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002a2c <_vfiprintf_r+0x24c>
 800286c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002870:	f04f 0901 	mov.w	r9, #1
 8002874:	4623      	mov	r3, r4
 8002876:	469a      	mov	sl, r3
 8002878:	f813 2b01 	ldrb.w	r2, [r3], #1
 800287c:	b10a      	cbz	r2, 8002882 <_vfiprintf_r+0xa2>
 800287e:	2a25      	cmp	r2, #37	; 0x25
 8002880:	d1f9      	bne.n	8002876 <_vfiprintf_r+0x96>
 8002882:	ebba 0b04 	subs.w	fp, sl, r4
 8002886:	d00b      	beq.n	80028a0 <_vfiprintf_r+0xc0>
 8002888:	465b      	mov	r3, fp
 800288a:	4622      	mov	r2, r4
 800288c:	4629      	mov	r1, r5
 800288e:	4630      	mov	r0, r6
 8002890:	f7ff ff93 	bl	80027ba <__sfputs_r>
 8002894:	3001      	adds	r0, #1
 8002896:	f000 80aa 	beq.w	80029ee <_vfiprintf_r+0x20e>
 800289a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800289c:	445a      	add	r2, fp
 800289e:	9209      	str	r2, [sp, #36]	; 0x24
 80028a0:	f89a 3000 	ldrb.w	r3, [sl]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80a2 	beq.w	80029ee <_vfiprintf_r+0x20e>
 80028aa:	2300      	movs	r3, #0
 80028ac:	f04f 32ff 	mov.w	r2, #4294967295
 80028b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028b4:	f10a 0a01 	add.w	sl, sl, #1
 80028b8:	9304      	str	r3, [sp, #16]
 80028ba:	9307      	str	r3, [sp, #28]
 80028bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028c0:	931a      	str	r3, [sp, #104]	; 0x68
 80028c2:	4654      	mov	r4, sl
 80028c4:	2205      	movs	r2, #5
 80028c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028ca:	4858      	ldr	r0, [pc, #352]	; (8002a2c <_vfiprintf_r+0x24c>)
 80028cc:	f7fd fca0 	bl	8000210 <memchr>
 80028d0:	9a04      	ldr	r2, [sp, #16]
 80028d2:	b9d8      	cbnz	r0, 800290c <_vfiprintf_r+0x12c>
 80028d4:	06d1      	lsls	r1, r2, #27
 80028d6:	bf44      	itt	mi
 80028d8:	2320      	movmi	r3, #32
 80028da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028de:	0713      	lsls	r3, r2, #28
 80028e0:	bf44      	itt	mi
 80028e2:	232b      	movmi	r3, #43	; 0x2b
 80028e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028e8:	f89a 3000 	ldrb.w	r3, [sl]
 80028ec:	2b2a      	cmp	r3, #42	; 0x2a
 80028ee:	d015      	beq.n	800291c <_vfiprintf_r+0x13c>
 80028f0:	9a07      	ldr	r2, [sp, #28]
 80028f2:	4654      	mov	r4, sl
 80028f4:	2000      	movs	r0, #0
 80028f6:	f04f 0c0a 	mov.w	ip, #10
 80028fa:	4621      	mov	r1, r4
 80028fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002900:	3b30      	subs	r3, #48	; 0x30
 8002902:	2b09      	cmp	r3, #9
 8002904:	d94e      	bls.n	80029a4 <_vfiprintf_r+0x1c4>
 8002906:	b1b0      	cbz	r0, 8002936 <_vfiprintf_r+0x156>
 8002908:	9207      	str	r2, [sp, #28]
 800290a:	e014      	b.n	8002936 <_vfiprintf_r+0x156>
 800290c:	eba0 0308 	sub.w	r3, r0, r8
 8002910:	fa09 f303 	lsl.w	r3, r9, r3
 8002914:	4313      	orrs	r3, r2
 8002916:	9304      	str	r3, [sp, #16]
 8002918:	46a2      	mov	sl, r4
 800291a:	e7d2      	b.n	80028c2 <_vfiprintf_r+0xe2>
 800291c:	9b03      	ldr	r3, [sp, #12]
 800291e:	1d19      	adds	r1, r3, #4
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	9103      	str	r1, [sp, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	bfbb      	ittet	lt
 8002928:	425b      	neglt	r3, r3
 800292a:	f042 0202 	orrlt.w	r2, r2, #2
 800292e:	9307      	strge	r3, [sp, #28]
 8002930:	9307      	strlt	r3, [sp, #28]
 8002932:	bfb8      	it	lt
 8002934:	9204      	strlt	r2, [sp, #16]
 8002936:	7823      	ldrb	r3, [r4, #0]
 8002938:	2b2e      	cmp	r3, #46	; 0x2e
 800293a:	d10c      	bne.n	8002956 <_vfiprintf_r+0x176>
 800293c:	7863      	ldrb	r3, [r4, #1]
 800293e:	2b2a      	cmp	r3, #42	; 0x2a
 8002940:	d135      	bne.n	80029ae <_vfiprintf_r+0x1ce>
 8002942:	9b03      	ldr	r3, [sp, #12]
 8002944:	1d1a      	adds	r2, r3, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	9203      	str	r2, [sp, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	bfb8      	it	lt
 800294e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002952:	3402      	adds	r4, #2
 8002954:	9305      	str	r3, [sp, #20]
 8002956:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002a3c <_vfiprintf_r+0x25c>
 800295a:	7821      	ldrb	r1, [r4, #0]
 800295c:	2203      	movs	r2, #3
 800295e:	4650      	mov	r0, sl
 8002960:	f7fd fc56 	bl	8000210 <memchr>
 8002964:	b140      	cbz	r0, 8002978 <_vfiprintf_r+0x198>
 8002966:	2340      	movs	r3, #64	; 0x40
 8002968:	eba0 000a 	sub.w	r0, r0, sl
 800296c:	fa03 f000 	lsl.w	r0, r3, r0
 8002970:	9b04      	ldr	r3, [sp, #16]
 8002972:	4303      	orrs	r3, r0
 8002974:	3401      	adds	r4, #1
 8002976:	9304      	str	r3, [sp, #16]
 8002978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800297c:	482c      	ldr	r0, [pc, #176]	; (8002a30 <_vfiprintf_r+0x250>)
 800297e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002982:	2206      	movs	r2, #6
 8002984:	f7fd fc44 	bl	8000210 <memchr>
 8002988:	2800      	cmp	r0, #0
 800298a:	d03f      	beq.n	8002a0c <_vfiprintf_r+0x22c>
 800298c:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <_vfiprintf_r+0x254>)
 800298e:	bb1b      	cbnz	r3, 80029d8 <_vfiprintf_r+0x1f8>
 8002990:	9b03      	ldr	r3, [sp, #12]
 8002992:	3307      	adds	r3, #7
 8002994:	f023 0307 	bic.w	r3, r3, #7
 8002998:	3308      	adds	r3, #8
 800299a:	9303      	str	r3, [sp, #12]
 800299c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800299e:	443b      	add	r3, r7
 80029a0:	9309      	str	r3, [sp, #36]	; 0x24
 80029a2:	e767      	b.n	8002874 <_vfiprintf_r+0x94>
 80029a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80029a8:	460c      	mov	r4, r1
 80029aa:	2001      	movs	r0, #1
 80029ac:	e7a5      	b.n	80028fa <_vfiprintf_r+0x11a>
 80029ae:	2300      	movs	r3, #0
 80029b0:	3401      	adds	r4, #1
 80029b2:	9305      	str	r3, [sp, #20]
 80029b4:	4619      	mov	r1, r3
 80029b6:	f04f 0c0a 	mov.w	ip, #10
 80029ba:	4620      	mov	r0, r4
 80029bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029c0:	3a30      	subs	r2, #48	; 0x30
 80029c2:	2a09      	cmp	r2, #9
 80029c4:	d903      	bls.n	80029ce <_vfiprintf_r+0x1ee>
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0c5      	beq.n	8002956 <_vfiprintf_r+0x176>
 80029ca:	9105      	str	r1, [sp, #20]
 80029cc:	e7c3      	b.n	8002956 <_vfiprintf_r+0x176>
 80029ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80029d2:	4604      	mov	r4, r0
 80029d4:	2301      	movs	r3, #1
 80029d6:	e7f0      	b.n	80029ba <_vfiprintf_r+0x1da>
 80029d8:	ab03      	add	r3, sp, #12
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	462a      	mov	r2, r5
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <_vfiprintf_r+0x258>)
 80029e0:	a904      	add	r1, sp, #16
 80029e2:	4630      	mov	r0, r6
 80029e4:	f3af 8000 	nop.w
 80029e8:	4607      	mov	r7, r0
 80029ea:	1c78      	adds	r0, r7, #1
 80029ec:	d1d6      	bne.n	800299c <_vfiprintf_r+0x1bc>
 80029ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029f0:	07d9      	lsls	r1, r3, #31
 80029f2:	d405      	bmi.n	8002a00 <_vfiprintf_r+0x220>
 80029f4:	89ab      	ldrh	r3, [r5, #12]
 80029f6:	059a      	lsls	r2, r3, #22
 80029f8:	d402      	bmi.n	8002a00 <_vfiprintf_r+0x220>
 80029fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80029fc:	f7ff fe31 	bl	8002662 <__retarget_lock_release_recursive>
 8002a00:	89ab      	ldrh	r3, [r5, #12]
 8002a02:	065b      	lsls	r3, r3, #25
 8002a04:	f53f af12 	bmi.w	800282c <_vfiprintf_r+0x4c>
 8002a08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a0a:	e711      	b.n	8002830 <_vfiprintf_r+0x50>
 8002a0c:	ab03      	add	r3, sp, #12
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	462a      	mov	r2, r5
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <_vfiprintf_r+0x258>)
 8002a14:	a904      	add	r1, sp, #16
 8002a16:	4630      	mov	r0, r6
 8002a18:	f000 f880 	bl	8002b1c <_printf_i>
 8002a1c:	e7e4      	b.n	80029e8 <_vfiprintf_r+0x208>
 8002a1e:	bf00      	nop
 8002a20:	080033cc 	.word	0x080033cc
 8002a24:	080033ec 	.word	0x080033ec
 8002a28:	080033ac 	.word	0x080033ac
 8002a2c:	0800340c 	.word	0x0800340c
 8002a30:	08003416 	.word	0x08003416
 8002a34:	00000000 	.word	0x00000000
 8002a38:	080027bb 	.word	0x080027bb
 8002a3c:	08003412 	.word	0x08003412

08002a40 <_printf_common>:
 8002a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a44:	4616      	mov	r6, r2
 8002a46:	4699      	mov	r9, r3
 8002a48:	688a      	ldr	r2, [r1, #8]
 8002a4a:	690b      	ldr	r3, [r1, #16]
 8002a4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a50:	4293      	cmp	r3, r2
 8002a52:	bfb8      	it	lt
 8002a54:	4613      	movlt	r3, r2
 8002a56:	6033      	str	r3, [r6, #0]
 8002a58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a5c:	4607      	mov	r7, r0
 8002a5e:	460c      	mov	r4, r1
 8002a60:	b10a      	cbz	r2, 8002a66 <_printf_common+0x26>
 8002a62:	3301      	adds	r3, #1
 8002a64:	6033      	str	r3, [r6, #0]
 8002a66:	6823      	ldr	r3, [r4, #0]
 8002a68:	0699      	lsls	r1, r3, #26
 8002a6a:	bf42      	ittt	mi
 8002a6c:	6833      	ldrmi	r3, [r6, #0]
 8002a6e:	3302      	addmi	r3, #2
 8002a70:	6033      	strmi	r3, [r6, #0]
 8002a72:	6825      	ldr	r5, [r4, #0]
 8002a74:	f015 0506 	ands.w	r5, r5, #6
 8002a78:	d106      	bne.n	8002a88 <_printf_common+0x48>
 8002a7a:	f104 0a19 	add.w	sl, r4, #25
 8002a7e:	68e3      	ldr	r3, [r4, #12]
 8002a80:	6832      	ldr	r2, [r6, #0]
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	42ab      	cmp	r3, r5
 8002a86:	dc26      	bgt.n	8002ad6 <_printf_common+0x96>
 8002a88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a8c:	1e13      	subs	r3, r2, #0
 8002a8e:	6822      	ldr	r2, [r4, #0]
 8002a90:	bf18      	it	ne
 8002a92:	2301      	movne	r3, #1
 8002a94:	0692      	lsls	r2, r2, #26
 8002a96:	d42b      	bmi.n	8002af0 <_printf_common+0xb0>
 8002a98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a9c:	4649      	mov	r1, r9
 8002a9e:	4638      	mov	r0, r7
 8002aa0:	47c0      	blx	r8
 8002aa2:	3001      	adds	r0, #1
 8002aa4:	d01e      	beq.n	8002ae4 <_printf_common+0xa4>
 8002aa6:	6823      	ldr	r3, [r4, #0]
 8002aa8:	68e5      	ldr	r5, [r4, #12]
 8002aaa:	6832      	ldr	r2, [r6, #0]
 8002aac:	f003 0306 	and.w	r3, r3, #6
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	bf08      	it	eq
 8002ab4:	1aad      	subeq	r5, r5, r2
 8002ab6:	68a3      	ldr	r3, [r4, #8]
 8002ab8:	6922      	ldr	r2, [r4, #16]
 8002aba:	bf0c      	ite	eq
 8002abc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ac0:	2500      	movne	r5, #0
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	bfc4      	itt	gt
 8002ac6:	1a9b      	subgt	r3, r3, r2
 8002ac8:	18ed      	addgt	r5, r5, r3
 8002aca:	2600      	movs	r6, #0
 8002acc:	341a      	adds	r4, #26
 8002ace:	42b5      	cmp	r5, r6
 8002ad0:	d11a      	bne.n	8002b08 <_printf_common+0xc8>
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	e008      	b.n	8002ae8 <_printf_common+0xa8>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	4652      	mov	r2, sl
 8002ada:	4649      	mov	r1, r9
 8002adc:	4638      	mov	r0, r7
 8002ade:	47c0      	blx	r8
 8002ae0:	3001      	adds	r0, #1
 8002ae2:	d103      	bne.n	8002aec <_printf_common+0xac>
 8002ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aec:	3501      	adds	r5, #1
 8002aee:	e7c6      	b.n	8002a7e <_printf_common+0x3e>
 8002af0:	18e1      	adds	r1, r4, r3
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	2030      	movs	r0, #48	; 0x30
 8002af6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002afa:	4422      	add	r2, r4
 8002afc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b04:	3302      	adds	r3, #2
 8002b06:	e7c7      	b.n	8002a98 <_printf_common+0x58>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	4622      	mov	r2, r4
 8002b0c:	4649      	mov	r1, r9
 8002b0e:	4638      	mov	r0, r7
 8002b10:	47c0      	blx	r8
 8002b12:	3001      	adds	r0, #1
 8002b14:	d0e6      	beq.n	8002ae4 <_printf_common+0xa4>
 8002b16:	3601      	adds	r6, #1
 8002b18:	e7d9      	b.n	8002ace <_printf_common+0x8e>
	...

08002b1c <_printf_i>:
 8002b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b20:	7e0f      	ldrb	r7, [r1, #24]
 8002b22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b24:	2f78      	cmp	r7, #120	; 0x78
 8002b26:	4691      	mov	r9, r2
 8002b28:	4680      	mov	r8, r0
 8002b2a:	460c      	mov	r4, r1
 8002b2c:	469a      	mov	sl, r3
 8002b2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b32:	d807      	bhi.n	8002b44 <_printf_i+0x28>
 8002b34:	2f62      	cmp	r7, #98	; 0x62
 8002b36:	d80a      	bhi.n	8002b4e <_printf_i+0x32>
 8002b38:	2f00      	cmp	r7, #0
 8002b3a:	f000 80d8 	beq.w	8002cee <_printf_i+0x1d2>
 8002b3e:	2f58      	cmp	r7, #88	; 0x58
 8002b40:	f000 80a3 	beq.w	8002c8a <_printf_i+0x16e>
 8002b44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b4c:	e03a      	b.n	8002bc4 <_printf_i+0xa8>
 8002b4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b52:	2b15      	cmp	r3, #21
 8002b54:	d8f6      	bhi.n	8002b44 <_printf_i+0x28>
 8002b56:	a101      	add	r1, pc, #4	; (adr r1, 8002b5c <_printf_i+0x40>)
 8002b58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b5c:	08002bb5 	.word	0x08002bb5
 8002b60:	08002bc9 	.word	0x08002bc9
 8002b64:	08002b45 	.word	0x08002b45
 8002b68:	08002b45 	.word	0x08002b45
 8002b6c:	08002b45 	.word	0x08002b45
 8002b70:	08002b45 	.word	0x08002b45
 8002b74:	08002bc9 	.word	0x08002bc9
 8002b78:	08002b45 	.word	0x08002b45
 8002b7c:	08002b45 	.word	0x08002b45
 8002b80:	08002b45 	.word	0x08002b45
 8002b84:	08002b45 	.word	0x08002b45
 8002b88:	08002cd5 	.word	0x08002cd5
 8002b8c:	08002bf9 	.word	0x08002bf9
 8002b90:	08002cb7 	.word	0x08002cb7
 8002b94:	08002b45 	.word	0x08002b45
 8002b98:	08002b45 	.word	0x08002b45
 8002b9c:	08002cf7 	.word	0x08002cf7
 8002ba0:	08002b45 	.word	0x08002b45
 8002ba4:	08002bf9 	.word	0x08002bf9
 8002ba8:	08002b45 	.word	0x08002b45
 8002bac:	08002b45 	.word	0x08002b45
 8002bb0:	08002cbf 	.word	0x08002cbf
 8002bb4:	682b      	ldr	r3, [r5, #0]
 8002bb6:	1d1a      	adds	r2, r3, #4
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	602a      	str	r2, [r5, #0]
 8002bbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e0a3      	b.n	8002d10 <_printf_i+0x1f4>
 8002bc8:	6820      	ldr	r0, [r4, #0]
 8002bca:	6829      	ldr	r1, [r5, #0]
 8002bcc:	0606      	lsls	r6, r0, #24
 8002bce:	f101 0304 	add.w	r3, r1, #4
 8002bd2:	d50a      	bpl.n	8002bea <_printf_i+0xce>
 8002bd4:	680e      	ldr	r6, [r1, #0]
 8002bd6:	602b      	str	r3, [r5, #0]
 8002bd8:	2e00      	cmp	r6, #0
 8002bda:	da03      	bge.n	8002be4 <_printf_i+0xc8>
 8002bdc:	232d      	movs	r3, #45	; 0x2d
 8002bde:	4276      	negs	r6, r6
 8002be0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002be4:	485e      	ldr	r0, [pc, #376]	; (8002d60 <_printf_i+0x244>)
 8002be6:	230a      	movs	r3, #10
 8002be8:	e019      	b.n	8002c1e <_printf_i+0x102>
 8002bea:	680e      	ldr	r6, [r1, #0]
 8002bec:	602b      	str	r3, [r5, #0]
 8002bee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002bf2:	bf18      	it	ne
 8002bf4:	b236      	sxthne	r6, r6
 8002bf6:	e7ef      	b.n	8002bd8 <_printf_i+0xbc>
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	6820      	ldr	r0, [r4, #0]
 8002bfc:	1d19      	adds	r1, r3, #4
 8002bfe:	6029      	str	r1, [r5, #0]
 8002c00:	0601      	lsls	r1, r0, #24
 8002c02:	d501      	bpl.n	8002c08 <_printf_i+0xec>
 8002c04:	681e      	ldr	r6, [r3, #0]
 8002c06:	e002      	b.n	8002c0e <_printf_i+0xf2>
 8002c08:	0646      	lsls	r6, r0, #25
 8002c0a:	d5fb      	bpl.n	8002c04 <_printf_i+0xe8>
 8002c0c:	881e      	ldrh	r6, [r3, #0]
 8002c0e:	4854      	ldr	r0, [pc, #336]	; (8002d60 <_printf_i+0x244>)
 8002c10:	2f6f      	cmp	r7, #111	; 0x6f
 8002c12:	bf0c      	ite	eq
 8002c14:	2308      	moveq	r3, #8
 8002c16:	230a      	movne	r3, #10
 8002c18:	2100      	movs	r1, #0
 8002c1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c1e:	6865      	ldr	r5, [r4, #4]
 8002c20:	60a5      	str	r5, [r4, #8]
 8002c22:	2d00      	cmp	r5, #0
 8002c24:	bfa2      	ittt	ge
 8002c26:	6821      	ldrge	r1, [r4, #0]
 8002c28:	f021 0104 	bicge.w	r1, r1, #4
 8002c2c:	6021      	strge	r1, [r4, #0]
 8002c2e:	b90e      	cbnz	r6, 8002c34 <_printf_i+0x118>
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d04d      	beq.n	8002cd0 <_printf_i+0x1b4>
 8002c34:	4615      	mov	r5, r2
 8002c36:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c3a:	fb03 6711 	mls	r7, r3, r1, r6
 8002c3e:	5dc7      	ldrb	r7, [r0, r7]
 8002c40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c44:	4637      	mov	r7, r6
 8002c46:	42bb      	cmp	r3, r7
 8002c48:	460e      	mov	r6, r1
 8002c4a:	d9f4      	bls.n	8002c36 <_printf_i+0x11a>
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d10b      	bne.n	8002c68 <_printf_i+0x14c>
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	07de      	lsls	r6, r3, #31
 8002c54:	d508      	bpl.n	8002c68 <_printf_i+0x14c>
 8002c56:	6923      	ldr	r3, [r4, #16]
 8002c58:	6861      	ldr	r1, [r4, #4]
 8002c5a:	4299      	cmp	r1, r3
 8002c5c:	bfde      	ittt	le
 8002c5e:	2330      	movle	r3, #48	; 0x30
 8002c60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c68:	1b52      	subs	r2, r2, r5
 8002c6a:	6122      	str	r2, [r4, #16]
 8002c6c:	f8cd a000 	str.w	sl, [sp]
 8002c70:	464b      	mov	r3, r9
 8002c72:	aa03      	add	r2, sp, #12
 8002c74:	4621      	mov	r1, r4
 8002c76:	4640      	mov	r0, r8
 8002c78:	f7ff fee2 	bl	8002a40 <_printf_common>
 8002c7c:	3001      	adds	r0, #1
 8002c7e:	d14c      	bne.n	8002d1a <_printf_i+0x1fe>
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295
 8002c84:	b004      	add	sp, #16
 8002c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c8a:	4835      	ldr	r0, [pc, #212]	; (8002d60 <_printf_i+0x244>)
 8002c8c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002c90:	6829      	ldr	r1, [r5, #0]
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c98:	6029      	str	r1, [r5, #0]
 8002c9a:	061d      	lsls	r5, r3, #24
 8002c9c:	d514      	bpl.n	8002cc8 <_printf_i+0x1ac>
 8002c9e:	07df      	lsls	r7, r3, #31
 8002ca0:	bf44      	itt	mi
 8002ca2:	f043 0320 	orrmi.w	r3, r3, #32
 8002ca6:	6023      	strmi	r3, [r4, #0]
 8002ca8:	b91e      	cbnz	r6, 8002cb2 <_printf_i+0x196>
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	f023 0320 	bic.w	r3, r3, #32
 8002cb0:	6023      	str	r3, [r4, #0]
 8002cb2:	2310      	movs	r3, #16
 8002cb4:	e7b0      	b.n	8002c18 <_printf_i+0xfc>
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	f043 0320 	orr.w	r3, r3, #32
 8002cbc:	6023      	str	r3, [r4, #0]
 8002cbe:	2378      	movs	r3, #120	; 0x78
 8002cc0:	4828      	ldr	r0, [pc, #160]	; (8002d64 <_printf_i+0x248>)
 8002cc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002cc6:	e7e3      	b.n	8002c90 <_printf_i+0x174>
 8002cc8:	0659      	lsls	r1, r3, #25
 8002cca:	bf48      	it	mi
 8002ccc:	b2b6      	uxthmi	r6, r6
 8002cce:	e7e6      	b.n	8002c9e <_printf_i+0x182>
 8002cd0:	4615      	mov	r5, r2
 8002cd2:	e7bb      	b.n	8002c4c <_printf_i+0x130>
 8002cd4:	682b      	ldr	r3, [r5, #0]
 8002cd6:	6826      	ldr	r6, [r4, #0]
 8002cd8:	6961      	ldr	r1, [r4, #20]
 8002cda:	1d18      	adds	r0, r3, #4
 8002cdc:	6028      	str	r0, [r5, #0]
 8002cde:	0635      	lsls	r5, r6, #24
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	d501      	bpl.n	8002ce8 <_printf_i+0x1cc>
 8002ce4:	6019      	str	r1, [r3, #0]
 8002ce6:	e002      	b.n	8002cee <_printf_i+0x1d2>
 8002ce8:	0670      	lsls	r0, r6, #25
 8002cea:	d5fb      	bpl.n	8002ce4 <_printf_i+0x1c8>
 8002cec:	8019      	strh	r1, [r3, #0]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	6123      	str	r3, [r4, #16]
 8002cf2:	4615      	mov	r5, r2
 8002cf4:	e7ba      	b.n	8002c6c <_printf_i+0x150>
 8002cf6:	682b      	ldr	r3, [r5, #0]
 8002cf8:	1d1a      	adds	r2, r3, #4
 8002cfa:	602a      	str	r2, [r5, #0]
 8002cfc:	681d      	ldr	r5, [r3, #0]
 8002cfe:	6862      	ldr	r2, [r4, #4]
 8002d00:	2100      	movs	r1, #0
 8002d02:	4628      	mov	r0, r5
 8002d04:	f7fd fa84 	bl	8000210 <memchr>
 8002d08:	b108      	cbz	r0, 8002d0e <_printf_i+0x1f2>
 8002d0a:	1b40      	subs	r0, r0, r5
 8002d0c:	6060      	str	r0, [r4, #4]
 8002d0e:	6863      	ldr	r3, [r4, #4]
 8002d10:	6123      	str	r3, [r4, #16]
 8002d12:	2300      	movs	r3, #0
 8002d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d18:	e7a8      	b.n	8002c6c <_printf_i+0x150>
 8002d1a:	6923      	ldr	r3, [r4, #16]
 8002d1c:	462a      	mov	r2, r5
 8002d1e:	4649      	mov	r1, r9
 8002d20:	4640      	mov	r0, r8
 8002d22:	47d0      	blx	sl
 8002d24:	3001      	adds	r0, #1
 8002d26:	d0ab      	beq.n	8002c80 <_printf_i+0x164>
 8002d28:	6823      	ldr	r3, [r4, #0]
 8002d2a:	079b      	lsls	r3, r3, #30
 8002d2c:	d413      	bmi.n	8002d56 <_printf_i+0x23a>
 8002d2e:	68e0      	ldr	r0, [r4, #12]
 8002d30:	9b03      	ldr	r3, [sp, #12]
 8002d32:	4298      	cmp	r0, r3
 8002d34:	bfb8      	it	lt
 8002d36:	4618      	movlt	r0, r3
 8002d38:	e7a4      	b.n	8002c84 <_printf_i+0x168>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	4632      	mov	r2, r6
 8002d3e:	4649      	mov	r1, r9
 8002d40:	4640      	mov	r0, r8
 8002d42:	47d0      	blx	sl
 8002d44:	3001      	adds	r0, #1
 8002d46:	d09b      	beq.n	8002c80 <_printf_i+0x164>
 8002d48:	3501      	adds	r5, #1
 8002d4a:	68e3      	ldr	r3, [r4, #12]
 8002d4c:	9903      	ldr	r1, [sp, #12]
 8002d4e:	1a5b      	subs	r3, r3, r1
 8002d50:	42ab      	cmp	r3, r5
 8002d52:	dcf2      	bgt.n	8002d3a <_printf_i+0x21e>
 8002d54:	e7eb      	b.n	8002d2e <_printf_i+0x212>
 8002d56:	2500      	movs	r5, #0
 8002d58:	f104 0619 	add.w	r6, r4, #25
 8002d5c:	e7f5      	b.n	8002d4a <_printf_i+0x22e>
 8002d5e:	bf00      	nop
 8002d60:	0800341d 	.word	0x0800341d
 8002d64:	0800342e 	.word	0x0800342e

08002d68 <_sbrk_r>:
 8002d68:	b538      	push	{r3, r4, r5, lr}
 8002d6a:	4d06      	ldr	r5, [pc, #24]	; (8002d84 <_sbrk_r+0x1c>)
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	4604      	mov	r4, r0
 8002d70:	4608      	mov	r0, r1
 8002d72:	602b      	str	r3, [r5, #0]
 8002d74:	f7fd fe84 	bl	8000a80 <_sbrk>
 8002d78:	1c43      	adds	r3, r0, #1
 8002d7a:	d102      	bne.n	8002d82 <_sbrk_r+0x1a>
 8002d7c:	682b      	ldr	r3, [r5, #0]
 8002d7e:	b103      	cbz	r3, 8002d82 <_sbrk_r+0x1a>
 8002d80:	6023      	str	r3, [r4, #0]
 8002d82:	bd38      	pop	{r3, r4, r5, pc}
 8002d84:	200000e8 	.word	0x200000e8

08002d88 <__sread>:
 8002d88:	b510      	push	{r4, lr}
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d90:	f000 fab2 	bl	80032f8 <_read_r>
 8002d94:	2800      	cmp	r0, #0
 8002d96:	bfab      	itete	ge
 8002d98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8002d9c:	181b      	addge	r3, r3, r0
 8002d9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002da2:	bfac      	ite	ge
 8002da4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002da6:	81a3      	strhlt	r3, [r4, #12]
 8002da8:	bd10      	pop	{r4, pc}

08002daa <__swrite>:
 8002daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dae:	461f      	mov	r7, r3
 8002db0:	898b      	ldrh	r3, [r1, #12]
 8002db2:	05db      	lsls	r3, r3, #23
 8002db4:	4605      	mov	r5, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	4616      	mov	r6, r2
 8002dba:	d505      	bpl.n	8002dc8 <__swrite+0x1e>
 8002dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f000 f9c8 	bl	8003158 <_lseek_r>
 8002dc8:	89a3      	ldrh	r3, [r4, #12]
 8002dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002dce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002dd2:	81a3      	strh	r3, [r4, #12]
 8002dd4:	4632      	mov	r2, r6
 8002dd6:	463b      	mov	r3, r7
 8002dd8:	4628      	mov	r0, r5
 8002dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002dde:	f000 b869 	b.w	8002eb4 <_write_r>

08002de2 <__sseek>:
 8002de2:	b510      	push	{r4, lr}
 8002de4:	460c      	mov	r4, r1
 8002de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dea:	f000 f9b5 	bl	8003158 <_lseek_r>
 8002dee:	1c43      	adds	r3, r0, #1
 8002df0:	89a3      	ldrh	r3, [r4, #12]
 8002df2:	bf15      	itete	ne
 8002df4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002df6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002dfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002dfe:	81a3      	strheq	r3, [r4, #12]
 8002e00:	bf18      	it	ne
 8002e02:	81a3      	strhne	r3, [r4, #12]
 8002e04:	bd10      	pop	{r4, pc}

08002e06 <__sclose>:
 8002e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e0a:	f000 b8d3 	b.w	8002fb4 <_close_r>
	...

08002e10 <__swbuf_r>:
 8002e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e12:	460e      	mov	r6, r1
 8002e14:	4614      	mov	r4, r2
 8002e16:	4605      	mov	r5, r0
 8002e18:	b118      	cbz	r0, 8002e22 <__swbuf_r+0x12>
 8002e1a:	6983      	ldr	r3, [r0, #24]
 8002e1c:	b90b      	cbnz	r3, 8002e22 <__swbuf_r+0x12>
 8002e1e:	f7ff fb81 	bl	8002524 <__sinit>
 8002e22:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <__swbuf_r+0x98>)
 8002e24:	429c      	cmp	r4, r3
 8002e26:	d12b      	bne.n	8002e80 <__swbuf_r+0x70>
 8002e28:	686c      	ldr	r4, [r5, #4]
 8002e2a:	69a3      	ldr	r3, [r4, #24]
 8002e2c:	60a3      	str	r3, [r4, #8]
 8002e2e:	89a3      	ldrh	r3, [r4, #12]
 8002e30:	071a      	lsls	r2, r3, #28
 8002e32:	d52f      	bpl.n	8002e94 <__swbuf_r+0x84>
 8002e34:	6923      	ldr	r3, [r4, #16]
 8002e36:	b36b      	cbz	r3, 8002e94 <__swbuf_r+0x84>
 8002e38:	6923      	ldr	r3, [r4, #16]
 8002e3a:	6820      	ldr	r0, [r4, #0]
 8002e3c:	1ac0      	subs	r0, r0, r3
 8002e3e:	6963      	ldr	r3, [r4, #20]
 8002e40:	b2f6      	uxtb	r6, r6
 8002e42:	4283      	cmp	r3, r0
 8002e44:	4637      	mov	r7, r6
 8002e46:	dc04      	bgt.n	8002e52 <__swbuf_r+0x42>
 8002e48:	4621      	mov	r1, r4
 8002e4a:	4628      	mov	r0, r5
 8002e4c:	f000 f948 	bl	80030e0 <_fflush_r>
 8002e50:	bb30      	cbnz	r0, 8002ea0 <__swbuf_r+0x90>
 8002e52:	68a3      	ldr	r3, [r4, #8]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	60a3      	str	r3, [r4, #8]
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	6022      	str	r2, [r4, #0]
 8002e5e:	701e      	strb	r6, [r3, #0]
 8002e60:	6963      	ldr	r3, [r4, #20]
 8002e62:	3001      	adds	r0, #1
 8002e64:	4283      	cmp	r3, r0
 8002e66:	d004      	beq.n	8002e72 <__swbuf_r+0x62>
 8002e68:	89a3      	ldrh	r3, [r4, #12]
 8002e6a:	07db      	lsls	r3, r3, #31
 8002e6c:	d506      	bpl.n	8002e7c <__swbuf_r+0x6c>
 8002e6e:	2e0a      	cmp	r6, #10
 8002e70:	d104      	bne.n	8002e7c <__swbuf_r+0x6c>
 8002e72:	4621      	mov	r1, r4
 8002e74:	4628      	mov	r0, r5
 8002e76:	f000 f933 	bl	80030e0 <_fflush_r>
 8002e7a:	b988      	cbnz	r0, 8002ea0 <__swbuf_r+0x90>
 8002e7c:	4638      	mov	r0, r7
 8002e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e80:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <__swbuf_r+0x9c>)
 8002e82:	429c      	cmp	r4, r3
 8002e84:	d101      	bne.n	8002e8a <__swbuf_r+0x7a>
 8002e86:	68ac      	ldr	r4, [r5, #8]
 8002e88:	e7cf      	b.n	8002e2a <__swbuf_r+0x1a>
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <__swbuf_r+0xa0>)
 8002e8c:	429c      	cmp	r4, r3
 8002e8e:	bf08      	it	eq
 8002e90:	68ec      	ldreq	r4, [r5, #12]
 8002e92:	e7ca      	b.n	8002e2a <__swbuf_r+0x1a>
 8002e94:	4621      	mov	r1, r4
 8002e96:	4628      	mov	r0, r5
 8002e98:	f000 f81e 	bl	8002ed8 <__swsetup_r>
 8002e9c:	2800      	cmp	r0, #0
 8002e9e:	d0cb      	beq.n	8002e38 <__swbuf_r+0x28>
 8002ea0:	f04f 37ff 	mov.w	r7, #4294967295
 8002ea4:	e7ea      	b.n	8002e7c <__swbuf_r+0x6c>
 8002ea6:	bf00      	nop
 8002ea8:	080033cc 	.word	0x080033cc
 8002eac:	080033ec 	.word	0x080033ec
 8002eb0:	080033ac 	.word	0x080033ac

08002eb4 <_write_r>:
 8002eb4:	b538      	push	{r3, r4, r5, lr}
 8002eb6:	4d07      	ldr	r5, [pc, #28]	; (8002ed4 <_write_r+0x20>)
 8002eb8:	4604      	mov	r4, r0
 8002eba:	4608      	mov	r0, r1
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	602a      	str	r2, [r5, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	f7fd fb9d 	bl	8000602 <_write>
 8002ec8:	1c43      	adds	r3, r0, #1
 8002eca:	d102      	bne.n	8002ed2 <_write_r+0x1e>
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	b103      	cbz	r3, 8002ed2 <_write_r+0x1e>
 8002ed0:	6023      	str	r3, [r4, #0]
 8002ed2:	bd38      	pop	{r3, r4, r5, pc}
 8002ed4:	200000e8 	.word	0x200000e8

08002ed8 <__swsetup_r>:
 8002ed8:	4b32      	ldr	r3, [pc, #200]	; (8002fa4 <__swsetup_r+0xcc>)
 8002eda:	b570      	push	{r4, r5, r6, lr}
 8002edc:	681d      	ldr	r5, [r3, #0]
 8002ede:	4606      	mov	r6, r0
 8002ee0:	460c      	mov	r4, r1
 8002ee2:	b125      	cbz	r5, 8002eee <__swsetup_r+0x16>
 8002ee4:	69ab      	ldr	r3, [r5, #24]
 8002ee6:	b913      	cbnz	r3, 8002eee <__swsetup_r+0x16>
 8002ee8:	4628      	mov	r0, r5
 8002eea:	f7ff fb1b 	bl	8002524 <__sinit>
 8002eee:	4b2e      	ldr	r3, [pc, #184]	; (8002fa8 <__swsetup_r+0xd0>)
 8002ef0:	429c      	cmp	r4, r3
 8002ef2:	d10f      	bne.n	8002f14 <__swsetup_r+0x3c>
 8002ef4:	686c      	ldr	r4, [r5, #4]
 8002ef6:	89a3      	ldrh	r3, [r4, #12]
 8002ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002efc:	0719      	lsls	r1, r3, #28
 8002efe:	d42c      	bmi.n	8002f5a <__swsetup_r+0x82>
 8002f00:	06dd      	lsls	r5, r3, #27
 8002f02:	d411      	bmi.n	8002f28 <__swsetup_r+0x50>
 8002f04:	2309      	movs	r3, #9
 8002f06:	6033      	str	r3, [r6, #0]
 8002f08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f0c:	81a3      	strh	r3, [r4, #12]
 8002f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f12:	e03e      	b.n	8002f92 <__swsetup_r+0xba>
 8002f14:	4b25      	ldr	r3, [pc, #148]	; (8002fac <__swsetup_r+0xd4>)
 8002f16:	429c      	cmp	r4, r3
 8002f18:	d101      	bne.n	8002f1e <__swsetup_r+0x46>
 8002f1a:	68ac      	ldr	r4, [r5, #8]
 8002f1c:	e7eb      	b.n	8002ef6 <__swsetup_r+0x1e>
 8002f1e:	4b24      	ldr	r3, [pc, #144]	; (8002fb0 <__swsetup_r+0xd8>)
 8002f20:	429c      	cmp	r4, r3
 8002f22:	bf08      	it	eq
 8002f24:	68ec      	ldreq	r4, [r5, #12]
 8002f26:	e7e6      	b.n	8002ef6 <__swsetup_r+0x1e>
 8002f28:	0758      	lsls	r0, r3, #29
 8002f2a:	d512      	bpl.n	8002f52 <__swsetup_r+0x7a>
 8002f2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f2e:	b141      	cbz	r1, 8002f42 <__swsetup_r+0x6a>
 8002f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f34:	4299      	cmp	r1, r3
 8002f36:	d002      	beq.n	8002f3e <__swsetup_r+0x66>
 8002f38:	4630      	mov	r0, r6
 8002f3a:	f000 f991 	bl	8003260 <_free_r>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	6363      	str	r3, [r4, #52]	; 0x34
 8002f42:	89a3      	ldrh	r3, [r4, #12]
 8002f44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f48:	81a3      	strh	r3, [r4, #12]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	6063      	str	r3, [r4, #4]
 8002f4e:	6923      	ldr	r3, [r4, #16]
 8002f50:	6023      	str	r3, [r4, #0]
 8002f52:	89a3      	ldrh	r3, [r4, #12]
 8002f54:	f043 0308 	orr.w	r3, r3, #8
 8002f58:	81a3      	strh	r3, [r4, #12]
 8002f5a:	6923      	ldr	r3, [r4, #16]
 8002f5c:	b94b      	cbnz	r3, 8002f72 <__swsetup_r+0x9a>
 8002f5e:	89a3      	ldrh	r3, [r4, #12]
 8002f60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f68:	d003      	beq.n	8002f72 <__swsetup_r+0x9a>
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	4630      	mov	r0, r6
 8002f6e:	f000 f92b 	bl	80031c8 <__smakebuf_r>
 8002f72:	89a0      	ldrh	r0, [r4, #12]
 8002f74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f78:	f010 0301 	ands.w	r3, r0, #1
 8002f7c:	d00a      	beq.n	8002f94 <__swsetup_r+0xbc>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60a3      	str	r3, [r4, #8]
 8002f82:	6963      	ldr	r3, [r4, #20]
 8002f84:	425b      	negs	r3, r3
 8002f86:	61a3      	str	r3, [r4, #24]
 8002f88:	6923      	ldr	r3, [r4, #16]
 8002f8a:	b943      	cbnz	r3, 8002f9e <__swsetup_r+0xc6>
 8002f8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f90:	d1ba      	bne.n	8002f08 <__swsetup_r+0x30>
 8002f92:	bd70      	pop	{r4, r5, r6, pc}
 8002f94:	0781      	lsls	r1, r0, #30
 8002f96:	bf58      	it	pl
 8002f98:	6963      	ldrpl	r3, [r4, #20]
 8002f9a:	60a3      	str	r3, [r4, #8]
 8002f9c:	e7f4      	b.n	8002f88 <__swsetup_r+0xb0>
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	e7f7      	b.n	8002f92 <__swsetup_r+0xba>
 8002fa2:	bf00      	nop
 8002fa4:	2000000c 	.word	0x2000000c
 8002fa8:	080033cc 	.word	0x080033cc
 8002fac:	080033ec 	.word	0x080033ec
 8002fb0:	080033ac 	.word	0x080033ac

08002fb4 <_close_r>:
 8002fb4:	b538      	push	{r3, r4, r5, lr}
 8002fb6:	4d06      	ldr	r5, [pc, #24]	; (8002fd0 <_close_r+0x1c>)
 8002fb8:	2300      	movs	r3, #0
 8002fba:	4604      	mov	r4, r0
 8002fbc:	4608      	mov	r0, r1
 8002fbe:	602b      	str	r3, [r5, #0]
 8002fc0:	f7fd fd29 	bl	8000a16 <_close>
 8002fc4:	1c43      	adds	r3, r0, #1
 8002fc6:	d102      	bne.n	8002fce <_close_r+0x1a>
 8002fc8:	682b      	ldr	r3, [r5, #0]
 8002fca:	b103      	cbz	r3, 8002fce <_close_r+0x1a>
 8002fcc:	6023      	str	r3, [r4, #0]
 8002fce:	bd38      	pop	{r3, r4, r5, pc}
 8002fd0:	200000e8 	.word	0x200000e8

08002fd4 <__sflush_r>:
 8002fd4:	898a      	ldrh	r2, [r1, #12]
 8002fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fda:	4605      	mov	r5, r0
 8002fdc:	0710      	lsls	r0, r2, #28
 8002fde:	460c      	mov	r4, r1
 8002fe0:	d458      	bmi.n	8003094 <__sflush_r+0xc0>
 8002fe2:	684b      	ldr	r3, [r1, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	dc05      	bgt.n	8002ff4 <__sflush_r+0x20>
 8002fe8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	dc02      	bgt.n	8002ff4 <__sflush_r+0x20>
 8002fee:	2000      	movs	r0, #0
 8002ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ff4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ff6:	2e00      	cmp	r6, #0
 8002ff8:	d0f9      	beq.n	8002fee <__sflush_r+0x1a>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003000:	682f      	ldr	r7, [r5, #0]
 8003002:	602b      	str	r3, [r5, #0]
 8003004:	d032      	beq.n	800306c <__sflush_r+0x98>
 8003006:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003008:	89a3      	ldrh	r3, [r4, #12]
 800300a:	075a      	lsls	r2, r3, #29
 800300c:	d505      	bpl.n	800301a <__sflush_r+0x46>
 800300e:	6863      	ldr	r3, [r4, #4]
 8003010:	1ac0      	subs	r0, r0, r3
 8003012:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003014:	b10b      	cbz	r3, 800301a <__sflush_r+0x46>
 8003016:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003018:	1ac0      	subs	r0, r0, r3
 800301a:	2300      	movs	r3, #0
 800301c:	4602      	mov	r2, r0
 800301e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003020:	6a21      	ldr	r1, [r4, #32]
 8003022:	4628      	mov	r0, r5
 8003024:	47b0      	blx	r6
 8003026:	1c43      	adds	r3, r0, #1
 8003028:	89a3      	ldrh	r3, [r4, #12]
 800302a:	d106      	bne.n	800303a <__sflush_r+0x66>
 800302c:	6829      	ldr	r1, [r5, #0]
 800302e:	291d      	cmp	r1, #29
 8003030:	d82c      	bhi.n	800308c <__sflush_r+0xb8>
 8003032:	4a2a      	ldr	r2, [pc, #168]	; (80030dc <__sflush_r+0x108>)
 8003034:	40ca      	lsrs	r2, r1
 8003036:	07d6      	lsls	r6, r2, #31
 8003038:	d528      	bpl.n	800308c <__sflush_r+0xb8>
 800303a:	2200      	movs	r2, #0
 800303c:	6062      	str	r2, [r4, #4]
 800303e:	04d9      	lsls	r1, r3, #19
 8003040:	6922      	ldr	r2, [r4, #16]
 8003042:	6022      	str	r2, [r4, #0]
 8003044:	d504      	bpl.n	8003050 <__sflush_r+0x7c>
 8003046:	1c42      	adds	r2, r0, #1
 8003048:	d101      	bne.n	800304e <__sflush_r+0x7a>
 800304a:	682b      	ldr	r3, [r5, #0]
 800304c:	b903      	cbnz	r3, 8003050 <__sflush_r+0x7c>
 800304e:	6560      	str	r0, [r4, #84]	; 0x54
 8003050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003052:	602f      	str	r7, [r5, #0]
 8003054:	2900      	cmp	r1, #0
 8003056:	d0ca      	beq.n	8002fee <__sflush_r+0x1a>
 8003058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800305c:	4299      	cmp	r1, r3
 800305e:	d002      	beq.n	8003066 <__sflush_r+0x92>
 8003060:	4628      	mov	r0, r5
 8003062:	f000 f8fd 	bl	8003260 <_free_r>
 8003066:	2000      	movs	r0, #0
 8003068:	6360      	str	r0, [r4, #52]	; 0x34
 800306a:	e7c1      	b.n	8002ff0 <__sflush_r+0x1c>
 800306c:	6a21      	ldr	r1, [r4, #32]
 800306e:	2301      	movs	r3, #1
 8003070:	4628      	mov	r0, r5
 8003072:	47b0      	blx	r6
 8003074:	1c41      	adds	r1, r0, #1
 8003076:	d1c7      	bne.n	8003008 <__sflush_r+0x34>
 8003078:	682b      	ldr	r3, [r5, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0c4      	beq.n	8003008 <__sflush_r+0x34>
 800307e:	2b1d      	cmp	r3, #29
 8003080:	d001      	beq.n	8003086 <__sflush_r+0xb2>
 8003082:	2b16      	cmp	r3, #22
 8003084:	d101      	bne.n	800308a <__sflush_r+0xb6>
 8003086:	602f      	str	r7, [r5, #0]
 8003088:	e7b1      	b.n	8002fee <__sflush_r+0x1a>
 800308a:	89a3      	ldrh	r3, [r4, #12]
 800308c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003090:	81a3      	strh	r3, [r4, #12]
 8003092:	e7ad      	b.n	8002ff0 <__sflush_r+0x1c>
 8003094:	690f      	ldr	r7, [r1, #16]
 8003096:	2f00      	cmp	r7, #0
 8003098:	d0a9      	beq.n	8002fee <__sflush_r+0x1a>
 800309a:	0793      	lsls	r3, r2, #30
 800309c:	680e      	ldr	r6, [r1, #0]
 800309e:	bf08      	it	eq
 80030a0:	694b      	ldreq	r3, [r1, #20]
 80030a2:	600f      	str	r7, [r1, #0]
 80030a4:	bf18      	it	ne
 80030a6:	2300      	movne	r3, #0
 80030a8:	eba6 0807 	sub.w	r8, r6, r7
 80030ac:	608b      	str	r3, [r1, #8]
 80030ae:	f1b8 0f00 	cmp.w	r8, #0
 80030b2:	dd9c      	ble.n	8002fee <__sflush_r+0x1a>
 80030b4:	6a21      	ldr	r1, [r4, #32]
 80030b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80030b8:	4643      	mov	r3, r8
 80030ba:	463a      	mov	r2, r7
 80030bc:	4628      	mov	r0, r5
 80030be:	47b0      	blx	r6
 80030c0:	2800      	cmp	r0, #0
 80030c2:	dc06      	bgt.n	80030d2 <__sflush_r+0xfe>
 80030c4:	89a3      	ldrh	r3, [r4, #12]
 80030c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ca:	81a3      	strh	r3, [r4, #12]
 80030cc:	f04f 30ff 	mov.w	r0, #4294967295
 80030d0:	e78e      	b.n	8002ff0 <__sflush_r+0x1c>
 80030d2:	4407      	add	r7, r0
 80030d4:	eba8 0800 	sub.w	r8, r8, r0
 80030d8:	e7e9      	b.n	80030ae <__sflush_r+0xda>
 80030da:	bf00      	nop
 80030dc:	20400001 	.word	0x20400001

080030e0 <_fflush_r>:
 80030e0:	b538      	push	{r3, r4, r5, lr}
 80030e2:	690b      	ldr	r3, [r1, #16]
 80030e4:	4605      	mov	r5, r0
 80030e6:	460c      	mov	r4, r1
 80030e8:	b913      	cbnz	r3, 80030f0 <_fflush_r+0x10>
 80030ea:	2500      	movs	r5, #0
 80030ec:	4628      	mov	r0, r5
 80030ee:	bd38      	pop	{r3, r4, r5, pc}
 80030f0:	b118      	cbz	r0, 80030fa <_fflush_r+0x1a>
 80030f2:	6983      	ldr	r3, [r0, #24]
 80030f4:	b90b      	cbnz	r3, 80030fa <_fflush_r+0x1a>
 80030f6:	f7ff fa15 	bl	8002524 <__sinit>
 80030fa:	4b14      	ldr	r3, [pc, #80]	; (800314c <_fflush_r+0x6c>)
 80030fc:	429c      	cmp	r4, r3
 80030fe:	d11b      	bne.n	8003138 <_fflush_r+0x58>
 8003100:	686c      	ldr	r4, [r5, #4]
 8003102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0ef      	beq.n	80030ea <_fflush_r+0xa>
 800310a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800310c:	07d0      	lsls	r0, r2, #31
 800310e:	d404      	bmi.n	800311a <_fflush_r+0x3a>
 8003110:	0599      	lsls	r1, r3, #22
 8003112:	d402      	bmi.n	800311a <_fflush_r+0x3a>
 8003114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003116:	f7ff faa3 	bl	8002660 <__retarget_lock_acquire_recursive>
 800311a:	4628      	mov	r0, r5
 800311c:	4621      	mov	r1, r4
 800311e:	f7ff ff59 	bl	8002fd4 <__sflush_r>
 8003122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003124:	07da      	lsls	r2, r3, #31
 8003126:	4605      	mov	r5, r0
 8003128:	d4e0      	bmi.n	80030ec <_fflush_r+0xc>
 800312a:	89a3      	ldrh	r3, [r4, #12]
 800312c:	059b      	lsls	r3, r3, #22
 800312e:	d4dd      	bmi.n	80030ec <_fflush_r+0xc>
 8003130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003132:	f7ff fa96 	bl	8002662 <__retarget_lock_release_recursive>
 8003136:	e7d9      	b.n	80030ec <_fflush_r+0xc>
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <_fflush_r+0x70>)
 800313a:	429c      	cmp	r4, r3
 800313c:	d101      	bne.n	8003142 <_fflush_r+0x62>
 800313e:	68ac      	ldr	r4, [r5, #8]
 8003140:	e7df      	b.n	8003102 <_fflush_r+0x22>
 8003142:	4b04      	ldr	r3, [pc, #16]	; (8003154 <_fflush_r+0x74>)
 8003144:	429c      	cmp	r4, r3
 8003146:	bf08      	it	eq
 8003148:	68ec      	ldreq	r4, [r5, #12]
 800314a:	e7da      	b.n	8003102 <_fflush_r+0x22>
 800314c:	080033cc 	.word	0x080033cc
 8003150:	080033ec 	.word	0x080033ec
 8003154:	080033ac 	.word	0x080033ac

08003158 <_lseek_r>:
 8003158:	b538      	push	{r3, r4, r5, lr}
 800315a:	4d07      	ldr	r5, [pc, #28]	; (8003178 <_lseek_r+0x20>)
 800315c:	4604      	mov	r4, r0
 800315e:	4608      	mov	r0, r1
 8003160:	4611      	mov	r1, r2
 8003162:	2200      	movs	r2, #0
 8003164:	602a      	str	r2, [r5, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	f7fd fc7c 	bl	8000a64 <_lseek>
 800316c:	1c43      	adds	r3, r0, #1
 800316e:	d102      	bne.n	8003176 <_lseek_r+0x1e>
 8003170:	682b      	ldr	r3, [r5, #0]
 8003172:	b103      	cbz	r3, 8003176 <_lseek_r+0x1e>
 8003174:	6023      	str	r3, [r4, #0]
 8003176:	bd38      	pop	{r3, r4, r5, pc}
 8003178:	200000e8 	.word	0x200000e8

0800317c <__swhatbuf_r>:
 800317c:	b570      	push	{r4, r5, r6, lr}
 800317e:	460e      	mov	r6, r1
 8003180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003184:	2900      	cmp	r1, #0
 8003186:	b096      	sub	sp, #88	; 0x58
 8003188:	4614      	mov	r4, r2
 800318a:	461d      	mov	r5, r3
 800318c:	da08      	bge.n	80031a0 <__swhatbuf_r+0x24>
 800318e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	602a      	str	r2, [r5, #0]
 8003196:	061a      	lsls	r2, r3, #24
 8003198:	d410      	bmi.n	80031bc <__swhatbuf_r+0x40>
 800319a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800319e:	e00e      	b.n	80031be <__swhatbuf_r+0x42>
 80031a0:	466a      	mov	r2, sp
 80031a2:	f000 f8bb 	bl	800331c <_fstat_r>
 80031a6:	2800      	cmp	r0, #0
 80031a8:	dbf1      	blt.n	800318e <__swhatbuf_r+0x12>
 80031aa:	9a01      	ldr	r2, [sp, #4]
 80031ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80031b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80031b4:	425a      	negs	r2, r3
 80031b6:	415a      	adcs	r2, r3
 80031b8:	602a      	str	r2, [r5, #0]
 80031ba:	e7ee      	b.n	800319a <__swhatbuf_r+0x1e>
 80031bc:	2340      	movs	r3, #64	; 0x40
 80031be:	2000      	movs	r0, #0
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	b016      	add	sp, #88	; 0x58
 80031c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080031c8 <__smakebuf_r>:
 80031c8:	898b      	ldrh	r3, [r1, #12]
 80031ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80031cc:	079d      	lsls	r5, r3, #30
 80031ce:	4606      	mov	r6, r0
 80031d0:	460c      	mov	r4, r1
 80031d2:	d507      	bpl.n	80031e4 <__smakebuf_r+0x1c>
 80031d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	6123      	str	r3, [r4, #16]
 80031dc:	2301      	movs	r3, #1
 80031de:	6163      	str	r3, [r4, #20]
 80031e0:	b002      	add	sp, #8
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	ab01      	add	r3, sp, #4
 80031e6:	466a      	mov	r2, sp
 80031e8:	f7ff ffc8 	bl	800317c <__swhatbuf_r>
 80031ec:	9900      	ldr	r1, [sp, #0]
 80031ee:	4605      	mov	r5, r0
 80031f0:	4630      	mov	r0, r6
 80031f2:	f7ff fa57 	bl	80026a4 <_malloc_r>
 80031f6:	b948      	cbnz	r0, 800320c <__smakebuf_r+0x44>
 80031f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031fc:	059a      	lsls	r2, r3, #22
 80031fe:	d4ef      	bmi.n	80031e0 <__smakebuf_r+0x18>
 8003200:	f023 0303 	bic.w	r3, r3, #3
 8003204:	f043 0302 	orr.w	r3, r3, #2
 8003208:	81a3      	strh	r3, [r4, #12]
 800320a:	e7e3      	b.n	80031d4 <__smakebuf_r+0xc>
 800320c:	4b0d      	ldr	r3, [pc, #52]	; (8003244 <__smakebuf_r+0x7c>)
 800320e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003210:	89a3      	ldrh	r3, [r4, #12]
 8003212:	6020      	str	r0, [r4, #0]
 8003214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003218:	81a3      	strh	r3, [r4, #12]
 800321a:	9b00      	ldr	r3, [sp, #0]
 800321c:	6163      	str	r3, [r4, #20]
 800321e:	9b01      	ldr	r3, [sp, #4]
 8003220:	6120      	str	r0, [r4, #16]
 8003222:	b15b      	cbz	r3, 800323c <__smakebuf_r+0x74>
 8003224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003228:	4630      	mov	r0, r6
 800322a:	f000 f889 	bl	8003340 <_isatty_r>
 800322e:	b128      	cbz	r0, 800323c <__smakebuf_r+0x74>
 8003230:	89a3      	ldrh	r3, [r4, #12]
 8003232:	f023 0303 	bic.w	r3, r3, #3
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	81a3      	strh	r3, [r4, #12]
 800323c:	89a0      	ldrh	r0, [r4, #12]
 800323e:	4305      	orrs	r5, r0
 8003240:	81a5      	strh	r5, [r4, #12]
 8003242:	e7cd      	b.n	80031e0 <__smakebuf_r+0x18>
 8003244:	080024bd 	.word	0x080024bd

08003248 <__malloc_lock>:
 8003248:	4801      	ldr	r0, [pc, #4]	; (8003250 <__malloc_lock+0x8>)
 800324a:	f7ff ba09 	b.w	8002660 <__retarget_lock_acquire_recursive>
 800324e:	bf00      	nop
 8003250:	200000dc 	.word	0x200000dc

08003254 <__malloc_unlock>:
 8003254:	4801      	ldr	r0, [pc, #4]	; (800325c <__malloc_unlock+0x8>)
 8003256:	f7ff ba04 	b.w	8002662 <__retarget_lock_release_recursive>
 800325a:	bf00      	nop
 800325c:	200000dc 	.word	0x200000dc

08003260 <_free_r>:
 8003260:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003262:	2900      	cmp	r1, #0
 8003264:	d044      	beq.n	80032f0 <_free_r+0x90>
 8003266:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800326a:	9001      	str	r0, [sp, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	f1a1 0404 	sub.w	r4, r1, #4
 8003272:	bfb8      	it	lt
 8003274:	18e4      	addlt	r4, r4, r3
 8003276:	f7ff ffe7 	bl	8003248 <__malloc_lock>
 800327a:	4a1e      	ldr	r2, [pc, #120]	; (80032f4 <_free_r+0x94>)
 800327c:	9801      	ldr	r0, [sp, #4]
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	b933      	cbnz	r3, 8003290 <_free_r+0x30>
 8003282:	6063      	str	r3, [r4, #4]
 8003284:	6014      	str	r4, [r2, #0]
 8003286:	b003      	add	sp, #12
 8003288:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800328c:	f7ff bfe2 	b.w	8003254 <__malloc_unlock>
 8003290:	42a3      	cmp	r3, r4
 8003292:	d908      	bls.n	80032a6 <_free_r+0x46>
 8003294:	6825      	ldr	r5, [r4, #0]
 8003296:	1961      	adds	r1, r4, r5
 8003298:	428b      	cmp	r3, r1
 800329a:	bf01      	itttt	eq
 800329c:	6819      	ldreq	r1, [r3, #0]
 800329e:	685b      	ldreq	r3, [r3, #4]
 80032a0:	1949      	addeq	r1, r1, r5
 80032a2:	6021      	streq	r1, [r4, #0]
 80032a4:	e7ed      	b.n	8003282 <_free_r+0x22>
 80032a6:	461a      	mov	r2, r3
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	b10b      	cbz	r3, 80032b0 <_free_r+0x50>
 80032ac:	42a3      	cmp	r3, r4
 80032ae:	d9fa      	bls.n	80032a6 <_free_r+0x46>
 80032b0:	6811      	ldr	r1, [r2, #0]
 80032b2:	1855      	adds	r5, r2, r1
 80032b4:	42a5      	cmp	r5, r4
 80032b6:	d10b      	bne.n	80032d0 <_free_r+0x70>
 80032b8:	6824      	ldr	r4, [r4, #0]
 80032ba:	4421      	add	r1, r4
 80032bc:	1854      	adds	r4, r2, r1
 80032be:	42a3      	cmp	r3, r4
 80032c0:	6011      	str	r1, [r2, #0]
 80032c2:	d1e0      	bne.n	8003286 <_free_r+0x26>
 80032c4:	681c      	ldr	r4, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	6053      	str	r3, [r2, #4]
 80032ca:	4421      	add	r1, r4
 80032cc:	6011      	str	r1, [r2, #0]
 80032ce:	e7da      	b.n	8003286 <_free_r+0x26>
 80032d0:	d902      	bls.n	80032d8 <_free_r+0x78>
 80032d2:	230c      	movs	r3, #12
 80032d4:	6003      	str	r3, [r0, #0]
 80032d6:	e7d6      	b.n	8003286 <_free_r+0x26>
 80032d8:	6825      	ldr	r5, [r4, #0]
 80032da:	1961      	adds	r1, r4, r5
 80032dc:	428b      	cmp	r3, r1
 80032de:	bf04      	itt	eq
 80032e0:	6819      	ldreq	r1, [r3, #0]
 80032e2:	685b      	ldreq	r3, [r3, #4]
 80032e4:	6063      	str	r3, [r4, #4]
 80032e6:	bf04      	itt	eq
 80032e8:	1949      	addeq	r1, r1, r5
 80032ea:	6021      	streq	r1, [r4, #0]
 80032ec:	6054      	str	r4, [r2, #4]
 80032ee:	e7ca      	b.n	8003286 <_free_r+0x26>
 80032f0:	b003      	add	sp, #12
 80032f2:	bd30      	pop	{r4, r5, pc}
 80032f4:	200000e0 	.word	0x200000e0

080032f8 <_read_r>:
 80032f8:	b538      	push	{r3, r4, r5, lr}
 80032fa:	4d07      	ldr	r5, [pc, #28]	; (8003318 <_read_r+0x20>)
 80032fc:	4604      	mov	r4, r0
 80032fe:	4608      	mov	r0, r1
 8003300:	4611      	mov	r1, r2
 8003302:	2200      	movs	r2, #0
 8003304:	602a      	str	r2, [r5, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	f7fd fb68 	bl	80009dc <_read>
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d102      	bne.n	8003316 <_read_r+0x1e>
 8003310:	682b      	ldr	r3, [r5, #0]
 8003312:	b103      	cbz	r3, 8003316 <_read_r+0x1e>
 8003314:	6023      	str	r3, [r4, #0]
 8003316:	bd38      	pop	{r3, r4, r5, pc}
 8003318:	200000e8 	.word	0x200000e8

0800331c <_fstat_r>:
 800331c:	b538      	push	{r3, r4, r5, lr}
 800331e:	4d07      	ldr	r5, [pc, #28]	; (800333c <_fstat_r+0x20>)
 8003320:	2300      	movs	r3, #0
 8003322:	4604      	mov	r4, r0
 8003324:	4608      	mov	r0, r1
 8003326:	4611      	mov	r1, r2
 8003328:	602b      	str	r3, [r5, #0]
 800332a:	f7fd fb80 	bl	8000a2e <_fstat>
 800332e:	1c43      	adds	r3, r0, #1
 8003330:	d102      	bne.n	8003338 <_fstat_r+0x1c>
 8003332:	682b      	ldr	r3, [r5, #0]
 8003334:	b103      	cbz	r3, 8003338 <_fstat_r+0x1c>
 8003336:	6023      	str	r3, [r4, #0]
 8003338:	bd38      	pop	{r3, r4, r5, pc}
 800333a:	bf00      	nop
 800333c:	200000e8 	.word	0x200000e8

08003340 <_isatty_r>:
 8003340:	b538      	push	{r3, r4, r5, lr}
 8003342:	4d06      	ldr	r5, [pc, #24]	; (800335c <_isatty_r+0x1c>)
 8003344:	2300      	movs	r3, #0
 8003346:	4604      	mov	r4, r0
 8003348:	4608      	mov	r0, r1
 800334a:	602b      	str	r3, [r5, #0]
 800334c:	f7fd fb7f 	bl	8000a4e <_isatty>
 8003350:	1c43      	adds	r3, r0, #1
 8003352:	d102      	bne.n	800335a <_isatty_r+0x1a>
 8003354:	682b      	ldr	r3, [r5, #0]
 8003356:	b103      	cbz	r3, 800335a <_isatty_r+0x1a>
 8003358:	6023      	str	r3, [r4, #0]
 800335a:	bd38      	pop	{r3, r4, r5, pc}
 800335c:	200000e8 	.word	0x200000e8

08003360 <_init>:
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003362:	bf00      	nop
 8003364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003366:	bc08      	pop	{r3}
 8003368:	469e      	mov	lr, r3
 800336a:	4770      	bx	lr

0800336c <_fini>:
 800336c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800336e:	bf00      	nop
 8003370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003372:	bc08      	pop	{r3}
 8003374:	469e      	mov	lr, r3
 8003376:	4770      	bx	lr
