// Seed: 3546400919
module module_0 (
    output id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  initial begin
    id_0 = 1;
    id_1 <= id_4;
    #1 id_0 = id_4;
  end
endmodule
