{"vcs1":{"timestamp_begin":1739696095.776779714, "rt":1.75, "ut":0.69, "st":0.28}}
{"vcselab":{"timestamp_begin":1739696097.649885031, "rt":1.00, "ut":0.36, "st":0.06}}
{"link":{"timestamp_begin":1739696098.762383291, "rt":0.66, "ut":0.34, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739696094.861405327}
{"VCS_COMP_START_TIME": 1739696094.861405327}
{"VCS_COMP_END_TIME": 1739696101.805680368}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/Verilog/tsmc090.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 350292}}
{"stitch_vcselab": {"peak_mem": 222140}}
