

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'
================================================================
* Date:           Fri Mar 10 17:36:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.116 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      515|      515|  25.750 us|  25.750 us|  515|  515|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_418_1_VITIS_LOOP_915_1  |      513|      513|         3|          2|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     264|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     146|    -|
|Register         |        -|    -|      67|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      67|     410|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln418_1_fu_203_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln418_fu_212_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln915_fu_294_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln916_fu_398_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln918_fu_493_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln920_fu_532_p2       |         +|   0|  0|  19|          12|          12|
    |sub_ln419_1_fu_365_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln419_fu_337_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln916_fu_388_p2       |         -|   0|  0|  16|           9|           9|
    |icmp_ln418_fu_197_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln915_fu_218_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln418_1_fu_481_p2      |        or|   0|  0|  11|          11|           2|
    |or_ln418_fu_472_p2        |        or|   0|  0|  11|          11|           1|
    |or_ln917_1_fu_421_p2      |        or|   0|  0|   8|           8|           8|
    |or_ln917_fu_275_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln919_fu_438_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln921_1_fu_555_p2      |        or|   0|  0|   8|           8|           8|
    |or_ln921_fu_455_p2        |        or|   0|  0|   8|           8|           2|
    |sm_d1                     |        or|   0|  0|   8|           8|           8|
    |select_ln418_1_fu_232_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln418_2_fu_371_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln418_fu_224_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 264|         175|         136|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  13|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|    9|         18|
    |i_6_fu_90                               |   9|          2|    3|          6|
    |i_fu_86                                 |   9|          2|    7|         14|
    |indvar_flatten48_fu_94                  |   9|          2|    9|         18|
    |sm_address0                             |  13|          3|   13|         39|
    |sm_d0                                   |  13|          3|    8|         24|
    |w1_vec_coeffs_address0                  |  13|          3|   10|         30|
    |w1_vec_coeffs_address1                  |  13|          3|   10|         30|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 146|         33|   83|        208|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_6_fu_90                    |  3|   0|    3|          0|
    |i_fu_86                      |  7|   0|    7|          0|
    |icmp_ln418_reg_589           |  1|   0|    1|          0|
    |icmp_ln915_reg_593           |  1|   0|    1|          0|
    |indvar_flatten48_fu_94       |  9|   0|    9|          0|
    |select_ln418_2_reg_632       |  5|   0|   11|          6|
    |select_ln418_reg_598         |  7|   0|    7|          0|
    |shl_ln6_reg_615              |  6|   0|    8|          2|
    |sub_ln916_reg_638            |  9|   0|    9|          0|
    |trunc_ln419_1_reg_603        |  2|   0|    2|          0|
    |trunc_ln419_2_reg_609        |  2|   0|    2|          0|
    |trunc_ln419_reg_583          |  2|   0|    2|          0|
    |trunc_ln_reg_643             |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 67|   0|   75|          8|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1|  return value|
|w1_vec_coeffs_address0  |  out|   10|   ap_memory|                                                                     w1_vec_coeffs|         array|
|w1_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                                     w1_vec_coeffs|         array|
|w1_vec_coeffs_q0        |   in|   32|   ap_memory|                                                                     w1_vec_coeffs|         array|
|w1_vec_coeffs_address1  |  out|   10|   ap_memory|                                                                     w1_vec_coeffs|         array|
|w1_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                                     w1_vec_coeffs|         array|
|w1_vec_coeffs_q1        |   in|   32|   ap_memory|                                                                     w1_vec_coeffs|         array|
|sm_address0             |  out|   13|   ap_memory|                                                                                sm|         array|
|sm_ce0                  |  out|    1|   ap_memory|                                                                                sm|         array|
|sm_we0                  |  out|    1|   ap_memory|                                                                                sm|         array|
|sm_d0                   |  out|    8|   ap_memory|                                                                                sm|         array|
|sm_address1             |  out|   13|   ap_memory|                                                                                sm|         array|
|sm_ce1                  |  out|    1|   ap_memory|                                                                                sm|         array|
|sm_we1                  |  out|    1|   ap_memory|                                                                                sm|         array|
|sm_d1                   |  out|    8|   ap_memory|                                                                                sm|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 7 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten48"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i307"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i_6" [dilithium2/polyvec.c:419]   --->   Operation 14 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i9 %indvar_flatten48" [dilithium2/polyvec.c:418]   --->   Operation 15 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i3 %i_7" [dilithium2/polyvec.c:419]   --->   Operation 16 'trunc' 'trunc_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.34ns)   --->   "%icmp_ln418 = icmp_eq  i9 %indvar_flatten48_load, i9 256" [dilithium2/polyvec.c:418]   --->   Operation 17 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln418_1 = add i9 %indvar_flatten48_load, i9 1" [dilithium2/polyvec.c:418]   --->   Operation 18 'add' 'add_ln418_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln418 = br i1 %icmp_ln418, void %pqcrystals_dilithium2_ref_polyw1_pack.exit.i, void %for.inc.i.i315.preheader.exitStub" [dilithium2/polyvec.c:418]   --->   Operation 19 'br' 'br_ln418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [dilithium2/poly.c:915]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.34ns)   --->   "%add_ln418 = add i3 %i_7, i3 1" [dilithium2/polyvec.c:418]   --->   Operation 21 'add' 'add_ln418' <Predicate = (!icmp_ln418)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%icmp_ln915 = icmp_eq  i7 %i_load, i7 64" [dilithium2/poly.c:915]   --->   Operation 22 'icmp' 'icmp_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln418 = select i1 %icmp_ln915, i7 0, i7 %i_load" [dilithium2/polyvec.c:418]   --->   Operation 23 'select' 'select_ln418' <Predicate = (!icmp_ln418)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%select_ln418_1 = select i1 %icmp_ln915, i3 %add_ln418, i3 %i_7" [dilithium2/polyvec.c:418]   --->   Operation 24 'select' 'select_ln418_1' <Predicate = (!icmp_ln418)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln419_1 = trunc i3 %select_ln418_1" [dilithium2/polyvec.c:419]   --->   Operation 25 'trunc' 'trunc_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln419_2 = trunc i3 %add_ln418" [dilithium2/polyvec.c:419]   --->   Operation 26 'trunc' 'trunc_ln419_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln916 = trunc i7 %select_ln418" [dilithium2/poly.c:916]   --->   Operation 27 'trunc' 'trunc_ln916' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln916, i2 0" [dilithium2/poly.c:916]   --->   Operation 28 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i6.i2, i2 %trunc_ln419_1, i6 %trunc_ln916, i2 0" [dilithium2/poly.c:916]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i10 %tmp_s" [dilithium2/poly.c:916]   --->   Operation 30 'zext' 'zext_ln916' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln916" [dilithium2/poly.c:916]   --->   Operation 31 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:916]   --->   Operation 32 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln917 = or i8 %shl_ln6, i8 1" [dilithium2/poly.c:917]   --->   Operation 33 'or' 'or_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln917" [dilithium2/poly.c:917]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln917 = zext i10 %tmp_1" [dilithium2/poly.c:917]   --->   Operation 35 'zext' 'zext_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_1 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln917" [dilithium2/poly.c:917]   --->   Operation 36 'getelementptr' 'w1_vec_coeffs_addr_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i10 %w1_vec_coeffs_addr_1" [dilithium2/poly.c:917]   --->   Operation 37 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (1.66ns)   --->   "%add_ln915 = add i7 %select_ln418, i7 1" [dilithium2/poly.c:915]   --->   Operation 38 'add' 'add_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.32ns)   --->   "%store_ln915 = store i9 %add_ln418_1, i9 %indvar_flatten48" [dilithium2/poly.c:915]   --->   Operation 39 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%store_ln915 = store i3 %select_ln418_1, i3 %i_6" [dilithium2/poly.c:915]   --->   Operation 40 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>
ST_1 : Operation 41 [1/1] (1.32ns)   --->   "%store_ln915 = store i7 %add_ln915, i7 %i" [dilithium2/poly.c:915]   --->   Operation 41 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 7.11>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419, i8 0" [dilithium2/polyvec.c:419]   --->   Operation 42 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i10 %shl_ln5" [dilithium2/polyvec.c:419]   --->   Operation 43 'zext' 'zext_ln419' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln419_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln419, i6 0" [dilithium2/polyvec.c:419]   --->   Operation 44 'bitconcatenate' 'shl_ln419_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i8 %shl_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 45 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.74ns)   --->   "%sub_ln419 = sub i11 %zext_ln419, i11 %zext_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 46 'sub' 'sub_ln419' <Predicate = (!icmp_ln915)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln419_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_2, i8 0" [dilithium2/polyvec.c:419]   --->   Operation 48 'bitconcatenate' 'shl_ln419_mid1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln419_2 = zext i10 %shl_ln419_mid1" [dilithium2/polyvec.c:419]   --->   Operation 49 'zext' 'zext_ln419_2' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln419_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln419_2, i6 0" [dilithium2/polyvec.c:419]   --->   Operation 50 'bitconcatenate' 'shl_ln419_1_mid1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln419_3 = zext i8 %shl_ln419_1_mid1" [dilithium2/polyvec.c:419]   --->   Operation 51 'zext' 'zext_ln419_3' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.74ns)   --->   "%sub_ln419_1 = sub i11 %zext_ln419_2, i11 %zext_ln419_3" [dilithium2/polyvec.c:419]   --->   Operation 52 'sub' 'sub_ln419_1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.83ns)   --->   "%select_ln418_2 = select i1 %icmp_ln915, i11 %sub_ln419_1, i11 %sub_ln419" [dilithium2/polyvec.c:418]   --->   Operation 53 'select' 'select_ln418_2' <Predicate = (!icmp_ln418)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_31_cast22 = zext i7 %select_ln418" [dilithium2/polyvec.c:418]   --->   Operation 54 'zext' 'i_31_cast22' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln916_1 = zext i8 %shl_ln6" [dilithium2/poly.c:916]   --->   Operation 55 'zext' 'zext_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:916]   --->   Operation 56 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln916_1 = trunc i32 %w1_vec_coeffs_load" [dilithium2/poly.c:916]   --->   Operation 57 'trunc' 'trunc_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.71ns)   --->   "%sub_ln916 = sub i9 %zext_ln916_1, i9 %i_31_cast22" [dilithium2/poly.c:916]   --->   Operation 58 'sub' 'sub_ln916' <Predicate = (!icmp_ln418)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln916_1 = sext i9 %sub_ln916" [dilithium2/poly.c:916]   --->   Operation 59 'sext' 'sext_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "%add_ln916 = add i11 %sext_ln916_1, i11 %select_ln418_2" [dilithium2/poly.c:916]   --->   Operation 60 'add' 'add_ln916' <Predicate = (!icmp_ln418)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln917 = sext i11 %add_ln916" [dilithium2/poly.c:917]   --->   Operation 61 'sext' 'sext_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i10 %w1_vec_coeffs_addr_1" [dilithium2/poly.c:917]   --->   Operation 62 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln917 = trunc i32 %w1_vec_coeffs_load_1" [dilithium2/poly.c:917]   --->   Operation 63 'trunc' 'trunc_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln917, i6 0" [dilithium2/poly.c:917]   --->   Operation 64 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%or_ln917_1 = or i8 %shl_ln7, i8 %trunc_ln916_1" [dilithium2/poly.c:917]   --->   Operation 65 'or' 'or_ln917_1' <Predicate = (!icmp_ln418)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %sext_ln917" [dilithium2/poly.c:917]   --->   Operation 66 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.77ns)   --->   "%store_ln917 = store i8 %or_ln917_1, i13 %sm_addr" [dilithium2/poly.c:917]   --->   Operation 67 'store' 'store_ln917' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w1_vec_coeffs_load_1, i32 2, i32 9" [dilithium2/poly.c:918]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln919 = or i8 %shl_ln6, i8 2" [dilithium2/poly.c:919]   --->   Operation 69 'or' 'or_ln919' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln919" [dilithium2/poly.c:919]   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln919 = zext i10 %tmp_2" [dilithium2/poly.c:919]   --->   Operation 71 'zext' 'zext_ln919' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_2 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln919" [dilithium2/poly.c:919]   --->   Operation 72 'getelementptr' 'w1_vec_coeffs_addr_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i10 %w1_vec_coeffs_addr_2" [dilithium2/poly.c:919]   --->   Operation 73 'load' 'w1_vec_coeffs_load_2' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln921 = or i8 %shl_ln6, i8 3" [dilithium2/poly.c:921]   --->   Operation 74 'or' 'or_ln921' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln921" [dilithium2/poly.c:921]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln921 = zext i10 %tmp_3" [dilithium2/poly.c:921]   --->   Operation 76 'zext' 'zext_ln921' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_3 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln921" [dilithium2/poly.c:921]   --->   Operation 77 'getelementptr' 'w1_vec_coeffs_addr_3' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i10 %w1_vec_coeffs_addr_3" [dilithium2/poly.c:921]   --->   Operation 78 'load' 'w1_vec_coeffs_load_3' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_418_1_VITIS_LOOP_915_1_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln918)   --->   "%or_ln418 = or i11 %select_ln418_2, i11 1" [dilithium2/polyvec.c:418]   --->   Operation 81 'or' 'or_ln418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln918)   --->   "%sext_ln418 = sext i11 %or_ln418" [dilithium2/polyvec.c:418]   --->   Operation 82 'sext' 'sext_ln418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln920)   --->   "%or_ln418_1 = or i11 %select_ln418_2, i11 2" [dilithium2/polyvec.c:418]   --->   Operation 83 'or' 'or_ln418_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln920)   --->   "%sext_ln418_1 = sext i11 %or_ln418_1" [dilithium2/polyvec.c:418]   --->   Operation 84 'sext' 'sext_ln418_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln911 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [dilithium2/poly.c:911]   --->   Operation 86 'specloopname' 'specloopname_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln916 = sext i9 %sub_ln916" [dilithium2/poly.c:916]   --->   Operation 87 'sext' 'sext_ln916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln918 = add i12 %sext_ln916, i12 %sext_ln418" [dilithium2/poly.c:918]   --->   Operation 88 'add' 'add_ln918' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln919 = sext i12 %add_ln918" [dilithium2/poly.c:919]   --->   Operation 89 'sext' 'sext_ln919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i10 %w1_vec_coeffs_addr_2" [dilithium2/poly.c:919]   --->   Operation 90 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln919 = trunc i32 %w1_vec_coeffs_load_2" [dilithium2/poly.c:919]   --->   Operation 91 'trunc' 'trunc_ln919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln919, i4 0" [dilithium2/poly.c:919]   --->   Operation 92 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.80ns)   --->   "%or_ln919_1 = or i8 %shl_ln8, i8 %trunc_ln" [dilithium2/poly.c:919]   --->   Operation 93 'or' 'or_ln919_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sm_addr_1 = getelementptr i8 %sm, i64 0, i64 %sext_ln919" [dilithium2/poly.c:919]   --->   Operation 94 'getelementptr' 'sm_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln919 = store i8 %or_ln919_1, i13 %sm_addr_1" [dilithium2/poly.c:919]   --->   Operation 95 'store' 'store_ln919' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w1_vec_coeffs_load_2, i32 4, i32 11" [dilithium2/poly.c:920]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln920 = add i12 %sext_ln916, i12 %sext_ln418_1" [dilithium2/poly.c:920]   --->   Operation 97 'add' 'add_ln920' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln921 = sext i12 %add_ln920" [dilithium2/poly.c:921]   --->   Operation 98 'sext' 'sext_ln921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i10 %w1_vec_coeffs_addr_3" [dilithium2/poly.c:921]   --->   Operation 99 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln921 = trunc i32 %w1_vec_coeffs_load_3" [dilithium2/poly.c:921]   --->   Operation 100 'trunc' 'trunc_ln921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln921, i2 0" [dilithium2/poly.c:921]   --->   Operation 101 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.80ns)   --->   "%or_ln921_1 = or i8 %shl_ln9, i8 %trunc_ln1" [dilithium2/poly.c:921]   --->   Operation 102 'or' 'or_ln921_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sm_addr_2 = getelementptr i8 %sm, i64 0, i64 %sext_ln921" [dilithium2/poly.c:921]   --->   Operation 103 'getelementptr' 'sm_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.77ns)   --->   "%store_ln921 = store i8 %or_ln921_1, i13 %sm_addr_2" [dilithium2/poly.c:921]   --->   Operation 104 'store' 'store_ln921' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln915 = br void %for.inc.i.i307" [dilithium2/poly.c:915]   --->   Operation 105 'br' 'br_ln915' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
i_6                   (alloca           ) [ 0100]
indvar_flatten48      (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_7                   (load             ) [ 0000]
indvar_flatten48_load (load             ) [ 0000]
trunc_ln419           (trunc            ) [ 0010]
icmp_ln418            (icmp             ) [ 0110]
add_ln418_1           (add              ) [ 0000]
br_ln418              (br               ) [ 0000]
i_load                (load             ) [ 0000]
add_ln418             (add              ) [ 0000]
icmp_ln915            (icmp             ) [ 0010]
select_ln418          (select           ) [ 0010]
select_ln418_1        (select           ) [ 0000]
trunc_ln419_1         (trunc            ) [ 0010]
trunc_ln419_2         (trunc            ) [ 0010]
trunc_ln916           (trunc            ) [ 0000]
shl_ln6               (bitconcatenate   ) [ 0010]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln916            (zext             ) [ 0000]
w1_vec_coeffs_addr    (getelementptr    ) [ 0010]
or_ln917              (or               ) [ 0000]
tmp_1                 (bitconcatenate   ) [ 0000]
zext_ln917            (zext             ) [ 0000]
w1_vec_coeffs_addr_1  (getelementptr    ) [ 0010]
add_ln915             (add              ) [ 0000]
store_ln915           (store            ) [ 0000]
store_ln915           (store            ) [ 0000]
store_ln915           (store            ) [ 0000]
shl_ln5               (bitconcatenate   ) [ 0000]
zext_ln419            (zext             ) [ 0000]
shl_ln419_1           (bitconcatenate   ) [ 0000]
zext_ln419_1          (zext             ) [ 0000]
sub_ln419             (sub              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
shl_ln419_mid1        (bitconcatenate   ) [ 0000]
zext_ln419_2          (zext             ) [ 0000]
shl_ln419_1_mid1      (bitconcatenate   ) [ 0000]
zext_ln419_3          (zext             ) [ 0000]
sub_ln419_1           (sub              ) [ 0000]
select_ln418_2        (select           ) [ 0101]
i_31_cast22           (zext             ) [ 0000]
zext_ln916_1          (zext             ) [ 0000]
w1_vec_coeffs_load    (load             ) [ 0000]
trunc_ln916_1         (trunc            ) [ 0000]
sub_ln916             (sub              ) [ 0101]
sext_ln916_1          (sext             ) [ 0000]
add_ln916             (add              ) [ 0000]
sext_ln917            (sext             ) [ 0000]
w1_vec_coeffs_load_1  (load             ) [ 0000]
trunc_ln917           (trunc            ) [ 0000]
shl_ln7               (bitconcatenate   ) [ 0000]
or_ln917_1            (or               ) [ 0000]
sm_addr               (getelementptr    ) [ 0000]
store_ln917           (store            ) [ 0000]
trunc_ln              (partselect       ) [ 0101]
or_ln919              (or               ) [ 0000]
tmp_2                 (bitconcatenate   ) [ 0000]
zext_ln919            (zext             ) [ 0000]
w1_vec_coeffs_addr_2  (getelementptr    ) [ 0101]
or_ln921              (or               ) [ 0000]
tmp_3                 (bitconcatenate   ) [ 0000]
zext_ln921            (zext             ) [ 0000]
w1_vec_coeffs_addr_3  (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
or_ln418              (or               ) [ 0000]
sext_ln418            (sext             ) [ 0000]
or_ln418_1            (or               ) [ 0000]
sext_ln418_1          (sext             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln911    (specloopname     ) [ 0000]
sext_ln916            (sext             ) [ 0000]
add_ln918             (add              ) [ 0000]
sext_ln919            (sext             ) [ 0000]
w1_vec_coeffs_load_2  (load             ) [ 0000]
trunc_ln919           (trunc            ) [ 0000]
shl_ln8               (bitconcatenate   ) [ 0000]
or_ln919_1            (or               ) [ 0000]
sm_addr_1             (getelementptr    ) [ 0000]
store_ln919           (store            ) [ 0000]
trunc_ln1             (partselect       ) [ 0000]
add_ln920             (add              ) [ 0000]
sext_ln921            (sext             ) [ 0000]
w1_vec_coeffs_load_3  (load             ) [ 0000]
trunc_ln921           (trunc            ) [ 0000]
shl_ln9               (bitconcatenate   ) [ 0000]
or_ln921_1            (or               ) [ 0000]
sm_addr_2             (getelementptr    ) [ 0000]
store_ln921           (store            ) [ 0000]
br_ln915              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_vec_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_418_1_VITIS_LOOP_915_1_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten48_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten48/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="w1_vec_coeffs_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
<pin id="113" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_vec_coeffs_load/1 w1_vec_coeffs_load_1/1 w1_vec_coeffs_load_2/2 w1_vec_coeffs_load_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="w1_vec_coeffs_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sm_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="13" slack="0"/>
<pin id="160" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln917/2 store_ln919/3 store_ln921/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="w1_vec_coeffs_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w1_vec_coeffs_addr_3_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr_3/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sm_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sm_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_7_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten48_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten48_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln419_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln418_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln418/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln418_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln418_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln418_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln418/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln915_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln915/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln418_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln418/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln418_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln418_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln419_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln419_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln916_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln916/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln916_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln917_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln917/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln917_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln917/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln915_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln915_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln915/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln915_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln915/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln915_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln915/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shl_ln5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="1"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln419_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln419_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln419_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln419_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln419_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln419/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln419_mid1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln419_mid1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln419_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln419_1_mid1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln419_1_mid1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln419_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_3/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln419_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln419_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln418_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="0" index="2" bw="11" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln418_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_31_cast22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_31_cast22/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln916_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln916_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln916_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln916_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln916/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln916_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln916_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln916_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln916/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln917_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln917/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln917_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln917/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln917_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln917_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln919_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln919/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="1"/>
<pin id="446" dir="0" index="2" bw="8" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln919_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln919/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln921_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln921/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="1"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln921_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln921/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln418_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="1"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln418/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln418_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln418/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln418_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln418_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln418_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln418_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln916_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln916/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln918_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln918/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln919_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln919/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln919_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln919/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="shl_ln8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="4" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln919_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="1"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln919_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="0" index="3" bw="5" slack="0"/>
<pin id="527" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln920_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="0" index="1" bw="11" slack="0"/>
<pin id="535" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln920/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln921_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln921/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln921_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln921/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="shl_ln9_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="6" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln921_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln921_1/3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="569" class="1005" name="i_6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="576" class="1005" name="indvar_flatten48_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten48 "/>
</bind>
</comp>

<comp id="583" class="1005" name="trunc_ln419_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="1"/>
<pin id="585" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln419 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln418_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln418 "/>
</bind>
</comp>

<comp id="593" class="1005" name="icmp_ln915_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln915 "/>
</bind>
</comp>

<comp id="598" class="1005" name="select_ln418_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="1"/>
<pin id="600" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln418 "/>
</bind>
</comp>

<comp id="603" class="1005" name="trunc_ln419_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="1"/>
<pin id="605" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln419_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln419_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="1"/>
<pin id="611" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln419_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="shl_ln6_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln6 "/>
</bind>
</comp>

<comp id="622" class="1005" name="w1_vec_coeffs_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="1"/>
<pin id="624" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="w1_vec_coeffs_addr_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="1"/>
<pin id="629" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="select_ln418_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="1"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln418_2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sub_ln916_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="1"/>
<pin id="640" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln916 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="648" class="1005" name="w1_vec_coeffs_addr_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="1"/>
<pin id="650" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="w1_vec_coeffs_addr_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="190" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="216"><net_src comp="187" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="209" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="218" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="212" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="187" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="212" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="224" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="240" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="248" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="279"><net_src comp="252" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="240" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="298"><net_src comp="224" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="203" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="232" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="294" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="322" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="350" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="337" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="387"><net_src comp="105" pin="7"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="378" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="371" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="412"><net_src comp="105" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="384" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="421" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="105" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="74" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="477" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="507"><net_src comp="105" pin="7"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="78" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="516" pin="2"/><net_sink comp="130" pin=4"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="105" pin="7"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="82" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="536"><net_src comp="490" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="486" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="546"><net_src comp="105" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="32" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="522" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="555" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="565"><net_src comp="86" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="572"><net_src comp="90" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="579"><net_src comp="94" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="586"><net_src comp="193" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="592"><net_src comp="197" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="218" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="601"><net_src comp="224" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="606"><net_src comp="240" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="612"><net_src comp="244" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="618"><net_src comp="252" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="625"><net_src comp="98" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="630"><net_src comp="115" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="635"><net_src comp="371" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="641"><net_src comp="388" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="646"><net_src comp="428" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="651"><net_src comp="136" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="656"><net_src comp="144" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {2 3 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 : w1_vec_coeffs | {1 2 3 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1 : sm | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		indvar_flatten48_load : 1
		trunc_ln419 : 2
		icmp_ln418 : 2
		add_ln418_1 : 2
		br_ln418 : 3
		i_load : 1
		add_ln418 : 2
		icmp_ln915 : 2
		select_ln418 : 3
		select_ln418_1 : 3
		trunc_ln419_1 : 4
		trunc_ln419_2 : 3
		trunc_ln916 : 4
		shl_ln6 : 5
		tmp_s : 5
		zext_ln916 : 6
		w1_vec_coeffs_addr : 7
		w1_vec_coeffs_load : 8
		or_ln917 : 6
		tmp_1 : 6
		zext_ln917 : 7
		w1_vec_coeffs_addr_1 : 8
		w1_vec_coeffs_load_1 : 9
		add_ln915 : 4
		store_ln915 : 3
		store_ln915 : 4
		store_ln915 : 5
	State 2
		zext_ln419 : 1
		zext_ln419_1 : 1
		sub_ln419 : 2
		zext_ln419_2 : 1
		zext_ln419_3 : 1
		sub_ln419_1 : 2
		select_ln418_2 : 3
		trunc_ln916_1 : 1
		sub_ln916 : 1
		sext_ln916_1 : 2
		add_ln916 : 4
		sext_ln917 : 5
		trunc_ln917 : 1
		shl_ln7 : 2
		or_ln917_1 : 3
		sm_addr : 6
		store_ln917 : 7
		trunc_ln : 1
		zext_ln919 : 1
		w1_vec_coeffs_addr_2 : 2
		w1_vec_coeffs_load_2 : 3
		zext_ln921 : 1
		w1_vec_coeffs_addr_3 : 2
		w1_vec_coeffs_load_3 : 3
	State 3
		add_ln918 : 1
		sext_ln919 : 2
		trunc_ln919 : 1
		shl_ln8 : 2
		or_ln919_1 : 3
		sm_addr_1 : 3
		store_ln919 : 4
		trunc_ln1 : 1
		add_ln920 : 1
		sext_ln921 : 2
		trunc_ln921 : 1
		shl_ln9 : 2
		or_ln921_1 : 3
		sm_addr_2 : 3
		store_ln921 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln418_1_fu_203   |    0    |    16   |
|          |     add_ln418_fu_212    |    0    |    11   |
|    add   |     add_ln915_fu_294    |    0    |    14   |
|          |     add_ln916_fu_398    |    0    |    18   |
|          |     add_ln918_fu_493    |    0    |    18   |
|          |     add_ln920_fu_532    |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |     sub_ln419_fu_337    |    0    |    17   |
|    sub   |    sub_ln419_1_fu_365   |    0    |    17   |
|          |     sub_ln916_fu_388    |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     or_ln917_fu_275     |    0    |    0    |
|          |    or_ln917_1_fu_421    |    0    |    8    |
|          |     or_ln919_fu_438     |    0    |    0    |
|    or    |     or_ln921_fu_455     |    0    |    0    |
|          |     or_ln418_fu_472     |    0    |    0    |
|          |    or_ln418_1_fu_481    |    0    |    0    |
|          |    or_ln919_1_fu_516    |    0    |    8    |
|          |    or_ln921_1_fu_555    |    0    |    8    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln418_fu_197    |    0    |    11   |
|          |    icmp_ln915_fu_218    |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |   select_ln418_fu_224   |    0    |    7    |
|  select  |  select_ln418_1_fu_232  |    0    |    3    |
|          |  select_ln418_2_fu_371  |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |    trunc_ln419_fu_193   |    0    |    0    |
|          |   trunc_ln419_1_fu_240  |    0    |    0    |
|          |   trunc_ln419_2_fu_244  |    0    |    0    |
|   trunc  |    trunc_ln916_fu_248   |    0    |    0    |
|          |   trunc_ln916_1_fu_384  |    0    |    0    |
|          |    trunc_ln917_fu_409   |    0    |    0    |
|          |    trunc_ln919_fu_504   |    0    |    0    |
|          |    trunc_ln921_fu_543   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      shl_ln6_fu_252     |    0    |    0    |
|          |       tmp_s_fu_260      |    0    |    0    |
|          |       tmp_1_fu_281      |    0    |    0    |
|          |      shl_ln5_fu_315     |    0    |    0    |
|          |    shl_ln419_1_fu_326   |    0    |    0    |
|bitconcatenate|  shl_ln419_mid1_fu_343  |    0    |    0    |
|          | shl_ln419_1_mid1_fu_354 |    0    |    0    |
|          |      shl_ln7_fu_413     |    0    |    0    |
|          |       tmp_2_fu_443      |    0    |    0    |
|          |       tmp_3_fu_460      |    0    |    0    |
|          |      shl_ln8_fu_508     |    0    |    0    |
|          |      shl_ln9_fu_547     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln916_fu_270    |    0    |    0    |
|          |    zext_ln917_fu_289    |    0    |    0    |
|          |    zext_ln419_fu_322    |    0    |    0    |
|          |   zext_ln419_1_fu_333   |    0    |    0    |
|   zext   |   zext_ln419_2_fu_350   |    0    |    0    |
|          |   zext_ln419_3_fu_361   |    0    |    0    |
|          |    i_31_cast22_fu_378   |    0    |    0    |
|          |   zext_ln916_1_fu_381   |    0    |    0    |
|          |    zext_ln919_fu_450    |    0    |    0    |
|          |    zext_ln921_fu_467    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   sext_ln916_1_fu_394   |    0    |    0    |
|          |    sext_ln917_fu_404    |    0    |    0    |
|          |    sext_ln418_fu_477    |    0    |    0    |
|   sext   |   sext_ln418_1_fu_486   |    0    |    0    |
|          |    sext_ln916_fu_490    |    0    |    0    |
|          |    sext_ln919_fu_499    |    0    |    0    |
|          |    sext_ln921_fu_538    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_428     |    0    |    0    |
|          |     trunc_ln1_fu_522    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   210   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_6_reg_569        |    3   |
|          i_reg_562         |    7   |
|     icmp_ln418_reg_589     |    1   |
|     icmp_ln915_reg_593     |    1   |
|  indvar_flatten48_reg_576  |    9   |
|   select_ln418_2_reg_632   |   11   |
|    select_ln418_reg_598    |    7   |
|       shl_ln6_reg_615      |    8   |
|      sub_ln916_reg_638     |    9   |
|    trunc_ln419_1_reg_603   |    2   |
|    trunc_ln419_2_reg_609   |    2   |
|     trunc_ln419_reg_583    |    2   |
|      trunc_ln_reg_643      |    8   |
|w1_vec_coeffs_addr_1_reg_627|   10   |
|w1_vec_coeffs_addr_2_reg_648|   10   |
|w1_vec_coeffs_addr_3_reg_653|   10   |
| w1_vec_coeffs_addr_reg_622 |   10   |
+----------------------------+--------+
|            Total           |   110  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_105 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_130 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_130 |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   || 5.39686 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   210  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   52   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   110  |   262  |
+-----------+--------+--------+--------+
