{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449840059264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449840059268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:20:59 2015 " "Processing started: Fri Dec 11 14:20:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449840059268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449840059268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc -c adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449840059269 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449840059667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-logic " "Found design unit 1: adc-logic" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449840069316 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449840069316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449840069316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc " "Elaborating entity \"adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449840069345 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_s adc.vhd(52) " "VHDL Signal Declaration warning at adc.vhd(52): used explicit default value for signal \"o_s\" because signal was never assigned a value" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449840069348 "|adc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uni adc.vhd(54) " "VHDL Signal Declaration warning at adc.vhd(54): used explicit default value for signal \"uni\" because signal was never assigned a value" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449840069348 "|adc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slp adc.vhd(55) " "VHDL Signal Declaration warning at adc.vhd(55): used explicit default value for signal \"slp\" because signal was never assigned a value" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449840069348 "|adc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "adc_sck adc.vhd(94) " "VHDL Process Statement warning at adc.vhd(94): inferring latch(es) for signal or variable \"adc_sck\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_clk_div adc.vhd(94) " "VHDL Process Statement warning at adc.vhd(94): inferring latch(es) for signal or variable \"count_clk_div\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n adc.vhd(126) " "VHDL Process Statement warning at adc.vhd(126): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk adc.vhd(128) " "VHDL Process Statement warning at adc.vhd(128): signal \"sclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_sck adc.vhd(94) " "Inferred latch for \"adc_sck\" at adc.vhd(94)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[0\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[0\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[1\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[1\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[2\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[2\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[3\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[3\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[4\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[4\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[5\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[5\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[6\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[6\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[7\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[7\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[8\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[8\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[9\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[9\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[10\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[10\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[11\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[11\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[12\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[12\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[13\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[13\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[14\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[14\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[15\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[15\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069349 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[16\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[16\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[17\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[17\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[18\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[18\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[19\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[19\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[20\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[20\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[21\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[21\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[22\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[22\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[23\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[23\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[24\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[24\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[25\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[25\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[26\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[26\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[27\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[27\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[28\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[28\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[29\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[29\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[30\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[30\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK_GEN:count_clk_div\[31\] adc.vhd(97) " "Inferred latch for \"ADC_SCLK_GEN:count_clk_div\[31\]\" at adc.vhd(97)" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840069350 "|adc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "initial_st VCC " "Pin \"initial_st\" is stuck at VCC" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|initial_st"} { "Warning" "WMLS_MLS_STUCK_PIN" "wait_input_st GND " "Pin \"wait_input_st\" is stuck at GND" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|wait_input_st"} { "Warning" "WMLS_MLS_STUCK_PIN" "start_conversion_st GND " "Pin \"start_conversion_st\" is stuck at GND" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|start_conversion_st"} { "Warning" "WMLS_MLS_STUCK_PIN" "send_st GND " "Pin \"send_st\" is stuck at GND" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|send_st"} { "Warning" "WMLS_MLS_STUCK_PIN" "wait_while_busy_st GND " "Pin \"wait_while_busy_st\" is stuck at GND" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|wait_while_busy_st"} { "Warning" "WMLS_MLS_STUCK_PIN" "wait_between_sent_st GND " "Pin \"wait_between_sent_st\" is stuck at GND" {  } { { "adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840070052 "|adc|wait_between_sent_st"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449840070052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449840070145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449840070546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449840070546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449840070615 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449840070615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449840070615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449840070615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449840070646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:21:10 2015 " "Processing ended: Fri Dec 11 14:21:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449840070646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449840070646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449840070646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449840070646 ""}
