Warning (10268): Verilog HDL information at KEY_INPUT.sv(21): always construct contains both blocking and non-blocking assignments File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds_MANUAL/KEY_INPUT.sv Line: 21
