Loading plugins phase: Elapsed time ==> 0s.491ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -d CY8C4127AZI-S455 -s C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.774ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 NGFLUI_Vikram.v -verilog
======================================================================

======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 NGFLUI_Vikram.v -verilog
======================================================================

======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 -verilog NGFLUI_Vikram.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 23 14:32:29 2019


======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   vpp
Options  :    -yv2 -q10 NGFLUI_Vikram.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 23 14:32:29 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'NGFLUI_Vikram.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 -verilog NGFLUI_Vikram.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 23 14:32:30 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\codegentemp\NGFLUI_Vikram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\codegentemp\NGFLUI_Vikram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  NGFLUI_Vikram.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 -verilog NGFLUI_Vikram.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 23 14:32:30 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\codegentemp\NGFLUI_Vikram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\codegentemp\NGFLUI_Vikram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:Net_147\
	\CapSense:Net_146\
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_2
	Net_11
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_19
	Net_22
	\SPI:Net_1257\
	\SPI:uncfg_rx_irq\
	\SPI:Net_1099\
	\SPI:Net_1258\
	Net_162
	Net_171
	Net_172
	Net_173
	Net_174
	Net_175
	Net_176
	Net_177
	Net_179
	Net_182


Deleted 30 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense:Net_94\ to \CapSense:Net_95\
Aliasing \CapSense:Net_93\ to \CapSense:Net_95\
Aliasing \CapSense:Net_92\ to \CapSense:Net_95\
Aliasing \CapSense:tmpOE__Sns_net_11\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_10\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_9\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_8\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_7\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_6\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_5\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_4\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_3\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_2\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_1\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing zero to \CapSense:Net_95\
Aliasing one to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Shield_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:Net_57\ to \CapSense:Net_95\
Aliasing \CapSense:Net_56\ to \CapSense:Net_95\
Aliasing \CapSense:Net_55\ to \CapSense:Net_95\
Aliasing \CapSense:Net_54\ to \CapSense:Net_95\
Aliasing \CapSense:Net_44\ to \CapSense:Net_95\
Aliasing \CapSense:Net_46\ to \CapSense:Net_95\
Aliasing \CapSense:Net_47\ to \CapSense:Net_95\
Aliasing \CapSense:Net_48\ to \CapSense:Net_95\
Aliasing \CapSense:tmpOE__Csh_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \EZI2C:select_s_wire\ to \CapSense:Net_95\
Aliasing \EZI2C:rx_wire\ to \CapSense:Net_95\
Aliasing \EZI2C:sclk_s_wire\ to \CapSense:Net_95\
Aliasing \EZI2C:mosi_s_wire\ to \CapSense:Net_95\
Aliasing \EZI2C:miso_m_wire\ to \CapSense:Net_95\
Aliasing \EZI2C:tmpOE__sda_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \EZI2C:tmpOE__scl_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \EZI2C:cts_wire\ to \CapSense:Net_95\
Aliasing tmpOE__HB_LED_net_0 to \CapSense:tmpOE__Sns_net_12\
Aliasing \PWM_Freq:Net_75\ to \CapSense:Net_95\
Aliasing \PWM_Freq:Net_69\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \PWM_Freq:Net_66\ to \CapSense:Net_95\
Aliasing \PWM_Freq:Net_82\ to \CapSense:Net_95\
Aliasing \PWM_Freq:Net_72\ to \CapSense:Net_95\
Aliasing \PWM_Volume:Net_81\ to \PWM_Freq:Net_81\
Aliasing \PWM_Volume:Net_75\ to \CapSense:Net_95\
Aliasing \PWM_Volume:Net_69\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \PWM_Volume:Net_66\ to \CapSense:Net_95\
Aliasing \PWM_Volume:Net_82\ to \CapSense:Net_95\
Aliasing \PWM_Volume:Net_72\ to \CapSense:Net_95\
Aliasing tmpOE__Buzzer_Freq_net_0 to \CapSense:tmpOE__Sns_net_12\
Aliasing \TimeOut:Net_81\ to \PWM_Freq:Net_81\
Aliasing \TimeOut:Net_75\ to \CapSense:Net_95\
Aliasing \TimeOut:Net_69\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \TimeOut:Net_66\ to \CapSense:Net_95\
Aliasing \TimeOut:Net_82\ to \CapSense:Net_95\
Aliasing \TimeOut:Net_72\ to \CapSense:Net_95\
Aliasing tmpOE__Buzzer_Vol_net_0 to \CapSense:tmpOE__Sns_net_12\
Aliasing \MatrixTimer:Net_81\ to \PWM_Freq:Net_81\
Aliasing \MatrixTimer:Net_75\ to \CapSense:Net_95\
Aliasing \MatrixTimer:Net_69\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \MatrixTimer:Net_66\ to \CapSense:Net_95\
Aliasing \MatrixTimer:Net_82\ to \CapSense:Net_95\
Aliasing \MatrixTimer:Net_72\ to \CapSense:Net_95\
Aliasing \SPI:select_s_wire\ to \CapSense:Net_95\
Aliasing \SPI:rx_wire\ to \CapSense:Net_95\
Aliasing \SPI:sclk_s_wire\ to \CapSense:Net_95\
Aliasing \SPI:mosi_s_wire\ to \CapSense:Net_95\
Aliasing \SPI:miso_m_wire\ to \CapSense:Net_95\
Aliasing \SPI:tmpOE__sclk_m_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \SPI:tmpOE__mosi_m_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \SPI:tmpOE__ss0_m_net_0\ to \CapSense:tmpOE__Sns_net_12\
Aliasing \SPI:cts_wire\ to \CapSense:Net_95\
Aliasing tmpOE__SPI_OE_net_0 to \CapSense:tmpOE__Sns_net_12\
Removing Lhs of wire \CapSense:Net_94\[31] = \CapSense:Net_95\[30]
Removing Lhs of wire \CapSense:Net_93\[35] = \CapSense:Net_95\[30]
Removing Lhs of wire \CapSense:Net_92\[55] = \CapSense:Net_95\[30]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_11\[59] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_10\[60] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_9\[61] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_8\[62] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_7\[63] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_6\[64] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_5\[65] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[66] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[67] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[68] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[69] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[70] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Rhs of wire zero[71] = \CapSense:Net_95\[30]
Removing Rhs of wire one[99] = \CapSense:tmpOE__Sns_net_12\[58]
Removing Lhs of wire \CapSense:tmpOE__Shield_net_0\[102] = one[99]
Removing Lhs of wire \CapSense:Net_57\[110] = zero[71]
Removing Lhs of wire \CapSense:Net_56\[111] = zero[71]
Removing Lhs of wire \CapSense:Net_55\[112] = zero[71]
Removing Lhs of wire \CapSense:Net_54\[113] = zero[71]
Removing Lhs of wire \CapSense:Net_44\[116] = zero[71]
Removing Lhs of wire \CapSense:Net_46\[117] = zero[71]
Removing Lhs of wire \CapSense:Net_47\[118] = zero[71]
Removing Lhs of wire \CapSense:Net_48\[119] = zero[71]
Removing Lhs of wire \CapSense:tmpOE__Csh_net_0\[121] = one[99]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[127] = one[99]
Removing Lhs of wire \EZI2C:select_s_wire\[139] = zero[71]
Removing Lhs of wire \EZI2C:rx_wire\[140] = zero[71]
Removing Lhs of wire \EZI2C:Net_1170\[143] = \EZI2C:Net_847\[138]
Removing Lhs of wire \EZI2C:sclk_s_wire\[144] = zero[71]
Removing Lhs of wire \EZI2C:mosi_s_wire\[145] = zero[71]
Removing Lhs of wire \EZI2C:miso_m_wire\[146] = zero[71]
Removing Lhs of wire \EZI2C:tmpOE__sda_net_0\[148] = one[99]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[154] = one[99]
Removing Lhs of wire \EZI2C:cts_wire\[163] = zero[71]
Removing Lhs of wire tmpOE__HB_LED_net_0[188] = one[99]
Removing Lhs of wire \PWM_Freq:Net_81\[194] = Net_160[206]
Removing Lhs of wire \PWM_Freq:Net_75\[195] = zero[71]
Removing Lhs of wire \PWM_Freq:Net_69\[196] = one[99]
Removing Lhs of wire \PWM_Freq:Net_66\[197] = zero[71]
Removing Lhs of wire \PWM_Freq:Net_82\[198] = zero[71]
Removing Lhs of wire \PWM_Freq:Net_72\[199] = zero[71]
Removing Lhs of wire \PWM_Volume:Net_81\[208] = Net_160[206]
Removing Lhs of wire \PWM_Volume:Net_75\[209] = zero[71]
Removing Lhs of wire \PWM_Volume:Net_69\[210] = one[99]
Removing Lhs of wire \PWM_Volume:Net_66\[211] = zero[71]
Removing Lhs of wire \PWM_Volume:Net_82\[212] = zero[71]
Removing Lhs of wire \PWM_Volume:Net_72\[213] = zero[71]
Removing Lhs of wire tmpOE__Buzzer_Freq_net_0[221] = one[99]
Removing Lhs of wire \TimeOut:Net_81\[227] = Net_160[206]
Removing Lhs of wire \TimeOut:Net_75\[228] = zero[71]
Removing Lhs of wire \TimeOut:Net_69\[229] = one[99]
Removing Lhs of wire \TimeOut:Net_66\[230] = zero[71]
Removing Lhs of wire \TimeOut:Net_82\[231] = zero[71]
Removing Lhs of wire \TimeOut:Net_72\[232] = zero[71]
Removing Lhs of wire tmpOE__Buzzer_Vol_net_0[242] = one[99]
Removing Lhs of wire \MatrixTimer:Net_81\[248] = Net_160[206]
Removing Lhs of wire \MatrixTimer:Net_75\[249] = zero[71]
Removing Lhs of wire \MatrixTimer:Net_69\[250] = one[99]
Removing Lhs of wire \MatrixTimer:Net_66\[251] = zero[71]
Removing Lhs of wire \MatrixTimer:Net_82\[252] = zero[71]
Removing Lhs of wire \MatrixTimer:Net_72\[253] = zero[71]
Removing Lhs of wire \SPI:select_s_wire\[263] = zero[71]
Removing Lhs of wire \SPI:rx_wire\[264] = zero[71]
Removing Lhs of wire \SPI:Net_1170\[267] = \SPI:Net_847\[262]
Removing Lhs of wire \SPI:sclk_s_wire\[268] = zero[71]
Removing Lhs of wire \SPI:mosi_s_wire\[269] = zero[71]
Removing Lhs of wire \SPI:miso_m_wire\[270] = zero[71]
Removing Lhs of wire \SPI:tmpOE__sclk_m_net_0\[274] = one[99]
Removing Lhs of wire \SPI:tmpOE__mosi_m_net_0\[281] = one[99]
Removing Lhs of wire \SPI:tmpOE__ss0_m_net_0\[288] = one[99]
Removing Lhs of wire \SPI:cts_wire\[294] = zero[71]
Removing Lhs of wire tmpOE__SPI_OE_net_0[319] = one[99]

------------------------------------------------------
Aliased 0 equations, 75 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -dcpsoc3 NGFLUI_Vikram.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.308ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 23 May 2019 14:32:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\GEA_Cypress_proj\NGFL\Tuning_SW\_old\NGFLUI.cywrk.Archive01\NGFLUI\NGFLUI_Vikram.cydsn\NGFLUI_Vikram.cyprj -d CY8C4127AZI-S455 NGFLUI_Vikram.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff5\
    Fixed Function Clock 0: Automatic-assigning  clock 'SPI_SCBCLK'. Signal=\SPI:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff1\
    Fixed Function Clock 6: Automatic-assigning  clock 'Clock_1'. Signal=Net_160_ff6
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_160_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_160_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_160_ff9
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Key00_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(0)\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Key01_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(1)\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Key02_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(2)\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Key03_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(3)\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Key04_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(4)\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(5)\
        Attributes:
            Alias: Key05_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(5)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(5)\ ,
            pad => \CapSense:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(6)\
        Attributes:
            Alias: Key06_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(6)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(6)\ ,
            pad => \CapSense:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(7)\
        Attributes:
            Alias: Key07_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(7)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(7)\ ,
            pad => \CapSense:Sns(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(8)\
        Attributes:
            Alias: Key08_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(8)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(8)\ ,
            pad => \CapSense:Sns(8)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(9)\
        Attributes:
            Alias: Key09_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(9)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(9)\ ,
            pad => \CapSense:Sns(9)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(10)\
        Attributes:
            Alias: Key10_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(10)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(10)\ ,
            pad => \CapSense:Sns(10)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(11)\
        Attributes:
            Alias: Key11_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(11)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(11)\ ,
            pad => \CapSense:Sns(11)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(12)\
        Attributes:
            Alias: Key12_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(12)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(12)\ ,
            pad => \CapSense:Sns(12)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Shield(0)\
        Attributes:
            Alias: Shield
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Shield(0)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Shield(0)\ ,
            pad => \CapSense:Shield(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Csh(0)\
        Attributes:
            Alias: Cshield_tank
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Csh(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Csh(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => Net_21 ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => Net_20 ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = HB_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB_LED(0)__PA ,
            pad => HB_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer_Freq(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer_Freq(0)__PA ,
            pin_input => Net_72 ,
            pad => Buzzer_Freq(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer_Vol(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer_Vol(0)__PA ,
            pin_input => Net_119 ,
            pad => Buzzer_Vol(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPI:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:sclk_m(0)\__PA ,
            pin_input => \SPI:sclk_m_wire\ ,
            pad => \SPI:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:mosi_m(0)\__PA ,
            pin_input => \SPI:mosi_m_wire\ ,
            pad => \SPI:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss0_m(0)\__PA ,
            pin_input => \SPI:select_m_wire_0\ ,
            pad => \SPI:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SPI_OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_OE(0)__PA ,
            pad => SPI_OE(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_TimeOut
        PORT MAP (
            interrupt => Net_90 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_MatrixTimer
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SPI_Done
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    5 :   23 :   28 : 17.86 %
IO                            :   27 :   27 :   54 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    3 :    5 : 40.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    4 :    4 :    8 : 50.00 %
Crypto                        :    0 :    1 :    1 :  0.00 %
Smart IO Ports                :    0 :    3 :    3 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.184ms
Tech Mapping phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\CapSense:Sns(0)\                   : [IOP=(2)][IoId=(0)]                
\CapSense:Sns(1)\                   : [IOP=(2)][IoId=(1)]                
\CapSense:Sns(2)\                   : [IOP=(2)][IoId=(2)]                
\CapSense:Sns(3)\                   : [IOP=(2)][IoId=(3)]                
\CapSense:Sns(4)\                   : [IOP=(2)][IoId=(4)]                
\CapSense:Sns(5)\                   : [IOP=(2)][IoId=(5)]                
\CapSense:Sns(6)\                   : [IOP=(2)][IoId=(6)]                
\CapSense:Sns(7)\                   : [IOP=(2)][IoId=(7)]                
\CapSense:Sns(8)\                   : [IOP=(6)][IoId=(0)]                
\CapSense:Sns(9)\                   : [IOP=(6)][IoId=(1)]                
\CapSense:Sns(10)\                  : [IOP=(6)][IoId=(2)]                
\CapSense:Sns(11)\                  : [IOP=(6)][IoId=(4)]                
\CapSense:Sns(12)\                  : [IOP=(3)][IoId=(0)]                
\CapSense:Shield(0)\                : [IOP=(6)][IoId=(5)]                
\CapSense:Csh(0)\                   : [IOP=(4)][IoId=(3)]                
\CapSense:Cmod(0)\                  : [IOP=(4)][IoId=(2)]                
\EZI2C:sda(0)\                      : [IOP=(4)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(4)][IoId=(0)]                
HB_LED(0)                           : [IOP=(5)][IoId=(5)]                
Buzzer_Freq(0)                      : [IOP=(3)][IoId=(4)]                
Buzzer_Vol(0)                       : [IOP=(3)][IoId=(6)]                
\SPI:sclk_m(0)\                     : [IOP=(5)][IoId=(2)]                
\SPI:mosi_m(0)\                     : [IOP=(5)][IoId=(0)]                
\SPI:ss0_m(0)\                      : [IOP=(5)][IoId=(3)]                
SPI_OE(0)                           : [IOP=(5)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\EZI2C:SCB\                         : SCB_[FFB(SCB,0)]                   
\PWM_Freq:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,2)]               
\PWM_Volume:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,3)]               
\SPI:SCB\                           : SCB_[FFB(SCB,2)]                   
\CapSense:IDACMod\                  : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDACComp\                 : CSIDAC7_[FFB(CSIDAC7,1)]           
\TimeOut:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,0)]               
\MatrixTimer:cy_m0s8_tcpwm_1\       : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2046837s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0369602 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_122\ {
    CSD0_shield_internal
    swh_8
    shield0
    BYB
    amuxbusb_csd
  }
  Net: \CapSense:Net_150\ {
  }
  Net: \CapSense:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
  }
  Net: \CapSense:Net_341\ {
    idac1_out
    IAIB
    idac0_out
    swhv_3
  }
  Net: \CapSense:dedicated_io_bus_0\ {
    P4_P42
    p4_2
    P4_P43
    p4_3
  }
  Net: \CapSense:CSD\_\CapSense:Shield(0)\ {
    p6_5
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Shield(0)\ {
    P6_P55
    P6_P45
  }
  Net: \CapSense:CSD\_\CapSense:Sns(0)\ {
    p2_0
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\ {
    P2_P40
    amuxbusa_pass
    AMUXSPLIT0_SWITCH_AA_SR
    amuxbridge_a_csd_pass
    AMUXSPLIT0_SWITCH_AA_SL
    P2_P50
    amuxbusb_pass
    AMUXSPLIT0_SWITCH_BB_SR
    amuxbridge_b_csd_pass
    AMUXSPLIT0_SWITCH_BB_SL
  }
  Net: \CapSense:CSD\_\CapSense:Sns(1)\ {
    p2_1
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\ {
    P2_P41
    AMUXSPLIT1_SWITCH_AA_SL
    amuxbridge_a_pass_csd
    AMUXSPLIT1_SWITCH_AA_SR
    P2_P51
    AMUXSPLIT1_SWITCH_BB_SL
    amuxbridge_b_pass_csd
    AMUXSPLIT1_SWITCH_BB_SR
  }
  Net: \CapSense:CSD\_\CapSense:Sns(10)\ {
    p6_2
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(10)\ {
    P6_P42
    P6_P52
  }
  Net: \CapSense:CSD\_\CapSense:Sns(11)\ {
    p6_4
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(11)\ {
    P6_P44
    P6_P54
  }
  Net: \CapSense:CSD\_\CapSense:Sns(12)\ {
    p3_0
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(12)\ {
    P3_P40
    P3_P50
  }
  Net: \CapSense:CSD\_\CapSense:Sns(2)\ {
    p2_2
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\ {
    P2_P42
    P2_P52
  }
  Net: \CapSense:CSD\_\CapSense:Sns(3)\ {
    p2_3
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\ {
    P2_P43
    P2_P53
  }
  Net: \CapSense:CSD\_\CapSense:Sns(4)\ {
    p2_4
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\ {
    P2_P44
    P2_P54
  }
  Net: \CapSense:CSD\_\CapSense:Sns(5)\ {
    p2_5
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\ {
    P2_P45
    P2_P55
  }
  Net: \CapSense:CSD\_\CapSense:Sns(6)\ {
    p2_6
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\ {
    P2_P46
    P2_P56
  }
  Net: \CapSense:CSD\_\CapSense:Sns(7)\ {
    p2_7
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\ {
    P2_P47
    P2_P57
  }
  Net: \CapSense:CSD\_\CapSense:Sns(8)\ {
    p6_0
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\ {
    P6_P40
    P6_P50
  }
  Net: \CapSense:CSD\_\CapSense:Sns(9)\ {
    p6_1
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\ {
    P6_P41
    P6_P51
  }
}
Map of item to net {
  CSD0_shield_internal                             -> \CapSense:Net_122\
  swh_8                                            -> \CapSense:Net_122\
  shield0                                          -> \CapSense:Net_122\
  BYB                                              -> \CapSense:Net_122\
  amuxbusb_csd                                     -> \CapSense:Net_122\
  CSD0_sense_internal                              -> \CapSense:Net_2_0\
  swh_7                                            -> \CapSense:Net_2_0\
  sense0                                           -> \CapSense:Net_2_0\
  BYA                                              -> \CapSense:Net_2_0\
  amuxbusa_csd                                     -> \CapSense:Net_2_0\
  idac1_out                                        -> \CapSense:Net_341\
  IAIB                                             -> \CapSense:Net_341\
  idac0_out                                        -> \CapSense:Net_341\
  swhv_3                                           -> \CapSense:Net_341\
  P4_P42                                           -> \CapSense:dedicated_io_bus_0\
  p4_2                                             -> \CapSense:dedicated_io_bus_0\
  P4_P43                                           -> \CapSense:dedicated_io_bus_0\
  p4_3                                             -> \CapSense:dedicated_io_bus_0\
  p6_5                                             -> \CapSense:CSD\_\CapSense:Shield(0)\
  P6_P55                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Shield(0)\
  P6_P45                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Shield(0)\
  p2_0                                             -> \CapSense:CSD\_\CapSense:Sns(0)\
  P2_P40                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  amuxbusa_pass                                    -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  AMUXSPLIT0_SWITCH_AA_SR                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  amuxbridge_a_csd_pass                            -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  AMUXSPLIT0_SWITCH_AA_SL                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  P2_P50                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  amuxbusb_pass                                    -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  AMUXSPLIT0_SWITCH_BB_SR                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  amuxbridge_b_csd_pass                            -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  AMUXSPLIT0_SWITCH_BB_SL                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  p2_1                                             -> \CapSense:CSD\_\CapSense:Sns(1)\
  P2_P41                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  AMUXSPLIT1_SWITCH_AA_SL                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  amuxbridge_a_pass_csd                            -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  AMUXSPLIT1_SWITCH_AA_SR                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  P2_P51                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  AMUXSPLIT1_SWITCH_BB_SL                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  amuxbridge_b_pass_csd                            -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  AMUXSPLIT1_SWITCH_BB_SR                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  p6_2                                             -> \CapSense:CSD\_\CapSense:Sns(10)\
  P6_P42                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(10)\
  P6_P52                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(10)\
  p6_4                                             -> \CapSense:CSD\_\CapSense:Sns(11)\
  P6_P44                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(11)\
  P6_P54                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(11)\
  p3_0                                             -> \CapSense:CSD\_\CapSense:Sns(12)\
  P3_P40                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(12)\
  P3_P50                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(12)\
  p2_2                                             -> \CapSense:CSD\_\CapSense:Sns(2)\
  P2_P42                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
  P2_P52                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
  p2_3                                             -> \CapSense:CSD\_\CapSense:Sns(3)\
  P2_P43                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
  P2_P53                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
  p2_4                                             -> \CapSense:CSD\_\CapSense:Sns(4)\
  P2_P44                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
  P2_P54                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
  p2_5                                             -> \CapSense:CSD\_\CapSense:Sns(5)\
  P2_P45                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
  P2_P55                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
  p2_6                                             -> \CapSense:CSD\_\CapSense:Sns(6)\
  P2_P46                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
  P2_P56                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
  p2_7                                             -> \CapSense:CSD\_\CapSense:Sns(7)\
  P2_P47                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
  P2_P57                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
  p6_0                                             -> \CapSense:CSD\_\CapSense:Sns(8)\
  P6_P40                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
  P6_P50                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
  p6_1                                             -> \CapSense:CSD\_\CapSense:Sns(9)\
  P6_P41                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
  P6_P51                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
}
Mux Info {
  Mux: \CapSense:CSD\_sensormux_\CapSense:Shield(0)\ {
     Mouth: \CapSense:CSD\_\CapSense:Shield(0)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Shield(0)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P55
        amuxbusb_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P45
        amuxbusa_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(0)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(0)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P40
        amuxbusa_pass
        AMUXSPLIT0_SWITCH_AA_SR
        amuxbridge_a_csd_pass
        AMUXSPLIT0_SWITCH_AA_SL
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P50
        amuxbusb_pass
        AMUXSPLIT0_SWITCH_BB_SR
        amuxbridge_b_csd_pass
        AMUXSPLIT0_SWITCH_BB_SL
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(1)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(1)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P41
        amuxbusa_pass
        AMUXSPLIT1_SWITCH_AA_SL
        amuxbridge_a_pass_csd
        AMUXSPLIT1_SWITCH_AA_SR
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P51
        amuxbusb_pass
        AMUXSPLIT1_SWITCH_BB_SL
        amuxbridge_b_pass_csd
        AMUXSPLIT1_SWITCH_BB_SR
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(10)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(10)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(10)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P42
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P52
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(11)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(11)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(11)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P44
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P54
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(12)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(12)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(12)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P3_P40
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P3_P50
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(2)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(2)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P42
        amuxbusa_pass
        AMUXSPLIT0_SWITCH_AA_SR
        amuxbridge_a_csd_pass
        AMUXSPLIT0_SWITCH_AA_SL
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P52
        amuxbusb_pass
        AMUXSPLIT0_SWITCH_BB_SR
        amuxbridge_b_csd_pass
        AMUXSPLIT0_SWITCH_BB_SL
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(3)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(3)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P43
        amuxbusa_pass
        AMUXSPLIT1_SWITCH_AA_SL
        amuxbridge_a_pass_csd
        AMUXSPLIT1_SWITCH_AA_SR
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P53
        amuxbusb_pass
        AMUXSPLIT1_SWITCH_BB_SL
        amuxbridge_b_pass_csd
        AMUXSPLIT1_SWITCH_BB_SR
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(4)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(4)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P44
        amuxbusa_pass
        AMUXSPLIT0_SWITCH_AA_SR
        amuxbridge_a_csd_pass
        AMUXSPLIT0_SWITCH_AA_SL
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P54
        amuxbusb_pass
        AMUXSPLIT0_SWITCH_BB_SR
        amuxbridge_b_csd_pass
        AMUXSPLIT0_SWITCH_BB_SL
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(5)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(5)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P45
        amuxbusa_pass
        AMUXSPLIT1_SWITCH_AA_SL
        amuxbridge_a_pass_csd
        AMUXSPLIT1_SWITCH_AA_SR
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P55
        amuxbusb_pass
        AMUXSPLIT1_SWITCH_BB_SL
        amuxbridge_b_pass_csd
        AMUXSPLIT1_SWITCH_BB_SR
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(6)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(6)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P46
        amuxbusa_pass
        AMUXSPLIT0_SWITCH_AA_SR
        amuxbridge_a_csd_pass
        AMUXSPLIT0_SWITCH_AA_SL
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P56
        amuxbusb_pass
        AMUXSPLIT0_SWITCH_BB_SR
        amuxbridge_b_csd_pass
        AMUXSPLIT0_SWITCH_BB_SL
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(7)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(7)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P47
        amuxbusa_pass
        AMUXSPLIT1_SWITCH_AA_SL
        amuxbridge_a_pass_csd
        AMUXSPLIT1_SWITCH_AA_SR
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P2_P57
        amuxbusb_pass
        AMUXSPLIT1_SWITCH_BB_SL
        amuxbridge_b_pass_csd
        AMUXSPLIT1_SWITCH_BB_SR
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(8)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(8)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P40
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P50
        amuxbusb_csd
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(9)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(9)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_2_0\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P41
        amuxbusa_csd
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_122\
      Outer: __open__
      Inner: __open__
      Path {
        P6_P51
        amuxbusb_csd
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_SPI_Done
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_MatrixTimer
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_TimeOut
        PORT MAP (
            interrupt => Net_90 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Key00_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(0)\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Key01_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(1)\ ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Key02_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(2)\ ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Key03_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(3)\ ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Key04_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(4)\ ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(5)\
    Attributes:
        Alias: Key05_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(5)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(5)\ ,
        pad => \CapSense:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(6)\
    Attributes:
        Alias: Key06_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(6)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(6)\ ,
        pad => \CapSense:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(7)\
    Attributes:
        Alias: Key07_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(7)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(7)\ ,
        pad => \CapSense:Sns(7)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(12)\
    Attributes:
        Alias: Key12_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(12)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(12)\ ,
        pad => \CapSense:Sns(12)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Buzzer_Freq(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer_Freq(0)__PA ,
        pin_input => Net_72 ,
        pad => Buzzer_Freq(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Buzzer_Vol(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer_Vol(0)__PA ,
        pin_input => Net_119 ,
        pad => Buzzer_Vol(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => Net_20 ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => Net_21 ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Csh(0)\
    Attributes:
        Alias: Cshield_tank
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Csh(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Csh(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:mosi_m(0)\__PA ,
        pin_input => \SPI:mosi_m_wire\ ,
        pad => \SPI:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPI_OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_OE(0)__PA ,
        pad => SPI_OE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:sclk_m(0)\__PA ,
        pin_input => \SPI:sclk_m_wire\ ,
        pad => \SPI:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPI:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss0_m(0)\__PA ,
        pin_input => \SPI:select_m_wire_0\ ,
        pad => \SPI:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HB_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB_LED(0)__PA ,
        pad => HB_LED(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(8)\
    Attributes:
        Alias: Key08_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(8)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(8)\ ,
        pad => \CapSense:Sns(8)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(9)\
    Attributes:
        Alias: Key09_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(9)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(9)\ ,
        pad => \CapSense:Sns(9)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(10)\
    Attributes:
        Alias: Key10_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(10)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(10)\ ,
        pad => \CapSense:Sns(10)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(11)\
    Attributes:
        Alias: Key11_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(11)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(11)\ ,
        pad => \CapSense:Sns(11)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Shield(0)\
    Attributes:
        Alias: Shield
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Shield(0)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Shield(0)\ ,
        pad => \CapSense:Shield(0)_PAD\ );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_5 => \CapSense:Net_1423_ff5\ ,
            ff_div_0 => \SPI:Net_847_ff0\ ,
            ff_div_1 => \EZI2C:Net_847_ff1\ ,
            ff_div_6 => Net_160_ff6 ,
            ff_div_7 => Net_160_ff7 ,
            ff_div_8 => Net_160_ff8 ,
            ff_div_9 => Net_160_ff9 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff1\ ,
            interrupt => Net_3 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => Net_20 ,
            i2c_sda => Net_21 ,
            tr_tx_req => Net_6 ,
            tr_rx_req => Net_5 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\SPI:SCB\
        PORT MAP (
            clock => \SPI:Net_847_ff0\ ,
            interrupt => Net_163 ,
            uart_tx => \SPI:tx_wire\ ,
            uart_rts => \SPI:rts_wire\ ,
            mosi_m => \SPI:mosi_m_wire\ ,
            select_m_3 => \SPI:select_m_wire_3\ ,
            select_m_2 => \SPI:select_m_wire_2\ ,
            select_m_1 => \SPI:select_m_wire_1\ ,
            select_m_0 => \SPI:select_m_wire_0\ ,
            sclk_m => \SPI:sclk_m_wire\ ,
            miso_s => \SPI:miso_s_wire\ ,
            tr_tx_req => Net_166 ,
            tr_rx_req => Net_165 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_2_0\ ,
            shield => \CapSense:Net_122\ ,
            csh => \CapSense:Net_84\ ,
            cmod => \CapSense:Net_86\ ,
            shield_pad => \CapSense:Net_15\ ,
            vref_ext => \CapSense:Net_150\ ,
            sense_out => \CapSense:Net_317\ ,
            sample_out => \CapSense:Net_316\ ,
            dsi_csh_tank => \CapSense:Net_323\ ,
            dsi_cmod => \CapSense:Net_322\ ,
            dsi_hscmp => \CapSense:Net_321\ ,
            dsi_sampling => \CapSense:Net_318\ ,
            dsi_adc_on => \CapSense:Net_319\ ,
            tr_adc_done => \CapSense:Net_354\ ,
            dsi_count_15 => \CapSense:Net_320_15\ ,
            dsi_count_14 => \CapSense:Net_320_14\ ,
            dsi_count_13 => \CapSense:Net_320_13\ ,
            dsi_count_12 => \CapSense:Net_320_12\ ,
            dsi_count_11 => \CapSense:Net_320_11\ ,
            dsi_count_10 => \CapSense:Net_320_10\ ,
            dsi_count_9 => \CapSense:Net_320_9\ ,
            dsi_count_8 => \CapSense:Net_320_8\ ,
            dsi_count_7 => \CapSense:Net_320_7\ ,
            dsi_count_6 => \CapSense:Net_320_6\ ,
            dsi_count_5 => \CapSense:Net_320_5\ ,
            dsi_count_4 => \CapSense:Net_320_4\ ,
            dsi_count_3 => \CapSense:Net_320_3\ ,
            dsi_count_2 => \CapSense:Net_320_2\ ,
            dsi_count_1 => \CapSense:Net_320_1\ ,
            dsi_count_0 => \CapSense:Net_320_0\ ,
            clk => \CapSense:Net_1423_ff5\ ,
            irq => \CapSense:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 1
            sensors_count = 13
            shield_as_sense = 1
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\MatrixTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_160_ff6 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_154 ,
            tr_overflow => Net_153 ,
            tr_compare_match => Net_155 ,
            line => Net_156 ,
            line_compl => Net_157 ,
            interrupt => Net_159 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\TimeOut:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_160_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_80 ,
            tr_overflow => Net_79 ,
            tr_compare_match => Net_81 ,
            line => Net_82 ,
            line_compl => Net_83 ,
            interrupt => Net_90 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_Freq:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_160_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_114 ,
            tr_overflow => Net_113 ,
            tr_compare_match => Net_115 ,
            line => Net_72 ,
            line_compl => Net_116 ,
            interrupt => Net_112 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_Volume:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_160_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_140 ,
            tr_overflow => Net_139 ,
            tr_compare_match => Net_141 ,
            line => Net_119 ,
            line_compl => Net_142 ,
            interrupt => Net_138 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(0)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(1)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(10)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(10)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(11)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(11)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(12)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(12)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(2)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(3)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(4)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(5)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(6)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(7)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(8)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(9)\ ,
            muxin_0 => \CapSense:Net_2_0\ ,
            muxin_1 => \CapSense:Net_122\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Shield(0)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Shield(0)\ ,
            muxin_0 => \CapSense:Net_122\ ,
            muxin_1 => \CapSense:Net_2_0\ );
        Properties:
        {
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(0)\ | Analog(\CapSense:CSD\_\CapSense:Sns(0)\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(1)\ | Analog(\CapSense:CSD\_\CapSense:Sns(1)\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(2)\ | Analog(\CapSense:CSD\_\CapSense:Sns(2)\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(3)\ | Analog(\CapSense:CSD\_\CapSense:Sns(3)\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(4)\ | Analog(\CapSense:CSD\_\CapSense:Sns(4)\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(5)\ | Analog(\CapSense:CSD\_\CapSense:Sns(5)\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(6)\ | Analog(\CapSense:CSD\_\CapSense:Sns(6)\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(7)\ | Analog(\CapSense:CSD\_\CapSense:Sns(7)\)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(12)\ | Analog(\CapSense:CSD\_\CapSense:Sns(12)\)
     |   4 |     * |      NONE |         CMOS_OUT |       Buzzer_Freq(0) | In(Net_72)
     |   6 |     * |      NONE |         CMOS_OUT |        Buzzer_Vol(0) | In(Net_119)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       \EZI2C:scl(0)\ | FB(Net_20)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |       \EZI2C:sda(0)\ | FB(Net_21)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   \CapSense:Cmod(0)\ | Analog(\CapSense:Net_2_0\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Csh(0)\ | Analog(\CapSense:Net_2_0\)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      \SPI:mosi_m(0)\ | In(\SPI:mosi_m_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |            SPI_OE(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      \SPI:sclk_m(0)\ | In(\SPI:sclk_m_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |       \SPI:ss0_m(0)\ | In(\SPI:select_m_wire_0\)
     |   5 |     * |      NONE |         CMOS_OUT |            HB_LED(0) | 
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(8)\ | Analog(\CapSense:CSD\_\CapSense:Sns(8)\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Sns(9)\ | Analog(\CapSense:CSD\_\CapSense:Sns(9)\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(10)\ | Analog(\CapSense:CSD\_\CapSense:Sns(10)\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   \CapSense:Sns(11)\ | Analog(\CapSense:CSD\_\CapSense:Sns(11)\)
     |   5 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Shield(0)\ | Analog(\CapSense:CSD\_\CapSense:Shield(0)\)
----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.177ms
Digital Placement phase: Elapsed time ==> 0s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/route_arch-rrg.cydata" --vh2-path "NGFLUI_Vikram_r.vh2" --pcf-path "NGFLUI_Vikram.pco" --des-name "NGFLUI_Vikram" --dsf-path "NGFLUI_Vikram.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.449ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4127AZI-S455
Static timing analysis phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.277ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.278ms
API generation phase: Elapsed time ==> 3s.568ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.008ms
