$date
	Mon Mar 23 23:12:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_tb $end
$var wire 1 ! D $end
$var wire 1 " B $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$scope module uut $end
$var wire 1 " B $end
$var wire 1 ! D $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
0!
1$
#30
