#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Oct 29 10:36:27 2024
# Process ID: 32872
# Current directory: C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1
# Command line: vivado.exe -log design_1_auto_pc_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_4.tcl
# Log file: C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4.vds
# Journal file: C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :36507 MB
# Total Virtual     :53049 MB
# Available Virtual :22881 MB
#-----------------------------------------------------------
source design_1_auto_pc_4.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 636.730 ; gain = 202.801
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_myVGA_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/Text Mode VGA/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8d3ff2d2af5a8462 to dir: C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.cache/ip/2024.1.2/8/d/8d3ff2d2af5a8462/design_1_auto_pc_3.dcp to C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.cache/ip/2024.1.2/8/d/8d3ff2d2af5a8462/design_1_auto_pc_3_sim_netlist.v to C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.cache/ip/2024.1.2/8/d/8d3ff2d2af5a8462/design_1_auto_pc_3_sim_netlist.vhdl to C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.cache/ip/2024.1.2/8/d/8d3ff2d2af5a8462/design_1_auto_pc_3_stub.v to C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.cache/ip/2024.1.2/8/d/8d3ff2d2af5a8462/design_1_auto_pc_3_stub.vhdl to C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_4_synth_1/design_1_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 8d3ff2d2af5a8462.
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 10:36:42 2024...
