
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310067                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486072                       # Number of bytes of host memory used
host_op_rate                                   349486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8999.73                       # Real time elapsed on the host
host_tick_rate                              118070140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2790516425                       # Number of instructions simulated
sim_ops                                    3145283051                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1719792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3439541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 155970678                       # Number of branches fetched
system.switch_cpus.committedInsts           790516424                       # Number of instructions committed
system.switch_cpus.committedOps             897525597                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    241700208                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    232901201                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    125326306                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            17674127                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     725513333                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            725513333                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1225777941                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    639023991                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           177472072                       # Number of load instructions
system.switch_cpus.num_mem_refs             297947950                       # number of memory refs
system.switch_cpus.num_store_insts          120475878                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     140120522                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            140120522                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    188217700                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    112047413                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         503429986     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3312995      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        18294342      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12098868      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4980101      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       16498306      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     19855718      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2778968      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       17228596      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1099834      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        177472072     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       120475878     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          897525664                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           42                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1738994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1738951                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3477988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1738993                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1718977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       636730                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1083020                       # Transaction distribution
system.membus.trans_dist::ReadExReq               814                       # Transaction distribution
system.membus.trans_dist::ReadExResp              814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1718977                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2617168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2542164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5159332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5159332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    152777728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    148856960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    301634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               301634688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1719791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1719791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1719791                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5123156067                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5002670876                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16281246734                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1738152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1292662                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2822055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1738152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5216982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5216982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    306550528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              306550528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2375723                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81501440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4114717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.422648                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2375682     57.74%     57.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1738993     42.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     42      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4114717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2544415572                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3625802490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    111666688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         111666688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     41111040                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       41111040                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       872396                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             872396                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       321180                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            321180                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    105088215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            105088215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38689119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38689119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38689119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    105088215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           143777334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    642229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1716181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000529273884                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        35964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        35964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3164394                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            606720                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     872396                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    321180                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1744792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  642360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 28611                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  131                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55069                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            42023                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            59840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            39763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           317015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           239557                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            49621                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           149379                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          214259                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          192397                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          103584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           50979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           60005                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27551                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19551                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            23715                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            48615                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           155530                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           92846                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           51308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           48153                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           22897                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           21982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           36558                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33659360851                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8580905000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            65837754601                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19612.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38362.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1031507                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 413578                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.40                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1744792                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              642360                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 858720                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 857461                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 32622                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 33330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 35949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 36002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 35983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 35969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 35966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 35966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 35965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 35966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 35965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 35965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 35965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 35964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 35964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 35964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 35964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 35964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       913298                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   165.265068                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   148.499613                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.506860                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        37123      4.06%      4.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       700604     76.71%     80.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       115959     12.70%     93.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        37135      4.07%     97.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13030      1.43%     98.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5246      0.57%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2319      0.25%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1104      0.12%     99.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          778      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       913298                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        35964                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.718468                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.529628                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.449192                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           45      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          168      0.47%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          562      1.56%      2.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1283      3.57%      5.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1991      5.54%     11.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2959      8.23%     19.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3576      9.94%     29.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3951     10.99%     40.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4064     11.30%     51.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3825     10.64%     62.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3304      9.19%     71.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2806      7.80%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2221      6.18%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1662      4.62%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1252      3.48%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          846      2.35%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          505      1.40%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          359      1.00%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          213      0.59%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          153      0.43%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           84      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           55      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           37      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107           19      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::124-127            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        35964                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        35964                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.856857                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.847452                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.564133                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2631      7.32%      7.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             709      1.97%      9.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           31863     88.60%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             700      1.95%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              60      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        35964                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             109835584                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1831104                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               41101056                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              111666688                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            41111040                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      103.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   105.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598602696                       # Total gap between requests
system.mem_ctrls0.avgGap                    890264.72                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    109835584                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     41101056                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 103364984.070387274027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38679723.310034893453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1744792                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       642360                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  65837754601                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24560207986231                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37733.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  38234335.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3617202540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1922588745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6281336460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2494580580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    344581288320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    117864073920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      560641606005                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       527.613261                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 303265510777                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 723851564141                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2903759460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1543377165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5972195880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         857724300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    347906786880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    115063919040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558128298165                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.248017                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 295941647449                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 731175427469                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    108466560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         108466560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     40390400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       40390400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       847395                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             847395                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       315550                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            315550                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    102076612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            102076612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      38010933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            38010933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      38010933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    102076612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           140087545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    630958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1669575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000610803092                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        35318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        35318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3089100                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            596098                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     847395                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    315550                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1694790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  631100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 25215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            55470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            42761                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            41365                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            40236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           305776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           228852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            32649                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           158398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          210244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          195683                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          105037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           50628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           59365                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            28310                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20174                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            20798                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            19446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            23805                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           169233                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           91189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           51839                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           48918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           22788                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           35657                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32760675054                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8347875000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            64065206304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19622.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38372.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1002215                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 409684                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.93                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1694790                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              631100                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 835383                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 834192                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 32176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 32862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 35307                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 35359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 35329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 35324                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 35320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 35319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 35319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 35319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 35319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 35319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 35318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       888605                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   165.689061                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   148.366001                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   104.303380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        35874      4.04%      4.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       684768     77.06%     81.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       109599     12.33%     93.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34935      3.93%     97.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12658      1.42%     98.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5512      0.62%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2696      0.30%     99.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1375      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         1188      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       888605                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        35318                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     47.271618                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.122598                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.229299                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11             4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15           39      0.11%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          200      0.57%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          563      1.59%      2.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1250      3.54%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2028      5.74%     11.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3009      8.52%     20.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3627     10.27%     30.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3960     11.21%     41.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4062     11.50%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3741     10.59%     63.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3270      9.26%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2645      7.49%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2064      5.84%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1585      4.49%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1124      3.18%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          802      2.27%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          505      1.43%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          350      0.99%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          199      0.56%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          123      0.35%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           74      0.21%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           41      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           20      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           17      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111           10      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::124-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        35318                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        35318                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.864290                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.855293                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.551777                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2452      6.94%      6.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             687      1.95%      8.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           31436     89.01%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             688      1.95%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              55      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        35318                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             106852800                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1613760                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               40379584                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              108466560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            40390400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      100.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       38.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   102.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    38.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.08                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062596754969                       # Total gap between requests
system.mem_ctrls1.avgGap                    913711.96                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    106852800                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     40379584                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 100557920.918199673295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 38000754.445197515190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1694790                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       631100                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  64065206304                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24575217490496                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37801.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  38940290.75                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3523432920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1872749010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6222888420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2430969660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    344736913140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    117732328800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      560399817390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       527.385717                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 302921175640                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 724195899278                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2821221060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1499506965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5697877080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         862490160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    342725629950                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    119426291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      556913551695                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.104833                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 307317698784                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 719799376134                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        19203                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19203                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        19203                       # number of overall hits
system.l2.overall_hits::total                   19203                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1719791                       # number of demand (read+write) misses
system.l2.demand_misses::total                1719791                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1719791                       # number of overall misses
system.l2.overall_misses::total               1719791                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 152017887930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     152017887930                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 152017887930                       # number of overall miss cycles
system.l2.overall_miss_latency::total    152017887930                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1738994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1738994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1738994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1738994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.988957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.988957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.988957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.988957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88393.233788                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88393.233788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88393.233788                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88393.233788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              636730                       # number of writebacks
system.l2.writebacks::total                    636730                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1719791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1719791                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1719791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1719791                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 137307013957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137307013957                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 137307013957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137307013957                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.988957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.988957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.988957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.988957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79839.360688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79839.360688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79839.360688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79839.360688                       # average overall mshr miss latency
system.l2.replacements                        2375723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       655932                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655932                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655932                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1083020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1083020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     69586458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69586458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85487.049140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85487.049140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     62624970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     62624970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76934.852580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76934.852580                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1718977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1718977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 151948301472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151948301472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1738152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1738152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.988968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.988968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88394.609976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88394.609976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1718977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1718977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 137244388987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 137244388987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.988968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79840.736081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79840.736081                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     2394958                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2375755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.008083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.082485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    22.917368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.283828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.716168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58022859                       # Number of tag accesses
system.l2.tags.data_accesses                 58022859                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    790516492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2790720918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    790516492                       # number of overall hits
system.cpu.icache.overall_hits::total      2790720918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    790516492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2790721786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    790516492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2790721786                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    790516492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2790720918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    790516492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2790721786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2790721786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3215117.264977                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108838150522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108838150522                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    277511347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        951894784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    277511347                       # number of overall hits
system.cpu.dcache.overall_hits::total       951894784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1738965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6436723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1738965                       # number of overall misses
system.cpu.dcache.overall_misses::total       6436723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 155809894527                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 155809894527                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 155809894527                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 155809894527                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    279250312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    958331507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    279250312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    958331507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89599.212478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24206.400451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89599.212478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24206.400451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2892166                       # number of writebacks
system.cpu.dcache.writebacks::total           2892166                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1738965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1738965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1738965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1738965                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 154359597717                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 154359597717                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 154359597717                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154359597717                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88765.212478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88765.212478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88765.212478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88765.212478                       # average overall mshr miss latency
system.cpu.dcache.replacements                6436595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    166935230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       551275551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1738123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5683608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 155738307303                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155738307303                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    168673353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    556959159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89601.430568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27401.310453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1738123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1738123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 154288712721                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154288712721                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88767.430568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88767.430568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    110576117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      400619233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     71587224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71587224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    110576959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    401372348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85020.456057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    95.054838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     70884996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70884996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84186.456057                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84186.456057                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      9898890                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     32584033                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1981584                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1981584                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      9898919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     32584161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 68330.482759                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15481.125000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1957398                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1957398                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 67496.482759                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67496.482759                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      9898919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     32584161                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      9898919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     32584161                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1023499829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6436851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.006295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.747132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.252182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32758431379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32758431379                       # Number of data accesses

---------- End Simulation Statistics   ----------
