0.7
2020.2
Nov 18 2020
09:47:47
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sim_1/new/CacheTest.sv,1607779855,systemVerilog,,,,CacheTest,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1606312856,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,dist_mem_gen_0,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE/ArchTestUtils.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,1607841771,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE/ArchTestUtils.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE/ArchTestUtils.srcs/sources_1/new/LatencyMemory.v,1607946233,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE/ArchTestUtils.srcs/sources_1/new/MUX2T1.v,,LatencyMemory,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/ip/CacheL1Storage/sim/CacheL1Storage.v,1607584467,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/util_src/ADD.v,,CacheL1Storage,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/ip/MemoryCore/sim/MemoryCore.v,1609582701,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,MemoryCore,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1608711814,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,blk_mem_gen_0,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/new/CacheL1.sv,1609503261,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/new/Datapath.sv,,CacheL1,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/new/LatencyRom.sv,1608711900,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv,,LatencyRom,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/ArchTestUtils.srcs/sources_1/new/MUX2T1.v,1603343730,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS/util_src/MUX2T1_32.v,,MUX2T1,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sim_1/new/CPU_test.v,1610270144,verilog,,,,CPU_test,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/ip/Memory_core/sim/Memory_core.v,1610006785,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,Memory_core,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1607826333,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ADD.v,,inst_rom,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ALU.v,1606469080,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ALUCtrl.v,,ALU,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ALUOut_SHIFT.sv,1606446414,systemVerilog,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Cache.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Datapath.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Decoder.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/LatencyMemoryVon.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Reg_.sv,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Cache.sv,,$unit_ALUOut_SHIFT_sv;ALUOut_SHIFT,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Cache.sv,1610006933,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Datapath.sv,,Cache,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Datapath.sv,1609996240,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Decoder.sv,,Datapath,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Decoder.sv,1607864922,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv,,Decoder,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv,1607830249,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv,,EX_MEM_REG,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv,1607829913,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv,,HazardDetector,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv,1607830137,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv,,ID_EX_REG,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv,1605689856,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/LatencyMemoryVon.sv,,IF_ID_REG,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/LatencyMemoryVon.sv,1609814659,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv,,LatencyMemoryVon,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv,1607863889,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv,,MEM_WB_REG,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/MUX4T1_32.v,1603874890,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/PCCtrl.v,,MUX4T1_32,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv,1609996319,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Reg_.sv,,PPL_RV32I,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/Reg_.sv,1604476572,systemVerilog,,,,Reg_,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ADD.v,1601191516,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/ALU.v,,ADD,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ALUCtrl.v,1606459470,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ImmDecoder.v,,ALUCtrl,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/ImmDecoder.v,1604737432,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/MUX2T1_32.v,,ImmDecoder,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/MUX2T1_32.v,1601197994,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/ArchTestUtils.srcs/sources_1/new/MUX4T1_32.v,,MUX2T1_32,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/PCCtrl.v,1602760846,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/REG32.v,,PCCtrl,,uvm,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL_CACHE_PLUS_changesize_stage2/util_src/REG32.v,1609595147,verilog,,,,REG32,,uvm,,,,,,
