// Seed: 1835347413
module module_0 ();
  genvar id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    input wire id_5,
    input supply0 id_6,
    output logic id_7,
    input tri1 id_8
);
  tri1 id_10 = id_1;
  wire id_11;
  always @(posedge 1)
    if (id_4) begin
      if (id_4) begin
        id_7 <= id_4 == id_6;
      end
    end
  wire id_12;
  wire id_13;
  module_0();
  assign id_0 = id_6 != 1;
  wire id_14;
endmodule
