#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b15c36a2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b15c328410 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_000001b15c3811d0 .functor NOT 1, L_000001b15c3d4210, C4<0>, C4<0>, C4<0>;
L_000001b15c3809f0 .functor XOR 1, L_000001b15c3d30c0, L_000001b15c3d4990, C4<0>, C4<0>;
L_000001b15c380a60 .functor XOR 1, L_000001b15c3809f0, L_000001b15c3d5890, C4<0>, C4<0>;
v000001b15c3d38e0_0 .net *"_ivl_10", 0 0, L_000001b15c3d5890;  1 drivers
v000001b15c3d33e0_0 .net *"_ivl_12", 0 0, L_000001b15c380a60;  1 drivers
v000001b15c3d3160_0 .net *"_ivl_2", 0 0, L_000001b15c3d3f20;  1 drivers
v000001b15c3d3d40_0 .net *"_ivl_4", 0 0, L_000001b15c3d30c0;  1 drivers
v000001b15c3d3480_0 .net *"_ivl_6", 0 0, L_000001b15c3d4990;  1 drivers
v000001b15c3d3200_0 .net *"_ivl_8", 0 0, L_000001b15c3809f0;  1 drivers
v000001b15c3d3a20_0 .var "clk", 0 0;
v000001b15c3d3ac0_0 .net "in1", 0 0, v000001b15c3d3980_0;  1 drivers
v000001b15c3d35c0_0 .net "in2", 0 0, v000001b15c3d3840_0;  1 drivers
v000001b15c3d3660_0 .net "out_dut", 0 0, L_000001b15c380d00;  1 drivers
v000001b15c3d3b60_0 .net "out_ref", 0 0, L_000001b15c380980;  1 drivers
v000001b15c3d3ca0_0 .var/2u "stats1", 159 0;
v000001b15c3d3fc0_0 .var/2u "strobe", 0 0;
v000001b15c3d37a0_0 .net "tb_match", 0 0, L_000001b15c3d4210;  1 drivers
v000001b15c3d3de0_0 .net "tb_mismatch", 0 0, L_000001b15c3811d0;  1 drivers
L_000001b15c3d3f20 .concat [ 1 0 0 0], L_000001b15c380980;
L_000001b15c3d30c0 .concat [ 1 0 0 0], L_000001b15c380980;
L_000001b15c3d4990 .concat [ 1 0 0 0], L_000001b15c380d00;
L_000001b15c3d5890 .concat [ 1 0 0 0], L_000001b15c380980;
L_000001b15c3d4210 .cmp/eeq 1, L_000001b15c3d3f20, L_000001b15c380a60;
S_000001b15c3752f0 .scope module, "good1" "RefModule" 3 62, 4 2 0, S_000001b15c328410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_000001b15c3803d0 .functor NOT 1, v000001b15c3d3840_0, C4<0>, C4<0>, C4<0>;
L_000001b15c380980 .functor AND 1, v000001b15c3d3980_0, L_000001b15c3803d0, C4<1>, C4<1>;
v000001b15c343810_0 .net *"_ivl_0", 0 0, L_000001b15c3803d0;  1 drivers
v000001b15c3285a0_0 .net "in1", 0 0, v000001b15c3d3980_0;  alias, 1 drivers
v000001b15c3820c0_0 .net "in2", 0 0, v000001b15c3d3840_0;  alias, 1 drivers
v000001b15c3694d0_0 .net "out", 0 0, L_000001b15c380980;  alias, 1 drivers
S_000001b15c375480 .scope module, "stim1" "stimulus_gen" 3 57, 3 6 0, S_000001b15c328410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
v000001b15c3d3520_0 .net "clk", 0 0, v000001b15c3d3a20_0;  1 drivers
v000001b15c3d3980_0 .var "in1", 0 0;
v000001b15c3d3840_0 .var "in2", 0 0;
E_000001b15c36b2f0/0 .event negedge, v000001b15c3d3520_0;
E_000001b15c36b2f0/1 .event posedge, v000001b15c3d3520_0;
E_000001b15c36b2f0 .event/or E_000001b15c36b2f0/0, E_000001b15c36b2f0/1;
S_000001b15c375610 .scope module, "top_module1" "TopModule" 3 67, 5 2 0, S_000001b15c328410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_000001b15c380d00 .functor AND 1, v000001b15c3d3980_0, L_000001b15c3d3e80, C4<1>, C4<1>;
v000001b15c3d3700_0 .net *"_ivl_1", 0 0, L_000001b15c3d3e80;  1 drivers
v000001b15c3d3340_0 .net "in1", 0 0, v000001b15c3d3980_0;  alias, 1 drivers
v000001b15c3d32a0_0 .net "in2", 0 0, v000001b15c3d3840_0;  alias, 1 drivers
v000001b15c3d3c00_0 .net "out", 0 0, L_000001b15c380d00;  alias, 1 drivers
L_000001b15c3d3e80 .reduce/nor v000001b15c3d3840_0;
S_000001b15c32c470 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 74, 3 74 0, S_000001b15c328410;
 .timescale -12 -12;
E_000001b15c36b530 .event edge, v000001b15c3d3fc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b15c3d3fc0_0;
    %nor/r;
    %assign/vec4 v000001b15c3d3fc0_0, 0;
    %wait E_000001b15c36b530;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b15c375480;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b15c36b2f0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001b15c3d3840_0, 0;
    %assign/vec4 v000001b15c3d3980_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b15c328410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b15c3d3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b15c3d3fc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001b15c328410;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001b15c3d3a20_0;
    %inv;
    %store/vec4 v000001b15c3d3a20_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001b15c328410;
T_4 ;
    %vpi_call/w 3 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b15c3d3520_0, v000001b15c3d3de0_0, v000001b15c3d3ac0_0, v000001b15c3d35c0_0, v000001b15c3d3b60_0, v000001b15c3d3660_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001b15c328410;
T_5 ;
    %load/vec4 v000001b15c3d3ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 83 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001b15c3d3ca0_0, 64, 32>, &PV<v000001b15c3d3ca0_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 84 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 86 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b15c3d3ca0_0, 128, 32>, &PV<v000001b15c3d3ca0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 87 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 88 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b15c3d3ca0_0, 128, 32>, &PV<v000001b15c3d3ca0_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_000001b15c328410;
T_6 ;
    %wait E_000001b15c36b2f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b15c3d3ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b15c3d3ca0_0, 4, 32;
    %load/vec4 v000001b15c3d37a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b15c3d3ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 99 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b15c3d3ca0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b15c3d3ca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b15c3d3ca0_0, 4, 32;
T_6.0 ;
    %load/vec4 v000001b15c3d3b60_0;
    %load/vec4 v000001b15c3d3b60_0;
    %load/vec4 v000001b15c3d3660_0;
    %xor;
    %load/vec4 v000001b15c3d3b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v000001b15c3d3ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b15c3d3ca0_0, 4, 32;
T_6.6 ;
    %load/vec4 v000001b15c3d3ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b15c3d3ca0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b15c328410;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 111 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob019_m2014_q4f_test.sv";
    "dataset_code-complete-iccad2023/Prob019_m2014_q4f_ref.sv";
    "results\deepseek-r1_14b_0shot_temp0.0\Prob019_m2014_q4f/Prob019_m2014_q4f_sample01.sv";
