  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'C:\ECEN529\bnn_final\vitis\bnn_hls\bnn_tb.cpp' see [hls] from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\ECEN529\bnn_final\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
WARNING: [HLS 200-40] Cannot find test bench file 'C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_tb.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward_stream' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../bnn_tb.cpp in debug mode
   Generating csim.exe
In file included from ../../../../bnn_tb.cpp:7:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.

Sample 0: Predicted = 5, Label = 5


Sample 1: Predicted = 0, Label = 0


Sample 2: Predicted = 4, Label = 4


Sample 3: Predicted = 8, Label = 1


Sample 4: Predicted = 9, Label = 9


Sample 5: Predicted = 2, Label = 2


Sample 6: Predicted = 1, Label = 1


Sample 7: Predicted = 3, Label = 3


Sample 8: Predicted = 1, Label = 1


Sample 9: Predicted = 4, Label = 4


Sample 10: Predicted = 3, Label = 3


Sample 11: Predicted = 5, Label = 5


Sample 12: Predicted = 3, Label = 3


Sample 13: Predicted = 6, Label = 6


Sample 14: Predicted = 1, Label = 1


Sample 15: Predicted = 7, Label = 7


Sample 16: Predicted = 2, Label = 2


Sample 17: Predicted = 8, Label = 8


Sample 18: Predicted = 6, Label = 6


Sample 19: Predicted = 9, Label = 9


Sample 20: Predicted = 4, Label = 4


Sample 21: Predicted = 0, Label = 0


Sample 22: Predicted = 4, Label = 9


Sample 23: Predicted = 1, Label = 1


Sample 24: Predicted = 3, Label = 1


Sample 25: Predicted = 2, Label = 2


Sample 26: Predicted = 4, Label = 4


Sample 27: Predicted = 3, Label = 3


Sample 28: Predicted = 2, Label = 2


Sample 29: Predicted = 7, Label = 7


Sample 30: Predicted = 3, Label = 3


Sample 31: Predicted = 8, Label = 8


Sample 32: Predicted = 6, Label = 6


Sample 33: Predicted = 9, Label = 9


Sample 34: Predicted = 0, Label = 0


Sample 35: Predicted = 5, Label = 5


Sample 36: Predicted = 6, Label = 6


Sample 37: Predicted = 0, Label = 0


Sample 38: Predicted = 7, Label = 7


Sample 39: Predicted = 6, Label = 6


Sample 40: Predicted = 1, Label = 1


Sample 41: Predicted = 8, Label = 8


Sample 42: Predicted = 7, Label = 7


Sample 43: Predicted = 9, Label = 9


Sample 44: Predicted = 3, Label = 3


Sample 45: Predicted = 9, Label = 9


Sample 46: Predicted = 8, Label = 8


Sample 47: Predicted = 5, Label = 5


Sample 48: Predicted = 3, Label = 9


Sample 49: Predicted = 3, Label = 3

Accuracy: 46 / 50
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 784
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 8.874 seconds; peak allocated memory: 619.855 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 13s
