RTL:
`timescale 1ns / 1ps
//Date : 05/04/2025
//Name : Shankhalika Mallick

// DAY-31 J-K FLIPFLOP

module JK(clk,J,K,Q,Qbar);
input J,K, clk;
output reg Q;
output Qbar;
assign Qbar=~Q;
always @(negedge clk)
begin
  case ({J,K})
  2'b00: Q<=Q;
  2'b01: Q=0;
  2'b10: Q=1;
  2'b11: Q<=Qbar;
  default: Q<=Q;
  endcase
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:
//`include "SR.v"
//`include "JK.v"
//`include "D.v"
//`include "T.v"

//`include "D_TO_SR.v"
// `include "SR_TO_D.v"
// `include "SR_TO_JK.v"
// `include "D_TO_T.v"
// `include "T_TO_D.v"
// `include "T_TO_SR.v"
// `include "SR_TO_T.v"
// `include "JK_TO_SR.v"
// `include "D_TO_JK.v"

`timescale 1ns/1ps

module FF_TB();
reg A,B, clk;
wire Q, Qbar;

// SR ob1(clk,A,B,Q,Qbar);
// JK ob2(clk,A,B,Q,Qbar);
// D_FF ob3(clk,B,Q,Qbar);
// T_FF ob4(clk,B,Q,Qbar);

// D_TO_SR ob5(clk,A,B,Q,Qbar);
// SR_TO_D ob6(clk,B,Q,Qbar);
// SR_TO_JK ob7(clk,A,B,Q,Qbar);
// D_TO_T ob8(clk,B,Q,Qbar);
// T_TO_D ob9(clk,B,Q,Qbar);
// T_TO_SR ob10(clk,A,B,Q,Qbar);
// SR_TO_T ob11(clk,B,Q,Qbar);
// JK_TO_SR ob12(clk,A,B,Q,Qbar);
// D_TO_JK ob13(clk,A,B,Q,Qbar);

always 
 #5 clk=~clk;
initial 
begin
    clk=1'b0;
     A=0; B=0;
    #15 A=1; B=0;
    #15 A=0; B=1;
    #15 A=0; B=0;
    #15 A=1; B=1;
end
initial
begin
    // #11 $display(" A \tB \tQ \tQbar");
    // $monitor(" %b\t%b\t%b\t%b",A,B,Q,Qbar);  // for SR and JK FF

    // #11 $display("B \tQ \tQbar");
    // $monitor($time," %b\t%b\t%b",B,Q,Qbar);  // for D and TFF
    #70 $finish;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
