#============================================================
# Build by Terasic System Builder
#============================================================

set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name TOP_LEVEL_ENTITY "C5G_D8M"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Standard Edition"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:38:14 JULY 08,2013"
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8_H6

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_U12 -to CLOCK_125_p
set_instance_assignment -name IO_STANDARD LVDS -to CLOCK_125_p
set_location_assignment PIN_T13 -to CLOCK_50_B3B
set_instance_assignment -name IO_STANDARD "1.2 V" -to CLOCK_50_B3B
set_location_assignment PIN_R20 -to CLOCK_50_B5B
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_B5B
set_location_assignment PIN_N20 -to CLOCK_50_B6A
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_B6A
set_location_assignment PIN_H12 -to CLOCK_50_B7A
set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK_50_B7A
set_location_assignment PIN_M10 -to CLOCK_50_B8A
set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK_50_B8A

#============================================================
# LED
#============================================================
set_location_assignment PIN_L7 -to LEDG[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[0]
set_location_assignment PIN_K6 -to LEDG[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[1]
set_location_assignment PIN_D8 -to LEDG[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[2]
set_location_assignment PIN_E9 -to LEDG[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[3]
set_location_assignment PIN_A5 -to LEDG[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[4]
set_location_assignment PIN_B6 -to LEDG[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[5]
set_location_assignment PIN_H8 -to LEDG[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[6]
set_location_assignment PIN_H9 -to LEDG[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[7]
set_location_assignment PIN_F7 -to LEDR[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[0]
set_location_assignment PIN_F6 -to LEDR[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[1]
set_location_assignment PIN_G6 -to LEDR[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[2]
set_location_assignment PIN_G7 -to LEDR[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[3]
set_location_assignment PIN_J8 -to LEDR[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[4]
set_location_assignment PIN_J7 -to LEDR[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[5]
set_location_assignment PIN_K10 -to LEDR[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[6]
set_location_assignment PIN_K8 -to LEDR[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[7]
set_location_assignment PIN_H7 -to LEDR[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[8]
set_location_assignment PIN_J10 -to LEDR[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[9]

#============================================================
# KEY
#============================================================
set_location_assignment PIN_P11 -to KEY[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to KEY[0]
set_location_assignment PIN_P12 -to KEY[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to KEY[1]
set_location_assignment PIN_Y15 -to KEY[2]
set_instance_assignment -name IO_STANDARD "1.2 V" -to KEY[2]
set_location_assignment PIN_Y16 -to KEY[3]
set_instance_assignment -name IO_STANDARD "1.2 V" -to KEY[3]
set_location_assignment PIN_AB24 -to CPU_RESET_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CPU_RESET_n

#============================================================
# SW
#============================================================
set_location_assignment PIN_AC9 -to SW[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[0]
set_location_assignment PIN_AE10 -to SW[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[1]
set_location_assignment PIN_AD13 -to SW[2]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[2]
set_location_assignment PIN_AC8 -to SW[3]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[3]
set_location_assignment PIN_W11 -to SW[4]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[4]
set_location_assignment PIN_AB10 -to SW[5]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[5]
set_location_assignment PIN_V10 -to SW[6]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[6]
set_location_assignment PIN_AC10 -to SW[7]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[7]
set_location_assignment PIN_Y11 -to SW[8]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[8]
set_location_assignment PIN_AE19 -to SW[9]
set_instance_assignment -name IO_STANDARD "1.2 V" -to SW[9]

#============================================================
# SEG7
#============================================================
set_location_assignment PIN_V19 -to HEX0[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[0]
set_location_assignment PIN_V18 -to HEX0[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[1]
set_location_assignment PIN_V17 -to HEX0[2]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[2]
set_location_assignment PIN_W18 -to HEX0[3]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[3]
set_location_assignment PIN_Y20 -to HEX0[4]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[4]
set_location_assignment PIN_Y19 -to HEX0[5]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[5]
set_location_assignment PIN_Y18 -to HEX0[6]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX0[6]
set_location_assignment PIN_AA18 -to HEX1[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[0]
set_location_assignment PIN_AD26 -to HEX1[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[1]
set_location_assignment PIN_AB19 -to HEX1[2]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[2]
set_location_assignment PIN_AE26 -to HEX1[3]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[3]
set_location_assignment PIN_AE25 -to HEX1[4]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[4]
set_location_assignment PIN_AC19 -to HEX1[5]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[5]
set_location_assignment PIN_AF24 -to HEX1[6]
set_instance_assignment -name IO_STANDARD "1.2 V" -to HEX1[6]

#============================================================
# HDMI-TX
#============================================================
set_location_assignment PIN_U26 -to HDMI_TX_HS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_HS
set_location_assignment PIN_U25 -to HDMI_TX_VS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_VS
set_location_assignment PIN_Y25 -to HDMI_TX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_CLK
set_location_assignment PIN_Y26 -to HDMI_TX_DE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_DE
set_location_assignment PIN_T12 -to HDMI_TX_INT
set_instance_assignment -name IO_STANDARD "1.2 V" -to HDMI_TX_INT
set_location_assignment PIN_V23 -to HDMI_TX_D[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[0]
set_location_assignment PIN_AA26 -to HDMI_TX_D[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[1]
set_location_assignment PIN_W25 -to HDMI_TX_D[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[2]
set_location_assignment PIN_W26 -to HDMI_TX_D[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[3]
set_location_assignment PIN_V24 -to HDMI_TX_D[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[4]
set_location_assignment PIN_V25 -to HDMI_TX_D[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[5]
set_location_assignment PIN_U24 -to HDMI_TX_D[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[6]
set_location_assignment PIN_T23 -to HDMI_TX_D[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[7]
set_location_assignment PIN_T24 -to HDMI_TX_D[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[8]
set_location_assignment PIN_T26 -to HDMI_TX_D[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[9]
set_location_assignment PIN_R23 -to HDMI_TX_D[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[10]
set_location_assignment PIN_R25 -to HDMI_TX_D[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[11]
set_location_assignment PIN_P22 -to HDMI_TX_D[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[12]
set_location_assignment PIN_P23 -to HDMI_TX_D[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[13]
set_location_assignment PIN_N25 -to HDMI_TX_D[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[14]
set_location_assignment PIN_P26 -to HDMI_TX_D[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[15]
set_location_assignment PIN_P21 -to HDMI_TX_D[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[16]
set_location_assignment PIN_R24 -to HDMI_TX_D[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[17]
set_location_assignment PIN_R26 -to HDMI_TX_D[18]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[18]
set_location_assignment PIN_AB26 -to HDMI_TX_D[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[19]
set_location_assignment PIN_AA24 -to HDMI_TX_D[20]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[20]
set_location_assignment PIN_AB25 -to HDMI_TX_D[21]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[21]
set_location_assignment PIN_AC25 -to HDMI_TX_D[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[22]
set_location_assignment PIN_AD25 -to HDMI_TX_D[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_D[23]

#============================================================
# ADC SPI
#============================================================
set_location_assignment PIN_AB22 -to ADC_CONVST
set_instance_assignment -name IO_STANDARD "1.2 V" -to ADC_CONVST
set_location_assignment PIN_AA21 -to ADC_SCK
set_instance_assignment -name IO_STANDARD "1.2 V" -to ADC_SCK
set_location_assignment PIN_Y10 -to ADC_SDI
set_instance_assignment -name IO_STANDARD "1.2 V" -to ADC_SDI
set_location_assignment PIN_W10 -to ADC_SDO
set_instance_assignment -name IO_STANDARD "1.2 V" -to ADC_SDO

#============================================================
# Audio
#============================================================
set_location_assignment PIN_C7 -to AUD_ADCLRCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_ADCLRCK
set_location_assignment PIN_D7 -to AUD_ADCDAT
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_ADCDAT
set_location_assignment PIN_G10 -to AUD_DACLRCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_DACLRCK
set_location_assignment PIN_H10 -to AUD_DACDAT
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_DACDAT
set_location_assignment PIN_D6 -to AUD_XCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_XCK
set_location_assignment PIN_E6 -to AUD_BCLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to AUD_BCLK

#============================================================
# I2C for Audio/HDMI-TX/Si5338/HSMC
#============================================================
set_location_assignment PIN_B7 -to I2C_SCL
set_instance_assignment -name IO_STANDARD "2.5 V" -to I2C_SCL
set_location_assignment PIN_G11 -to I2C_SDA
set_instance_assignment -name IO_STANDARD "2.5 V" -to I2C_SDA

#============================================================
# SDCARD
#============================================================
set_location_assignment PIN_W8 -to SD_CMD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD
set_location_assignment PIN_AB6 -to SD_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK
set_location_assignment PIN_U7 -to SD_DAT[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[0]
set_location_assignment PIN_T7 -to SD_DAT[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[1]
set_location_assignment PIN_V8 -to SD_DAT[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[2]
set_location_assignment PIN_T8 -to SD_DAT[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[3]

#============================================================
# Uart to USB
#============================================================
set_location_assignment PIN_L9 -to UART_TX
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_TX
set_location_assignment PIN_M9 -to UART_RX
set_instance_assignment -name IO_STANDARD "2.5 V" -to UART_RX

#============================================================
# SRAM
#============================================================
set_location_assignment PIN_B25 -to SRAM_A[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[0]
set_location_assignment PIN_B26 -to SRAM_A[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[1]
set_location_assignment PIN_H19 -to SRAM_A[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[2]
set_location_assignment PIN_H20 -to SRAM_A[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[3]
set_location_assignment PIN_D25 -to SRAM_A[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[4]
set_location_assignment PIN_C25 -to SRAM_A[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[5]
set_location_assignment PIN_J20 -to SRAM_A[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[6]
set_location_assignment PIN_J21 -to SRAM_A[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[7]
set_location_assignment PIN_D22 -to SRAM_A[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[8]
set_location_assignment PIN_E23 -to SRAM_A[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[9]
set_location_assignment PIN_G20 -to SRAM_A[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[10]
set_location_assignment PIN_F21 -to SRAM_A[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[11]
set_location_assignment PIN_E21 -to SRAM_A[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[12]
set_location_assignment PIN_F22 -to SRAM_A[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[13]
set_location_assignment PIN_J25 -to SRAM_A[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[14]
set_location_assignment PIN_J26 -to SRAM_A[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[15]
set_location_assignment PIN_N24 -to SRAM_A[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[16]
set_location_assignment PIN_M24 -to SRAM_A[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_A[17]
set_location_assignment PIN_E24 -to SRAM_D[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[0]
set_location_assignment PIN_E25 -to SRAM_D[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[1]
set_location_assignment PIN_K24 -to SRAM_D[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[2]
set_location_assignment PIN_K23 -to SRAM_D[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[3]
set_location_assignment PIN_F24 -to SRAM_D[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[4]
set_location_assignment PIN_G24 -to SRAM_D[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[5]
set_location_assignment PIN_L23 -to SRAM_D[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[6]
set_location_assignment PIN_L24 -to SRAM_D[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[7]
set_location_assignment PIN_H23 -to SRAM_D[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[8]
set_location_assignment PIN_H24 -to SRAM_D[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[9]
set_location_assignment PIN_H22 -to SRAM_D[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[10]
set_location_assignment PIN_J23 -to SRAM_D[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[11]
set_location_assignment PIN_F23 -to SRAM_D[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[12]
set_location_assignment PIN_G22 -to SRAM_D[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[13]
set_location_assignment PIN_L22 -to SRAM_D[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[14]
set_location_assignment PIN_K21 -to SRAM_D[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_D[15]
set_location_assignment PIN_M25 -to SRAM_UB_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_UB_n
set_location_assignment PIN_H25 -to SRAM_LB_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_LB_n
set_location_assignment PIN_N23 -to SRAM_CE_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_CE_n
set_location_assignment PIN_M22 -to SRAM_OE_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_OE_n
set_location_assignment PIN_G25 -to SRAM_WE_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_WE_n

#============================================================
# LPDDR2
#============================================================
set_location_assignment PIN_N10 -to DDR2LP_CK_p
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_CK_p -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_P10 -to DDR2LP_CK_n
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_CK_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_V13 -to DDR2LP_DQS_p[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_p[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_W13 -to DDR2LP_DQS_n[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_U14 -to DDR2LP_DQS_p[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_p[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_V14 -to DDR2LP_DQS_n[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_n[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_V15 -to DDR2LP_DQS_p[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_p[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_W15 -to DDR2LP_DQS_n[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_n[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_W16 -to DDR2LP_DQS_p[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_p[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_W17 -to DDR2LP_DQS_n[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSUL" -to DDR2LP_DQS_n[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF14 -to DDR2LP_CKE[0]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CKE[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE13 -to DDR2LP_CKE[1]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CKE[1]
set_location_assignment PIN_R11 -to DDR2LP_CS_n[0]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_T11 -to DDR2LP_CS_n[1]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CS_n[1]
set_location_assignment PIN_AF11 -to DDR2LP_DM[0]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DM[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE18 -to DDR2LP_DM[1]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DM[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE20 -to DDR2LP_DM[2]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DM[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE24 -to DDR2LP_DM[3]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DM[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE11 -to DDR2LP_OCT_RZQ
set_instance_assignment -name IO_STANDARD "1.2 V" -to DDR2LP_OCT_RZQ
set_location_assignment PIN_AA14 -to DDR2LP_DQ[0]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_Y14 -to DDR2LP_DQ[1]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD11 -to DDR2LP_DQ[2]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD12 -to DDR2LP_DQ[3]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_Y13 -to DDR2LP_DQ[4]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_W12 -to DDR2LP_DQ[5]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD10 -to DDR2LP_DQ[6]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF12 -to DDR2LP_DQ[7]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AC15 -to DDR2LP_DQ[8]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AB15 -to DDR2LP_DQ[9]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AC14 -to DDR2LP_DQ[10]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[10] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF13 -to DDR2LP_DQ[11]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[11] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AB16 -to DDR2LP_DQ[12]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[12] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AA16 -to DDR2LP_DQ[13]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[13] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE14 -to DDR2LP_DQ[14]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[14] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF18 -to DDR2LP_DQ[15]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[15] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD16 -to DDR2LP_DQ[16]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[16] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD17 -to DDR2LP_DQ[17]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[17] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AC18 -to DDR2LP_DQ[18]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[18] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF19 -to DDR2LP_DQ[19]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[19] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AC17 -to DDR2LP_DQ[20]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[20] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AB17 -to DDR2LP_DQ[21]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[21] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF21 -to DDR2LP_DQ[22]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[22] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE21 -to DDR2LP_DQ[23]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[23] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE15 -to DDR2LP_DQ[24]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[24] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE16 -to DDR2LP_DQ[25]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[25] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AC20 -to DDR2LP_DQ[26]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[26] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD21 -to DDR2LP_DQ[27]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[27] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF16 -to DDR2LP_DQ[28]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[28] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF17 -to DDR2LP_DQ[29]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[29] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AD23 -to DDR2LP_DQ[30]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[30] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF23 -to DDR2LP_DQ[31]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_DQ[31] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE6 -to DDR2LP_CA[0]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF6 -to DDR2LP_CA[1]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF7 -to DDR2LP_CA[2]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF8 -to DDR2LP_CA[3]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_U10 -to DDR2LP_CA[4]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_U11 -to DDR2LP_CA[5]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AE9 -to DDR2LP_CA[6]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AF9 -to DDR2LP_CA[7]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AB12 -to DDR2LP_CA[8]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_location_assignment PIN_AB11 -to DDR2LP_CA[9]
set_instance_assignment -name IO_STANDARD "1.2-V HSUL" -to DDR2LP_CA[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0


#============================================================
# GPIO, GPIO connect to D8M-GPIO
#============================================================
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CAMERA_I2C_SCL
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CAMERA_I2C_SDA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CAMERA_PWDN_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_CS_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_I2C_SCL
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_I2C_SDA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_MCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_D[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_HS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_PIXEL_VS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_REFCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MIPI_RESET_n
set_location_assignment PIN_V20 -to CAMERA_I2C_SCL
set_location_assignment PIN_W21 -to CAMERA_I2C_SDA
set_location_assignment PIN_V22 -to CAMERA_PWDN_n
set_location_assignment PIN_AD6 -to MIPI_CS_n
set_location_assignment PIN_Y23 -to MIPI_I2C_SCL
set_location_assignment PIN_AA23 -to MIPI_I2C_SDA
set_location_assignment PIN_W20 -to MIPI_MCLK

#pin 0 of GPIO
#set_location_assignment PIN_T21 -to MIPI_PIXEL_CLK

#pin 1 of GPIO
set_location_assignment PIN_D26 -to MIPI_PIXEL_CLK

set_location_assignment PIN_E26 -to MIPI_PIXEL_D[0]
set_location_assignment PIN_K26 -to MIPI_PIXEL_D[1]
set_location_assignment PIN_M26 -to MIPI_PIXEL_D[2]
set_location_assignment PIN_M21 -to MIPI_PIXEL_D[3]
set_location_assignment PIN_P20 -to MIPI_PIXEL_D[4]
set_location_assignment PIN_T22 -to MIPI_PIXEL_D[5]
set_location_assignment PIN_T19 -to MIPI_PIXEL_D[6]
set_location_assignment PIN_U19 -to MIPI_PIXEL_D[7]
set_location_assignment PIN_U22 -to MIPI_PIXEL_D[8]
set_location_assignment PIN_P8 -to MIPI_PIXEL_D[9]
set_location_assignment PIN_AD7 -to MIPI_PIXEL_HS
set_location_assignment PIN_AA7 -to MIPI_PIXEL_VS
set_location_assignment PIN_G26 -to MIPI_REFCLK
set_location_assignment PIN_U20 -to MIPI_RESET_n


#============================================================
# End of pin assignments by Terasic System Builder
#============================================================


set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE EPCQ256
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[10] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[11] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[12] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[13] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[14] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[15] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[16] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[17] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[18] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[19] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[20] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[21] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[22] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[23] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[24] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[25] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[26] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[27] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[28] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[29] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[30] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQ[31] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_p[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_p[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_p[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_p[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_p[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_p[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_p[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_p[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_p[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_p[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_p[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_p[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_n[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_n[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_n[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_n[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_n[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_n[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DQS_n[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 4 -to DDR2LP_DQS_n[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D6_DELAY 0 -to DDR2LP_DQS_n[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 2 -to DDR2LP_CK_p -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CK_p -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name D5_DELAY 2 -to DDR2LP_CK_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CK_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CA[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_CKE[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DM[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DM[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DM[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 34 OHM WITH CALIBRATION" -to DDR2LP_DM[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[10] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[11] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[12] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[13] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[14] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[15] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[16] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[17] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[18] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[19] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[20] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[21] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[22] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[23] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[24] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[25] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[26] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[27] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[28] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[29] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[30] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQ[31] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DM[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DM[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DM[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DM[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_p[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_p[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_p[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_p[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_n[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_n[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_DQS_n[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[4] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[5] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[6] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[7] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[8] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CA[9] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CS_n[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CKE[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CK_p -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to DDR2LP_CK_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|mem_if_lpddr2_emif|pll0|pll_afi_clk -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_lpddr2_emif|pll0|pll_avl_clk -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_lpddr2_emif|pll0|pll_config_clk -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|ureset|phy_reset_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_lpddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|mem_if_lpddr2_emif -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|mem_if_lpddr2_emif|pll0|fbout -tag __D8M_QSYS_mem_if_lpddr2_emif_p0
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ON
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp

set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name QIP_FILE D8M_QSYS/synthesis/D8M_QSYS.qip
set_global_assignment -name VERILOG_FILE v/FpsMonitor.v
set_global_assignment -name QIP_FILE v/pll0.qip
set_global_assignment -name SIP_FILE v/pll0.sip
set_global_assignment -name QIP_FILE v/pll1.qip
set_global_assignment -name SIP_FILE v/pll1.sip
set_global_assignment -name SDC_FILE C5G_D8M.SDC
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top