m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vlab1a
!s110 1642012639
!i10b 1
!s100 [HJa_J>I[AQe9iYA1Kj3h1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
I04]`ORQnRW?g;16V=TAz=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/rizne/Desktop/eec180/lab1a/sim1
w1642011330
8C:/Users/rizne/Desktop/eec180/lab1a/lab1a.v
FC:/Users/rizne/Desktop/eec180/lab1a/lab1a.v
!i122 0
L0 6 36
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1642012639.000000
!s107 C:/Users/rizne/Desktop/eec180/lab1a/lab1a.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rizne/Desktop/eec180/lab1a/lab1a.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_lab1a
!s110 1642012640
!i10b 1
!s100 L]6]:f1>Vfo@eU@BlC=7j2
R0
I1KCMH^PNbme3;EHd:?;HF3
R1
R2
w1642012483
8C:/Users/rizne/Desktop/eec180/lab1a/tb_lab1a.v
FC:/Users/rizne/Desktop/eec180/lab1a/tb_lab1a.v
!i122 1
L0 2 31
R3
r1
!s85 0
31
R4
!s107 C:/Users/rizne/Desktop/eec180/lab1a/tb_lab1a.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rizne/Desktop/eec180/lab1a/tb_lab1a.v|
!i113 1
R5
R6
