ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f4xx_hal_msp.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_MspInit
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
  29              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 2


  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  30              		.loc 1 66 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35 0000 82B0     		sub	sp, sp, #8
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              	.LBB2:
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 71 0
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 3


  45 000e 5A64     		str	r2, [r3, #68]
  46 0010 5A6C     		ldr	r2, [r3, #68]
  47 0012 02F48042 		and	r2, r2, #16384
  48 0016 0092     		str	r2, [sp]
  49 0018 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              	.LBB3:
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 0
  53 001a 0191     		str	r1, [sp, #4]
  54 001c 1A6C     		ldr	r2, [r3, #64]
  55 001e 42F08052 		orr	r2, r2, #268435456
  56 0022 1A64     		str	r2, [r3, #64]
  57 0024 1B6C     		ldr	r3, [r3, #64]
  58 0026 03F08053 		and	r3, r3, #268435456
  59 002a 0193     		str	r3, [sp, #4]
  60 002c 019B     		ldr	r3, [sp, #4]
  61              	.LBE3:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  62              		.loc 1 79 0
  63 002e 02B0     		add	sp, sp, #8
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 0
  66              		@ sp needed
  67 0030 7047     		bx	lr
  68              	.L4:
  69 0032 00BF     		.align	2
  70              	.L3:
  71 0034 00380240 		.word	1073887232
  72              		.cfi_endproc
  73              	.LFE130:
  75              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  76              		.align	2
  77              		.global	HAL_SPI_MspInit
  78              		.thumb
  79              		.thumb_func
  81              	HAL_SPI_MspInit:
  82              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  83              		.loc 1 88 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 32
  86              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 4


  87              	.LVL0:
  88 0000 30B5     		push	{r4, r5, lr}
  89              	.LCFI2:
  90              		.cfi_def_cfa_offset 12
  91              		.cfi_offset 4, -12
  92              		.cfi_offset 5, -8
  93              		.cfi_offset 14, -4
  94 0002 89B0     		sub	sp, sp, #36
  95              	.LCFI3:
  96              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  97              		.loc 1 89 0
  98 0004 0023     		movs	r3, #0
  99 0006 0393     		str	r3, [sp, #12]
 100 0008 0493     		str	r3, [sp, #16]
 101 000a 0593     		str	r3, [sp, #20]
 102 000c 0693     		str	r3, [sp, #24]
 103 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 104              		.loc 1 90 0
 105 0010 0268     		ldr	r2, [r0]
 106 0012 264B     		ldr	r3, .L9
 107 0014 9A42     		cmp	r2, r3
 108 0016 46D1     		bne	.L5
 109 0018 0446     		mov	r4, r0
 110              	.LBB4:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 111              		.loc 1 96 0
 112 001a 0025     		movs	r5, #0
 113 001c 0195     		str	r5, [sp, #4]
 114 001e 03F58433 		add	r3, r3, #67584
 115 0022 5A6C     		ldr	r2, [r3, #68]
 116 0024 42F48052 		orr	r2, r2, #4096
 117 0028 5A64     		str	r2, [r3, #68]
 118 002a 5A6C     		ldr	r2, [r3, #68]
 119 002c 02F48052 		and	r2, r2, #4096
 120 0030 0192     		str	r2, [sp, #4]
 121 0032 019A     		ldr	r2, [sp, #4]
 122              	.LBE4:
 123              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 124              		.loc 1 98 0
 125 0034 0295     		str	r5, [sp, #8]
 126 0036 1A6B     		ldr	r2, [r3, #48]
 127 0038 42F00102 		orr	r2, r2, #1
 128 003c 1A63     		str	r2, [r3, #48]
 129 003e 1B6B     		ldr	r3, [r3, #48]
 130 0040 03F00103 		and	r3, r3, #1
 131 0044 0293     		str	r3, [sp, #8]
 132 0046 029B     		ldr	r3, [sp, #8]
 133              	.LBE5:
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 5


  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 134              		.loc 1 103 0
 135 0048 A023     		movs	r3, #160
 136 004a 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137              		.loc 1 104 0
 138 004c 0223     		movs	r3, #2
 139 004e 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 140              		.loc 1 106 0
 141 0050 0323     		movs	r3, #3
 142 0052 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 143              		.loc 1 107 0
 144 0054 0523     		movs	r3, #5
 145 0056 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 146              		.loc 1 108 0
 147 0058 03A9     		add	r1, sp, #12
 148 005a 1548     		ldr	r0, .L9+4
 149              	.LVL1:
 150 005c FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL2:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 152              		.loc 1 112 0
 153 0060 1448     		ldr	r0, .L9+8
 154 0062 154B     		ldr	r3, .L9+12
 155 0064 0360     		str	r3, [r0]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 156              		.loc 1 113 0
 157 0066 4FF0C063 		mov	r3, #100663296
 158 006a 4360     		str	r3, [r0, #4]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 159              		.loc 1 114 0
 160 006c 4023     		movs	r3, #64
 161 006e 8360     		str	r3, [r0, #8]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 162              		.loc 1 115 0
 163 0070 C560     		str	r5, [r0, #12]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 164              		.loc 1 116 0
 165 0072 4FF48063 		mov	r3, #1024
 166 0076 0361     		str	r3, [r0, #16]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 167              		.loc 1 117 0
 168 0078 4561     		str	r5, [r0, #20]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 169              		.loc 1 118 0
 170 007a 8561     		str	r5, [r0, #24]
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 6


 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 171              		.loc 1 119 0
 172 007c C561     		str	r5, [r0, #28]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 173              		.loc 1 120 0
 174 007e 4FF40033 		mov	r3, #131072
 175 0082 0362     		str	r3, [r0, #32]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 176              		.loc 1 121 0
 177 0084 4562     		str	r5, [r0, #36]
 122:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 178              		.loc 1 122 0
 179 0086 FFF7FEFF 		bl	HAL_DMA_Init
 180              	.LVL3:
 181 008a 08B1     		cbz	r0, .L7
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 124:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 182              		.loc 1 124 0
 183 008c FFF7FEFF 		bl	Error_Handler
 184              	.LVL4:
 185              	.L7:
 125:Core/Src/stm32f4xx_hal_msp.c ****     }
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 186              		.loc 1 127 0
 187 0090 084B     		ldr	r3, .L9+8
 188 0092 A364     		str	r3, [r4, #72]
 189 0094 9C63     		str	r4, [r3, #56]
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt Init */
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 190              		.loc 1 130 0
 191 0096 0022     		movs	r2, #0
 192 0098 1146     		mov	r1, r2
 193 009a 2320     		movs	r0, #35
 194 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 195              	.LVL5:
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 196              		.loc 1 131 0
 197 00a0 2320     		movs	r0, #35
 198 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 199              	.LVL6:
 200              	.L5:
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c ****   }
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** }
 201              		.loc 1 137 0
 202 00a6 09B0     		add	sp, sp, #36
 203              	.LCFI4:
 204              		.cfi_def_cfa_offset 12
 205              		@ sp needed
 206 00a8 30BD     		pop	{r4, r5, pc}
 207              	.L10:
 208 00aa 00BF     		.align	2
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 7


 209              	.L9:
 210 00ac 00300140 		.word	1073819648
 211 00b0 00000240 		.word	1073872896
 212 00b4 00000000 		.word	hdma_spi1_tx
 213 00b8 58640240 		.word	1073898584
 214              		.cfi_endproc
 215              	.LFE131:
 217              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 218              		.align	2
 219              		.global	HAL_SPI_MspDeInit
 220              		.thumb
 221              		.thumb_func
 223              	HAL_SPI_MspDeInit:
 224              	.LFB132:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** /**
 140:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 141:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 142:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 143:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 144:Core/Src/stm32f4xx_hal_msp.c **** */
 145:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 146:Core/Src/stm32f4xx_hal_msp.c **** {
 225              		.loc 1 146 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              	.LVL7:
 147:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 230              		.loc 1 147 0
 231 0000 0268     		ldr	r2, [r0]
 232 0002 0B4B     		ldr	r3, .L15
 233 0004 9A42     		cmp	r2, r3
 234 0006 11D1     		bne	.L14
 146:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 235              		.loc 1 146 0
 236 0008 10B5     		push	{r4, lr}
 237              	.LCFI5:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 4, -8
 240              		.cfi_offset 14, -4
 241 000a 0446     		mov	r4, r0
 148:Core/Src/stm32f4xx_hal_msp.c ****   {
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 242              		.loc 1 153 0
 243 000c 094A     		ldr	r2, .L15+4
 244 000e 536C     		ldr	r3, [r2, #68]
 245 0010 23F48053 		bic	r3, r3, #4096
 246 0014 5364     		str	r3, [r2, #68]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 156:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 157:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 8


 158:Core/Src/stm32f4xx_hal_msp.c ****     */
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 247              		.loc 1 159 0
 248 0016 A021     		movs	r1, #160
 249 0018 0748     		ldr	r0, .L15+8
 250              	.LVL8:
 251 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 252              	.LVL9:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 253              		.loc 1 162 0
 254 001e A06C     		ldr	r0, [r4, #72]
 255 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 256              	.LVL10:
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 257              		.loc 1 165 0
 258 0024 2320     		movs	r0, #35
 259 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 260              	.LVL11:
 261 002a 10BD     		pop	{r4, pc}
 262              	.LVL12:
 263              	.L14:
 264              	.LCFI6:
 265              		.cfi_def_cfa_offset 0
 266              		.cfi_restore 4
 267              		.cfi_restore 14
 268 002c 7047     		bx	lr
 269              	.L16:
 270 002e 00BF     		.align	2
 271              	.L15:
 272 0030 00300140 		.word	1073819648
 273 0034 00380240 		.word	1073887232
 274 0038 00000240 		.word	1073872896
 275              		.cfi_endproc
 276              	.LFE132:
 278              		.text
 279              	.Letext0:
 280              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\mach
 281              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\sys\
 282              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 283              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 284              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 285              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 286              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 287              		.file 9 "Drivers/CMSIS/Include/core_cm4.h"
 288              		.file 10 "Core/Inc/main.h"
 289              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\master\AppData\Local\Temp\ccr0JTzj.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:22     .text.HAL_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:71     .text.HAL_MspInit:00000034 $d
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:76     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:81     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:210    .text.HAL_SPI_MspInit:000000ac $d
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:218    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:223    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\master\AppData\Local\Temp\ccr0JTzj.s:272    .text.HAL_SPI_MspDeInit:00000030 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
