/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set SS_1__0__MASK, 0x20
.set SS_1__0__PC, CYREG_PRT1_PC5
.set SS_1__0__PORT, 1
.set SS_1__0__SHIFT, 5
.set SS_1__AG, CYREG_PRT1_AG
.set SS_1__AMUX, CYREG_PRT1_AMUX
.set SS_1__BIE, CYREG_PRT1_BIE
.set SS_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SS_1__BYP, CYREG_PRT1_BYP
.set SS_1__CTL, CYREG_PRT1_CTL
.set SS_1__DM0, CYREG_PRT1_DM0
.set SS_1__DM1, CYREG_PRT1_DM1
.set SS_1__DM2, CYREG_PRT1_DM2
.set SS_1__DR, CYREG_PRT1_DR
.set SS_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SS_1__MASK, 0x20
.set SS_1__PORT, 1
.set SS_1__PRT, CYREG_PRT1_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SS_1__PS, CYREG_PRT1_PS
.set SS_1__SHIFT, 5
.set SS_1__SLW, CYREG_PRT1_SLW

/* SS_2 */
.set SS_2__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set SS_2__0__MASK, 0x20
.set SS_2__0__PC, CYREG_PRT5_PC5
.set SS_2__0__PORT, 5
.set SS_2__0__SHIFT, 5
.set SS_2__AG, CYREG_PRT5_AG
.set SS_2__AMUX, CYREG_PRT5_AMUX
.set SS_2__BIE, CYREG_PRT5_BIE
.set SS_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SS_2__BYP, CYREG_PRT5_BYP
.set SS_2__CTL, CYREG_PRT5_CTL
.set SS_2__DM0, CYREG_PRT5_DM0
.set SS_2__DM1, CYREG_PRT5_DM1
.set SS_2__DM2, CYREG_PRT5_DM2
.set SS_2__DR, CYREG_PRT5_DR
.set SS_2__INP_DIS, CYREG_PRT5_INP_DIS
.set SS_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SS_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SS_2__LCD_EN, CYREG_PRT5_LCD_EN
.set SS_2__MASK, 0x20
.set SS_2__PORT, 5
.set SS_2__PRT, CYREG_PRT5_PRT
.set SS_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SS_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SS_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SS_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SS_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SS_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SS_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SS_2__PS, CYREG_PRT5_PS
.set SS_2__SHIFT, 5
.set SS_2__SLW, CYREG_PRT5_SLW

/* ADC_1 */
.set ADC_1_Bypass_P32__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set ADC_1_Bypass_P32__0__MASK, 0x04
.set ADC_1_Bypass_P32__0__PC, CYREG_PRT3_PC2
.set ADC_1_Bypass_P32__0__PORT, 3
.set ADC_1_Bypass_P32__0__SHIFT, 2
.set ADC_1_Bypass_P32__AG, CYREG_PRT3_AG
.set ADC_1_Bypass_P32__AMUX, CYREG_PRT3_AMUX
.set ADC_1_Bypass_P32__BIE, CYREG_PRT3_BIE
.set ADC_1_Bypass_P32__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ADC_1_Bypass_P32__BYP, CYREG_PRT3_BYP
.set ADC_1_Bypass_P32__CTL, CYREG_PRT3_CTL
.set ADC_1_Bypass_P32__DM0, CYREG_PRT3_DM0
.set ADC_1_Bypass_P32__DM1, CYREG_PRT3_DM1
.set ADC_1_Bypass_P32__DM2, CYREG_PRT3_DM2
.set ADC_1_Bypass_P32__DR, CYREG_PRT3_DR
.set ADC_1_Bypass_P32__INP_DIS, CYREG_PRT3_INP_DIS
.set ADC_1_Bypass_P32__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ADC_1_Bypass_P32__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ADC_1_Bypass_P32__LCD_EN, CYREG_PRT3_LCD_EN
.set ADC_1_Bypass_P32__MASK, 0x04
.set ADC_1_Bypass_P32__PORT, 3
.set ADC_1_Bypass_P32__PRT, CYREG_PRT3_PRT
.set ADC_1_Bypass_P32__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ADC_1_Bypass_P32__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ADC_1_Bypass_P32__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ADC_1_Bypass_P32__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ADC_1_Bypass_P32__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ADC_1_Bypass_P32__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ADC_1_Bypass_P32__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ADC_1_Bypass_P32__PS, CYREG_PRT3_PS
.set ADC_1_Bypass_P32__SHIFT, 2
.set ADC_1_Bypass_P32__SLW, CYREG_PRT3_SLW
.set ADC_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_1_DEC__CR, CYREG_DEC_CR
.set ADC_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_1_DEC__PM_ACT_MSK, 0x01
.set ADC_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_1_DEC__PM_STBY_MSK, 0x01
.set ADC_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_1_DEC__SR, CYREG_DEC_SR
.set ADC_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_1_IRQ__INTC_MASK, 0x20000000
.set ADC_1_IRQ__INTC_NUMBER, 29
.set ADC_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_1_theACLK__INDEX, 0x00
.set ADC_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_1_theACLK__PM_STBY_MSK, 0x01

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set LED_1__0__MASK, 0x02
.set LED_1__0__PC, CYREG_PRT5_PC1
.set LED_1__0__PORT, 5
.set LED_1__0__SHIFT, 1
.set LED_1__AG, CYREG_PRT5_AG
.set LED_1__AMUX, CYREG_PRT5_AMUX
.set LED_1__BIE, CYREG_PRT5_BIE
.set LED_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_1__BYP, CYREG_PRT5_BYP
.set LED_1__CTL, CYREG_PRT5_CTL
.set LED_1__DM0, CYREG_PRT5_DM0
.set LED_1__DM1, CYREG_PRT5_DM1
.set LED_1__DM2, CYREG_PRT5_DM2
.set LED_1__DR, CYREG_PRT5_DR
.set LED_1__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_1__MASK, 0x02
.set LED_1__PORT, 5
.set LED_1__PRT, CYREG_PRT5_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_1__PS, CYREG_PRT5_PS
.set LED_1__SHIFT, 1
.set LED_1__SLW, CYREG_PRT5_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT1_PC6
.set MISO_1__0__PORT, 1
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT1_AG
.set MISO_1__AMUX, CYREG_PRT1_AMUX
.set MISO_1__BIE, CYREG_PRT1_BIE
.set MISO_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_1__BYP, CYREG_PRT1_BYP
.set MISO_1__CTL, CYREG_PRT1_CTL
.set MISO_1__DM0, CYREG_PRT1_DM0
.set MISO_1__DM1, CYREG_PRT1_DM1
.set MISO_1__DM2, CYREG_PRT1_DM2
.set MISO_1__DR, CYREG_PRT1_DR
.set MISO_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 1
.set MISO_1__PRT, CYREG_PRT1_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_1__PS, CYREG_PRT1_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT1_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set MISO_2__0__MASK, 0x40
.set MISO_2__0__PC, CYREG_PRT5_PC6
.set MISO_2__0__PORT, 5
.set MISO_2__0__SHIFT, 6
.set MISO_2__AG, CYREG_PRT5_AG
.set MISO_2__AMUX, CYREG_PRT5_AMUX
.set MISO_2__BIE, CYREG_PRT5_BIE
.set MISO_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MISO_2__BYP, CYREG_PRT5_BYP
.set MISO_2__CTL, CYREG_PRT5_CTL
.set MISO_2__DM0, CYREG_PRT5_DM0
.set MISO_2__DM1, CYREG_PRT5_DM1
.set MISO_2__DM2, CYREG_PRT5_DM2
.set MISO_2__DR, CYREG_PRT5_DR
.set MISO_2__INP_DIS, CYREG_PRT5_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT5_LCD_EN
.set MISO_2__MASK, 0x40
.set MISO_2__PORT, 5
.set MISO_2__PRT, CYREG_PRT5_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MISO_2__PS, CYREG_PRT5_PS
.set MISO_2__SHIFT, 6
.set MISO_2__SLW, CYREG_PRT5_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MOSI_1__0__MASK, 0x80
.set MOSI_1__0__PC, CYREG_PRT1_PC7
.set MOSI_1__0__PORT, 1
.set MOSI_1__0__SHIFT, 7
.set MOSI_1__AG, CYREG_PRT1_AG
.set MOSI_1__AMUX, CYREG_PRT1_AMUX
.set MOSI_1__BIE, CYREG_PRT1_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT1_BYP
.set MOSI_1__CTL, CYREG_PRT1_CTL
.set MOSI_1__DM0, CYREG_PRT1_DM0
.set MOSI_1__DM1, CYREG_PRT1_DM1
.set MOSI_1__DM2, CYREG_PRT1_DM2
.set MOSI_1__DR, CYREG_PRT1_DR
.set MOSI_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MOSI_1__MASK, 0x80
.set MOSI_1__PORT, 1
.set MOSI_1__PRT, CYREG_PRT1_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT1_PS
.set MOSI_1__SHIFT, 7
.set MOSI_1__SLW, CYREG_PRT1_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set MOSI_2__0__MASK, 0x80
.set MOSI_2__0__PC, CYREG_PRT5_PC7
.set MOSI_2__0__PORT, 5
.set MOSI_2__0__SHIFT, 7
.set MOSI_2__AG, CYREG_PRT5_AG
.set MOSI_2__AMUX, CYREG_PRT5_AMUX
.set MOSI_2__BIE, CYREG_PRT5_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT5_BYP
.set MOSI_2__CTL, CYREG_PRT5_CTL
.set MOSI_2__DM0, CYREG_PRT5_DM0
.set MOSI_2__DM1, CYREG_PRT5_DM1
.set MOSI_2__DM2, CYREG_PRT5_DM2
.set MOSI_2__DR, CYREG_PRT5_DR
.set MOSI_2__INP_DIS, CYREG_PRT5_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MOSI_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MOSI_2__LCD_EN, CYREG_PRT5_LCD_EN
.set MOSI_2__MASK, 0x80
.set MOSI_2__PORT, 5
.set MOSI_2__PRT, CYREG_PRT5_PRT
.set MOSI_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT5_PS
.set MOSI_2__SHIFT, 7
.set MOSI_2__SLW, CYREG_PRT5_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set SCLK_1__0__MASK, 0x10
.set SCLK_1__0__PC, CYREG_PRT1_PC4
.set SCLK_1__0__PORT, 1
.set SCLK_1__0__SHIFT, 4
.set SCLK_1__AG, CYREG_PRT1_AG
.set SCLK_1__AMUX, CYREG_PRT1_AMUX
.set SCLK_1__BIE, CYREG_PRT1_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT1_BYP
.set SCLK_1__CTL, CYREG_PRT1_CTL
.set SCLK_1__DM0, CYREG_PRT1_DM0
.set SCLK_1__DM1, CYREG_PRT1_DM1
.set SCLK_1__DM2, CYREG_PRT1_DM2
.set SCLK_1__DR, CYREG_PRT1_DR
.set SCLK_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SCLK_1__MASK, 0x10
.set SCLK_1__PORT, 1
.set SCLK_1__PRT, CYREG_PRT1_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT1_PS
.set SCLK_1__SHIFT, 4
.set SCLK_1__SLW, CYREG_PRT1_SLW

/* SCLK_2 */
.set SCLK_2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set SCLK_2__0__MASK, 0x10
.set SCLK_2__0__PC, CYREG_PRT5_PC4
.set SCLK_2__0__PORT, 5
.set SCLK_2__0__SHIFT, 4
.set SCLK_2__AG, CYREG_PRT5_AG
.set SCLK_2__AMUX, CYREG_PRT5_AMUX
.set SCLK_2__BIE, CYREG_PRT5_BIE
.set SCLK_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SCLK_2__BYP, CYREG_PRT5_BYP
.set SCLK_2__CTL, CYREG_PRT5_CTL
.set SCLK_2__DM0, CYREG_PRT5_DM0
.set SCLK_2__DM1, CYREG_PRT5_DM1
.set SCLK_2__DM2, CYREG_PRT5_DM2
.set SCLK_2__DR, CYREG_PRT5_DR
.set SCLK_2__INP_DIS, CYREG_PRT5_INP_DIS
.set SCLK_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SCLK_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SCLK_2__LCD_EN, CYREG_PRT5_LCD_EN
.set SCLK_2__MASK, 0x10
.set SCLK_2__PORT, 5
.set SCLK_2__PRT, CYREG_PRT5_PRT
.set SCLK_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SCLK_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SCLK_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SCLK_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SCLK_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SCLK_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SCLK_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SCLK_2__PS, CYREG_PRT5_PS
.set SCLK_2__SHIFT, 4
.set SCLK_2__SLW, CYREG_PRT5_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB12_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x03
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x08
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x08

/* SPIM_2 */
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x02
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x04
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x04

/* Vout_1 */
.set Vout_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Vout_1__0__MASK, 0x40
.set Vout_1__0__PC, CYREG_PRT3_PC6
.set Vout_1__0__PORT, 3
.set Vout_1__0__SHIFT, 6
.set Vout_1__AG, CYREG_PRT3_AG
.set Vout_1__AMUX, CYREG_PRT3_AMUX
.set Vout_1__BIE, CYREG_PRT3_BIE
.set Vout_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_1__BYP, CYREG_PRT3_BYP
.set Vout_1__CTL, CYREG_PRT3_CTL
.set Vout_1__DM0, CYREG_PRT3_DM0
.set Vout_1__DM1, CYREG_PRT3_DM1
.set Vout_1__DM2, CYREG_PRT3_DM2
.set Vout_1__DR, CYREG_PRT3_DR
.set Vout_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_1__MASK, 0x40
.set Vout_1__PORT, 3
.set Vout_1__PRT, CYREG_PRT3_PRT
.set Vout_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_1__PS, CYREG_PRT3_PS
.set Vout_1__SHIFT, 6
.set Vout_1__SLW, CYREG_PRT3_SLW

/* Vout_2 */
.set Vout_2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Vout_2__0__MASK, 0x80
.set Vout_2__0__PC, CYREG_PRT3_PC7
.set Vout_2__0__PORT, 3
.set Vout_2__0__SHIFT, 7
.set Vout_2__AG, CYREG_PRT3_AG
.set Vout_2__AMUX, CYREG_PRT3_AMUX
.set Vout_2__BIE, CYREG_PRT3_BIE
.set Vout_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_2__BYP, CYREG_PRT3_BYP
.set Vout_2__CTL, CYREG_PRT3_CTL
.set Vout_2__DM0, CYREG_PRT3_DM0
.set Vout_2__DM1, CYREG_PRT3_DM1
.set Vout_2__DM2, CYREG_PRT3_DM2
.set Vout_2__DR, CYREG_PRT3_DR
.set Vout_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_2__MASK, 0x80
.set Vout_2__PORT, 3
.set Vout_2__PRT, CYREG_PRT3_PRT
.set Vout_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_2__PS, CYREG_PRT3_PS
.set Vout_2__SHIFT, 7
.set Vout_2__SLW, CYREG_PRT3_SLW

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_2 */
.set Opamp_2_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x08
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x08
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP3_TR1

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B1_UDB09_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B1_UDB09_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B1_UDB09_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B1_UDB09_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B1_UDB09_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B1_UDB09_F1
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_IO_PC_PRT15_PC4
.set CapSense_CmodCH0__0__PORT, 15
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT15_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT15_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT15_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT15_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU15_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_IO_PC_PRT15_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 15
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT15_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT15_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT15_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT15_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT15_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 15
.set CapSense_CmodCH0__PRT, CYREG_PRT15_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT15_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT15_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 0
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC2_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC2_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC2_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x04
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x04
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC2_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC2_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC2_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC2_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC2_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC2_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC2_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x01
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x02
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x02
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x01
.set CapSense_IsrCH0__INTC_NUMBER, 0
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B1_UDB08_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B1_UDB08_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B1_UDB08_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B1_UDB08_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B1_UDB08_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B1_UDB08_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB08_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB08_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB08_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB08_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB08_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB08_F1
.set CapSense_PortCH0__0__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__0__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__0__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__0__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__0__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__0__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__0__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__0__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__0__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set CapSense_PortCH0__0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__0__MASK, 0x80
.set CapSense_PortCH0__0__PC, CYREG_PRT2_PC7
.set CapSense_PortCH0__0__PORT, 2
.set CapSense_PortCH0__0__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__0__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__0__SHIFT, 7
.set CapSense_PortCH0__0__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__1__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__1__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__1__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__1__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__1__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__1__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__1__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__1__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__1__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__1__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_PortCH0__1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__1__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__1__MASK, 0x40
.set CapSense_PortCH0__1__PC, CYREG_PRT2_PC6
.set CapSense_PortCH0__1__PORT, 2
.set CapSense_PortCH0__1__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__1__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__1__SHIFT, 6
.set CapSense_PortCH0__1__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__10__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__10__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__10__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__10__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__10__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__10__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__10__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__10__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__10__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__10__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__10__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__10__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__10__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__10__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__10__MASK, 0x04
.set CapSense_PortCH0__10__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__10__PORT, 2
.set CapSense_PortCH0__10__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__10__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__10__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__10__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__10__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__10__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__10__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__10__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__10__SHIFT, 2
.set CapSense_PortCH0__10__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__11__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__11__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__11__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__11__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__11__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__11__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__11__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__11__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__11__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__11__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__11__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__11__INTTYPE, CYREG_PICU2_INTTYPE1
.set CapSense_PortCH0__11__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__11__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__11__MASK, 0x02
.set CapSense_PortCH0__11__PC, CYREG_PRT2_PC1
.set CapSense_PortCH0__11__PORT, 2
.set CapSense_PortCH0__11__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__11__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__11__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__11__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__11__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__11__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__11__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__11__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__11__SHIFT, 1
.set CapSense_PortCH0__11__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__2__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__2__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__2__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__2__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__2__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__2__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__2__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__2__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__2__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__2__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__2__INTTYPE, CYREG_PICU2_INTTYPE5
.set CapSense_PortCH0__2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__2__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__2__MASK, 0x20
.set CapSense_PortCH0__2__PC, CYREG_PRT2_PC5
.set CapSense_PortCH0__2__PORT, 2
.set CapSense_PortCH0__2__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__2__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__2__SHIFT, 5
.set CapSense_PortCH0__2__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__3__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__3__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__3__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__3__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__3__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__3__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__3__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__3__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__3__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__3__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__3__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_PortCH0__3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__3__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__3__MASK, 0x10
.set CapSense_PortCH0__3__PC, CYREG_PRT2_PC4
.set CapSense_PortCH0__3__PORT, 2
.set CapSense_PortCH0__3__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__3__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__3__SHIFT, 4
.set CapSense_PortCH0__3__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__4__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__4__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__4__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__4__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__4__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__4__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__4__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__4__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__4__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__4__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__4__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_PortCH0__4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__4__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__4__MASK, 0x08
.set CapSense_PortCH0__4__PC, CYREG_PRT2_PC3
.set CapSense_PortCH0__4__PORT, 2
.set CapSense_PortCH0__4__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__4__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__4__SHIFT, 3
.set CapSense_PortCH0__4__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__5__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__5__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__5__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__5__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__5__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__5__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__5__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__5__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__5__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__5__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__5__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_PortCH0__5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__5__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__5__MASK, 0x10
.set CapSense_PortCH0__5__PC, CYREG_PRT6_PC4
.set CapSense_PortCH0__5__PORT, 6
.set CapSense_PortCH0__5__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__5__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__5__SHIFT, 4
.set CapSense_PortCH0__5__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__6__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__6__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__6__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__6__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__6__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__6__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__6__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__6__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__6__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__6__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__6__INTTYPE, CYREG_PICU6_INTTYPE5
.set CapSense_PortCH0__6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__6__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__6__MASK, 0x20
.set CapSense_PortCH0__6__PC, CYREG_PRT6_PC5
.set CapSense_PortCH0__6__PORT, 6
.set CapSense_PortCH0__6__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__6__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__6__SHIFT, 5
.set CapSense_PortCH0__6__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__7__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__7__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__7__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__7__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__7__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__7__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__7__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__7__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__7__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__7__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__7__INTTYPE, CYREG_PICU6_INTTYPE6
.set CapSense_PortCH0__7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__7__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__7__MASK, 0x40
.set CapSense_PortCH0__7__PC, CYREG_PRT6_PC6
.set CapSense_PortCH0__7__PORT, 6
.set CapSense_PortCH0__7__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__7__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__7__SHIFT, 6
.set CapSense_PortCH0__7__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__8__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__8__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__8__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__8__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__8__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__8__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__8__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__8__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__8__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__8__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__8__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__8__INTTYPE, CYREG_PICU6_INTTYPE7
.set CapSense_PortCH0__8__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__8__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__8__MASK, 0x80
.set CapSense_PortCH0__8__PC, CYREG_PRT6_PC7
.set CapSense_PortCH0__8__PORT, 6
.set CapSense_PortCH0__8__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__8__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__8__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__8__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__8__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__8__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__8__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__8__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__8__SHIFT, 7
.set CapSense_PortCH0__8__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__9__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__9__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__9__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__9__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__9__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__9__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__9__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__9__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__9__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__9__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__9__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__9__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__9__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__9__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__9__MASK, 0x01
.set CapSense_PortCH0__9__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__9__PORT, 2
.set CapSense_PortCH0__9__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__9__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__9__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__9__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__9__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__9__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__9__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__9__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__9__SHIFT, 0
.set CapSense_PortCH0__9__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button0__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button0__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button0__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button0__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button0__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button0__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button0__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button0__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button0__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button0__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button0__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button0__BTN__INTTYPE, CYREG_PICU2_INTTYPE7
.set CapSense_PortCH0__Button0__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button0__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button0__BTN__MASK, 0x80
.set CapSense_PortCH0__Button0__BTN__PC, CYREG_PRT2_PC7
.set CapSense_PortCH0__Button0__BTN__PORT, 2
.set CapSense_PortCH0__Button0__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button0__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button0__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button0__BTN__SHIFT, 7
.set CapSense_PortCH0__Button0__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button1__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button1__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button1__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button1__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button1__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button1__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button1__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button1__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button1__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button1__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button1__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button1__BTN__INTTYPE, CYREG_PICU2_INTTYPE6
.set CapSense_PortCH0__Button1__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button1__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button1__BTN__MASK, 0x40
.set CapSense_PortCH0__Button1__BTN__PC, CYREG_PRT2_PC6
.set CapSense_PortCH0__Button1__BTN__PORT, 2
.set CapSense_PortCH0__Button1__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button1__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button1__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button1__BTN__SHIFT, 6
.set CapSense_PortCH0__Button1__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button10__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button10__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button10__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button10__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button10__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button10__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button10__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button10__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button10__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button10__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button10__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button10__BTN__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__Button10__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button10__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button10__BTN__MASK, 0x04
.set CapSense_PortCH0__Button10__BTN__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__Button10__BTN__PORT, 2
.set CapSense_PortCH0__Button10__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button10__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button10__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button10__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button10__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button10__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button10__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button10__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button10__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button10__BTN__SHIFT, 2
.set CapSense_PortCH0__Button10__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button11__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button11__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button11__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button11__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button11__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button11__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button11__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button11__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button11__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button11__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button11__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button11__BTN__INTTYPE, CYREG_PICU2_INTTYPE1
.set CapSense_PortCH0__Button11__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button11__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button11__BTN__MASK, 0x02
.set CapSense_PortCH0__Button11__BTN__PC, CYREG_PRT2_PC1
.set CapSense_PortCH0__Button11__BTN__PORT, 2
.set CapSense_PortCH0__Button11__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button11__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button11__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button11__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button11__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button11__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button11__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button11__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button11__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button11__BTN__SHIFT, 1
.set CapSense_PortCH0__Button11__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button2__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button2__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button2__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button2__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button2__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button2__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button2__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button2__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button2__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button2__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button2__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button2__BTN__INTTYPE, CYREG_PICU2_INTTYPE5
.set CapSense_PortCH0__Button2__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button2__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button2__BTN__MASK, 0x20
.set CapSense_PortCH0__Button2__BTN__PC, CYREG_PRT2_PC5
.set CapSense_PortCH0__Button2__BTN__PORT, 2
.set CapSense_PortCH0__Button2__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button2__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button2__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button2__BTN__SHIFT, 5
.set CapSense_PortCH0__Button2__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button3__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button3__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button3__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button3__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button3__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button3__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button3__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button3__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button3__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button3__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button3__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button3__BTN__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_PortCH0__Button3__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button3__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button3__BTN__MASK, 0x10
.set CapSense_PortCH0__Button3__BTN__PC, CYREG_PRT2_PC4
.set CapSense_PortCH0__Button3__BTN__PORT, 2
.set CapSense_PortCH0__Button3__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button3__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button3__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button3__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button3__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button3__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button3__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button3__BTN__SHIFT, 4
.set CapSense_PortCH0__Button3__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button4__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button4__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button4__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button4__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button4__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button4__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button4__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button4__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button4__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button4__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button4__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button4__BTN__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_PortCH0__Button4__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button4__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button4__BTN__MASK, 0x08
.set CapSense_PortCH0__Button4__BTN__PC, CYREG_PRT2_PC3
.set CapSense_PortCH0__Button4__BTN__PORT, 2
.set CapSense_PortCH0__Button4__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button4__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button4__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button4__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button4__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button4__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button4__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button4__BTN__SHIFT, 3
.set CapSense_PortCH0__Button4__BTN__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__Button5__BTN__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__Button5__BTN__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__Button5__BTN__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__Button5__BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__Button5__BTN__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__Button5__BTN__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__Button5__BTN__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__Button5__BTN__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__Button5__BTN__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__Button5__BTN__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__Button5__BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__Button5__BTN__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_PortCH0__Button5__BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__Button5__BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__Button5__BTN__MASK, 0x10
.set CapSense_PortCH0__Button5__BTN__PC, CYREG_PRT6_PC4
.set CapSense_PortCH0__Button5__BTN__PORT, 6
.set CapSense_PortCH0__Button5__BTN__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__Button5__BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__Button5__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__Button5__BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__Button5__BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__Button5__BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__Button5__BTN__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__Button5__BTN__SHIFT, 4
.set CapSense_PortCH0__Button5__BTN__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__Button6__BTN__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__Button6__BTN__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__Button6__BTN__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__Button6__BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__Button6__BTN__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__Button6__BTN__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__Button6__BTN__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__Button6__BTN__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__Button6__BTN__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__Button6__BTN__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__Button6__BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__Button6__BTN__INTTYPE, CYREG_PICU6_INTTYPE5
.set CapSense_PortCH0__Button6__BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__Button6__BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__Button6__BTN__MASK, 0x20
.set CapSense_PortCH0__Button6__BTN__PC, CYREG_PRT6_PC5
.set CapSense_PortCH0__Button6__BTN__PORT, 6
.set CapSense_PortCH0__Button6__BTN__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__Button6__BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__Button6__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__Button6__BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__Button6__BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__Button6__BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__Button6__BTN__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__Button6__BTN__SHIFT, 5
.set CapSense_PortCH0__Button6__BTN__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__Button7__BTN__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__Button7__BTN__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__Button7__BTN__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__Button7__BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__Button7__BTN__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__Button7__BTN__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__Button7__BTN__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__Button7__BTN__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__Button7__BTN__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__Button7__BTN__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__Button7__BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__Button7__BTN__INTTYPE, CYREG_PICU6_INTTYPE6
.set CapSense_PortCH0__Button7__BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__Button7__BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__Button7__BTN__MASK, 0x40
.set CapSense_PortCH0__Button7__BTN__PC, CYREG_PRT6_PC6
.set CapSense_PortCH0__Button7__BTN__PORT, 6
.set CapSense_PortCH0__Button7__BTN__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__Button7__BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__Button7__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__Button7__BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__Button7__BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__Button7__BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__Button7__BTN__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__Button7__BTN__SHIFT, 6
.set CapSense_PortCH0__Button7__BTN__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__Button8__BTN__AG, CYREG_PRT6_AG
.set CapSense_PortCH0__Button8__BTN__AMUX, CYREG_PRT6_AMUX
.set CapSense_PortCH0__Button8__BTN__BIE, CYREG_PRT6_BIE
.set CapSense_PortCH0__Button8__BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_PortCH0__Button8__BTN__BYP, CYREG_PRT6_BYP
.set CapSense_PortCH0__Button8__BTN__CTL, CYREG_PRT6_CTL
.set CapSense_PortCH0__Button8__BTN__DM0, CYREG_PRT6_DM0
.set CapSense_PortCH0__Button8__BTN__DM1, CYREG_PRT6_DM1
.set CapSense_PortCH0__Button8__BTN__DM2, CYREG_PRT6_DM2
.set CapSense_PortCH0__Button8__BTN__DR, CYREG_PRT6_DR
.set CapSense_PortCH0__Button8__BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_PortCH0__Button8__BTN__INTTYPE, CYREG_PICU6_INTTYPE7
.set CapSense_PortCH0__Button8__BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_PortCH0__Button8__BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_PortCH0__Button8__BTN__MASK, 0x80
.set CapSense_PortCH0__Button8__BTN__PC, CYREG_PRT6_PC7
.set CapSense_PortCH0__Button8__BTN__PORT, 6
.set CapSense_PortCH0__Button8__BTN__PRT, CYREG_PRT6_PRT
.set CapSense_PortCH0__Button8__BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_PortCH0__Button8__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_PortCH0__Button8__BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_PortCH0__Button8__BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_PortCH0__Button8__BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_PortCH0__Button8__BTN__PS, CYREG_PRT6_PS
.set CapSense_PortCH0__Button8__BTN__SHIFT, 7
.set CapSense_PortCH0__Button8__BTN__SLW, CYREG_PRT6_SLW
.set CapSense_PortCH0__Button9__BTN__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__Button9__BTN__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__Button9__BTN__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__Button9__BTN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__Button9__BTN__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__Button9__BTN__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__Button9__BTN__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__Button9__BTN__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__Button9__BTN__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__Button9__BTN__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__Button9__BTN__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__Button9__BTN__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__Button9__BTN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__Button9__BTN__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__Button9__BTN__MASK, 0x01
.set CapSense_PortCH0__Button9__BTN__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__Button9__BTN__PORT, 2
.set CapSense_PortCH0__Button9__BTN__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__Button9__BTN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__Button9__BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__Button9__BTN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__Button9__BTN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__Button9__BTN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__Button9__BTN__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__Button9__BTN__SHIFT, 0
.set CapSense_PortCH0__Button9__BTN__SLW, CYREG_PRT2_SLW

/* top_wiper1 */
.set top_wiper1__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set top_wiper1__0__MASK, 0x04
.set top_wiper1__0__PC, CYREG_PRT4_PC2
.set top_wiper1__0__PORT, 4
.set top_wiper1__0__SHIFT, 2
.set top_wiper1__AG, CYREG_PRT4_AG
.set top_wiper1__AMUX, CYREG_PRT4_AMUX
.set top_wiper1__BIE, CYREG_PRT4_BIE
.set top_wiper1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set top_wiper1__BYP, CYREG_PRT4_BYP
.set top_wiper1__CTL, CYREG_PRT4_CTL
.set top_wiper1__DM0, CYREG_PRT4_DM0
.set top_wiper1__DM1, CYREG_PRT4_DM1
.set top_wiper1__DM2, CYREG_PRT4_DM2
.set top_wiper1__DR, CYREG_PRT4_DR
.set top_wiper1__INP_DIS, CYREG_PRT4_INP_DIS
.set top_wiper1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set top_wiper1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set top_wiper1__LCD_EN, CYREG_PRT4_LCD_EN
.set top_wiper1__MASK, 0x04
.set top_wiper1__PORT, 4
.set top_wiper1__PRT, CYREG_PRT4_PRT
.set top_wiper1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set top_wiper1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set top_wiper1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set top_wiper1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set top_wiper1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set top_wiper1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set top_wiper1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set top_wiper1__PS, CYREG_PRT4_PS
.set top_wiper1__SHIFT, 2
.set top_wiper1__SLW, CYREG_PRT4_SLW

/* top_wiper2 */
.set top_wiper2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set top_wiper2__0__MASK, 0x02
.set top_wiper2__0__PC, CYREG_PRT3_PC1
.set top_wiper2__0__PORT, 3
.set top_wiper2__0__SHIFT, 1
.set top_wiper2__AG, CYREG_PRT3_AG
.set top_wiper2__AMUX, CYREG_PRT3_AMUX
.set top_wiper2__BIE, CYREG_PRT3_BIE
.set top_wiper2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set top_wiper2__BYP, CYREG_PRT3_BYP
.set top_wiper2__CTL, CYREG_PRT3_CTL
.set top_wiper2__DM0, CYREG_PRT3_DM0
.set top_wiper2__DM1, CYREG_PRT3_DM1
.set top_wiper2__DM2, CYREG_PRT3_DM2
.set top_wiper2__DR, CYREG_PRT3_DR
.set top_wiper2__INP_DIS, CYREG_PRT3_INP_DIS
.set top_wiper2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set top_wiper2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set top_wiper2__LCD_EN, CYREG_PRT3_LCD_EN
.set top_wiper2__MASK, 0x02
.set top_wiper2__PORT, 3
.set top_wiper2__PRT, CYREG_PRT3_PRT
.set top_wiper2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set top_wiper2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set top_wiper2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set top_wiper2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set top_wiper2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set top_wiper2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set top_wiper2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set top_wiper2__PS, CYREG_PRT3_PS
.set top_wiper2__SHIFT, 1
.set top_wiper2__SLW, CYREG_PRT3_SLW

/* otherUnused */
.set otherUnused__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set otherUnused__0__MASK, 0x20
.set otherUnused__0__PC, CYREG_IO_PC_PRT15_PC5
.set otherUnused__0__PORT, 15
.set otherUnused__0__SHIFT, 5
.set otherUnused__AG, CYREG_PRT15_AG
.set otherUnused__AMUX, CYREG_PRT15_AMUX
.set otherUnused__BIE, CYREG_PRT15_BIE
.set otherUnused__BIT_MASK, CYREG_PRT15_BIT_MASK
.set otherUnused__BYP, CYREG_PRT15_BYP
.set otherUnused__CTL, CYREG_PRT15_CTL
.set otherUnused__DM0, CYREG_PRT15_DM0
.set otherUnused__DM1, CYREG_PRT15_DM1
.set otherUnused__DM2, CYREG_PRT15_DM2
.set otherUnused__DR, CYREG_PRT15_DR
.set otherUnused__INP_DIS, CYREG_PRT15_INP_DIS
.set otherUnused__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set otherUnused__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set otherUnused__LCD_EN, CYREG_PRT15_LCD_EN
.set otherUnused__MASK, 0x20
.set otherUnused__PORT, 15
.set otherUnused__PRT, CYREG_PRT15_PRT
.set otherUnused__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set otherUnused__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set otherUnused__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set otherUnused__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set otherUnused__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set otherUnused__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set otherUnused__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set otherUnused__PS, CYREG_PRT15_PS
.set otherUnused__SHIFT, 5
.set otherUnused__SLW, CYREG_PRT15_SLW

/* bottom_wiper1 */
.set bottom_wiper1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set bottom_wiper1__0__MASK, 0x04
.set bottom_wiper1__0__PC, CYREG_PRT0_PC2
.set bottom_wiper1__0__PORT, 0
.set bottom_wiper1__0__SHIFT, 2
.set bottom_wiper1__AG, CYREG_PRT0_AG
.set bottom_wiper1__AMUX, CYREG_PRT0_AMUX
.set bottom_wiper1__BIE, CYREG_PRT0_BIE
.set bottom_wiper1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set bottom_wiper1__BYP, CYREG_PRT0_BYP
.set bottom_wiper1__CTL, CYREG_PRT0_CTL
.set bottom_wiper1__DM0, CYREG_PRT0_DM0
.set bottom_wiper1__DM1, CYREG_PRT0_DM1
.set bottom_wiper1__DM2, CYREG_PRT0_DM2
.set bottom_wiper1__DR, CYREG_PRT0_DR
.set bottom_wiper1__INP_DIS, CYREG_PRT0_INP_DIS
.set bottom_wiper1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set bottom_wiper1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set bottom_wiper1__LCD_EN, CYREG_PRT0_LCD_EN
.set bottom_wiper1__MASK, 0x04
.set bottom_wiper1__PORT, 0
.set bottom_wiper1__PRT, CYREG_PRT0_PRT
.set bottom_wiper1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set bottom_wiper1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set bottom_wiper1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set bottom_wiper1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set bottom_wiper1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set bottom_wiper1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set bottom_wiper1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set bottom_wiper1__PS, CYREG_PRT0_PS
.set bottom_wiper1__SHIFT, 2
.set bottom_wiper1__SLW, CYREG_PRT0_SLW

/* bottom_wiper2 */
.set bottom_wiper2__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set bottom_wiper2__0__MASK, 0x20
.set bottom_wiper2__0__PC, CYREG_PRT4_PC5
.set bottom_wiper2__0__PORT, 4
.set bottom_wiper2__0__SHIFT, 5
.set bottom_wiper2__AG, CYREG_PRT4_AG
.set bottom_wiper2__AMUX, CYREG_PRT4_AMUX
.set bottom_wiper2__BIE, CYREG_PRT4_BIE
.set bottom_wiper2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set bottom_wiper2__BYP, CYREG_PRT4_BYP
.set bottom_wiper2__CTL, CYREG_PRT4_CTL
.set bottom_wiper2__DM0, CYREG_PRT4_DM0
.set bottom_wiper2__DM1, CYREG_PRT4_DM1
.set bottom_wiper2__DM2, CYREG_PRT4_DM2
.set bottom_wiper2__DR, CYREG_PRT4_DR
.set bottom_wiper2__INP_DIS, CYREG_PRT4_INP_DIS
.set bottom_wiper2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set bottom_wiper2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set bottom_wiper2__LCD_EN, CYREG_PRT4_LCD_EN
.set bottom_wiper2__MASK, 0x20
.set bottom_wiper2__PORT, 4
.set bottom_wiper2__PRT, CYREG_PRT4_PRT
.set bottom_wiper2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set bottom_wiper2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set bottom_wiper2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set bottom_wiper2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set bottom_wiper2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set bottom_wiper2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set bottom_wiper2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set bottom_wiper2__PS, CYREG_PRT4_PS
.set bottom_wiper2__SHIFT, 5
.set bottom_wiper2__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 78000000
.set BCLK__BUS_CLK__KHZ, 78000
.set BCLK__BUS_CLK__MHZ, 78
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
