--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Homeworks/FPGA_codes/Shift_register_parameter/N_bit_Shift_register/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml N_bit_shift_register.twx
N_bit_shift_register.ncd -o N_bit_shift_register.twr N_bit_shift_register.pcf

Design file:              N_bit_shift_register.ncd
Physical constraint file: N_bit_shift_register.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
L           |    2.061(R)|    0.092(R)|clk_BUFGP         |   0.000|
R           |    4.201(R)|   -0.414(R)|clk_BUFGP         |   0.000|
in<0>       |    1.660(R)|    0.164(R)|clk_BUFGP         |   0.000|
in<1>       |    1.433(R)|    0.130(R)|clk_BUFGP         |   0.000|
in<2>       |    0.470(R)|    0.900(R)|clk_BUFGP         |   0.000|
in<3>       |    0.427(R)|    0.934(R)|clk_BUFGP         |   0.000|
in<4>       |    1.099(R)|    0.397(R)|clk_BUFGP         |   0.000|
in<5>       |    1.517(R)|    0.062(R)|clk_BUFGP         |   0.000|
in<6>       |    0.900(R)|    0.556(R)|clk_BUFGP         |   0.000|
in<7>       |    0.675(R)|    0.736(R)|clk_BUFGP         |   0.000|
in<8>       |    1.082(R)|    0.410(R)|clk_BUFGP         |   0.000|
in<9>       |    2.023(R)|   -0.343(R)|clk_BUFGP         |   0.000|
in<10>      |    1.034(R)|    0.448(R)|clk_BUFGP         |   0.000|
in<11>      |    1.033(R)|    0.449(R)|clk_BUFGP         |   0.000|
in<12>      |    1.237(R)|    0.286(R)|clk_BUFGP         |   0.000|
in<13>      |    0.913(R)|    0.546(R)|clk_BUFGP         |   0.000|
in<14>      |    0.845(R)|    0.599(R)|clk_BUFGP         |   0.000|
in<15>      |    1.361(R)|    0.359(R)|clk_BUFGP         |   0.000|
reset       |    2.719(R)|    0.386(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    9.268(R)|clk_BUFGP         |   0.000|
out<1>      |    8.291(R)|clk_BUFGP         |   0.000|
out<2>      |    8.831(R)|clk_BUFGP         |   0.000|
out<3>      |    8.540(R)|clk_BUFGP         |   0.000|
out<4>      |    7.972(R)|clk_BUFGP         |   0.000|
out<5>      |    7.949(R)|clk_BUFGP         |   0.000|
out<6>      |    7.930(R)|clk_BUFGP         |   0.000|
out<7>      |    7.981(R)|clk_BUFGP         |   0.000|
out<8>      |    8.690(R)|clk_BUFGP         |   0.000|
out<9>      |    8.694(R)|clk_BUFGP         |   0.000|
out<10>     |    7.347(R)|clk_BUFGP         |   0.000|
out<11>     |    8.590(R)|clk_BUFGP         |   0.000|
out<12>     |    8.573(R)|clk_BUFGP         |   0.000|
out<13>     |    7.948(R)|clk_BUFGP         |   0.000|
out<14>     |    8.059(R)|clk_BUFGP         |   0.000|
out<15>     |    6.403(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.288|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 03 22:57:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



