/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_MISC_REGS_PCIE_INT_GEN3_ENABLE_H__
#define __REGISTER_INCLUDES_MISC_REGS_PCIE_INT_GEN3_ENABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofinoB0 {
  namespace register_classes {

class MiscRegsPcieIntGen3Enable : public model_core::RegisterBlock<RegisterCallback> {
public:
  MiscRegsPcieIntGen3Enable(
      int chipNumber, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(), 4, false, write_callback, read_callback, std::string("MiscRegsPcieIntGen3Enable"))
    {
    }
  MiscRegsPcieIntGen3Enable(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "MiscRegsPcieIntGen3Enable")
    {
    }
public:





  uint8_t &pcie_int_gen3_ena() { return pcie_int_gen3_ena_; }





  uint8_t &pcie_int_gen3_once() { return pcie_int_gen3_once_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (pcie_int_gen3_ena_ & 0xf);
    *data |= ((pcie_int_gen3_once_ & 0xf) << 4);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    pcie_int_gen3_ena_ = (data & 0xf);
    pcie_int_gen3_once_ = ((data >> 4) & 0xf);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    pcie_int_gen3_ena_ = 0x0;
    pcie_int_gen3_once_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("MiscRegsPcieIntGen3Enable") + ":\n";
    r += indent_string + "  " + std::string("pcie_int_gen3_ena") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pcie_int_gen3_ena_) ) + "\n";
    all_zeros &= (0 == pcie_int_gen3_ena_);
    r += indent_string + "  " + std::string("pcie_int_gen3_once") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pcie_int_gen3_once_) ) + "\n";
    all_zeros &= (0 == pcie_int_gen3_once_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("MiscRegsPcieIntGen3Enable") + ":\n";
    r += indent_string + "  " + std::string("pcie_int_gen3_ena") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pcie_int_gen3_ena_) ) + "\n";
    all_zeros &= (0 == pcie_int_gen3_ena_);
    r += indent_string + "  " + std::string("pcie_int_gen3_once") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pcie_int_gen3_once_) ) + "\n";
    all_zeros &= (0 == pcie_int_gen3_once_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t pcie_int_gen3_ena_;
  uint8_t pcie_int_gen3_once_;
private:
  static int StartOffset(
      
      ) {
    int offset=0;
    offset += 0x40000; // to get to misc_regs
    offset += 0x2c; // to get to pcie_int_gen3_enable
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace tofinoB0

#endif // __REGISTER_INCLUDES_MISC_REGS_PCIE_INT_GEN3_ENABLE_H__
