#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 29 18:38:40 2023
# Process ID: 13892
# Current directory: E:/dsd/new3_proj/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: E:/dsd/new3_proj/project_1/project_1.runs/synth_1/system_top.vds
# Journal file: E:/dsd/new3_proj/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: synth_design -top system_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 344 
WARNING: [Synth 8-2507] parameter declaration becomes local in mac with formal parameter declaration list [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:358]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.344 ; gain = 99.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:14]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:34]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:35]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:36]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:37]
INFO: [Synth 8-6157] synthesizing module 'dlyRst' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:248]
	Parameter W_CNTRST bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dlyRst' (1#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:248]
INFO: [Synth 8-6157] synthesizing module 'rfdp1024x8' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:84]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 8 - type: integer 
	Parameter WADDR bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (3#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram' (4#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp1024x8' (5#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:84]
INFO: [Synth 8-6157] synthesizing module 'capture_lenet' [E:/dsd/cnn_open-master/cnn_open-master/src/capture.sv:10]
WARNING: [Synth 8-6014] Unused sequential element cam_data_i_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/capture.sv:46]
WARNING: [Synth 8-6014] Unused sequential element cam_data_i_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/capture.sv:46]
WARNING: [Synth 8-6014] Unused sequential element cam_data_i_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/capture.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'capture_lenet' (6#1) [E:/dsd/cnn_open-master/cnn_open-master/src/capture.sv:10]
WARNING: [Synth 8-689] width (24) of port connection 'cam_data_i' does not match port width (8) of module 'capture_lenet' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:133]
WARNING: [Synth 8-689] width (10) of port connection 'ab_frame_buf' does not match port width (18) of module 'capture_lenet' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:135]
INFO: [Synth 8-6157] synthesizing module 'go_CDC_go' [E:/dsd/cnn_open-master/cnn_open-master/src/misc.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'go_CDC_go' (7#1) [E:/dsd/cnn_open-master/cnn_open-master/src/misc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'lenet' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'wieght_conv1_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'wieght_conv1_rom' (8#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:26]
INFO: [Synth 8-6157] synthesizing module 'bias_conv1_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'bias_conv1_rom' (9#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:9]
INFO: [Synth 8-6157] synthesizing module 'iterator' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 1 - type: integer 
	Parameter KERNEL_SIZEX bound to: 5 - type: integer 
	Parameter KERNEL_SIZEY bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_HEIGHT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator' (10#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (10) of port connection 'aa_data' does not match port width (16) of module 'iterator' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:54]
WARNING: [Synth 8-689] width (10) of port connection 'aa_weight' does not match port width (16) of module 'iterator' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:55]
WARNING: [Synth 8-350] instance 'iterator_conv1' of module 'iterator' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:47]
INFO: [Synth 8-6157] synthesizing module 'conv' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
	Parameter INPUT_NUM bound to: 1 - type: integer 
	Parameter OUTPUT_NUM bound to: 6 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'acc' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
	Parameter INPUT_NUM bound to: 1 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
	Parameter INPUT_NUM bound to: 1 - type: integer 
	Parameter INPUT_NUM_PADING bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'q_en' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:403]
WARNING: [Synth 8-6104] Input port 'q_en_b1' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'mac' (11#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
WARNING: [Synth 8-6014] Unused sequential element q_mac_en_d_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:294]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[15] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[14] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[13] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[12] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[11] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[10] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[9] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[8] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-3848] Net q_mac_en in module/entity acc does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:273]
WARNING: [Synth 8-3848] Net q_mac_en_b1 in module/entity acc does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:320]
INFO: [Synth 8-6155] done synthesizing module 'acc' (12#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'conv' (13#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
WARNING: [Synth 8-350] instance 'conv1' of module 'conv' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:82]
INFO: [Synth 8-6157] synthesizing module 'rfdp1024x96' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:78]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 96 - type: integer 
	Parameter WADDR bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 98304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 98304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 96 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 96 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 96 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (13#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (13#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized0' (13#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp1024x96' (14#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:78]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 1 - type: integer 
	Parameter KERNEL_SIZEX bound to: 2 - type: integer 
	Parameter KERNEL_SIZEY bound to: 2 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 28 - type: integer 
	Parameter INPUT_HEIGHT bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized0' (14#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (10) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:137]
WARNING: [Synth 8-350] instance 'iterator_pooling1' of module 'iterator' requires 11 connections, but only 8 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:133]
INFO: [Synth 8-6157] synthesizing module 'max_pool' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:113]
	Parameter INPUT_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool' (15#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:113]
WARNING: [Synth 8-350] instance 'max_pooling1' of module 'max_pool' requires 9 connections, but only 8 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:165]
INFO: [Synth 8-6157] synthesizing module 'relu' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
	Parameter INPUT_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu' (16#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
WARNING: [Synth 8-350] instance 'relu1' of module 'relu' requires 9 connections, but only 6 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:178]
INFO: [Synth 8-6157] synthesizing module 'rfdp256x96' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:79]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 96 - type: integer 
	Parameter WADDR bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 96 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 96 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 96 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 96 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 96 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 96 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (16#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (16#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized1' (16#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp256x96' (17#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:79]
INFO: [Synth 8-6157] synthesizing module 'wieght_conv2_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'wieght_conv2_rom' (18#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:94]
INFO: [Synth 8-6157] synthesizing module 'bias_conv2_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'bias_conv2_rom' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:76]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 1 - type: integer 
	Parameter KERNEL_SIZEX bound to: 5 - type: integer 
	Parameter KERNEL_SIZEY bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter INPUT_WIDTH bound to: 14 - type: integer 
	Parameter INPUT_HEIGHT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized1' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (8) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:257]
WARNING: [Synth 8-689] width (10) of port connection 'aa_weight' does not match port width (16) of module 'iterator__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:258]
WARNING: [Synth 8-350] instance 'iterator_conv2' of module 'iterator' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:249]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
	Parameter INPUT_NUM bound to: 6 - type: integer 
	Parameter OUTPUT_NUM bound to: 16 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'acc__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
	Parameter INPUT_NUM bound to: 6 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
	Parameter INPUT_NUM bound to: 6 - type: integer 
	Parameter INPUT_NUM_PADING bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'q_en' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:398]
WARNING: [Synth 8-6104] Input port 'q_en_b1' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:399]
WARNING: [Synth 8-5856] 3D RAM sum_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized0' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
WARNING: [Synth 8-6014] Unused sequential element q_mac_en_d_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:294]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[15] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[14] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[13] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[12] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[11] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[10] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[9] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[8] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-3848] Net q_mac_en in module/entity acc__parameterized0 does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:273]
WARNING: [Synth 8-3848] Net q_mac_en_b1 in module/entity acc__parameterized0 does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:320]
INFO: [Synth 8-6155] done synthesizing module 'acc__parameterized0' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized0' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
WARNING: [Synth 8-350] instance 'conv2' of module 'conv' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:286]
INFO: [Synth 8-6157] synthesizing module 'rfdp128x256' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:80]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized2' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 256 - type: integer 
	Parameter WADDR bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 256 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 256 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 256 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (19#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (19#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized2' (19#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp128x256' (20#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:80]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized2' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 1 - type: integer 
	Parameter KERNEL_SIZEX bound to: 2 - type: integer 
	Parameter KERNEL_SIZEY bound to: 2 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 10 - type: integer 
	Parameter INPUT_HEIGHT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized2' (20#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (7) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized2' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:341]
WARNING: [Synth 8-350] instance 'iterator_pooling2' of module 'iterator' requires 11 connections, but only 8 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:337]
INFO: [Synth 8-6157] synthesizing module 'max_pool__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:113]
	Parameter INPUT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool__parameterized0' (20#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:113]
WARNING: [Synth 8-350] instance 'max_pooling2' of module 'max_pool' requires 9 connections, but only 8 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:369]
INFO: [Synth 8-6157] synthesizing module 'relu__parameterized0' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
	Parameter INPUT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu__parameterized0' (20#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
WARNING: [Synth 8-350] instance 'relu2' of module 'relu' requires 9 connections, but only 6 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:383]
INFO: [Synth 8-6157] synthesizing module 'rfdp32x256' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:81]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized3' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 256 - type: integer 
	Parameter WADDR bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 256 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 256 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 256 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (20#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (20#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized3' (20#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp32x256' (21#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:81]
INFO: [Synth 8-6157] synthesizing module 'wieght_fc1_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'wieght_fc1_rom' (22#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:566]
INFO: [Synth 8-6157] synthesizing module 'bias_fc1_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:542]
INFO: [Synth 8-6155] done synthesizing module 'bias_fc1_rom' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:542]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized3' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 120 - type: integer 
	Parameter KERNEL_SIZEX bound to: 5 - type: integer 
	Parameter KERNEL_SIZEY bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter INPUT_WIDTH bound to: 5 - type: integer 
	Parameter INPUT_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized3' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (5) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized3' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:465]
WARNING: [Synth 8-689] width (12) of port connection 'aa_weight' does not match port width (16) of module 'iterator__parameterized3' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:466]
WARNING: [Synth 8-350] instance 'iterator_FC1' of module 'iterator' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:458]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
	Parameter INPUT_NUM bound to: 16 - type: integer 
	Parameter OUTPUT_NUM bound to: 1 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'acc__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
	Parameter INPUT_NUM bound to: 16 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
	Parameter INPUT_NUM bound to: 16 - type: integer 
	Parameter INPUT_NUM_PADING bound to: 16 - type: integer 
WARNING: [Synth 8-6104] Input port 'q_en' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:398]
WARNING: [Synth 8-6104] Input port 'q_en_b1' has an internal driver [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:399]
WARNING: [Synth 8-5856] 3D RAM sum_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized1' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:345]
WARNING: [Synth 8-6014] Unused sequential element q_mac_en_d_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:294]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[15] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[14] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[13] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[12] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[11] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[10] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[9] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[8] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-6014] Unused sequential element bias_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:287]
WARNING: [Synth 8-3848] Net q_mac_en in module/entity acc__parameterized1 does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:273]
WARNING: [Synth 8-3848] Net q_mac_en_b1 in module/entity acc__parameterized1 does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:320]
INFO: [Synth 8-6155] done synthesizing module 'acc__parameterized1' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized1' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
WARNING: [Synth 8-350] instance 'conv_fc1' of module 'conv' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:493]
INFO: [Synth 8-6157] synthesizing module 'relu__parameterized1' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
	Parameter INPUT_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu__parameterized1' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:166]
WARNING: [Synth 8-350] instance 'relu_fc1' of module 'relu' requires 9 connections, but only 6 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:509]
INFO: [Synth 8-6157] synthesizing module 'rfdp128x16' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:82]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized4' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 16 - type: integer 
	Parameter WADDR bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (23#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (23#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized4' (23#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp128x16' (24#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:82]
INFO: [Synth 8-6157] synthesizing module 'wieght_fc2_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:3726]
INFO: [Synth 8-6155] done synthesizing module 'wieght_fc2_rom' (25#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:3726]
INFO: [Synth 8-6157] synthesizing module 'bias_fc2_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:3704]
INFO: [Synth 8-6155] done synthesizing module 'bias_fc2_rom' (26#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:3704]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized4' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 84 - type: integer 
	Parameter KERNEL_SIZEX bound to: 10 - type: integer 
	Parameter KERNEL_SIZEY bound to: 12 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter INPUT_WIDTH bound to: 10 - type: integer 
	Parameter INPUT_HEIGHT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized4' (26#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (7) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized4' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:586]
WARNING: [Synth 8-689] width (14) of port connection 'aa_weight' does not match port width (16) of module 'iterator__parameterized4' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:587]
WARNING: [Synth 8-350] instance 'iterator_fc2' of module 'iterator' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:579]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized2' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
	Parameter INPUT_NUM bound to: 1 - type: integer 
	Parameter OUTPUT_NUM bound to: 1 - type: integer 
	Parameter WIGHT_SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized2' (26#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:201]
WARNING: [Synth 8-350] instance 'conv_fc2' of module 'conv' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:614]
WARNING: [Synth 8-350] instance 'relu_fc2' of module 'relu' requires 9 connections, but only 6 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:630]
INFO: [Synth 8-6157] synthesizing module 'wieght_fc3_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:4436]
INFO: [Synth 8-6155] done synthesizing module 'wieght_fc3_rom' (27#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:4436]
INFO: [Synth 8-6157] synthesizing module 'bias_fc3_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:4416]
INFO: [Synth 8-6155] done synthesizing module 'bias_fc3_rom' (28#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:4416]
INFO: [Synth 8-6157] synthesizing module 'iterator__parameterized5' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
	Parameter OUTPUT_BATCH bound to: 10 - type: integer 
	Parameter KERNEL_SIZEX bound to: 7 - type: integer 
	Parameter KERNEL_SIZEY bound to: 12 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter INPUT_WIDTH bound to: 7 - type: integer 
	Parameter INPUT_HEIGHT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iterator__parameterized5' (28#1) [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:8]
WARNING: [Synth 8-689] width (7) of port connection 'aa_data' does not match port width (16) of module 'iterator__parameterized5' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:707]
WARNING: [Synth 8-689] width (10) of port connection 'aa_weight' does not match port width (16) of module 'iterator__parameterized5' [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:708]
WARNING: [Synth 8-350] instance 'iterator_fc3' of module 'iterator' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:700]
WARNING: [Synth 8-350] instance 'conv_fc3' of module 'conv' requires 11 connections, but only 10 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:735]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'lenet' (29#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:8]
INFO: [Synth 8-6157] synthesizing module 'draw_rectangle' [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:11]
INFO: [Synth 8-6157] synthesizing module 'rfdp2048x8' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:83]
INFO: [Synth 8-6157] synthesizing module 'xilinx_1w1r_sram__parameterized5' [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
	Parameter WWORD bound to: 8 - type: integer 
	Parameter WADDR bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:520]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (29#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (29#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_1w1r_sram__parameterized5' (29#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_1w1r_sram.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rfdp2048x8' (30#1) [E:/dsd/cnn_open-master/cnn_open-master/model/xilinx/xilinx_srams.sv:83]
WARNING: [Synth 8-6014] Unused sequential element ver_end_pt_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:133]
WARNING: [Synth 8-6014] Unused sequential element ver_start_pt_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:133]
WARNING: [Synth 8-6014] Unused sequential element hor_end_pt_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:133]
WARNING: [Synth 8-6014] Unused sequential element hor_start_pt_reg was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:133]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:34]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:34]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:34]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:34]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:34]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:39]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:39]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:39]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:39]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element y1_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:49]
WARNING: [Synth 8-6014] Unused sequential element cnt_h_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:106]
WARNING: [Synth 8-6014] Unused sequential element cnt_h_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:106]
WARNING: [Synth 8-6014] Unused sequential element cnt_h_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:106]
WARNING: [Synth 8-6014] Unused sequential element cnt_h_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:106]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:111]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:111]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:111]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:111]
WARNING: [Synth 8-6014] Unused sequential element cnt_v_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:111]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
WARNING: [Synth 8-6014] Unused sequential element qa_line_buf_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'draw_rectangle' (31#1) [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:11]
WARNING: [Synth 8-350] instance 'draw_rectangle' of module 'draw_rectangle' requires 15 connections, but only 13 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:168]
INFO: [Synth 8-6157] synthesizing module 'digit_osd' [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:9]
INFO: [Synth 8-6157] synthesizing module 'digit_osd_rom' [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:193]
INFO: [Synth 8-6155] done synthesizing module 'digit_osd_rom' (32#1) [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:193]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element x_d_reg[1] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:39]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element y_d_reg[1] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:44]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[7] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[6] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[5] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[4] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[3] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[2] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
WARNING: [Synth 8-6014] Unused sequential element x1_d_reg[1] was removed.  [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:49]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'digit_osd' (33#1) [E:/dsd/cnn_open-master/cnn_open-master/src/osd.sv:9]
WARNING: [Synth 8-350] instance 'digit_osd' of module 'digit_osd' requires 16 connections, but only 14 given [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:185]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net LED0 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:40]
WARNING: [Synth 8-3848] Net LED1 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:41]
WARNING: [Synth 8-3848] Net LED2 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:42]
WARNING: [Synth 8-3848] Net LED3 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:43]
WARNING: [Synth 8-3848] Net LED6 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:46]
WARNING: [Synth 8-3848] Net LED7 in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:47]
WARNING: [Synth 8-3848] Net pll_main_locked in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:75]
WARNING: [Synth 8-3848] Net clk in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:110]
WARNING: [Synth 8-3848] Net pic_width in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:123]
WARNING: [Synth 8-3848] Net pic_height in module/entity system_top does not have driver. [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (34#1) [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:14]
WARNING: [Synth 8-3917] design system_top has port video_format[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port video_format[0] driven by constant 0
WARNING: [Synth 8-3331] design digit_osd_rom has unconnected port rstn
WARNING: [Synth 8-3331] design digit_osd_rom has unconnected port cena
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[10]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[9]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[8]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[7]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[6]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[5]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[4]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[3]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[2]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[1]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_width[0]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[10]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[9]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[8]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[7]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[6]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[5]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[4]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[3]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[2]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[1]
WARNING: [Synth 8-3331] design digit_osd has unconnected port pic_height[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[10]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[9]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[8]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[7]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[6]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[5]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[4]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[3]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[2]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[1]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_width[0]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[10]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[9]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[8]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[7]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[6]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[5]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[4]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[3]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[2]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[1]
WARNING: [Synth 8-3331] design draw_rectangle has unconnected port pic_height[0]
WARNING: [Synth 8-3331] design acc has unconnected port go
WARNING: [Synth 8-3331] design bias_fc3_rom has unconnected port aa[6]
WARNING: [Synth 8-3331] design bias_fc3_rom has unconnected port aa[5]
WARNING: [Synth 8-3331] design bias_fc3_rom has unconnected port aa[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized4 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design relu__parameterized1 has unconnected port go
WARNING: [Synth 8-3331] design relu__parameterized1 has unconnected port first_data
WARNING: [Synth 8-3331] design relu__parameterized1 has unconnected port last_data
WARNING: [Synth 8-3331] design acc__parameterized1 has unconnected port go
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized3 has unconnected port regceb
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mac:q_en to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin mac:q_en_b1 to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin mac:q_en to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin mac:q_en_b1 to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin mac:q_en to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin mac:q_en_b1 to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:314]
WARNING: [Synth 8-3295] tying undriven pin conv1:go to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:82]
WARNING: [Synth 8-3295] tying undriven pin conv2:go to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:286]
WARNING: [Synth 8-3295] tying undriven pin conv_fc1:go to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:493]
WARNING: [Synth 8-3295] tying undriven pin conv_fc2:go to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:614]
WARNING: [Synth 8-3295] tying undriven pin conv_fc3:go to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet.sv:735]
WARNING: [Synth 8-3295] tying undriven pin src_buf:CLKA to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:109]
WARNING: [Synth 8-3295] tying undriven pin go_CDC_go_capture_ready:clk_o to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:140]
WARNING: [Synth 8-3295] tying undriven pin lenet:clk to constant 0 [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_top.sv:156]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:13 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:13 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'src_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'src_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/conv1_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/conv1_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu1_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu1_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/conv2_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/conv2_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu2_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu2_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu_fc1_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu_fc1_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu_fc2_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'lenet/relu_fc2_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'draw_rectangle/line_buf/u/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'draw_rectangle/line_buf/u/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 14141.906 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 14141.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 14141.906 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 14141.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for src_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for draw_rectangle/line_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/conv1_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/conv2_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/relu1_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/relu2_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/relu_fc1_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenet/relu_fc2_buf/u/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:329]
INFO: [Synth 8-4471] merging register 'cenb_horline_buf_reg' into 'cenb_line_buf_reg' [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:244]
INFO: [Synth 8-4471] merging register 'ab_horline_buf_reg[10:0]' into 'ab_line_buf_reg[10:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:245]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/dsd/cnn_open-master/cnn_open-master/src/draw_rectangle.sv:212]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |conv__parameterized0__GB0 |           1|     20592|
|2     |conv__parameterized0__GB1 |           1|      6864|
|3     |conv__parameterized0__GB2 |           1|      9152|
|4     |lenet__GCB0               |           1|     33759|
|5     |lenet__GCB1               |           1|      9026|
|6     |lenet__GCB2               |           1|     14626|
|7     |system_top__GC0           |           1|      3903|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register qa_reg [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:534]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 112   
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	             1536 Bit    Registers := 1     
	              384 Bit    Registers := 1     
	              256 Bit    Registers := 7     
	              144 Bit    Registers := 1     
	               96 Bit    Registers := 37    
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 247   
	               24 Bit    Registers := 113   
	               22 Bit    Registers := 4     
	               16 Bit    Registers := 106   
	               15 Bit    Registers := 97    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 31    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 153   
+---RAMs : 
	              96K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              24K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 25    
	 160 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 29    
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 77    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register qa_reg [E:/dsd/cnn_open-master/cnn_open-master/src/lenet_roms.sv:534]
Hierarchical RTL Component report 
Module system_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module mac__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
Module acc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module iterator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module iterator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module wieght_fc1_rom 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module iterator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module iterator__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module relu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module max_pool 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module bias_fc1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module iterator__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module relu__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module wieght_fc2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bias_fc2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module iterator__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module relu__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module wieght_fc3_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bias_fc3_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module iterator__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
Module acc__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module bias_conv1_rom 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 1     
Module wieght_conv1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module mac__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 31    
	               15 Bit    Registers := 1     
Module acc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	               24 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module relu__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
Module max_pool__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module bias_conv2_rom 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
Module wieght_conv2_rom 
Detailed RTL Component Info : 
+---Registers : 
	             1536 Bit    Registers := 1     
Module lenet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               51 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module dlyRst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module capture_lenet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module go_CDC_go 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module draw_rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 13    
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module digit_osd_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	 160 Input     12 Bit        Muxes := 1     
Module digit_osd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-4471] merging register 'out_num[1].acc/en_d1_reg[0:0]' into 'out_num[0].acc/en_d1_reg[0:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:308]
INFO: [Synth 8-4471] merging register 'out_num[1].acc/data_i_d1_reg[15:0]' into 'out_num[0].acc/data_i_d1_reg[15:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-4471] merging register 'out_num[2].acc/en_d1_reg[0:0]' into 'out_num[0].acc/en_d1_reg[0:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:308]
INFO: [Synth 8-4471] merging register 'out_num[2].acc/data_i_d1_reg[15:0]' into 'out_num[0].acc/data_i_d1_reg[15:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-4471] merging register 'out_num[3].acc/en_d1_reg[0:0]' into 'out_num[0].acc/en_d1_reg[0:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:308]
INFO: [Synth 8-4471] merging register 'out_num[3].acc/data_i_d1_reg[15:0]' into 'out_num[0].acc/data_i_d1_reg[15:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-4471] merging register 'out_num[4].acc/en_d1_reg[0:0]' into 'out_num[0].acc/en_d1_reg[0:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:308]
INFO: [Synth 8-4471] merging register 'out_num[4].acc/data_i_d1_reg[15:0]' into 'out_num[0].acc/data_i_d1_reg[15:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-4471] merging register 'out_num[5].acc/en_d1_reg[0:0]' into 'out_num[0].acc/en_d1_reg[0:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:308]
INFO: [Synth 8-4471] merging register 'out_num[5].acc/data_i_d1_reg[15:0]' into 'out_num[0].acc/data_i_d1_reg[15:0]' [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-3917] design system_top has port video_format[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port video_format[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][31]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]' (FDC) to 'conv2i_1/out_num[8].acc/mac/(null)[0].(null)[3].sum_reg[0][3][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[8].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][31]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]' (FDC) to 'conv2i_1/out_num[7].acc/mac/(null)[0].(null)[3].sum_reg[0][3][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[7].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][31]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29]' (FDC) to 'conv2i_1/out_num[6].acc/mac/(null)[0].(null)[3].sum_reg[0][3][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[6].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][31]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]'
INFO: [Synth 8-3886] merging instance 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5]' (FDC) to 'conv2i_1/out_num[5].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[5].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[4].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[3].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[2].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[1].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_1/\out_num[0].acc /\mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[11].acc/mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[10].acc/mac/(null)[0].(null)[3].sum_reg[0][3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2i_2/\out_num[9].acc/mac/(null)[0].(null)[3].sum_reg[0][3][28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module bias_fc1_rom.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module bias_fc2_rom.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:04:09 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-----------------------+---------------+----------------+
|Module Name      | RTL Object            | Depth x Width | Implemented As | 
+-----------------+-----------------------+---------------+----------------+
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|wieght_fc1_rom   | weight                | 4096x16       | LUT            | 
|bias_fc1_rom     | qa_reg                | 128x24        | Block RAM      | 
|bias_fc2_rom     | qa_reg                | 128x24        | Block RAM      | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|wieght_conv1_rom | weight                | 32x16         | LUT            | 
|system_top       | wieght_fc2_rom/qa_reg | 16384x16      | Block RAM      | 
|system_top       | wieght_fc3_rom/qa_reg | 1024x16       | Block RAM      | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
|wieght_conv2_rom | weight                | 32x16         | LUT            | 
+-----------------+-----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 96(NO_CHANGE)    | W |   | 256 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 96(NO_CHANGE)    | W |   | 1 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 32 x 256(NO_CHANGE)    | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 256(NO_CHANGE)   | W |   | 128 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives                  | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+
|leneti_5/\relu_fc1_buf/u/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 128 x 16             | RAM64X1D x 4  RAM64M8 x 4   | 
|leneti_5/\relu_fc2_buf/u/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 128 x 16             | RAM64X1D x 4  RAM64M8 x 4   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance leneti_5/relu1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_5/relu1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_5/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_5/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_5/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/dsd/cnn_open-master/cnn_open-master/src/cnn.sv:304]
INFO: [Synth 8-6837] The timing for the instance leneti_6/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leneti_6/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/src_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/draw_rectangle/line_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |lenet__GCB1     |           1|      2412|
|2     |lenet__GCB2     |           1|        14|
|3     |system_top__GC0 |           1|      1562|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:04:16 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:04:16 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 96(NO_CHANGE)    | W |   | 256 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 96(NO_CHANGE)    | W |   | 1 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 32 x 256(NO_CHANGE)    | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 256(NO_CHANGE)   | W |   | 128 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives                  | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+
|leneti_5/\relu_fc1_buf/u/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 128 x 16             | RAM64X1D x 4  RAM64M8 x 4   | 
|leneti_5/\relu_fc2_buf/u/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 128 x 16             | RAM64X1D x 4  RAM64M8 x 4   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |lenet__GCB1     |           1|      2454|
|2     |lenet__GCB2     |           1|        14|
|3     |system_top__GC0 |           1|      1562|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance lenet/relu1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/relu1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv1_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/relu2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lenet/conv2_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance src_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance draw_rectangle/line_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:24 ; elapsed = 00:04:16 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY8     |     2|
|3     |LUT1       |     2|
|4     |LUT2       |    18|
|5     |LUT3       |    39|
|6     |LUT4       |     2|
|7     |LUT5       |     2|
|8     |LUT6       |    11|
|9     |RAM64M8    |     8|
|10    |RAM64X1D   |     8|
|11    |RAMB18E2   |     1|
|12    |RAMB18E2_1 |     1|
|13    |RAMB18E2_2 |     2|
|14    |RAMB36E2   |     9|
|15    |RAMB36E2_1 |     3|
|16    |FDCE       |    41|
|17    |FDPE       |     1|
|18    |FDRE       |    32|
|19    |IBUF       |     1|
|20    |OBUF       |    32|
|21    |OBUFT      |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------------------------+------+
|      |Instance                       |Module                                      |Cells |
+------+-------------------------------+--------------------------------------------+------+
|1     |top                            |                                            |   222|
|2     |  capture_lenet                |capture_lenet                               |    82|
|3     |  draw_rectangle               |draw_rectangle                              |     2|
|4     |    horline_buf                |rfdp2048x8                                  |     1|
|5     |      u                        |xilinx_1w1r_sram__parameterized5            |     1|
|6     |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized5__2        |     1|
|7     |          xpm_memory_base_inst |xpm_memory_base__parameterized5__2          |     1|
|8     |    line_buf                   |rfdp2048x8__xdcDup__1                       |     1|
|9     |      u                        |xilinx_1w1r_sram__parameterized5__xdcDup__1 |     1|
|10    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized5           |     1|
|11    |          xpm_memory_base_inst |xpm_memory_base__parameterized5             |     1|
|12    |  lenet                        |lenet                                       |    97|
|13    |    conv1_buf                  |rfdp1024x96                                 |     3|
|14    |      u                        |xilinx_1w1r_sram__parameterized0            |     3|
|15    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized0           |     3|
|16    |          xpm_memory_base_inst |xpm_memory_base__parameterized0             |     3|
|17    |    conv2_buf                  |rfdp128x256                                 |     4|
|18    |      u                        |xilinx_1w1r_sram__parameterized2            |     4|
|19    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized2           |     4|
|20    |          xpm_memory_base_inst |xpm_memory_base__parameterized2             |     4|
|21    |    relu1_buf                  |rfdp256x96                                  |     2|
|22    |      u                        |xilinx_1w1r_sram__parameterized1            |     2|
|23    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized1           |     2|
|24    |          xpm_memory_base_inst |xpm_memory_base__parameterized1             |     2|
|25    |    relu2_buf                  |rfdp32x256                                  |     4|
|26    |      u                        |xilinx_1w1r_sram__parameterized3            |     4|
|27    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized3           |     4|
|28    |          xpm_memory_base_inst |xpm_memory_base__parameterized3             |     4|
|29    |    relu_fc1_buf               |rfdp128x16__xdcDup__1                       |    42|
|30    |      u                        |xilinx_1w1r_sram__parameterized4__xdcDup__1 |    42|
|31    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized4           |    42|
|32    |          xpm_memory_base_inst |xpm_memory_base__parameterized4             |    42|
|33    |    relu_fc2_buf               |rfdp128x16                                  |    42|
|34    |      u                        |xilinx_1w1r_sram__parameterized4            |    42|
|35    |        xpm_memory_sdpram_inst |xpm_memory_sdpram__parameterized4__2        |    42|
|36    |          xpm_memory_base_inst |xpm_memory_base__parameterized4__2          |    42|
|37    |  src_buf                      |rfdp1024x8                                  |     1|
|38    |    u                          |xilinx_1w1r_sram                            |     1|
|39    |      xpm_memory_sdpram_inst   |xpm_memory_sdpram                           |     1|
|40    |        xpm_memory_base_inst   |xpm_memory_base                             |     1|
+------+-------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:04:08 . Memory (MB): peak = 14141.906 ; gain = 13876.480
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:04:17 . Memory (MB): peak = 14141.906 ; gain = 13876.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell draw_rectangle/horline_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell draw_rectangle/line_buf/u/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 14141.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
473 Infos, 288 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:28 ; elapsed = 00:04:20 . Memory (MB): peak = 14141.906 ; gain = 13876.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 14141.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/dsd/new3_proj/project_1/project_1.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 18:43:02 2023...
