$date
	Sun Oct 23 07:55:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#796511
b11000 !
1"
#796514
b11000 &
b11000 %
1$
#796515
0"
#796518
b1100 &
b1100 %
#796522
b110 &
b110 %
#796526
b11 &
b11 %
#796530
b1010 &
b1010 %
#796534
b101 &
b101 %
#796538
b10000 &
b10000 %
#796542
b1000 &
b1000 %
#796546
b100 &
b100 %
#796550
b10 &
b10 %
#796554
b1 &
b1 %
1#
#796558
b0 &
0#
b0 %
0$
#1792495
b11001 !
1"
#1792498
b11001 &
b11001 %
1$
#1792499
0"
#1792502
b1001100 &
b1001100 %
#1792506
b100110 &
b100110 %
#1792510
b10011 &
b10011 %
#1792514
b111010 &
b111010 %
#1792518
b11101 &
b11101 %
#1792522
b1011000 &
b1011000 %
#1792526
b101100 &
b101100 %
#1792530
b10110 &
b10110 %
#1792534
b1011 &
b1011 %
#1792538
b100010 &
b100010 %
#1792542
b10001 &
b10001 %
#1792546
b110100 &
b110100 %
#1792550
b11010 &
b11010 %
#1792554
b1101 &
b1101 %
#1792558
b101000 &
b101000 %
#1792562
b10100 &
b10100 %
#1792566
b1010 &
b1010 %
#1792570
b101 &
b101 %
#1792574
b10000 &
b10000 %
#1792578
b1000 &
b1000 %
#1792582
b100 &
b100 %
#1792586
b10 &
b10 %
#1792590
b1 &
1#
b1 %
#1792594
b0 &
b0 %
0#
0$
#2773920
b1011 !
1"
#2773922
b1011 &
b1011 %
1$
#2773923
0"
#2773926
b100010 &
b100010 %
#2773930
b10001 &
b10001 %
#2773934
b110100 &
b110100 %
#2773938
b11010 &
b11010 %
#2773942
b1101 &
b1101 %
#2773946
b101000 &
b101000 %
#2773950
b10100 &
b10100 %
#2773954
b1010 &
b1010 %
#2773958
b101 &
b101 %
#2773962
b10000 &
b10000 %
#2773966
b1000 &
b1000 %
#2773970
b100 &
b100 %
#2773974
b10 &
b10 %
#2773978
b1 &
b1 %
1#
#2773982
b0 &
0#
b0 %
0$
#4500012
