/* ******************************************* START *********************************************** */
/* Libraries, Definitions and Global Declarations */
#include <stdint.h> // 							standard integer library
#include "main.h"
#include "lcd.h"
#include "delay.h"

/* Superloop structure */
int main(void)
{
	/* Declarations and Initializations */
	USER_SystemClock_Config( ); // 				configure the system clock to 64 MHz
	USER_GPIO_Init( ); // 						initialize GPIOA pin 5 as output (for LD2)

	// Wait for LCD power stabilization (>100ms)
	for( int i = 0; i < 100; i++ )
		USER_TIM_Delay_1ms( );

	LCD_Init( ); // 						initialize LCD display

	/* Show fixed test values on LCD */
	LCD_Clear( );
	LCD_Set_Cursor( 1, 1 );
	LCD_Put_Str( "RPM:2500 V:45" );
	LCD_Set_Cursor( 2, 1 );
	LCD_Put_Str( "Gear:3" );

    /* Repetitive block */
    for(;;){
    	GPIOA->ODR	^=	( 0x1UL <<  5U );//		value to toggle pin 5 of Port A (Toggle LD2)
    	USER_Delay_1sec( ); // 					delay function to create a visible blinking effect on LD2
    }
}

void USER_GPIO_Init( void ){
	// RCC_APB2ENR modified to IO port A clock enable
	RCC->APB2ENR	= RCC->APB2ENR//			RCC_APB2ENR actual value
					|//								to set
					( 0x1UL << 2U );//				(mask) IOPAEN bit

	// GPIOx_ODR modified to reset pin 5 of port A (LD2 is connected to PA5)
	GPIOA->ODR		= GPIOA->ODR//					GPIOx_ODR actual value
					&//								to clear
					~( 0x1UL << 5U );//				(mask) ODR5 bit

	// GPIOx_CRL modified to configure pin5 as output
	GPIOA->CRL		=	GPIOA->CRL//					GPIOx_CRL actual value
					&//								to clear
					~( 0x3UL << 22U )//				(mask) CNF5[1:0] bits
					&//								to clear
					~( 0x2UL << 20U );//				(mask) MODE5_1 bit

	// GPIOx_CRL modified to select pin5 max speed of 10MHz
	GPIOA->CRL		=	GPIOA->CRL//					GPIOx_CRL actual value
					|//								to set
					( 0x1UL << 20U );//				(mask) MODE5_0 bit
}

void USER_SystemClock_Config( void ){
	FLASH->ACR	&=	~( 0x5UL <<  0U );//			two wait states latency, if SYSCLK > 48MHz
	FLASH->ACR	|=	 ( 0x2UL <<  0U );//			two wait states latency, if SYSCLK > 48MHz
	RCC->CFGR	&=	~( 0x1UL << 16U )//				PLL HSI oscillator clock /2 selected as PLL input clock
				&	~( 0x7UL << 11U )// 				APB2 prescaler /1
				&	~( 0x3UL <<  8U );// 				APB1 prescaler /2
	RCC->CFGR	|=	 ( 0xFUL << 18U )//				PLL input clock x 16 (PLLMUL bits)
				|	 ( 0x4UL <<  8U );//				APB1 prescaler /2
	RCC->CR		|=	 ( 0x1UL << 24U );//				PLL2 ON
	while( !(RCC->CR & ~( 0x1UL << 25U )));//				wait until PLL is locked
	RCC->CFGR	&=	~( 0x1UL << 0U  );//				PLL used as system clock (SW bits)
	RCC->CFGR	|=	 ( 0x2UL << 0U  );//				PLL used as system clock (SW bits)
	while( 0x8UL != ( RCC->CFGR & 0xCUL ));//				wait until PLL is switched
}

void USER_Delay_1sec( void ){
	__asm(" 		ldr r0, =7111111UL	");//				load the value to be used as delay count
	__asm(" again:\tsub r0, r0, #1\t\t");//				decrement the delay count
	__asm("         \tcmp r0, #0          ");//				check if the delay count has reached zero
	__asm("         \tbne again           ");//				if not, repeat the process
	__asm("         \tnop                 ");//				no operation (to ensure exact timing)
}
