INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CLK_DIV_FS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/new/spi_master_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/BranchCondGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCondGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:49]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:50]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MIE' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ImmedGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmedTargetGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/justf/Downloads/Mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/justf/Documents/BubbleSortFullProj/BubbleSort.srcs/sources_1/new/Mux4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2458] undeclared symbol regWrite, assumed default net type wire [C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/OTTER_MCU.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
WARNING: [VRFC 10-8426] non-net output port 'count' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/ProgramCounter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Downloads/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sim_1/new/OTTER_SIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_SIM
