Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Oct 21 16:45:33 2018
| Host             : DESKTOP-28DBK6Q running 64-bit major release  (build 9200)
| Command          : report_power -file testbench_power_routed.rpt -pb testbench_power_summary_routed.pb -rpx testbench_power_routed.rpx
| Design           : testbench
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.216        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.113        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        6 |       --- |             --- |
| Slice Logic              |    <0.001 |     5737 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2271 |     63400 |            3.58 |
|   Register               |    <0.001 |     1302 |    126800 |            1.03 |
|   CARRY4                 |    <0.001 |       16 |     15850 |            0.10 |
|   LUT as Distributed RAM |    <0.001 |      512 |     19000 |            2.69 |
|   F7/F8 Muxes            |    <0.001 |      916 |     63400 |            1.44 |
|   Others                 |     0.000 |      531 |       --- |             --- |
| Signals                  |    <0.001 |     4342 |       --- |             --- |
| Block RAM                |    <0.001 |      128 |       135 |           94.81 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |       19 |       210 |            9.05 |
| Static Power             |     0.103 |          |           |                 |
| Total                    |     0.216 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.007 |      0.018 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------+-----------------+
| Clock              | Domain                         | Constraint (ns) |
+--------------------+--------------------------------+-----------------+
| clk                | clk                            |            10.0 |
| clk_out1_clk_wiz_0 | mydcm1/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out2_clk_wiz_0 | mydcm1/inst/clk_out2_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | mydcm1/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| testbench                                      |     0.113 |
|   arb1                                         |    <0.001 |
|   done_IOBUF_inst                              |    <0.001 |
|   mydcm1                                       |     0.106 |
|     inst                                       |     0.106 |
|   read_IOBUF_inst                              |     0.000 |
|   rsrc0                                        |     0.003 |
|     rsrcalu                                    |    <0.001 |
|     rsrcareg                                   |    <0.001 |
|     rsrccontrol                                |    <0.001 |
|     rsrccreg                                   |    <0.001 |
|     rsrcirreg                                  |    <0.001 |
|     rsrcmareg                                  |    <0.001 |
|     rsrcmdreg                                  |    <0.001 |
|     rsrcpc                                     |    <0.001 |
|     rsrcregfile                                |     0.002 |
|   sram1                                        |     0.001 |
|     myarray_reg_0_255_0_0                      |    <0.001 |
|     myarray_reg_0_255_10_10                    |    <0.001 |
|     myarray_reg_0_255_11_11                    |    <0.001 |
|     myarray_reg_0_255_12_12                    |    <0.001 |
|     myarray_reg_0_255_13_13                    |    <0.001 |
|     myarray_reg_0_255_14_14                    |    <0.001 |
|     myarray_reg_0_255_15_15                    |    <0.001 |
|     myarray_reg_0_255_16_16                    |    <0.001 |
|     myarray_reg_0_255_17_17                    |    <0.001 |
|     myarray_reg_0_255_18_18                    |    <0.001 |
|     myarray_reg_0_255_19_19                    |    <0.001 |
|     myarray_reg_0_255_1_1                      |    <0.001 |
|     myarray_reg_0_255_20_20                    |    <0.001 |
|     myarray_reg_0_255_21_21                    |    <0.001 |
|     myarray_reg_0_255_22_22                    |    <0.001 |
|     myarray_reg_0_255_23_23                    |    <0.001 |
|     myarray_reg_0_255_24_24                    |    <0.001 |
|     myarray_reg_0_255_25_25                    |    <0.001 |
|     myarray_reg_0_255_26_26                    |    <0.001 |
|     myarray_reg_0_255_27_27                    |    <0.001 |
|     myarray_reg_0_255_28_28                    |    <0.001 |
|     myarray_reg_0_255_29_29                    |    <0.001 |
|     myarray_reg_0_255_2_2                      |    <0.001 |
|     myarray_reg_0_255_30_30                    |    <0.001 |
|     myarray_reg_0_255_31_31                    |    <0.001 |
|     myarray_reg_0_255_3_3                      |    <0.001 |
|     myarray_reg_0_255_4_4                      |    <0.001 |
|     myarray_reg_0_255_5_5                      |    <0.001 |
|     myarray_reg_0_255_6_6                      |    <0.001 |
|     myarray_reg_0_255_7_7                      |    <0.001 |
|     myarray_reg_0_255_8_8                      |    <0.001 |
|     myarray_reg_0_255_9_9                      |    <0.001 |
|     myarray_reg_256_511_0_0                    |    <0.001 |
|     myarray_reg_256_511_10_10                  |    <0.001 |
|     myarray_reg_256_511_11_11                  |    <0.001 |
|     myarray_reg_256_511_12_12                  |    <0.001 |
|     myarray_reg_256_511_13_13                  |    <0.001 |
|     myarray_reg_256_511_14_14                  |    <0.001 |
|     myarray_reg_256_511_15_15                  |    <0.001 |
|     myarray_reg_256_511_16_16                  |    <0.001 |
|     myarray_reg_256_511_17_17                  |    <0.001 |
|     myarray_reg_256_511_18_18                  |    <0.001 |
|     myarray_reg_256_511_19_19                  |    <0.001 |
|     myarray_reg_256_511_1_1                    |    <0.001 |
|     myarray_reg_256_511_20_20                  |    <0.001 |
|     myarray_reg_256_511_21_21                  |    <0.001 |
|     myarray_reg_256_511_22_22                  |    <0.001 |
|     myarray_reg_256_511_23_23                  |    <0.001 |
|     myarray_reg_256_511_24_24                  |    <0.001 |
|     myarray_reg_256_511_25_25                  |    <0.001 |
|     myarray_reg_256_511_26_26                  |    <0.001 |
|     myarray_reg_256_511_27_27                  |    <0.001 |
|     myarray_reg_256_511_28_28                  |    <0.001 |
|     myarray_reg_256_511_29_29                  |    <0.001 |
|     myarray_reg_256_511_2_2                    |    <0.001 |
|     myarray_reg_256_511_30_30                  |    <0.001 |
|     myarray_reg_256_511_31_31                  |    <0.001 |
|     myarray_reg_256_511_3_3                    |    <0.001 |
|     myarray_reg_256_511_4_4                    |    <0.001 |
|     myarray_reg_256_511_5_5                    |    <0.001 |
|     myarray_reg_256_511_6_6                    |    <0.001 |
|     myarray_reg_256_511_7_7                    |    <0.001 |
|     myarray_reg_256_511_8_8                    |    <0.001 |
|     myarray_reg_256_511_9_9                    |    <0.001 |
|     myarray_reg_512_767_0_0                    |    <0.001 |
|     myarray_reg_512_767_10_10                  |    <0.001 |
|     myarray_reg_512_767_11_11                  |    <0.001 |
|     myarray_reg_512_767_12_12                  |    <0.001 |
|     myarray_reg_512_767_13_13                  |    <0.001 |
|     myarray_reg_512_767_14_14                  |    <0.001 |
|     myarray_reg_512_767_15_15                  |    <0.001 |
|     myarray_reg_512_767_16_16                  |    <0.001 |
|     myarray_reg_512_767_17_17                  |    <0.001 |
|     myarray_reg_512_767_18_18                  |    <0.001 |
|     myarray_reg_512_767_19_19                  |    <0.001 |
|     myarray_reg_512_767_1_1                    |    <0.001 |
|     myarray_reg_512_767_20_20                  |    <0.001 |
|     myarray_reg_512_767_21_21                  |    <0.001 |
|     myarray_reg_512_767_22_22                  |    <0.001 |
|     myarray_reg_512_767_23_23                  |    <0.001 |
|     myarray_reg_512_767_24_24                  |    <0.001 |
|     myarray_reg_512_767_25_25                  |    <0.001 |
|     myarray_reg_512_767_26_26                  |    <0.001 |
|     myarray_reg_512_767_27_27                  |    <0.001 |
|     myarray_reg_512_767_28_28                  |    <0.001 |
|     myarray_reg_512_767_29_29                  |    <0.001 |
|     myarray_reg_512_767_2_2                    |    <0.001 |
|     myarray_reg_512_767_30_30                  |    <0.001 |
|     myarray_reg_512_767_31_31                  |    <0.001 |
|     myarray_reg_512_767_3_3                    |    <0.001 |
|     myarray_reg_512_767_4_4                    |    <0.001 |
|     myarray_reg_512_767_5_5                    |    <0.001 |
|     myarray_reg_512_767_6_6                    |    <0.001 |
|     myarray_reg_512_767_7_7                    |    <0.001 |
|     myarray_reg_512_767_8_8                    |    <0.001 |
|     myarray_reg_512_767_9_9                    |    <0.001 |
|     myarray_reg_768_1023_0_0                   |    <0.001 |
|     myarray_reg_768_1023_10_10                 |    <0.001 |
|     myarray_reg_768_1023_11_11                 |    <0.001 |
|     myarray_reg_768_1023_12_12                 |    <0.001 |
|     myarray_reg_768_1023_13_13                 |    <0.001 |
|     myarray_reg_768_1023_14_14                 |    <0.001 |
|     myarray_reg_768_1023_15_15                 |    <0.001 |
|     myarray_reg_768_1023_16_16                 |    <0.001 |
|     myarray_reg_768_1023_17_17                 |    <0.001 |
|     myarray_reg_768_1023_18_18                 |    <0.001 |
|     myarray_reg_768_1023_19_19                 |    <0.001 |
|     myarray_reg_768_1023_1_1                   |    <0.001 |
|     myarray_reg_768_1023_20_20                 |    <0.001 |
|     myarray_reg_768_1023_21_21                 |    <0.001 |
|     myarray_reg_768_1023_22_22                 |    <0.001 |
|     myarray_reg_768_1023_23_23                 |    <0.001 |
|     myarray_reg_768_1023_24_24                 |    <0.001 |
|     myarray_reg_768_1023_25_25                 |    <0.001 |
|     myarray_reg_768_1023_26_26                 |    <0.001 |
|     myarray_reg_768_1023_27_27                 |    <0.001 |
|     myarray_reg_768_1023_28_28                 |    <0.001 |
|     myarray_reg_768_1023_29_29                 |    <0.001 |
|     myarray_reg_768_1023_2_2                   |    <0.001 |
|     myarray_reg_768_1023_30_30                 |    <0.001 |
|     myarray_reg_768_1023_31_31                 |    <0.001 |
|     myarray_reg_768_1023_3_3                   |    <0.001 |
|     myarray_reg_768_1023_4_4                   |    <0.001 |
|     myarray_reg_768_1023_5_5                   |    <0.001 |
|     myarray_reg_768_1023_6_6                   |    <0.001 |
|     myarray_reg_768_1023_7_7                   |    <0.001 |
|     myarray_reg_768_1023_8_8                   |    <0.001 |
|     myarray_reg_768_1023_9_9                   |    <0.001 |
|   vga1                                         |     0.002 |
|     myrom                                      |     0.002 |
|       U0                                       |     0.002 |
|         inst_blk_mem_gen                       |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|             valid.cstr                         |     0.002 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[100].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[101].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[102].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[103].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[104].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[105].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[106].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[107].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[108].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[109].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[110].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[111].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[112].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[113].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[114].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[115].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[116].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[117].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[118].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[119].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[120].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[121].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[122].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[123].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[124].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[125].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[126].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[127].ram.r               |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[57].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[58].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[59].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[60].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[61].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[62].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[63].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[64].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[65].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[66].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[67].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[68].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[69].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[70].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[71].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[72].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[73].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[74].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[75].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[76].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[77].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[78].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[79].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[80].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[81].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[82].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[83].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[84].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[85].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[86].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[87].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[88].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[89].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[90].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[91].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[92].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[93].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[94].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[95].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[96].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[97].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[98].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[99].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   write_IOBUF_inst                             |     0.000 |
+------------------------------------------------+-----------+


