vhdtdtfi -lib work halfadder_design_sanjeev.vhd -prj fulladder_with_halfadder_sanjeev -o halfadder_design_sanjeev.spl -module halfadder_design_sanjeev -template G:/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 halfadder_design_sanjeev.spl {G:/vhdl code/fulladder_with_halfadder_sanjeev/halfadder_design_sanjeev.sym} 
xst -intstyle ise -ifn "G:/vhdl code/fulladder_with_halfadder_sanjeev/halfadder_design_sanjeev.xst" -ofn "G:/vhdl code/fulladder_with_halfadder_sanjeev/halfadder_design_sanjeev.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-3 "halfadder_design_sanjeev.ngc" halfadder_design_sanjeev.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o halfadder_design_sanjeev_map.ncd halfadder_design_sanjeev.ngd halfadder_design_sanjeev.pcf 
par -w -intstyle ise -ol high -mt off halfadder_design_sanjeev_map.ncd halfadder_design_sanjeev.ncd halfadder_design_sanjeev.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml halfadder_design_sanjeev.twx halfadder_design_sanjeev.ncd -o halfadder_design_sanjeev.twr halfadder_design_sanjeev.pcf 
