//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep  5 06:40:32 2014 (1409892032)
// Cuda compilation tools, release 6.5, V6.5.19
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z12doIterationsdddj(
	.param .f64 _Z12doIterationsdddj_param_0,
	.param .f64 _Z12doIterationsdddj_param_1,
	.param .f64 _Z12doIterationsdddj_param_2,
	.param .u32 _Z12doIterationsdddj_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<2>;
	.reg .f64 	%fd<19>;


	ld.param.f64 	%fd10, [_Z12doIterationsdddj_param_1];
	ld.param.f64 	%fd11, [_Z12doIterationsdddj_param_2];
	ld.param.u32 	%r1, [_Z12doIterationsdddj_param_3];
	cvt.rn.f64.u32	%fd1, %r1;
	setp.ltu.f64	%p1, %fd1, 0d0000000000000000;
	@%p1 bra 	BB0_4;

	mov.f64 	%fd18, 0d0000000000000000;
	mov.f64 	%fd16, %fd11;
	mov.f64 	%fd17, %fd10;

BB0_2:
	mov.f64 	%fd3, %fd17;
	mov.f64 	%fd2, %fd16;
	mul.f64 	%fd5, %fd2, %fd2;
	mul.f64 	%fd6, %fd3, %fd3;
	add.f64 	%fd13, %fd6, %fd5;
	setp.gtu.f64	%p2, %fd13, 0d4010000000000000;
	@%p2 bra 	BB0_4;

	add.f64 	%fd18, %fd18, 0d3FF0000000000000;
	sub.f64 	%fd14, %fd6, %fd5;
	add.f64 	%fd8, %fd14, %fd10;
	add.f64 	%fd15, %fd3, %fd3;
	fma.rn.f64 	%fd9, %fd15, %fd2, %fd11;
	setp.le.f64	%p3, %fd18, %fd1;
	mov.f64 	%fd16, %fd9;
	mov.f64 	%fd17, %fd8;
	@%p3 bra 	BB0_2;

BB0_4:
	ret;
}


