#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Oct  4 20:49:22 2024
# Process ID: 88448
# Current directory: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22772 C:\Users\Matt\Documents\Vivado_Projects\MIDI_Interface\fpga_synth\fpga_synth.xpr
# Log file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/vivado.log
# Journal file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {dds_processing_system7_0_0 dds_ila_0_0 dds_dds_compiler_0_1 dds_dds_compiler_1_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {dds_processing_system7_0_0 dds_ila_0_0 dds_dds_compiler_0_1 dds_dds_compiler_1_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd]
catch { config_ip_cache -export [get_ips -all dds_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all dds_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all dds_dds_compiler_1_1] }
catch { config_ip_cache -export [get_ips -all dds_ila_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd]
launch_runs dds_processing_system7_0_0_synth_1 dds_dds_compiler_0_1_synth_1 dds_dds_compiler_1_1_synth_1 dds_ila_0_0_synth_1 -jobs 24
wait_on_run dds_processing_system7_0_0_synth_1
wait_on_run dds_dds_compiler_0_1_synth_1
wait_on_run dds_dds_compiler_1_1_synth_1
wait_on_run dds_ila_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/dds.bd] -directory C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files -ipstatic_source_dir C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/modelsim} {questa=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/questa} {riviera=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/riviera} {activehdl=C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
endgroup
