$date
	Mon Sep 22 11:27:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_simple $end
$var wire 1 ! Y1 $end
$var reg 8 " IN [7:0] $end
$var reg 3 # SEL [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module uut1 $end
$var wire 8 % in [7:0] $end
$var wire 3 & sel [2:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
bx $
b0 #
b0 "
0!
$end
#10
1!
b1 "
b1 %
b0 $
#60
b1 #
b1 &
1!
b10 "
b10 %
b1 $
#110
b10 #
b10 &
1!
b100 "
b100 %
b10 $
#160
b11 #
b11 &
1!
b1000 "
b1000 %
b11 $
#210
b100 #
b100 &
1!
b10000 "
b10000 %
b100 $
#260
b101 #
b101 &
1!
b100000 "
b100000 %
b101 $
#310
b110 #
b110 &
1!
b1000000 "
b1000000 %
b110 $
#360
b111 #
b111 &
1!
b10000000 "
b10000000 %
b111 $
#410
b1000 $
#460
