Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      220 LCs used as LUT4 only
Info:       59 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        5 LCs used as DFF only
Info: Packing carries..
Info:       31 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 64)
Info: promoting $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 [cen] (fanout 16)
Info: Constraining chains...
Info:        8 LCs used to legalise carry chains.
Info: Checksum: 0xda0e89e7

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x1755fb39

Info: Device utilisation:
Info: 	         ICESTORM_LC:   325/ 1280    25%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 256 cells, random placement wirelen = 3835.
Info:     at initial placer iter 0, wirelen = 104
Info:     at initial placer iter 1, wirelen = 92
Info:     at initial placer iter 2, wirelen = 99
Info:     at initial placer iter 3, wirelen = 92
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 99, spread = 1370, legal = 1395; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 106, spread = 1090, legal = 1076; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 130, spread = 877, legal = 966; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 153, spread = 846, legal = 931; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 192, spread = 888, legal = 951; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 208, spread = 771, legal = 830; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 209, spread = 879, legal = 912; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 199, spread = 843, legal = 891; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 248, spread = 813, legal = 868; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 270, spread = 791, legal = 810; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 262, spread = 734, legal = 771; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 264, spread = 741, legal = 776; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 303, spread = 726, legal = 752; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 306, spread = 708, legal = 729; time = 0.02s
Info:     at iteration #15, type ALL: wirelen solved = 312, spread = 720, legal = 752; time = 0.03s
Info:     at iteration #16, type ALL: wirelen solved = 333, spread = 795, legal = 830; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 322, spread = 768, legal = 801; time = 0.02s
Info:     at iteration #18, type ALL: wirelen solved = 325, spread = 729, legal = 763; time = 0.01s
Info:     at iteration #19, type ALL: wirelen solved = 338, spread = 721, legal = 742; time = 0.05s
Info: HeAP Placer Time: 0.82s
Info:   of which solving equations: 0.53s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 92, wirelen = 729
Info:   at iteration #5: temp = 0.000000, timing cost = 128, wirelen = 653
Info:   at iteration #10: temp = 0.000000, timing cost = 88, wirelen = 614
Info:   at iteration #15: temp = 0.000000, timing cost = 134, wirelen = 585
Info:   at iteration #15: temp = 0.000000, timing cost = 126, wirelen = 599 
Info: SA placement time 0.40s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 85.79 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.62 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 16120,  16591) |******** 
Info: [ 16591,  17062) | 
Info: [ 17062,  17533) |****************** 
Info: [ 17533,  18004) |********************** 
Info: [ 18004,  18475) |************************ 
Info: [ 18475,  18946) |******** 
Info: [ 18946,  19417) |***************** 
Info: [ 19417,  19888) |********* 
Info: [ 19888,  20359) |***************************** 
Info: [ 20359,  20830) |**************************** 
Info: [ 20830,  21301) |*********** 
Info: [ 21301,  21772) |******************** 
Info: [ 21772,  22243) |*********** 
Info: [ 22243,  22714) |****** 
Info: [ 22714,  23185) |**** 
Info: [ 23185,  23656) |***** 
Info: [ 23656,  24127) |***** 
Info: [ 24127,  24598) |********* 
Info: [ 24598,  25069) |*** 
Info: [ 25069,  25540) |************** 
Info: Checksum: 0xf8d921ca

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1024 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       90        850 |   90   850 |       125|       0.17       0.17|
Info:       1170 |      119        992 |   29   142 |         0|       0.04       0.22|
Info: Routing complete.
Info: Router1 time 0.22s
Info: Checksum: 0xa21dccc5

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$2481_DFFLC.O
Info:  1.7  2.5    Net state[5] budget 3.930000 ns (2,6) -> (4,6)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4225_LC.I2
Info:                Defined in:
Info:                  demo.v:32
Info:  0.6  3.0  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4225_LC.O
Info:  0.9  3.9    Net $abc$4194$new_n222_ budget 3.930000 ns (4,6) -> (5,5)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4224_LC.I1
Info:  0.6  4.5  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4224_LC.O
Info:  0.9  5.3    Net $abc$4194$new_n221_ budget 3.930000 ns (5,5) -> (6,4)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4223_LC.I1
Info:  0.6  5.9  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4223_LC.O
Info:  1.4  7.3    Net $abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ budget 3.929000 ns (6,4) -> (7,3)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4360_LC.I1
Info:  0.6  7.9  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4360_LC.O
Info:  0.9  8.8    Net $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 budget 3.929000 ns (7,3) -> (7,2)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4372_LC.I0
Info:  0.7  9.5  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4372_LC.O
Info:  2.4 11.8    Net $abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708 budget 3.929000 ns (7,2) -> (7,1)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4402_LC.CEN
Info:  0.1 11.9  Setup $abc$4194$auto$blifparse.cc:492:parse_blif$4402_LC.CEN
Info: 3.9 ns logic, 8.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$2535_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (2,7) -> (2,7)
Info:                Sink $abc$4194$auto$blifparse.cc:492:parse_blif$4385_LC.I0
Info:                Defined in:
Info:                  demo.v:186
Info:  0.7  2.3  Source $abc$4194$auto$blifparse.cc:492:parse_blif$4385_LC.O
Info:  2.4  4.8    Net SCL$SB_IO_OUT budget 13.160000 ns (2,7) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:31
Info: 1.5 ns logic, 3.3 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 83.73 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.76 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15834,  16319) |**** 
Info: [ 16319,  16804) |********* 
Info: [ 16804,  17289) |**** 
Info: [ 17289,  17774) |************************* 
Info: [ 17774,  18259) |***** 
Info: [ 18259,  18744) |******************* 
Info: [ 18744,  19229) |*************** 
Info: [ 19229,  19714) |********************************* 
Info: [ 19714,  20199) |*************************** 
Info: [ 20199,  20684) |**************** 
Info: [ 20684,  21169) |******************** 
Info: [ 21169,  21654) |********************** 
Info: [ 21654,  22139) |******* 
Info: [ 22139,  22624) |******* 
Info: [ 22624,  23109) |*** 
Info: [ 23109,  23594) |** 
Info: [ 23594,  24079) |***** 
Info: [ 24079,  24564) |********** 
Info: [ 24564,  25049) |**** 
Info: [ 25049,  25534) |************** 

Info: Program finished normally.
