tripl pattern lithographi tpl layout decomposit cut bei jhih rong gao david pan ece dept univers texa austin austin usa email bei jrgao dpan abstract tripl pattern lithographi tpl promis techniqu logic node tradit lelel type tpl technolog suffer nativ conflict overlap problem centli leleec process propos overcom limit third mask generat cut paper propos studi leleec layout decomposit conflict graph cut graph construct extract geometr relationship input layout cut candid base graph integ linear program ilp formul minim conflict number stitch number introduct semiconductor process scale industri encount lithographi issu logic node tripl pattern lithographi tpl promis techniqu delay candid extrem ultraviolet lithographi euvl electron beam lithographi ebl euvl challeng tremend technic barrier ebl serious limit low throughput tradit process tpl principl litho etch litho etch lele type doubl pat tern lithographi dpl origin layout decompos three mask manufactur three exposur etch step technolog call lele litho etch lelel carri solv correspond design problem includ layout rout stitch insert nativ conflict lelel fig cliqu conflict featur cliqu structur common advanc standard cell design lelel type tpl suffer nativ conflict problem compar lele serious overlap problem lelel overcom limit deriv lelel propos tpl manufactur process call lele cut leleec tpl manufactur process three mask step mask second mask trim mask fig illustr exampl leleec process target final mask mask mask figur process lelel label target featur layout decomposit conflict introduc target final mask mask trim mask figur process leleec label target featur second mask pattern trim mask final decomposit conflict generat target featur fig second mask pitch split lele process dpl mask fig final trim mask trim desir region fig trim mask generat cut split featur pattern result featur lelel friend print introduc conflict leleec process cut introduc better printabl layout decomposit crucial step tpl extrem studi lelel process design challeng introduc leleec process previous layout decomposit methodolog direct borrow cut print mask cut compat design trim mask pretti crucial layout decomposit leleec open problem paper propos studi leleec layout decomposit layout featur polygon shape extract geometr relationship construct conflict graph compat cut candid model conflict graph base conflict graph integ linear program ilp formul assign vertex layer goal layout decomposit minim conflict number time minim overlap error rest paper organ provid preliminari discuss problem formul explain detail generat cut candid provid integ linear program formul problem speedup techniqu present experiment conclud paper preliminari problem formul layout graph layout featur polygon shape layout construct fig layout graph undirect graph set vertic set conflict edg vertex repres input featur edg featur minimum color distanc dism edg conflict candid fig input layout correspond layout graph fig edg conflict candid check cut candid cut candid grey rectangl fig introduc input layout cut candid appli featur will merg featur correspond conflict edg remov label edg layout graph indic conflict edg remov cut insert blue solid edg fig stitch consid layout decomposit vertic layout graph split segment segment layout graph vertex connect stitch edg set stitch edg conflict edg remov cut figur layout graph construct input layout layout graph conflict edg cut candid generat grey rectangl repres cut candid updat layout graph blue edg conflict remov introduc cut conflict merg endcut figur cut graph construct input layout cut candid cut graph cut graph cut manufactur singl exposur process distribut cut conflict minimum cut distanc disc note conflict relationship cut layout graph construct cut graph store relationship fig exampl input layout cut candid correspond cut graph fig vertex graph repres cut solid edg cut conflict dash edg close merg larger cut refer detail stitch candid generat problem formul layout featur polygon shape layout graph cut graph construct layout decomposit assign vertic layout graph color select set cut cut graph object minim number conflict stitch cut candid generat discuss generat layout graph cut graph will explain detail generat cut candid conflict edg layout graph adjac featur correspond input layout check cut insert classifi adjac relationship featur type edg edg corner corner cut edg edg featur calcul calcul project illustr fig note case width cut smaller wire width threshold wth cut candid forbidden fig figur cut candid generat edg edg type figur cut candid generat corner corner type cut candid construct edg edg type search legal corner corner type cut fig cut shape pick shape minim area shape width larger width threshold wth cut candid overlap layout featur forbidden ilp algorithm construct layout graph cut graph leleec layout decomposit problem transfer optim problem graph note conflict graph guarante planar face base appli formul integ linear program ilp solv optim problem conveni notat ilp formul list tabl ilp formul stitch insert stitch candid consid layout decomposit problem formul object minim conflict number tabl notat ilp set conflict edg set cut conflict edg set stitch edg ith layout featur variabl denot color ecij variabl ecij cut cij variabl cij conflict sij variabl sij stitch min eij cij cij ecij eij cij ecij eij ecij ecpq eijpq ecij eij ecij eij variabl color featur cij binari variabl conflict edg eij ecij binari variabl cut candid constraint evalu conflict number cut number adjac featur assign color mask cut candid ecij appli ecij conflict report cij cut ecij ecpq conflict constraint sure will appli constraint forbid useless cut featur color ecij figur cut candid generat corner corner type glanc ilp formul work well report unnecessari conflict exampl fig three cut candid consid featur note merg larg cut cut appli featur manufactur featur fig base constraint equal cut appli conflict will report initi ilp formul ignor wire merg charact overcom limit modifi constraint cij ecij ecik ecjk cij ecij ecik ecjk ecik ecjk linear introduc boolean variabl replac enforc artifici constraint ilp formul ecik ecjk ecik ecjk replac constraint formul linear modifi ilp formul min eij cij cij ecij eij cij ecij eij ilp formul stitch insert stitch insert consid ilp formul object simultan minim conflict number stitch number paramet user defin paramet assign relat conflict number stitch number min eij cij eij sij sij eij sij eij speedup techniqu ilp well hard problem suffer long runtim penalti achiev provid set speedup techniqu note techniqu optim speedup techniqu ilp formul achiev compar appli speedup independ compon comput speedup techniqu call independ compon comput break layout graph independ compon partit initi layout graph small compon resolv ilp formul independ solut union compon global optim note well techniqu appli previous studi bridg comput bridg graph edg remov disconnect graph compon compon independ remov bridg divid problem independ problem search bridg edg layout graph divid layout graph bridg note bridg vertex number edg number layout graph cut pre select cut candid conflict cut cut candid ecij conflict cut pre select final decomposit featur merg featur problem size ilp formul reduc experiment implement algorithm test intel xeon linux machin ram isca benchmark chosen ilp solver set minimum color distanc dism wmin smin denot minimum wire width minimum space width threshold wth cut candid generat set dism stitch tabl comparison runtim perform circuit wire ilp stitch ilp stitch conflict stitch cost cpu conflict stitch cost cpu avg ratio experi decomposit ilp formul tabl compar ilp formul ilp stitch ilp stitch ilp stitch ilp formul base graph stitch edg ilp stitch consid stitch insert ilp column wire sug report total featur number divid graph number method report conflict number stitch number comput time second cpu cost cost function set conflict stitch tabl ilp formul effect conflict report compar ilp stitch stitch candid consid ilp formul cost reduc runtim fig conflict exampl decompos layout conflict pair label red arrow observ conflict shape reason hard find cut candid compar long wire leleec lelel experi compar tpl type layout decomposit state art lelel appli comparison fig fig compar conflict number stitch number lithographi process observ appli cut leleec conflict stitch number reduc dramat reason twofold cliqu conflict common type standard layout resolv leleec compar wire shape cut smaller trim mask featur figur conflict exampl decompos lic lelel leleec figur conflict number comparison conclus paper propos studi leleec layout decomposit problem translat optim problem layout graph cut graph integ linear program ilp appli search solut experiment effect algorithm addit preliminari compar tradit lelel type tpl leleec reduc conflict number stitch number dramat leleec adopt industri node will need enabl leleec friend design mask synthesi acknowledg work support nsf src oracl nsfc refer luca cork luk pat painter pan implic tripl pattern node design pattern proc spie itc lelel leleec figur stitch number comparison gao ding ban yang yuan cho pan deal manufactur extrem scale ieee acm intern confer comput aid design iccad arisawa aoyama uno tanaka euv flare correct half pitch node proc spie yuan pan beam lithographi stencil plan optim overlap charact ieee transact comput aid design integr circuit system tcad feb gao pan shape base layout fractur beam lithographi ieee acm asia south pacif design autom confer aspdac cork madr barn comparison tripl pattern decomposit algorithm aperiod tile pattern proc spie yuan zhang ding pan layout decomposit tripl pattern lithographi ieee acm intern confer comput aid design iccad ghaida agarw liebmann nassif gupta novel methodolog tripl multipl pattern layout decomposit proc spie fang chen chang novel layout decomposit algorithm tripl pattern lithographi ieee acm design autom confer dac tian zhang xiao wong polynomi time tripl pattern algorithm cell base row structur layout ieee acm intern confer comput aid design iccad zhang wong tripl pattern awar rout comparison doubl pattern awar rout technolog ieee acm design autom confer dac lin pan triad tripl pattern lithographi awar detail router ieee acm intern confer comput aid design iccad ausschnitt dasari multi pattern overlay control proc spie lin lithographi till law acm intern symposium physic design ispd kahng park yao layout decomposit doubl pattern lithographi ieee acm intern confer comput aid design iccad chu match base decompos doubl pattern lithographi acm intern symposium physic design ispd yuan yang pan doubl pattern layout decomposit simultan conflict stitch minim acm intern symposium physic design ispd yang cho yuan pan graph theoret multi object layout decomposit framework doubl pattern lithographi ieee acm asia south pacif design autom confer aspdac gurobi http html 