{
  "name": "core::core_arch::arm_shared::neon::generated::vrshr_n_s64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:58965:1: 58965:60",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vrshr_n_s64(_1: core_arch::arm_shared::neon::int64x1_t) -> core_arch::arm_shared::neon::int64x1_t {\n    let mut _0: core_arch::arm_shared::neon::int64x1_t;\n    let mut _2: core_arch::arm_shared::neon::int64x1_t;\n    let mut _3: i64;\n    let mut _4: i32;\n    let mut _5: bool;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_4);\n        _5 = Eq(N, i32::MIN);\n        assert(!move _5, \"attempt to negate `{}`, which would overflow\", N) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = Neg(N);\n        _3 = move _4 as i64;\n        StorageDead(_4);\n        _2 = core_arch::arm_shared::neon::generated::vdup_n_s64(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = core_arch::arm_shared::neon::generated::vrshl_s64(_1, move _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}