Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sun Sep  6 14:52:31 2020
| Host         : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   505 |
|    Minimum number of control sets                        |   505 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   573 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   505 |
| >= 0 to < 4        |   160 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    62 |
| >= 14 to < 16      |     9 |
| >= 16              |   125 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             955 |          344 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             610 |          220 |
| Yes          | No                    | No                     |            6290 |         1364 |
| Yes          | No                    | Yes                    |              60 |           11 |
| Yes          | Yes                   | No                     |            2918 |          611 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_reg[74][0]                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/coi40_0_reg_27080                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state88                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1207_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1210_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1252_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/row30_0_reg_25540                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1237_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1245_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1244_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1254_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1253_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1262_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_reg[81][0]                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/ap_NS_fsm1222_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1242_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/col34_0_reg_2614                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1249_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/row0_0_0_reg_2578                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1216_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/col42_0_reg_2731                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1224_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1238_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state83                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state93                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state76                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_reg[62][0]                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/coi_0_reg_26380                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state92                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                              | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state80                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/E[0]                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1251_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state73                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state64                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state89                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                            | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state106                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state67                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state66                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/E[0]                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/col052_0_0_0_reg_28250                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state101                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state77                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state100                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                  | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state96                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_reg[69][0]                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/ap_NS_fsm1235_out                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state74                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state68                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state65                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state84                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state95                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_1                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state105                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/conv1_weight_V_U/ResNet_conv1_weigwdI_rom_U/ap_CS_fsm_reg[4]                                                                                                                                                                                                 | design_1_i/ResNet_0/inst/row21_0_reg_2372                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/p_151_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/select_ln114_reg_218150                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[83][0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436_ap_start_reg4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436_ap_start_reg8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436_ap_start_reg5168_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436_ap_start_reg6169_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436_ap_start_reg11                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col42_0_reg_27310                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col36_0_reg_26610                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col052_0_0_0_reg_28250                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[66][0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col22_0_reg_23830                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[0]_3[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[59][0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[0]_2[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[71][0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_CS_fsm_reg[0]_4[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/col31_0_reg_25660                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/E[0]                                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/SR[0]                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col34_0_reg_26140                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/E[0]                                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/coi46_0_reg_27780                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1229_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/col36_0_reg_2661                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1251_out                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1208_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1212_out                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/full_n_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state107                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_reg[104][0]                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/ap_NS_fsm1196_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state118                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1269_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1294_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state128                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[111][0]                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__1_n_1                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state114                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/E[0]                                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/col29_0_reg_25310                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1_n_1                                                                                                                                                                                             | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_1                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/ap_CS_fsm_reg[34][0]                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/col27_0_reg_25070                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/E[0]                                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/SR[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/ap_CS_fsm_reg[21][0]                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/col25_0_reg_24830                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[0]_2[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[101][0]                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_1                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1293_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_CS_fsm_state24                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_NS_fsm1261_out                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/ap_NS_fsm1270_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_1                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[0]_3[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[96][0]                                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[106][0]                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/ap_CS_fsm_reg[0]_4[0]                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/ap_NS_fsm1225_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state133                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state134                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state52                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state129                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_reg[114][0]                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/ap_NS_fsm1184_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_reg[99][0]                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/ap_NS_fsm1202_out                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state51                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state104                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state119                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state124                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_1                                                                                                                                                                                                  | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state113                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__5_n_1                                                                                                                                                                                       | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__3_n_1                                                                                                                                                                                                     | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/E[0]                                                                                                                                                                                                                                    | design_1_i/ResNet_0/inst/ap_CS_fsm_state13                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/E[0]                                                                                                                                                                                                                              | design_1_i/ResNet_0/inst/coi68_0_0_0_reg_29450                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_reg[109][0]                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/ap_NS_fsm1190_out                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_1                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_1                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state123                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/select_ln109_7_reg_7740                                                                                                                                                                                                           | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/select_ln109_reg_767                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_440_ap_start_reg4                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/select_ln109_1_reg_13150                                                                                                                                                                                                          | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/select_ln109_reg_1308                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/select_ln109_2_reg_13210                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/grp_matmul_fu_4301_m_axi_top_AWVALID                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/ap_NS_fsm1179_out                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/add_ln109_2_reg_1334_reg0                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                                                                                                                     | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/select_ln109_8_reg_7800                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/grp_compute_engine_64_fu_426_ap_start_reg3                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/bcol_0_reg_12610                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_199M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_1_[1]                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/brow_0_reg_12500                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/brow_0_reg_1250                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/ap_CS_fsm_reg_n_1_[3]                                                                                                                                                                                                                | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/fcol_0_reg_10700                                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_1                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/add_ln109_6_reg_793_reg0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/ap_NS_fsm1                                                                                                                                                                                                                           | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/frow_0_reg_1058                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/add_ln321_1_reg_58920                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/brow_0_reg_6770                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/brow_0_reg_677                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/select_ln109_5_reg_7800                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/bcol_0_reg_6880                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                                                                                                                     | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_1                                                                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/grp_compute_engine_64_fu_426_ap_start_reg3                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_1                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln55_reg_67750                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/brow_0_reg_15930                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/brow_0_reg_1593                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/bcol_0_reg_16040                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_1                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/indvar_flatten96_reg_29570                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_1                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/select_ln109_4_reg_7740                                                                                                                                                                                                           | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/select_ln109_reg_767                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_1                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/add_ln109_4_reg_793_reg0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/select_ln55_reg_75250                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg_1                                                                                                                                                                                        | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2265_ap_start_reg421_out                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_1                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/top_row_1_reg_500                                                                                                                                                                                                               | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/indvars_iv_reg_461[0]_i_1_n_1                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_1                                                                                                                     |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/top_row_1_reg_547                                                                                                                                                                                                               | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/indvars_iv_reg_508[0]_i_1_n_1                                                                                                                                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_wreq/q_reg[33]_0[0]                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/add_ln112_reg_1361_reg0                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_199M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_199M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/col22_0_reg_23830                                                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/col22_0_reg_2383                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/add_ln112_reg_820_reg0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_1                                                                      |                                                                                                                                                                                                                                   |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_1                                                                                                                                                        |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/add_ln112_reg_820_reg0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                                                | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/ap_phi_mux_cii_0_phi_fu_978_p41                                                                                                                                                                                                           | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/cii_0_reg_974[6]_i_1_n_1                                                                                                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/add_ln103_reg_13030                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/add_ln115_4_reg_8470                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/sum_V_ret_reg_32620                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/add_ln103_reg_7620                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/add_ln115_6_reg_8470                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/add_ln103_reg_7620                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/top_row_1_reg_547                                                                                                                                                                                                               | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/col_0_reg_565                                                                                                                                                               |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ap_phi_mux_indvar_flatten_phi_fu_454_p41                                                                                                                                                                                        | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/col_0_reg_518                                                                                                                                                               |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/add_ln176_1_reg_70630                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/add_ln171_1_reg_68600                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/bcol_0_reg_24600                                                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/indvar_flatten33_reg_2438[6]                                                                                                                                                                             |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/linear_weight_V_0_ce0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/p_3_in                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/select_ln200_1_reg_79200                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/add_ln176_2_reg_31020                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/add_ln171_5_reg_29670                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/top_row_1_reg_500                                                                                                                                                                                                               | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/col_0_reg_518                                                                                                                                                               |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/ap_phi_mux_indvar_flatten_phi_fu_501_p41                                                                                                                                                                                        | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/col_0_reg_565                                                                                                                                                               |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/add_ln115_2_reg_13880                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_1                                                                  |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_1                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_1                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/ap_NS_fsm1128_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                                  | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/fm_buf_V_0_addr_reg_8523_reg0                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/tmp_5_reg_48770                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                               | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                                                                                                 | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][11][userdata][7]_i_1_n_1                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][7][userdata][7]_i_1_n_1                                                                                                                            |                                                                                                                                                                                                                                   |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/bcol_0_reg_24600                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_fu_4436/fcol_0_reg_10700                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/ap_NS_fsm1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/icmp_ln172_reg_29720                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/grp_compute_engine_64_fu_576_ap_start_reg4                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/top_row_1_reg_547                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/icmp_ln172_reg_68650                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/add_ln60_reg_66080                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_549_ap_start_reg1                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/p_18_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/p_29_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/top_row_1_reg_500                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/bcol_0_reg_16040                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/bcol_0_reg_1604                                                                                                                                                         |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/p_31_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/bcol_0_reg_12610                                                                                                                                                                                                            | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/bcol_0_reg_1261                                                                                                                                                         |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                                                  | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                               |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/ap_NS_fsm1305_out                                                                                                                                                                                        |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/fm_buf_V_0_addr_reg_67940                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/indvar_flatten96_reg_29570                                                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/ap_NS_fsm1179_out                                                                                                                                                                                        |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/bcol_0_reg_6880                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/bcol_0_reg_688                                                                                                                                                          |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_158_reg_8045[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_158_reg_8045                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_32u_s_fu_4028/and_ln786_fu_1557_p2                                                                                                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_159_reg_8050[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_159_reg_8050                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/Q[0]                                                                                                                                                                                                                        | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/select_ln388_reg_9009                                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2517_ap_start_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_150_reg_7042[11]_i_1_n_1                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_152_reg_7048[11]_i_1_n_1                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_156_reg_7060[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_154_reg_7054[11]_i_1_n_1                                                                                                                                   |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_148_reg_7036[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_146_reg_7030[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_144_reg_7024[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_142_reg_7018[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_140_reg_7012[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_130_reg_6982[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_134_reg_6994[11]_i_1_n_1                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_132_reg_6988[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_138_reg_7006[11]_i_1_n_1                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_136_reg_7000[11]_i_1_n_1                                                                                                                                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_1_n_1                                                                                                                                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_126_reg_6970[11]_i_2_n_1                                                                                                                                                                                       | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/select_ln340_128_reg_6976[11]_i_1_n_1                                                                                                                                   |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/select_ln340_112_fu_2436_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/select_ln340_110_fu_2339_p3                                                                                                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/select_ln171_3_reg_30050                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/select_ln340_108_fu_2242_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/select_ln340_106_fu_2145_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/select_ln171_1_reg_68980                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/select_ln340_104_fu_2048_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/select_ln340_102_fu_1951_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_169_reg_8140[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_169_reg_8140                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0_5[0]                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_160_reg_8055[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_160_reg_8055                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/select_ln340_122_fu_2921_p3                                                                                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/select_ln340_120_fu_2824_p3                                                                                                                                    |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_168_reg_8135[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_168_reg_8135                                                                                                                                                           |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/select_ln340_118_fu_2727_p3                                                                                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_166_reg_8125[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_166_reg_8125                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/select_ln340_116_fu_2630_p3                                                                                                                                    |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_167_reg_8130[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_167_reg_8130                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_164_reg_8095[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_164_reg_8095                                                                                                                                                           |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/select_ln340_114_fu_2533_p3                                                                                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/select_ln340_100_fu_1854_p3                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/select_ln340_98_fu_1757_p3                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ResNet_0/inst/out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/select_ln340_96_fu_1660_p3                                                                                                                                      |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_165_reg_8100[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_165_reg_8100                                                                                                                                                           |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_163_reg_8090[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_163_reg_8090                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_161_reg_8060[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_161_reg_8060                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_162_reg_8085[11]_i_2_n_1                                                                                                                                                                                                   | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_162_reg_8085                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/select_ln1118_1_reg_49430                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/sext_ln321_4_reg_21752[4]_i_1_n_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rdata/icmp_ln89_reg_21645_pp0_iter8_reg_reg[0]__0                                                                                                                                                                             | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                            |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                7 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/ap_phi_mux_indvar_flatten_phi_fu_411_p41                                                                                                                                                                                          | design_1_i/ResNet_0/inst/grp_pgconv64_64u_s_fu_4255/col_0_reg_429                                                                                                                                                                 |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/ap_phi_mux_indvar_flatten_phi_fu_397_p41                                                                                                                                                                                          | design_1_i/ResNet_0/inst/grp_pgconv64_32u_s_fu_4625/col_0_reg_415                                                                                                                                                                 |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/ap_phi_mux_indvar_flatten_phi_fu_397_p41                                                                                                                                                                                          | design_1_i/ResNet_0/inst/grp_pgconv64_16u_s_fu_4585/col_0_reg_415                                                                                                                                                                 |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_166_reg_81250                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                                                                                                      | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/dout_valid_reg                                                                                                                                       |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/conv1_weight_buf_1_s_ce0                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/conv1_weight_buf_1_s_ce1                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/trunc_ln1192_40_reg_80300                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_158_reg_80450                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/conv1_weight_V_U/ResNet_conv1_weigwdI_rom_U/conv1_weight_V_ce0                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln340_162_reg_80850                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/icmp_ln935_reg_50980                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/select_ln65_reg_6613[4]_i_1_n_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2499/lut16_V_U/compute_engine_16bkb_rom_U/icmp_ln60_reg_6604_reg[0]                                                                                                                                            | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/col_0_reg_2202                                                                                                                                                                      |                9 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/buf_9_V_0_reg_854                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               17 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/p_8_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                9 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                                                                         | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/SR[0]                                                                                                                                                                |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/add_ln129_1_reg_219630                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/Q[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               20 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/bcol_0_reg_24600                                                                                                                                                                                                                                             | design_1_i/ResNet_0/inst/ap_NS_fsm1305_out                                                                                                                                                                                        |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter9_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][strb]_i_1_n_1                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][strb]_i_1_n_1                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                   |                8 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                   |               10 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/select_ln935_reg_51450                                                                                                                                                                                                                    | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/select_ln935_reg_5145                                                                                                                                                                 |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                                                  | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/reg_26260                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/int_result[31]_i_1_n_1                                                                                                                                                                                                               | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/int_image_thermo_V[31]_i_1_n_1                                                                                                                                                                                                       | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/conv1_weight_buf_0_s_U/ResNet_conv1_weigKfY_ram_U/p_0_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/add_ln958_reg_51350                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_wreq/full_n_reg_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_1                                                                                                                                   |                                                                                                                                                                                                                                   |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               15 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |                7 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/push                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2265_ap_start_reg1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               22 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/grp_pgconv64s2_32u_s_fu_3758_top_0_V_we0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/grp_sum_engine_fu_859_t0_V14_out                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/grp_sum_engine_fu_859_t0_V17_out                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/reg_16533                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               12 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/add_ln703_87_reg_81650                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               17 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               22 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               21 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               39 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_BUS32_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               16 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ResNet_IMG_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                              | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                8 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               48 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/buf_9_V_0_reg_854                                                                                                                                                                                                                         | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/cii_0_reg_974[6]_i_1_n_1                                                                                                                                                              |               33 |            100 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2499/lut16_V_U/compute_engine_16bkb_rom_U/icmp_ln60_reg_6604_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               44 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               11 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               14 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               15 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               10 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2265_ap_start_reg219_out                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               68 |            165 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2517/lut16_V_U/compute_engine_16bkb_rom_U/grp_compute_engine_16_fu_2265_ap_start_reg4                                                                                                                          |                                                                                                                                                                                                                                   |               61 |            166 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/tmp2_V_reg_7158[4]_i_1_n_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               70 |            166 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/conv1_out_15_load_reg_22153[11]_i_1_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               71 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_pgconv64s2_16u_s_fu_4392/top_0_V_load_reg_32730                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               43 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_64u_s_fu_3850/Q[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               43 |            202 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_fill_fm_buf_bn_16u_s_fu_4179/icmp_ln879_82_reg_7089[0]_i_1_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               69 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/p_128_in                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               66 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/p_028_14_reg_79800                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               92 |            270 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_biconv16_fu_3804/grp_compute_engine_16_fu_2373_ap_start_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               96 |            280 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_199M/U0/peripheral_aresetn[0]                                                                                                                                                                                |              124 |            325 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/ap_CS_fsm_state139                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |              149 |            415 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/grp_matmul_fu_4301/ap_NS_fsm142_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |              203 |            479 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ResNet_0/inst/fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ap_enable_reg_pp3_iter1_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                   |              132 |            768 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              344 |            958 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


