/* setup flash wrapper */
A FRDCNTL L 0x0411

//add wait states to complete flash access, even for eeprom, otherwise mass erase problem arise (frequency too high) 
A FSM_WR_ENA L 0x5
A FRDCNTL L 0x0411
A EEPROM_CONFIG L 0x40000

///* setup pll at 99 Mhz */
//A PLLCTL1 L 0x21036200
//A PLLCTL2 L 0x3FC0623D

///* setup pll at 140 Mhz */
//A PLLCTL1 L 0x20056800
//A PLLCTL2 L 0x3FC0623D

///* setup pll at about 166 Mhz */
//A PLLCTL1 L 0x2007A500
//A PLLCTL2 L 0x3FC0023D

/* setup pll at about 176 Mhz */
//A PLLCTL1 L 0x2007AF00
//A PLLCTL2 L 0x3FC0023D

/* setup pll at about 180 Mhz */
A PLLCTL1 L 0x20058600
A PLLCTL2 L 0x3FC0623D

/* setup pll at about 112 Mhz */
//A PLLCTL1 L 0x20076F00
//A PLLCTL2 L 0x3FC0023D

/* start clock source lock */
A CSDISCLR L 0x00000042 

/* wait for until clocks are locked */
D CSVSTAT L 0x00000042 0x00000042 1000 

/* select clock source */
A GHVSRC L 0x01010001

/* power-up peripharals */
A PSPWRDWNCLR0 L 0xFFFFFFFF
A PSPWRDWNCLR1 L 0xFFFFFFFF
A PSPWRDWNCLR2 L 0xFFFFFFFF
A PSPWRDWNCLR3 L 0xFFFFFFFF

/* set peripheral clock ratio */
A CLKCNTRL L 0x01010000

/* set RTI clock source */
A RCLKSRC L 0x00090009
             
/* set asynchronous peripheral clock source */
A VCLKASRC L 0x00000609

/* enable peripherals */
A CLKCNTRL L 0x01010100


/* GCLK to ECLK pin */
//A CLKTEST L 0x00050008

// [3:0] CLOCK SOURCE
// 0 OSCIN
// 1 FMzPLL output
// 2 Reserved
// 3 Reserved
// 4 LFLPO
// 5 HFLPO
// 6 FPLL output
// 7 Reserved
// 8 GCLK
// 9 RTI1CLK
// 10 Reserved
// 11 VCLKA1
// 12 VCLKA2
// 13 to 15 OSCIN

/* ECLK pin enable clock out */
//A SYSPC1 L 0x00000001









