
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/workspace/TP1a/pa.fromHdl.tcl
# create_project -name TP1a -dir "D:/workspace/TP1a/planAhead_run_1" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "PROGRAMA.ucf" [current_fileset -constrset]
Adding file 'D:/workspace/TP1a/PROGRAMA.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {XOR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SUB.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SRL.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SRA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {OR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {NOR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AND.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ADD.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PROGRAMA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top PROGRAMA $srcset
# add_files [list {PROGRAMA.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/workspace/TP1a/XOR.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/SUB.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/SRL.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/SRA.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/OR.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/NOR.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/AND.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/ADD.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/ALU.v" into library work
Analyzing Verilog file "D:/workspace/TP1a/PROGRAMA.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/workspace/TP1a/PROGRAMA.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F5 [D:/workspace/TP1a/PROGRAMA.ucf:9]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site P3 [D:/workspace/TP1a/PROGRAMA.ucf:10]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F6 [D:/workspace/TP1a/PROGRAMA.ucf:11]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site U18 [D:/workspace/TP1a/PROGRAMA.ucf:14]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M14 [D:/workspace/TP1a/PROGRAMA.ucf:15]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D4 [D:/workspace/TP1a/PROGRAMA.ucf:19]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site P16 [D:/workspace/TP1a/PROGRAMA.ucf:20]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D14 [D:/workspace/TP1a/PROGRAMA.ucf:23]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site P15 [D:/workspace/TP1a/PROGRAMA.ucf:25]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site R5 [D:/workspace/TP1a/PROGRAMA.ucf:27]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T5 [D:/workspace/TP1a/PROGRAMA.ucf:28]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E4 [D:/workspace/TP1a/PROGRAMA.ucf:29]
Finished Parsing UCF File [D:/workspace/TP1a/PROGRAMA.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 01c978d7
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 426.250 ; gain = 59.336
update_compile_order -fileset sim_1
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Sep 19 12:50:11 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
