
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	4020ac <__fxstatat@plt+0x50c>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <mbrtowc@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 41f000 <__fxstatat@plt+0x1d460>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <mbrtowc@plt>:
  401760:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <_exit@plt>:
  401790:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <error@plt>:
  4017d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <fchdir@plt>:
  4017e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <getgrnam@plt>:
  4017f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <qsort@plt>:
  401810:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <endgrent@plt>:
  401820:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <lseek@plt>:
  401830:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <__fpending@plt>:
  401840:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <stpcpy@plt>:
  401850:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <__printf_chk@plt>:
  4018e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <fstatfs@plt>:
  4018f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <calloc@plt>:
  401910:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <readdir@plt>:
  401920:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <realloc@plt>:
  401930:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <closedir@plt>:
  401940:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <__openat_2@plt>:
  401950:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <close@plt>:
  401960:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <strrchr@plt>:
  401970:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <__gmon_start__@plt>:
  401980:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <fdopendir@plt>:
  401990:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <mbsinit@plt>:
  4019b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <memcmp@plt>:
  4019c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <getopt_long@plt>:
  4019e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <__fprintf_chk@plt>:
  4019f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <strcmp@plt>:
  401a00:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getpwuid@plt>:
  401a10:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <fseeko@plt>:
  401a30:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <__ctype_get_mb_cur_max@plt>:
  401a50:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <fchownat@plt>:
  401a60:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <fcntl@plt>:
  401a90:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <strcpy@plt>:
  401ab0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <__lxstat@plt>:
  401ad0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <__fxstat@plt>:
  401ae0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <dcgettext@plt>:
  401af0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <fputs_unlocked@plt>:
  401b00:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <__freading@plt>:
  401b10:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <iswprint@plt>:
  401b20:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <openat@plt>:
  401b30:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <__assert_fail@plt>:
  401b40:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <__xstat@plt>:
  401b60:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

0000000000401b70 <getgrgid@plt>:
  401b70:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b74:	ldr	x17, [x16, #520]
  401b78:	add	x16, x16, #0x208
  401b7c:	br	x17

0000000000401b80 <fchown@plt>:
  401b80:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b84:	ldr	x17, [x16, #528]
  401b88:	add	x16, x16, #0x210
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401b94:	ldr	x17, [x16, #536]
  401b98:	add	x16, x16, #0x218
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 420000 <__fxstatat@plt+0x1e460>
  401ba4:	ldr	x17, [x16, #544]
  401ba8:	add	x16, x16, #0x220
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	stp	x29, x30, [sp, #-272]!
  401bb4:	mov	x29, sp
  401bb8:	stp	x23, x24, [sp, #48]
  401bbc:	mov	w23, w0
  401bc0:	mov	w24, #0x0                   	// #0
  401bc4:	ldr	x0, [x1]
  401bc8:	stp	x19, x20, [sp, #16]
  401bcc:	mov	w19, #0xffffffff            	// #-1
  401bd0:	stp	x21, x22, [sp, #32]
  401bd4:	mov	x22, x1
  401bd8:	adrp	x21, 40b000 <__fxstatat@plt+0x9460>
  401bdc:	stp	x25, x26, [sp, #64]
  401be0:	adrp	x25, 40c000 <__fxstatat@plt+0xa460>
  401be4:	add	x25, x25, #0x3c8
  401be8:	stp	x27, x28, [sp, #80]
  401bec:	bl	4034c8 <__fxstatat@plt+0x1928>
  401bf0:	mov	x1, x25
  401bf4:	mov	w0, #0x6                   	// #6
  401bf8:	bl	401b90 <setlocale@plt>
  401bfc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401c00:	add	x1, x1, #0x5b8
  401c04:	add	x21, x21, #0xd10
  401c08:	mov	w20, #0x10                  	// #16
  401c0c:	mov	x0, x21
  401c10:	bl	4018c0 <bindtextdomain@plt>
  401c14:	mov	x0, x21
  401c18:	bl	4019d0 <textdomain@plt>
  401c1c:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  401c20:	add	x0, x0, #0x3a8
  401c24:	bl	40bcb8 <__fxstatat@plt+0xa118>
  401c28:	adrp	x21, 40c000 <__fxstatat@plt+0xa460>
  401c2c:	add	x0, sp, #0x68
  401c30:	add	x21, x21, #0x738
  401c34:	bl	4025a8 <__fxstatat@plt+0xa08>
  401c38:	add	x21, x21, #0x70
  401c3c:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  401c40:	add	x27, x2, #0x5f0
  401c44:	mov	w26, #0x1                   	// #1
  401c48:	mov	w28, #0x1                   	// #1
  401c4c:	nop
  401c50:	mov	x3, x21
  401c54:	mov	x2, x27
  401c58:	mov	x1, x22
  401c5c:	mov	w0, w23
  401c60:	mov	x4, #0x0                   	// #0
  401c64:	bl	4019e0 <getopt_long@plt>
  401c68:	cmn	w0, #0x1
  401c6c:	b.eq	401cbc <__fxstatat@plt+0x11c>  // b.none
  401c70:	cmp	w0, #0x66
  401c74:	b.eq	401e10 <__fxstatat@plt+0x270>  // b.none
  401c78:	b.gt	401d6c <__fxstatat@plt+0x1cc>
  401c7c:	cmp	w0, #0x4c
  401c80:	b.eq	401e08 <__fxstatat@plt+0x268>  // b.none
  401c84:	b.le	401dac <__fxstatat@plt+0x20c>
  401c88:	cmp	w0, #0x52
  401c8c:	b.eq	401e18 <__fxstatat@plt+0x278>  // b.none
  401c90:	cmp	w0, #0x63
  401c94:	b.ne	401d9c <__fxstatat@plt+0x1fc>  // b.any
  401c98:	mov	x3, x21
  401c9c:	mov	x2, x27
  401ca0:	mov	x1, x22
  401ca4:	mov	w0, w23
  401ca8:	mov	x4, #0x0                   	// #0
  401cac:	str	w28, [sp, #104]
  401cb0:	bl	4019e0 <getopt_long@plt>
  401cb4:	cmn	w0, #0x1
  401cb8:	b.ne	401c70 <__fxstatat@plt+0xd0>  // b.any
  401cbc:	ldrb	w0, [sp, #108]
  401cc0:	cbnz	w0, 401e68 <__fxstatat@plt+0x2c8>
  401cc4:	mov	w20, #0x10                  	// #16
  401cc8:	adrp	x26, 420000 <__fxstatat@plt+0x1e460>
  401ccc:	cmp	w19, #0x0
  401cd0:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  401cd4:	cset	w0, ne  // ne = any
  401cd8:	ldr	x19, [x26, #728]
  401cdc:	strb	w0, [sp, #120]
  401ce0:	ldr	w1, [x21, #696]
  401ce4:	sub	w0, w23, w1
  401ce8:	cbz	x19, 401e80 <__fxstatat@plt+0x2e0>
  401cec:	cmp	w0, #0x0
  401cf0:	b.le	401fcc <__fxstatat@plt+0x42c>
  401cf4:	add	x2, sp, #0x90
  401cf8:	mov	x1, x19
  401cfc:	mov	w0, #0x0                   	// #0
  401d00:	bl	401b60 <__xstat@plt>
  401d04:	cbnz	w0, 401f88 <__fxstatat@plt+0x3e8>
  401d08:	ldr	w19, [sp, #172]
  401d0c:	mov	w0, w19
  401d10:	bl	4025f0 <__fxstatat@plt+0xa50>
  401d14:	str	x0, [sp, #136]
  401d18:	ldrb	w0, [sp, #108]
  401d1c:	tst	w24, w0
  401d20:	b.ne	401ec8 <__fxstatat@plt+0x328>  // b.any
  401d24:	ldrsw	x0, [x21, #696]
  401d28:	mov	w5, #0xffffffff            	// #-1
  401d2c:	add	x6, sp, #0x68
  401d30:	mov	w3, w19
  401d34:	orr	w1, w20, #0x400
  401d38:	mov	w4, w5
  401d3c:	add	x0, x22, x0, lsl #3
  401d40:	mov	w2, w5
  401d44:	bl	402680 <__fxstatat@plt+0xae0>
  401d48:	and	w0, w0, #0xff
  401d4c:	eor	w0, w0, #0x1
  401d50:	ldp	x19, x20, [sp, #16]
  401d54:	ldp	x21, x22, [sp, #32]
  401d58:	ldp	x23, x24, [sp, #48]
  401d5c:	ldp	x25, x26, [sp, #64]
  401d60:	ldp	x27, x28, [sp, #80]
  401d64:	ldp	x29, x30, [sp], #272
  401d68:	ret
  401d6c:	cmp	w0, #0x101
  401d70:	b.eq	401e00 <__fxstatat@plt+0x260>  // b.none
  401d74:	b.gt	401dc4 <__fxstatat@plt+0x224>
  401d78:	cmp	w0, #0x76
  401d7c:	b.eq	401e20 <__fxstatat@plt+0x280>  // b.none
  401d80:	cmp	w0, #0x100
  401d84:	mov	w19, #0x1                   	// #1
  401d88:	b.eq	401c50 <__fxstatat@plt+0xb0>  // b.none
  401d8c:	cmp	w0, #0x68
  401d90:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401d94:	mov	w19, #0x0                   	// #0
  401d98:	b	401c50 <__fxstatat@plt+0xb0>
  401d9c:	cmp	w0, #0x50
  401da0:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401da4:	mov	w20, #0x10                  	// #16
  401da8:	b	401c50 <__fxstatat@plt+0xb0>
  401dac:	cmn	w0, #0x2
  401db0:	b.eq	401f80 <__fxstatat@plt+0x3e0>  // b.none
  401db4:	cmp	w0, #0x48
  401db8:	b.ne	401dd4 <__fxstatat@plt+0x234>  // b.any
  401dbc:	mov	w20, #0x11                  	// #17
  401dc0:	b	401c50 <__fxstatat@plt+0xb0>
  401dc4:	cmp	w0, #0x102
  401dc8:	b.ne	401de4 <__fxstatat@plt+0x244>  // b.any
  401dcc:	mov	w24, #0x1                   	// #1
  401dd0:	b	401c50 <__fxstatat@plt+0xb0>
  401dd4:	cmn	w0, #0x3
  401dd8:	b.eq	401e28 <__fxstatat@plt+0x288>  // b.none
  401ddc:	mov	w0, #0x1                   	// #1
  401de0:	bl	402168 <__fxstatat@plt+0x5c8>
  401de4:	cmp	w0, #0x103
  401de8:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401dec:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  401df0:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  401df4:	ldr	x0, [x0, #688]
  401df8:	str	x0, [x1, #728]
  401dfc:	b	401c50 <__fxstatat@plt+0xb0>
  401e00:	mov	w24, #0x0                   	// #0
  401e04:	b	401c50 <__fxstatat@plt+0xb0>
  401e08:	mov	w20, #0x2                   	// #2
  401e0c:	b	401c50 <__fxstatat@plt+0xb0>
  401e10:	strb	w26, [sp, #121]
  401e14:	b	401c50 <__fxstatat@plt+0xb0>
  401e18:	strb	w26, [sp, #108]
  401e1c:	b	401c50 <__fxstatat@plt+0xb0>
  401e20:	str	wzr, [sp, #104]
  401e24:	b	401c50 <__fxstatat@plt+0xb0>
  401e28:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  401e2c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  401e30:	adrp	x5, 40c000 <__fxstatat@plt+0xa460>
  401e34:	adrp	x4, 40c000 <__fxstatat@plt+0xa460>
  401e38:	ldr	x3, [x1, #568]
  401e3c:	add	x5, x5, #0x5d0
  401e40:	ldr	x0, [x0, #704]
  401e44:	add	x4, x4, #0x5e0
  401e48:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  401e4c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  401e50:	add	x2, x2, #0x500
  401e54:	add	x1, x1, #0xd88
  401e58:	mov	x6, #0x0                   	// #0
  401e5c:	bl	406fe0 <__fxstatat@plt+0x5440>
  401e60:	mov	w0, #0x0                   	// #0
  401e64:	bl	4017c0 <exit@plt>
  401e68:	cmp	w20, #0x10
  401e6c:	b.ne	401cc8 <__fxstatat@plt+0x128>  // b.any
  401e70:	cmp	w19, #0x1
  401e74:	b.eq	401ffc <__fxstatat@plt+0x45c>  // b.none
  401e78:	mov	w19, #0x0                   	// #0
  401e7c:	b	401cc8 <__fxstatat@plt+0x128>
  401e80:	cmp	w0, #0x1
  401e84:	b.le	401fcc <__fxstatat@plt+0x42c>
  401e88:	ldr	x23, [x22, w1, sxtw #3]
  401e8c:	add	w1, w1, #0x1
  401e90:	str	w1, [x21, #696]
  401e94:	ldrb	w0, [x23]
  401e98:	cbnz	w0, 401f70 <__fxstatat@plt+0x3d0>
  401e9c:	str	x19, [sp, #136]
  401ea0:	ldrb	w0, [x23]
  401ea4:	cbz	w0, 401ec0 <__fxstatat@plt+0x320>
  401ea8:	mov	x0, x23
  401eac:	bl	4017f0 <getgrnam@plt>
  401eb0:	cbz	x0, 401f0c <__fxstatat@plt+0x36c>
  401eb4:	ldr	w19, [x0, #16]
  401eb8:	bl	401820 <endgrent@plt>
  401ebc:	b	401d18 <__fxstatat@plt+0x178>
  401ec0:	mov	w19, #0xffffffff            	// #-1
  401ec4:	b	401d18 <__fxstatat@plt+0x178>
  401ec8:	add	x0, x26, #0x2d8
  401ecc:	add	x0, x0, #0x8
  401ed0:	bl	406908 <__fxstatat@plt+0x4d68>
  401ed4:	str	x0, [sp, #112]
  401ed8:	cbnz	x0, 401d24 <__fxstatat@plt+0x184>
  401edc:	bl	401b50 <__errno_location@plt>
  401ee0:	mov	x3, x0
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0x660
  401ef4:	ldr	w20, [x3]
  401ef8:	bl	401af0 <dcgettext@plt>
  401efc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401f00:	mov	x19, x0
  401f04:	add	x1, x1, #0x698
  401f08:	b	401fb0 <__fxstatat@plt+0x410>
  401f0c:	mov	x4, x25
  401f10:	add	x3, sp, #0x90
  401f14:	mov	x0, x23
  401f18:	mov	w2, #0xa                   	// #10
  401f1c:	mov	x1, #0x0                   	// #0
  401f20:	bl	4075e8 <__fxstatat@plt+0x5a48>
  401f24:	cbnz	w0, 401f3c <__fxstatat@plt+0x39c>
  401f28:	ldr	x0, [sp, #144]
  401f2c:	mov	x1, #0xffffffff            	// #4294967295
  401f30:	mov	w19, w0
  401f34:	cmp	x0, x1
  401f38:	b.ls	401eb8 <__fxstatat@plt+0x318>  // b.plast
  401f3c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401f40:	add	x1, x1, #0x680
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401af0 <dcgettext@plt>
  401f50:	mov	x19, x0
  401f54:	mov	x0, x23
  401f58:	bl	4067b0 <__fxstatat@plt+0x4c10>
  401f5c:	mov	x2, x19
  401f60:	mov	x3, x0
  401f64:	mov	w1, #0x0                   	// #0
  401f68:	mov	w0, #0x1                   	// #1
  401f6c:	bl	4017d0 <error@plt>
  401f70:	mov	x0, x23
  401f74:	bl	4074d0 <__fxstatat@plt+0x5930>
  401f78:	mov	x19, x0
  401f7c:	b	401e9c <__fxstatat@plt+0x2fc>
  401f80:	mov	w0, #0x0                   	// #0
  401f84:	bl	402168 <__fxstatat@plt+0x5c8>
  401f88:	bl	401b50 <__errno_location@plt>
  401f8c:	mov	x3, x0
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401f98:	mov	x0, #0x0                   	// #0
  401f9c:	add	x1, x1, #0x660
  401fa0:	ldr	w20, [x3]
  401fa4:	bl	401af0 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	mov	x19, x0
  401fb0:	mov	w0, #0x4                   	// #4
  401fb4:	bl	405528 <__fxstatat@plt+0x3988>
  401fb8:	mov	x2, x19
  401fbc:	mov	x3, x0
  401fc0:	mov	w1, w20
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	bl	4017d0 <error@plt>
  401fcc:	cmp	w1, w23
  401fd0:	b.lt	402020 <__fxstatat@plt+0x480>  // b.tstop
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	add	x1, x1, #0x630
  401fe4:	bl	401af0 <dcgettext@plt>
  401fe8:	mov	x2, x0
  401fec:	mov	w1, #0x0                   	// #0
  401ff0:	mov	w0, #0x0                   	// #0
  401ff4:	bl	4017d0 <error@plt>
  401ff8:	b	401ddc <__fxstatat@plt+0x23c>
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402004:	mov	x0, #0x0                   	// #0
  402008:	add	x1, x1, #0x600
  40200c:	bl	401af0 <dcgettext@plt>
  402010:	mov	x2, x0
  402014:	mov	w1, #0x0                   	// #0
  402018:	mov	w0, w19
  40201c:	bl	4017d0 <error@plt>
  402020:	add	x22, x22, w23, sxtw #3
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x640
  402034:	bl	401af0 <dcgettext@plt>
  402038:	mov	x19, x0
  40203c:	ldur	x0, [x22, #-8]
  402040:	bl	4067b0 <__fxstatat@plt+0x4c10>
  402044:	mov	x3, x0
  402048:	mov	x2, x19
  40204c:	mov	w1, #0x0                   	// #0
  402050:	mov	w0, #0x0                   	// #0
  402054:	bl	4017d0 <error@plt>
  402058:	b	401ddc <__fxstatat@plt+0x23c>
  40205c:	mov	x29, #0x0                   	// #0
  402060:	mov	x30, #0x0                   	// #0
  402064:	mov	x5, x0
  402068:	ldr	x1, [sp]
  40206c:	add	x2, sp, #0x8
  402070:	mov	x6, sp
  402074:	movz	x0, #0x0, lsl #48
  402078:	movk	x0, #0x0, lsl #32
  40207c:	movk	x0, #0x40, lsl #16
  402080:	movk	x0, #0x1bb0
  402084:	movz	x3, #0x0, lsl #48
  402088:	movk	x3, #0x0, lsl #32
  40208c:	movk	x3, #0x40, lsl #16
  402090:	movk	x3, #0xbc30
  402094:	movz	x4, #0x0, lsl #48
  402098:	movk	x4, #0x0, lsl #32
  40209c:	movk	x4, #0x40, lsl #16
  4020a0:	movk	x4, #0xbcb0
  4020a4:	bl	4018d0 <__libc_start_main@plt>
  4020a8:	bl	4019a0 <abort@plt>
  4020ac:	adrp	x0, 41f000 <__fxstatat@plt+0x1d460>
  4020b0:	ldr	x0, [x0, #4064]
  4020b4:	cbz	x0, 4020bc <__fxstatat@plt+0x51c>
  4020b8:	b	401980 <__gmon_start__@plt>
  4020bc:	ret
  4020c0:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4020c4:	add	x0, x0, #0x2a0
  4020c8:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  4020cc:	add	x1, x1, #0x2a0
  4020d0:	cmp	x1, x0
  4020d4:	b.eq	4020ec <__fxstatat@plt+0x54c>  // b.none
  4020d8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4020dc:	ldr	x1, [x1, #3304]
  4020e0:	cbz	x1, 4020ec <__fxstatat@plt+0x54c>
  4020e4:	mov	x16, x1
  4020e8:	br	x16
  4020ec:	ret
  4020f0:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4020f4:	add	x0, x0, #0x2a0
  4020f8:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  4020fc:	add	x1, x1, #0x2a0
  402100:	sub	x1, x1, x0
  402104:	lsr	x2, x1, #63
  402108:	add	x1, x2, x1, asr #3
  40210c:	cmp	xzr, x1, asr #1
  402110:	asr	x1, x1, #1
  402114:	b.eq	40212c <__fxstatat@plt+0x58c>  // b.none
  402118:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40211c:	ldr	x2, [x2, #3312]
  402120:	cbz	x2, 40212c <__fxstatat@plt+0x58c>
  402124:	mov	x16, x2
  402128:	br	x16
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	mov	x29, sp
  402138:	str	x19, [sp, #16]
  40213c:	adrp	x19, 420000 <__fxstatat@plt+0x1e460>
  402140:	ldrb	w0, [x19, #720]
  402144:	cbnz	w0, 402154 <__fxstatat@plt+0x5b4>
  402148:	bl	4020c0 <__fxstatat@plt+0x520>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	strb	w0, [x19, #720]
  402154:	ldr	x19, [sp, #16]
  402158:	ldp	x29, x30, [sp], #32
  40215c:	ret
  402160:	b	4020f0 <__fxstatat@plt+0x550>
  402164:	nop
  402168:	stp	x29, x30, [sp, #-176]!
  40216c:	mov	x29, sp
  402170:	stp	x19, x20, [sp, #16]
  402174:	mov	w20, w0
  402178:	stp	x21, x22, [sp, #32]
  40217c:	str	x23, [sp, #48]
  402180:	cbz	w0, 4021c0 <__fxstatat@plt+0x620>
  402184:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  402190:	add	x1, x1, #0xda0
  402194:	ldr	x19, [x0, #680]
  402198:	mov	x0, #0x0                   	// #0
  40219c:	bl	401af0 <dcgettext@plt>
  4021a0:	mov	x2, x0
  4021a4:	adrp	x3, 420000 <__fxstatat@plt+0x1e460>
  4021a8:	mov	x0, x19
  4021ac:	mov	w1, #0x1                   	// #1
  4021b0:	ldr	x3, [x3, #768]
  4021b4:	bl	4019f0 <__fprintf_chk@plt>
  4021b8:	mov	w0, w20
  4021bc:	bl	4017c0 <exit@plt>
  4021c0:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	add	x1, x1, #0xdc8
  4021d4:	bl	401af0 <dcgettext@plt>
  4021d8:	ldr	x3, [x21, #768]
  4021dc:	adrp	x19, 420000 <__fxstatat@plt+0x1e460>
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	mov	x2, x3
  4021ec:	adrp	x22, 40b000 <__fxstatat@plt+0x9460>
  4021f0:	bl	4018e0 <__printf_chk@plt>
  4021f4:	add	x22, x22, #0xd88
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  402200:	mov	x0, #0x0                   	// #0
  402204:	add	x1, x1, #0xe20
  402208:	bl	401af0 <dcgettext@plt>
  40220c:	ldr	x1, [x19, #704]
  402210:	bl	401b00 <fputs_unlocked@plt>
  402214:	mov	w2, #0x5                   	// #5
  402218:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40221c:	mov	x0, #0x0                   	// #0
  402220:	add	x1, x1, #0xe90
  402224:	bl	401af0 <dcgettext@plt>
  402228:	ldr	x1, [x19, #704]
  40222c:	bl	401b00 <fputs_unlocked@plt>
  402230:	mov	w2, #0x5                   	// #5
  402234:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  402238:	mov	x0, #0x0                   	// #0
  40223c:	add	x1, x1, #0xf60
  402240:	bl	401af0 <dcgettext@plt>
  402244:	ldr	x1, [x19, #704]
  402248:	bl	401b00 <fputs_unlocked@plt>
  40224c:	mov	w2, #0x5                   	// #5
  402250:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402254:	mov	x0, #0x0                   	// #0
  402258:	add	x1, x1, #0x48
  40225c:	bl	401af0 <dcgettext@plt>
  402260:	ldr	x1, [x19, #704]
  402264:	bl	401b00 <fputs_unlocked@plt>
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402270:	mov	x0, #0x0                   	// #0
  402274:	add	x1, x1, #0xc0
  402278:	bl	401af0 <dcgettext@plt>
  40227c:	ldr	x1, [x19, #704]
  402280:	bl	401b00 <fputs_unlocked@plt>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	add	x1, x1, #0x140
  402294:	bl	401af0 <dcgettext@plt>
  402298:	ldr	x1, [x19, #704]
  40229c:	bl	401b00 <fputs_unlocked@plt>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0x1b0
  4022b0:	bl	401af0 <dcgettext@plt>
  4022b4:	ldr	x1, [x19, #704]
  4022b8:	bl	401b00 <fputs_unlocked@plt>
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	add	x1, x1, #0x1f8
  4022cc:	bl	401af0 <dcgettext@plt>
  4022d0:	ldr	x1, [x19, #704]
  4022d4:	bl	401b00 <fputs_unlocked@plt>
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0x3d0
  4022e8:	bl	401af0 <dcgettext@plt>
  4022ec:	ldr	x1, [x19, #704]
  4022f0:	bl	401b00 <fputs_unlocked@plt>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	add	x1, x1, #0x400
  402304:	bl	401af0 <dcgettext@plt>
  402308:	ldr	x1, [x19, #704]
  40230c:	bl	401b00 <fputs_unlocked@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0x438
  402320:	bl	401af0 <dcgettext@plt>
  402324:	mov	x1, x0
  402328:	ldr	x3, [x21, #768]
  40232c:	mov	w0, #0x1                   	// #1
  402330:	add	x21, sp, #0x40
  402334:	mov	x2, x3
  402338:	bl	4018e0 <__printf_chk@plt>
  40233c:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  402340:	add	x2, x2, #0x738
  402344:	ldp	x4, x5, [x2, #16]
  402348:	stp	x4, x5, [sp, #80]
  40234c:	ldp	x1, x0, [x2]
  402350:	stp	x1, x0, [sp, #64]
  402354:	ldp	x4, x5, [x2, #32]
  402358:	stp	x4, x5, [sp, #96]
  40235c:	ldp	x4, x5, [x2, #48]
  402360:	stp	x4, x5, [sp, #112]
  402364:	ldp	x4, x5, [x2, #64]
  402368:	stp	x4, x5, [sp, #128]
  40236c:	ldp	x4, x5, [x2, #80]
  402370:	stp	x4, x5, [sp, #144]
  402374:	ldp	x2, x3, [x2, #96]
  402378:	stp	x2, x3, [sp, #160]
  40237c:	cbnz	x1, 402450 <__fxstatat@plt+0x8b0>
  402380:	ldr	x23, [x21, #8]
  402384:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	add	x1, x1, #0x4c0
  402390:	mov	x0, #0x0                   	// #0
  402394:	cbz	x23, 402460 <__fxstatat@plt+0x8c0>
  402398:	bl	401af0 <dcgettext@plt>
  40239c:	adrp	x21, 40c000 <__fxstatat@plt+0xa460>
  4023a0:	add	x21, x21, #0x4d8
  4023a4:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  4023a8:	mov	x3, x21
  4023ac:	add	x2, x2, #0x500
  4023b0:	mov	x1, x0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	4018e0 <__printf_chk@plt>
  4023bc:	mov	x1, #0x0                   	// #0
  4023c0:	mov	w0, #0x5                   	// #5
  4023c4:	bl	401b90 <setlocale@plt>
  4023c8:	cbz	x0, 4023e0 <__fxstatat@plt+0x840>
  4023cc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4023d0:	mov	x2, #0x3                   	// #3
  4023d4:	add	x1, x1, #0x510
  4023d8:	bl	4018b0 <strncmp@plt>
  4023dc:	cbnz	w0, 4024fc <__fxstatat@plt+0x95c>
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	add	x1, x1, #0x560
  4023f0:	bl	401af0 <dcgettext@plt>
  4023f4:	mov	x1, x0
  4023f8:	mov	x3, x22
  4023fc:	mov	x2, x21
  402400:	mov	w0, #0x1                   	// #1
  402404:	bl	4018e0 <__printf_chk@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0x580
  402418:	bl	401af0 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	cmp	x23, x22
  402424:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  402428:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  40242c:	add	x2, x2, #0x3c8
  402430:	add	x3, x3, #0xd90
  402434:	csel	x3, x3, x2, eq  // eq = none
  402438:	mov	x2, x23
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	4018e0 <__printf_chk@plt>
  402444:	b	4021b8 <__fxstatat@plt+0x618>
  402448:	ldr	x1, [x21, #16]!
  40244c:	cbz	x1, 402380 <__fxstatat@plt+0x7e0>
  402450:	mov	x0, x22
  402454:	bl	401a00 <strcmp@plt>
  402458:	cbnz	w0, 402448 <__fxstatat@plt+0x8a8>
  40245c:	b	402380 <__fxstatat@plt+0x7e0>
  402460:	bl	401af0 <dcgettext@plt>
  402464:	adrp	x21, 40c000 <__fxstatat@plt+0xa460>
  402468:	add	x21, x21, #0x4d8
  40246c:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  402470:	mov	x3, x21
  402474:	add	x2, x2, #0x500
  402478:	mov	x1, x0
  40247c:	mov	w0, #0x1                   	// #1
  402480:	bl	4018e0 <__printf_chk@plt>
  402484:	mov	x1, #0x0                   	// #0
  402488:	mov	w0, #0x5                   	// #5
  40248c:	bl	401b90 <setlocale@plt>
  402490:	cbz	x0, 4024a8 <__fxstatat@plt+0x908>
  402494:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402498:	mov	x2, #0x3                   	// #3
  40249c:	add	x1, x1, #0x510
  4024a0:	bl	4018b0 <strncmp@plt>
  4024a4:	cbnz	w0, 4024f8 <__fxstatat@plt+0x958>
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	add	x1, x1, #0x560
  4024b8:	bl	401af0 <dcgettext@plt>
  4024bc:	mov	x1, x0
  4024c0:	mov	x3, x22
  4024c4:	mov	x2, x21
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	4018e0 <__printf_chk@plt>
  4024d0:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	add	x1, x1, #0x580
  4024dc:	mov	x0, #0x0                   	// #0
  4024e0:	bl	401af0 <dcgettext@plt>
  4024e4:	mov	x23, x22
  4024e8:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  4024ec:	mov	x1, x0
  4024f0:	add	x3, x3, #0xd90
  4024f4:	b	402438 <__fxstatat@plt+0x898>
  4024f8:	mov	x23, x22
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402504:	mov	x0, #0x0                   	// #0
  402508:	add	x1, x1, #0x518
  40250c:	bl	401af0 <dcgettext@plt>
  402510:	ldr	x1, [x19, #704]
  402514:	bl	401b00 <fputs_unlocked@plt>
  402518:	b	4023e0 <__fxstatat@plt+0x840>
  40251c:	nop
  402520:	stp	x29, x30, [sp, #-48]!
  402524:	mov	x29, sp
  402528:	stp	x19, x20, [sp, #16]
  40252c:	mov	x19, x1
  402530:	cbz	x0, 40258c <__fxstatat@plt+0x9ec>
  402534:	cbz	x1, 402594 <__fxstatat@plt+0x9f4>
  402538:	mov	x20, x0
  40253c:	str	x21, [sp, #32]
  402540:	bl	4017b0 <strlen@plt>
  402544:	mov	x21, x0
  402548:	mov	x0, x19
  40254c:	bl	4017b0 <strlen@plt>
  402550:	add	x0, x21, x0
  402554:	add	x0, x0, #0x2
  402558:	bl	407348 <__fxstatat@plt+0x57a8>
  40255c:	mov	x1, x20
  402560:	mov	x20, x0
  402564:	bl	401850 <stpcpy@plt>
  402568:	mov	w2, #0x3a                  	// #58
  40256c:	strb	w2, [x0], #1
  402570:	mov	x1, x19
  402574:	bl	401ab0 <strcpy@plt>
  402578:	ldr	x21, [sp, #32]
  40257c:	mov	x0, x20
  402580:	ldp	x19, x20, [sp, #16]
  402584:	ldp	x29, x30, [sp], #48
  402588:	ret
  40258c:	cbz	x1, 4025a0 <__fxstatat@plt+0xa00>
  402590:	mov	x0, x1
  402594:	ldp	x19, x20, [sp, #16]
  402598:	ldp	x29, x30, [sp], #48
  40259c:	b	4074d0 <__fxstatat@plt+0x5930>
  4025a0:	mov	x20, #0x0                   	// #0
  4025a4:	b	40257c <__fxstatat@plt+0x9dc>
  4025a8:	mov	w2, #0x2                   	// #2
  4025ac:	mov	w1, #0x1                   	// #1
  4025b0:	str	w2, [x0]
  4025b4:	strb	wzr, [x0, #4]
  4025b8:	str	xzr, [x0, #8]
  4025bc:	strh	w1, [x0, #16]
  4025c0:	stp	xzr, xzr, [x0, #24]
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	mov	x19, x0
  4025d8:	ldr	x0, [x0, #24]
  4025dc:	bl	401a40 <free@plt>
  4025e0:	ldr	x0, [x19, #32]
  4025e4:	ldr	x19, [sp, #16]
  4025e8:	ldp	x29, x30, [sp], #32
  4025ec:	b	401a40 <free@plt>
  4025f0:	stp	x29, x30, [sp, #-64]!
  4025f4:	mov	x29, sp
  4025f8:	str	x19, [sp, #16]
  4025fc:	mov	w19, w0
  402600:	bl	401b70 <getgrgid@plt>
  402604:	cbz	x0, 40261c <__fxstatat@plt+0xa7c>
  402608:	ldr	x0, [x0]
  40260c:	bl	4074d0 <__fxstatat@plt+0x5930>
  402610:	ldr	x19, [sp, #16]
  402614:	ldp	x29, x30, [sp], #64
  402618:	ret
  40261c:	add	x1, sp, #0x28
  402620:	mov	w0, w19
  402624:	bl	403488 <__fxstatat@plt+0x18e8>
  402628:	bl	4074d0 <__fxstatat@plt+0x5930>
  40262c:	ldr	x19, [sp, #16]
  402630:	ldp	x29, x30, [sp], #64
  402634:	ret
  402638:	stp	x29, x30, [sp, #-64]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	mov	w19, w0
  402648:	bl	401a10 <getpwuid@plt>
  40264c:	cbz	x0, 402664 <__fxstatat@plt+0xac4>
  402650:	ldr	x0, [x0]
  402654:	bl	4074d0 <__fxstatat@plt+0x5930>
  402658:	ldr	x19, [sp, #16]
  40265c:	ldp	x29, x30, [sp], #64
  402660:	ret
  402664:	add	x1, sp, #0x28
  402668:	mov	w0, w19
  40266c:	bl	403488 <__fxstatat@plt+0x18e8>
  402670:	bl	4074d0 <__fxstatat@plt+0x5930>
  402674:	ldr	x19, [sp, #16]
  402678:	ldp	x29, x30, [sp], #64
  40267c:	ret
  402680:	stp	x29, x30, [sp, #-416]!
  402684:	mov	x29, sp
  402688:	stp	x19, x20, [sp, #16]
  40268c:	mov	x20, x6
  402690:	stp	x21, x22, [sp, #32]
  402694:	stp	x23, x24, [sp, #48]
  402698:	stp	x25, x26, [sp, #64]
  40269c:	stp	x27, x28, [sp, #80]
  4026a0:	stp	w2, w5, [sp, #128]
  4026a4:	stp	w4, w3, [sp, #136]
  4026a8:	and	w4, w4, w5
  4026ac:	str	w4, [sp, #116]
  4026b0:	cmn	w4, #0x1
  4026b4:	b.eq	403074 <__fxstatat@plt+0x14d4>  // b.none
  4026b8:	mov	x2, #0x0                   	// #0
  4026bc:	bl	407558 <__fxstatat@plt+0x59b8>
  4026c0:	mov	x22, x0
  4026c4:	bl	401b50 <__errno_location@plt>
  4026c8:	str	x0, [sp, #120]
  4026cc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4026d0:	add	x0, x1, #0xc58
  4026d4:	str	x0, [sp, #144]
  4026d8:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  4026dc:	add	x0, x0, #0xca8
  4026e0:	str	x0, [sp, #152]
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	str	w0, [sp, #108]
  4026ec:	nop
  4026f0:	mov	x0, x22
  4026f4:	bl	4095c8 <__fxstatat@plt+0x7a28>
  4026f8:	mov	x19, x0
  4026fc:	cbz	x0, 40290c <__fxstatat@plt+0xd6c>
  402700:	ldrh	w23, [x0, #108]
  402704:	ldr	x24, [x0, #56]
  402708:	cmp	w23, #0x6
  40270c:	b.eq	402ca4 <__fxstatat@plt+0x1104>  // b.none
  402710:	b.hi	40282c <__fxstatat@plt+0xc8c>  // b.pmore
  402714:	cmp	w23, #0x2
  402718:	b.eq	402954 <__fxstatat@plt+0xdb4>  // b.none
  40271c:	cmp	w23, #0x4
  402720:	b.ne	402764 <__fxstatat@plt+0xbc4>  // b.any
  402724:	ldrb	w25, [x20, #17]
  402728:	cbz	w25, 402fe0 <__fxstatat@plt+0x1440>
  40272c:	mov	x21, #0x0                   	// #0
  402730:	mov	w0, #0x0                   	// #0
  402734:	str	wzr, [sp, #108]
  402738:	ldr	w1, [x20]
  40273c:	cmp	w1, #0x2
  402740:	b.eq	4028e4 <__fxstatat@plt+0xd44>  // b.none
  402744:	cbnz	w1, 4028e4 <__fxstatat@plt+0xd44>
  402748:	mov	w1, #0x3                   	// #3
  40274c:	str	w1, [sp, #112]
  402750:	cbnz	w0, 402890 <__fxstatat@plt+0xcf0>
  402754:	cbnz	x21, 402f64 <__fxstatat@plt+0x13c4>
  402758:	mov	x26, #0x0                   	// #0
  40275c:	ldp	x27, x28, [x20, #24]
  402760:	b	402bfc <__fxstatat@plt+0x105c>
  402764:	cmp	w23, #0x1
  402768:	b.ne	402968 <__fxstatat@plt+0xdc8>  // b.any
  40276c:	ldrb	w0, [x20, #4]
  402770:	cbz	w0, 402968 <__fxstatat@plt+0xdc8>
  402774:	ldr	x0, [x20, #8]
  402778:	cbz	x0, 4026f0 <__fxstatat@plt+0xb50>
  40277c:	ldr	x1, [x0]
  402780:	ldr	x2, [x19, #128]
  402784:	cmp	x2, x1
  402788:	b.ne	4026f0 <__fxstatat@plt+0xb50>  // b.any
  40278c:	ldr	x0, [x0, #8]
  402790:	ldr	x1, [x19, #120]
  402794:	cmp	x1, x0
  402798:	b.ne	4026f0 <__fxstatat@plt+0xb50>  // b.any
  40279c:	ldrb	w0, [x24]
  4027a0:	cmp	w0, #0x2f
  4027a4:	b.ne	4032d4 <__fxstatat@plt+0x1734>  // b.any
  4027a8:	ldrb	w0, [x24, #1]
  4027ac:	cbnz	w0, 4032d4 <__fxstatat@plt+0x1734>
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4027b8:	mov	x0, #0x0                   	// #0
  4027bc:	add	x1, x1, #0x958
  4027c0:	bl	401af0 <dcgettext@plt>
  4027c4:	mov	x21, x0
  4027c8:	mov	x1, x24
  4027cc:	mov	w0, #0x4                   	// #4
  4027d0:	bl	405528 <__fxstatat@plt+0x3988>
  4027d4:	mov	x3, x0
  4027d8:	mov	x2, x21
  4027dc:	mov	w1, #0x0                   	// #0
  4027e0:	mov	w0, #0x0                   	// #0
  4027e4:	bl	4017d0 <error@plt>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4027f0:	mov	x0, #0x0                   	// #0
  4027f4:	add	x1, x1, #0x9c8
  4027f8:	bl	401af0 <dcgettext@plt>
  4027fc:	mov	x2, x0
  402800:	mov	w1, #0x0                   	// #0
  402804:	mov	w0, #0x0                   	// #0
  402808:	bl	4017d0 <error@plt>
  40280c:	str	wzr, [sp, #108]
  402810:	mov	x1, x19
  402814:	mov	w2, #0x4                   	// #4
  402818:	mov	x0, x22
  40281c:	bl	409e48 <__fxstatat@plt+0x82a8>
  402820:	mov	x0, x22
  402824:	bl	4095c8 <__fxstatat@plt+0x7a28>
  402828:	b	4026f0 <__fxstatat@plt+0xb50>
  40282c:	cmp	w23, #0x7
  402830:	b.eq	402c5c <__fxstatat@plt+0x10bc>  // b.none
  402834:	cmp	w23, #0xa
  402838:	b.ne	402968 <__fxstatat@plt+0xdc8>  // b.any
  40283c:	ldr	x0, [x0, #88]
  402840:	cbnz	x0, 40284c <__fxstatat@plt+0xcac>
  402844:	ldr	x0, [x19, #32]
  402848:	cbz	x0, 403180 <__fxstatat@plt+0x15e0>
  40284c:	ldrb	w25, [x20, #17]
  402850:	cbnz	w25, 40272c <__fxstatat@plt+0xb8c>
  402854:	mov	w2, #0x5                   	// #5
  402858:	ldr	w23, [x19, #64]
  40285c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402860:	mov	x0, #0x0                   	// #0
  402864:	add	x1, x1, #0xa00
  402868:	bl	401af0 <dcgettext@plt>
  40286c:	mov	x1, x24
  402870:	mov	x21, x0
  402874:	mov	w0, #0x4                   	// #4
  402878:	bl	405528 <__fxstatat@plt+0x3988>
  40287c:	mov	x2, x21
  402880:	mov	x3, x0
  402884:	mov	w1, w23
  402888:	mov	w0, #0x0                   	// #0
  40288c:	b	402c8c <__fxstatat@plt+0x10ec>
  402890:	cbnz	w25, 40326c <__fxstatat@plt+0x16cc>
  402894:	cbnz	x21, 403150 <__fxstatat@plt+0x15b0>
  402898:	mov	x26, #0x0                   	// #0
  40289c:	nop
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4028a8:	mov	x0, #0x0                   	// #0
  4028ac:	add	x1, x1, #0xb50
  4028b0:	bl	401af0 <dcgettext@plt>
  4028b4:	mov	x23, x0
  4028b8:	mov	x1, x24
  4028bc:	mov	w0, #0x4                   	// #4
  4028c0:	bl	405528 <__fxstatat@plt+0x3988>
  4028c4:	mov	x2, x0
  4028c8:	mov	x1, x23
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	bl	4018e0 <__printf_chk@plt>
  4028d4:	mov	x0, x26
  4028d8:	bl	401a40 <free@plt>
  4028dc:	mov	x0, x21
  4028e0:	bl	401a40 <free@plt>
  4028e4:	ldrb	w0, [x20, #4]
  4028e8:	cbnz	w0, 4026f0 <__fxstatat@plt+0xb50>
  4028ec:	mov	x1, x19
  4028f0:	mov	w2, #0x4                   	// #4
  4028f4:	mov	x0, x22
  4028f8:	bl	409e48 <__fxstatat@plt+0x82a8>
  4028fc:	mov	x0, x22
  402900:	bl	4095c8 <__fxstatat@plt+0x7a28>
  402904:	mov	x19, x0
  402908:	cbnz	x0, 402700 <__fxstatat@plt+0xb60>
  40290c:	ldr	x1, [sp, #120]
  402910:	ldr	w19, [x1]
  402914:	cbz	w19, 402928 <__fxstatat@plt+0xd88>
  402918:	ldrb	w1, [x20, #17]
  40291c:	str	w1, [sp, #108]
  402920:	cbz	w1, 40312c <__fxstatat@plt+0x158c>
  402924:	str	wzr, [sp, #108]
  402928:	mov	x0, x22
  40292c:	bl	409400 <__fxstatat@plt+0x7860>
  402930:	cbnz	w0, 403090 <__fxstatat@plt+0x14f0>
  402934:	ldrb	w0, [sp, #108]
  402938:	ldp	x19, x20, [sp, #16]
  40293c:	ldp	x21, x22, [sp, #32]
  402940:	ldp	x23, x24, [sp, #48]
  402944:	ldp	x25, x26, [sp, #64]
  402948:	ldp	x27, x28, [sp, #80]
  40294c:	ldp	x29, x30, [sp], #416
  402950:	ret
  402954:	mov	x1, x0
  402958:	mov	x0, x22
  40295c:	bl	4075a8 <__fxstatat@plt+0x5a08>
  402960:	tst	w0, #0xff
  402964:	b.ne	402f6c <__fxstatat@plt+0x13cc>  // b.any
  402968:	ldr	w0, [sp, #116]
  40296c:	add	x21, x19, #0x78
  402970:	ldrb	w25, [x20, #16]
  402974:	cmn	w0, #0x1
  402978:	mov	x0, x21
  40297c:	ldr	x26, [x19, #48]
  402980:	b.eq	4029f4 <__fxstatat@plt+0xe54>  // b.none
  402984:	cbz	w25, 402998 <__fxstatat@plt+0xdf8>
  402988:	ldr	w0, [x0, #16]
  40298c:	and	w0, w0, #0xf000
  402990:	cmp	w0, #0xa, lsl #12
  402994:	b.eq	403040 <__fxstatat@plt+0x14a0>  // b.none
  402998:	and	w0, w23, #0xfffffffd
  40299c:	sub	w23, w23, #0x1
  4029a0:	cmp	w0, #0x4
  4029a4:	and	w23, w23, #0xffff
  4029a8:	cset	w0, eq  // eq = none
  4029ac:	ldr	w2, [sp, #136]
  4029b0:	cmp	w23, #0x1
  4029b4:	cset	w1, ls  // ls = plast
  4029b8:	cmn	w2, #0x1
  4029bc:	orr	w0, w0, w1
  4029c0:	b.eq	402a2c <__fxstatat@plt+0xe8c>  // b.none
  4029c4:	ldr	w1, [x21, #24]
  4029c8:	cmp	w2, w1
  4029cc:	b.eq	402a2c <__fxstatat@plt+0xe8c>  // b.none
  4029d0:	cbz	w0, 402fd4 <__fxstatat@plt+0x1434>
  4029d4:	ldr	x1, [x20, #8]
  4029d8:	cbz	x1, 4029ec <__fxstatat@plt+0xe4c>
  4029dc:	ldr	x3, [x1]
  4029e0:	ldr	x2, [x21, #8]
  4029e4:	cmp	x3, x2
  4029e8:	b.eq	402e8c <__fxstatat@plt+0x12ec>  // b.none
  4029ec:	mov	w25, w0
  4029f0:	b	402738 <__fxstatat@plt+0xb98>
  4029f4:	ldr	w1, [x20]
  4029f8:	cmp	w1, #0x2
  4029fc:	b.ne	402984 <__fxstatat@plt+0xde4>  // b.any
  402a00:	ldr	x1, [x20, #8]
  402a04:	cbnz	x1, 402984 <__fxstatat@plt+0xde4>
  402a08:	cbnz	w25, 402988 <__fxstatat@plt+0xde8>
  402a0c:	and	w1, w23, #0xfffffffd
  402a10:	sub	w0, w23, #0x1
  402a14:	cmp	w1, #0x4
  402a18:	and	w0, w0, #0xffff
  402a1c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402a20:	b.hi	402a58 <__fxstatat@plt+0xeb8>  // b.pmore
  402a24:	ldr	w27, [x22, #44]
  402a28:	b	402a60 <__fxstatat@plt+0xec0>
  402a2c:	ldr	w1, [sp, #132]
  402a30:	cmn	w1, #0x1
  402a34:	b.eq	402dc0 <__fxstatat@plt+0x1220>  // b.none
  402a38:	ldr	w1, [x21, #28]
  402a3c:	cbz	w0, 402a48 <__fxstatat@plt+0xea8>
  402a40:	ldr	x0, [x20, #8]
  402a44:	cbnz	x0, 40301c <__fxstatat@plt+0x147c>
  402a48:	ldr	w0, [sp, #132]
  402a4c:	cmp	w0, w1
  402a50:	b.ne	402fd4 <__fxstatat@plt+0x1434>  // b.any
  402a54:	ldrb	w25, [x20, #16]
  402a58:	ldr	w27, [x22, #44]
  402a5c:	cbnz	w25, 402afc <__fxstatat@plt+0xf5c>
  402a60:	ldr	w2, [sp, #128]
  402a64:	mov	x1, x26
  402a68:	ldr	w3, [sp, #140]
  402a6c:	mov	w0, w27
  402a70:	mov	w4, #0x100                 	// #256
  402a74:	bl	401a60 <fchownat@plt>
  402a78:	cmp	w0, #0x0
  402a7c:	cset	w1, eq  // eq = none
  402a80:	cbz	w0, 402a94 <__fxstatat@plt+0xef4>
  402a84:	ldr	x0, [sp, #120]
  402a88:	ldr	w0, [x0]
  402a8c:	cmp	w0, #0x5f
  402a90:	b.eq	402f4c <__fxstatat@plt+0x13ac>  // b.none
  402a94:	cbnz	w1, 402b88 <__fxstatat@plt+0xfe8>
  402a98:	ldrb	w25, [x20, #17]
  402a9c:	cbnz	w25, 402db4 <__fxstatat@plt+0x1214>
  402aa0:	ldr	w0, [sp, #128]
  402aa4:	cmn	w0, #0x1
  402aa8:	ldr	x0, [sp, #120]
  402aac:	ldr	w23, [x0]
  402ab0:	b.eq	4030e0 <__fxstatat@plt+0x1540>  // b.none
  402ab4:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	add	x1, x1, #0xb18
  402ac0:	mov	x0, #0x0                   	// #0
  402ac4:	bl	401af0 <dcgettext@plt>
  402ac8:	mov	x25, x0
  402acc:	mov	x1, x24
  402ad0:	mov	w0, #0x4                   	// #4
  402ad4:	bl	405528 <__fxstatat@plt+0x3988>
  402ad8:	mov	x3, x0
  402adc:	mov	x2, x25
  402ae0:	mov	w1, w23
  402ae4:	mov	w0, #0x0                   	// #0
  402ae8:	str	wzr, [sp, #108]
  402aec:	bl	4017d0 <error@plt>
  402af0:	mov	w25, #0x1                   	// #1
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	b	402738 <__fxstatat@plt+0xb98>
  402afc:	ldr	w0, [sp, #116]
  402b00:	cmn	w0, #0x1
  402b04:	b.eq	402b60 <__fxstatat@plt+0xfc0>  // b.none
  402b08:	ldr	w0, [x21, #16]
  402b0c:	and	w0, w0, #0xf000
  402b10:	cmp	w0, #0x8, lsl #12
  402b14:	b.eq	402fc8 <__fxstatat@plt+0x1428>  // b.none
  402b18:	cmp	w0, #0x4, lsl #12
  402b1c:	mov	w23, #0x4901                	// #18689
  402b20:	mov	w2, #0x4900                	// #18688
  402b24:	b.ne	402b60 <__fxstatat@plt+0xfc0>  // b.any
  402b28:	mov	x1, x26
  402b2c:	mov	w0, w27
  402b30:	bl	401950 <__openat_2@plt>
  402b34:	mov	w28, w0
  402b38:	tbz	w0, #31, 402e08 <__fxstatat@plt+0x1268>
  402b3c:	ldr	x0, [sp, #120]
  402b40:	ldr	w0, [x0]
  402b44:	cmp	w0, #0xd
  402b48:	b.ne	402a98 <__fxstatat@plt+0xef8>  // b.any
  402b4c:	ldr	w0, [x21, #16]
  402b50:	and	w0, w0, #0xf000
  402b54:	cmp	w0, #0x8, lsl #12
  402b58:	b.eq	402df0 <__fxstatat@plt+0x1250>  // b.none
  402b5c:	ldr	w27, [x22, #44]
  402b60:	ldr	w2, [sp, #128]
  402b64:	mov	x1, x26
  402b68:	ldr	w3, [sp, #140]
  402b6c:	mov	w0, w27
  402b70:	mov	w4, #0x0                   	// #0
  402b74:	bl	401a60 <fchownat@plt>
  402b78:	cmp	w0, #0x0
  402b7c:	cset	w1, eq  // eq = none
  402b80:	cbz	w1, 402a98 <__fxstatat@plt+0xef8>
  402b84:	nop
  402b88:	ldr	w0, [x20]
  402b8c:	cmp	w0, #0x2
  402b90:	b.eq	4028e4 <__fxstatat@plt+0xd44>  // b.none
  402b94:	ldr	w1, [sp, #128]
  402b98:	cmn	w1, #0x1
  402b9c:	b.eq	402ccc <__fxstatat@plt+0x112c>  // b.none
  402ba0:	mov	w1, #0x2                   	// #2
  402ba4:	ldr	w23, [x21, #24]
  402ba8:	str	w1, [sp, #112]
  402bac:	ldr	w1, [sp, #128]
  402bb0:	cmp	w1, w23
  402bb4:	b.eq	402ccc <__fxstatat@plt+0x112c>  // b.none
  402bb8:	mov	w0, w23
  402bbc:	bl	401a10 <getpwuid@plt>
  402bc0:	cbz	x0, 402d00 <__fxstatat@plt+0x1160>
  402bc4:	ldr	x0, [x0]
  402bc8:	bl	4074d0 <__fxstatat@plt+0x5930>
  402bcc:	ldr	w21, [x21, #28]
  402bd0:	mov	x26, x0
  402bd4:	mov	w0, w21
  402bd8:	bl	401b70 <getgrgid@plt>
  402bdc:	cbz	x0, 402d28 <__fxstatat@plt+0x1188>
  402be0:	ldr	x0, [x0]
  402be4:	bl	4074d0 <__fxstatat@plt+0x5930>
  402be8:	ldr	w1, [sp, #112]
  402bec:	mov	x21, x0
  402bf0:	cmp	w1, #0x1
  402bf4:	b.eq	4028a0 <__fxstatat@plt+0xd00>  // b.none
  402bf8:	ldp	x27, x28, [x20, #24]
  402bfc:	mov	x1, x28
  402c00:	mov	x0, x27
  402c04:	bl	402520 <__fxstatat@plt+0x980>
  402c08:	cmp	x27, #0x0
  402c0c:	mov	x25, x0
  402c10:	csel	x1, x26, xzr, ne  // ne = any
  402c14:	cmp	x28, #0x0
  402c18:	mov	x0, x1
  402c1c:	csel	x1, x21, xzr, ne  // ne = any
  402c20:	bl	402520 <__fxstatat@plt+0x980>
  402c24:	mov	x23, x0
  402c28:	ldr	w1, [sp, #112]
  402c2c:	cmp	w1, #0x3
  402c30:	b.eq	402d90 <__fxstatat@plt+0x11f0>  // b.none
  402c34:	cmp	w1, #0x4
  402c38:	b.eq	402d38 <__fxstatat@plt+0x1198>  // b.none
  402c3c:	cbz	x27, 402e4c <__fxstatat@plt+0x12ac>
  402c40:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	add	x1, x1, #0xb88
  402c4c:	mov	x0, #0x0                   	// #0
  402c50:	bl	401af0 <dcgettext@plt>
  402c54:	mov	x27, x0
  402c58:	b	402d58 <__fxstatat@plt+0x11b8>
  402c5c:	ldrb	w25, [x20, #17]
  402c60:	cbnz	w25, 40272c <__fxstatat@plt+0xb8c>
  402c64:	ldr	w21, [x19, #64]
  402c68:	mov	x2, x24
  402c6c:	mov	w1, #0x3                   	// #3
  402c70:	mov	w0, #0x0                   	// #0
  402c74:	bl	405ea8 <__fxstatat@plt+0x4308>
  402c78:	mov	x3, x0
  402c7c:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  402c80:	mov	w1, w21
  402c84:	add	x2, x2, #0xa18
  402c88:	mov	w0, #0x0                   	// #0
  402c8c:	str	wzr, [sp, #108]
  402c90:	bl	4017d0 <error@plt>
  402c94:	mov	x21, #0x0                   	// #0
  402c98:	mov	w25, #0x1                   	// #1
  402c9c:	mov	w0, #0x0                   	// #0
  402ca0:	b	402738 <__fxstatat@plt+0xb98>
  402ca4:	ldrb	w0, [x20, #4]
  402ca8:	cbz	w0, 4026f0 <__fxstatat@plt+0xb50>
  402cac:	ldr	w0, [sp, #116]
  402cb0:	add	x21, x19, #0x78
  402cb4:	ldrb	w25, [x20, #16]
  402cb8:	cmn	w0, #0x1
  402cbc:	mov	x0, x21
  402cc0:	ldr	x26, [x19, #48]
  402cc4:	b.ne	402984 <__fxstatat@plt+0xde4>  // b.any
  402cc8:	b	4029f4 <__fxstatat@plt+0xe54>
  402ccc:	ldr	w2, [sp, #140]
  402cd0:	cmn	w2, #0x1
  402cd4:	b.eq	402f58 <__fxstatat@plt+0x13b8>  // b.none
  402cd8:	ldr	w1, [x21, #28]
  402cdc:	cmp	w2, w1
  402ce0:	b.eq	402f58 <__fxstatat@plt+0x13b8>  // b.none
  402ce4:	ldr	w23, [x21, #24]
  402ce8:	mov	w0, #0x2                   	// #2
  402cec:	str	w0, [sp, #112]
  402cf0:	mov	w0, w23
  402cf4:	bl	401a10 <getpwuid@plt>
  402cf8:	cbnz	x0, 402bc4 <__fxstatat@plt+0x1024>
  402cfc:	nop
  402d00:	add	x1, sp, #0x120
  402d04:	mov	w0, w23
  402d08:	bl	403488 <__fxstatat@plt+0x18e8>
  402d0c:	bl	4074d0 <__fxstatat@plt+0x5930>
  402d10:	ldr	w21, [x21, #28]
  402d14:	mov	x26, x0
  402d18:	mov	w0, w21
  402d1c:	bl	401b70 <getgrgid@plt>
  402d20:	cbnz	x0, 402be0 <__fxstatat@plt+0x1040>
  402d24:	nop
  402d28:	mov	w0, w21
  402d2c:	add	x1, sp, #0x120
  402d30:	bl	403488 <__fxstatat@plt+0x18e8>
  402d34:	b	402be4 <__fxstatat@plt+0x1044>
  402d38:	cbz	x27, 402e6c <__fxstatat@plt+0x12cc>
  402d3c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	add	x1, x1, #0xcd0
  402d48:	mov	x0, #0x0                   	// #0
  402d4c:	bl	401af0 <dcgettext@plt>
  402d50:	mov	x27, x0
  402d54:	nop
  402d58:	mov	x1, x24
  402d5c:	mov	w0, #0x4                   	// #4
  402d60:	bl	405528 <__fxstatat@plt+0x3988>
  402d64:	mov	x2, x0
  402d68:	mov	x4, x25
  402d6c:	mov	x3, x23
  402d70:	mov	x1, x27
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	bl	4018e0 <__printf_chk@plt>
  402d7c:	mov	x0, x23
  402d80:	bl	401a40 <free@plt>
  402d84:	mov	x0, x25
  402d88:	bl	401a40 <free@plt>
  402d8c:	b	4028d4 <__fxstatat@plt+0xd34>
  402d90:	cbz	x0, 4030fc <__fxstatat@plt+0x155c>
  402d94:	cbz	x27, 402f2c <__fxstatat@plt+0x138c>
  402d98:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402d9c:	mov	w2, #0x5                   	// #5
  402da0:	add	x1, x1, #0xbf8
  402da4:	mov	x0, #0x0                   	// #0
  402da8:	bl	401af0 <dcgettext@plt>
  402dac:	mov	x27, x0
  402db0:	b	402d58 <__fxstatat@plt+0x11b8>
  402db4:	mov	w0, #0x0                   	// #0
  402db8:	str	wzr, [sp, #108]
  402dbc:	b	402738 <__fxstatat@plt+0xb98>
  402dc0:	cbz	w0, 402a54 <__fxstatat@plt+0xeb4>
  402dc4:	ldr	x0, [x20, #8]
  402dc8:	cbz	x0, 402a54 <__fxstatat@plt+0xeb4>
  402dcc:	ldr	x2, [x0]
  402dd0:	ldr	x1, [x21, #8]
  402dd4:	cmp	x2, x1
  402dd8:	b.ne	402a54 <__fxstatat@plt+0xeb4>  // b.any
  402ddc:	ldr	x1, [x21]
  402de0:	ldr	x0, [x0, #8]
  402de4:	cmp	x0, x1
  402de8:	b.ne	402a54 <__fxstatat@plt+0xeb4>  // b.any
  402dec:	b	402e9c <__fxstatat@plt+0x12fc>
  402df0:	mov	w2, w23
  402df4:	mov	w0, w27
  402df8:	mov	x1, x26
  402dfc:	bl	401950 <__openat_2@plt>
  402e00:	mov	w28, w0
  402e04:	tbnz	w0, #31, 4032bc <__fxstatat@plt+0x171c>
  402e08:	add	x2, sp, #0x120
  402e0c:	mov	w1, w28
  402e10:	mov	w0, #0x0                   	// #0
  402e14:	bl	401ae0 <__fxstat@plt>
  402e18:	cbnz	w0, 402fb0 <__fxstatat@plt+0x1410>
  402e1c:	ldr	x1, [x21, #8]
  402e20:	ldr	x0, [sp, #296]
  402e24:	cmp	x1, x0
  402e28:	b.eq	4031f4 <__fxstatat@plt+0x1654>  // b.none
  402e2c:	ldr	x26, [sp, #120]
  402e30:	mov	w0, w28
  402e34:	str	wzr, [sp, #108]
  402e38:	ldr	w23, [x26]
  402e3c:	bl	401960 <close@plt>
  402e40:	mov	w0, #0x0                   	// #0
  402e44:	str	w23, [x26]
  402e48:	b	402738 <__fxstatat@plt+0xb98>
  402e4c:	cbz	x28, 403250 <__fxstatat@plt+0x16b0>
  402e50:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402e54:	mov	w2, #0x5                   	// #5
  402e58:	add	x1, x1, #0xbb0
  402e5c:	mov	x0, #0x0                   	// #0
  402e60:	bl	401af0 <dcgettext@plt>
  402e64:	mov	x27, x0
  402e68:	b	402d58 <__fxstatat@plt+0x11b8>
  402e6c:	cbz	x28, 403234 <__fxstatat@plt+0x1694>
  402e70:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402e74:	mov	w2, #0x5                   	// #5
  402e78:	add	x1, x1, #0xcf0
  402e7c:	mov	x0, #0x0                   	// #0
  402e80:	bl	401af0 <dcgettext@plt>
  402e84:	mov	x27, x0
  402e88:	b	402d58 <__fxstatat@plt+0x11b8>
  402e8c:	ldr	x2, [x21]
  402e90:	ldr	x1, [x1, #8]
  402e94:	cmp	x1, x2
  402e98:	b.ne	4029ec <__fxstatat@plt+0xe4c>  // b.any
  402e9c:	ldrb	w0, [x24]
  402ea0:	cmp	w0, #0x2f
  402ea4:	b.eq	4031b0 <__fxstatat@plt+0x1610>  // b.none
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402eb0:	mov	x0, #0x0                   	// #0
  402eb4:	add	x1, x1, #0x988
  402eb8:	bl	401af0 <dcgettext@plt>
  402ebc:	mov	x19, x0
  402ec0:	mov	x2, x24
  402ec4:	mov	w1, #0x4                   	// #4
  402ec8:	mov	w0, #0x0                   	// #0
  402ecc:	bl	405488 <__fxstatat@plt+0x38e8>
  402ed0:	mov	w1, #0x4                   	// #4
  402ed4:	mov	x21, x0
  402ed8:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  402edc:	mov	w0, #0x1                   	// #1
  402ee0:	add	x2, x2, #0x698
  402ee4:	bl	405488 <__fxstatat@plt+0x38e8>
  402ee8:	mov	x3, x21
  402eec:	mov	x4, x0
  402ef0:	mov	x2, x19
  402ef4:	mov	w1, #0x0                   	// #0
  402ef8:	mov	w0, #0x0                   	// #0
  402efc:	bl	4017d0 <error@plt>
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402f08:	mov	x0, #0x0                   	// #0
  402f0c:	add	x1, x1, #0x9c8
  402f10:	bl	401af0 <dcgettext@plt>
  402f14:	mov	x2, x0
  402f18:	mov	w1, #0x0                   	// #0
  402f1c:	mov	w0, #0x0                   	// #0
  402f20:	str	wzr, [sp, #108]
  402f24:	bl	4017d0 <error@plt>
  402f28:	b	4026f0 <__fxstatat@plt+0xb50>
  402f2c:	cbz	x28, 403198 <__fxstatat@plt+0x15f8>
  402f30:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	add	x1, x1, #0xc28
  402f3c:	mov	x0, #0x0                   	// #0
  402f40:	bl	401af0 <dcgettext@plt>
  402f44:	mov	x27, x0
  402f48:	b	402d58 <__fxstatat@plt+0x11b8>
  402f4c:	mov	w25, #0x0                   	// #0
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	b	402738 <__fxstatat@plt+0xb98>
  402f58:	cbnz	w0, 4028e4 <__fxstatat@plt+0xd44>
  402f5c:	mov	w0, #0x4                   	// #4
  402f60:	str	w0, [sp, #112]
  402f64:	ldr	w23, [x21, #24]
  402f68:	b	402bb8 <__fxstatat@plt+0x1018>
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402f74:	mov	x0, #0x0                   	// #0
  402f78:	add	x1, x1, #0xa40
  402f7c:	bl	401af0 <dcgettext@plt>
  402f80:	mov	x19, x0
  402f84:	mov	x2, x24
  402f88:	mov	w1, #0x3                   	// #3
  402f8c:	mov	w0, #0x0                   	// #0
  402f90:	bl	405ea8 <__fxstatat@plt+0x4308>
  402f94:	mov	x2, x19
  402f98:	mov	x3, x0
  402f9c:	mov	w1, #0x0                   	// #0
  402fa0:	mov	w0, #0x0                   	// #0
  402fa4:	str	wzr, [sp, #108]
  402fa8:	bl	4017d0 <error@plt>
  402fac:	b	4026f0 <__fxstatat@plt+0xb50>
  402fb0:	ldr	x25, [sp, #120]
  402fb4:	mov	w0, w28
  402fb8:	ldr	w23, [x25]
  402fbc:	bl	401960 <close@plt>
  402fc0:	str	w23, [x25]
  402fc4:	b	402a98 <__fxstatat@plt+0xef8>
  402fc8:	mov	w23, #0x901                 	// #2305
  402fcc:	mov	w2, #0x900                 	// #2304
  402fd0:	b	402b28 <__fxstatat@plt+0xf88>
  402fd4:	mov	w25, #0x1                   	// #1
  402fd8:	mov	w0, w25
  402fdc:	b	402738 <__fxstatat@plt+0xb98>
  402fe0:	mov	w2, #0x5                   	// #5
  402fe4:	ldr	w25, [x19, #64]
  402fe8:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  402fec:	mov	x0, #0x0                   	// #0
  402ff0:	add	x1, x1, #0xa20
  402ff4:	bl	401af0 <dcgettext@plt>
  402ff8:	mov	x1, x24
  402ffc:	mov	x21, x0
  403000:	mov	w0, w23
  403004:	bl	405528 <__fxstatat@plt+0x3988>
  403008:	mov	x2, x21
  40300c:	mov	x3, x0
  403010:	mov	w1, w25
  403014:	mov	w0, #0x0                   	// #0
  403018:	b	402c8c <__fxstatat@plt+0x10ec>
  40301c:	ldr	x2, [x0]
  403020:	ldr	x3, [x21, #8]
  403024:	cmp	x3, x2
  403028:	b.ne	402a48 <__fxstatat@plt+0xea8>  // b.any
  40302c:	ldr	x2, [x21]
  403030:	ldr	x0, [x0, #8]
  403034:	cmp	x2, x0
  403038:	b.ne	402a48 <__fxstatat@plt+0xea8>  // b.any
  40303c:	b	402e9c <__fxstatat@plt+0x12fc>
  403040:	ldr	w1, [x22, #44]
  403044:	add	x3, sp, #0xa0
  403048:	mov	x2, x26
  40304c:	mov	w4, #0x0                   	// #0
  403050:	mov	w0, #0x0                   	// #0
  403054:	bl	401ba0 <__fxstatat@plt>
  403058:	cbz	w0, 403120 <__fxstatat@plt+0x1580>
  40305c:	ldrb	w25, [x20, #17]
  403060:	cbz	w25, 40327c <__fxstatat@plt+0x16dc>
  403064:	add	x21, sp, #0xa0
  403068:	mov	w0, #0x0                   	// #0
  40306c:	str	wzr, [sp, #108]
  403070:	b	402738 <__fxstatat@plt+0xb98>
  403074:	ldrb	w2, [x6, #16]
  403078:	cbnz	w2, 4026b8 <__fxstatat@plt+0xb18>
  40307c:	ldr	w3, [x6]
  403080:	orr	w2, w1, #0x8
  403084:	cmp	w3, #0x2
  403088:	csel	w1, w2, w1, eq  // eq = none
  40308c:	b	4026b8 <__fxstatat@plt+0xb18>
  403090:	ldr	x0, [sp, #120]
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  40309c:	add	x1, x1, #0xd30
  4030a0:	str	wzr, [sp, #108]
  4030a4:	ldr	w19, [x0]
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	bl	401af0 <dcgettext@plt>
  4030b0:	mov	x2, x0
  4030b4:	mov	w1, w19
  4030b8:	mov	w0, #0x0                   	// #0
  4030bc:	bl	4017d0 <error@plt>
  4030c0:	ldrb	w0, [sp, #108]
  4030c4:	ldp	x19, x20, [sp, #16]
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	ldp	x29, x30, [sp], #416
  4030dc:	ret
  4030e0:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4030e4:	mov	w2, #0x5                   	// #5
  4030e8:	add	x1, x1, #0xb38
  4030ec:	mov	x0, #0x0                   	// #0
  4030f0:	bl	401af0 <dcgettext@plt>
  4030f4:	mov	x25, x0
  4030f8:	b	402acc <__fxstatat@plt+0xf2c>
  4030fc:	cbz	x27, 403160 <__fxstatat@plt+0x15c0>
  403100:	mov	x23, x25
  403104:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403108:	mov	w2, #0x5                   	// #5
  40310c:	add	x1, x1, #0xc80
  403110:	mov	x25, #0x0                   	// #0
  403114:	bl	401af0 <dcgettext@plt>
  403118:	mov	x27, x0
  40311c:	b	402d58 <__fxstatat@plt+0x11b8>
  403120:	ldrh	w23, [x19, #108]
  403124:	add	x21, sp, #0xa0
  403128:	b	402998 <__fxstatat@plt+0xdf8>
  40312c:	mov	w2, #0x5                   	// #5
  403130:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403134:	add	x1, x1, #0x948
  403138:	bl	401af0 <dcgettext@plt>
  40313c:	mov	w1, w19
  403140:	mov	x2, x0
  403144:	mov	w0, #0x0                   	// #0
  403148:	bl	4017d0 <error@plt>
  40314c:	b	402928 <__fxstatat@plt+0xd88>
  403150:	ldr	w23, [x21, #24]
  403154:	mov	w0, #0x1                   	// #1
  403158:	str	w0, [sp, #112]
  40315c:	b	402bb8 <__fxstatat@plt+0x1018>
  403160:	mov	w2, #0x5                   	// #5
  403164:	cbz	x28, 403330 <__fxstatat@plt+0x1790>
  403168:	ldr	x1, [sp, #152]
  40316c:	mov	x23, x25
  403170:	mov	x25, #0x0                   	// #0
  403174:	bl	401af0 <dcgettext@plt>
  403178:	mov	x27, x0
  40317c:	b	402d58 <__fxstatat@plt+0x11b8>
  403180:	mov	x2, #0x1                   	// #1
  403184:	str	x2, [x19, #32]
  403188:	mov	x1, x19
  40318c:	mov	x0, x22
  403190:	bl	409e48 <__fxstatat@plt+0x82a8>
  403194:	b	4026f0 <__fxstatat@plt+0xb50>
  403198:	ldr	x1, [sp, #144]
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	mov	x0, #0x0                   	// #0
  4031a4:	bl	401af0 <dcgettext@plt>
  4031a8:	mov	x27, x0
  4031ac:	b	402d58 <__fxstatat@plt+0x11b8>
  4031b0:	ldrb	w0, [x24, #1]
  4031b4:	cbnz	w0, 402ea8 <__fxstatat@plt+0x1308>
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4031c0:	mov	x0, #0x0                   	// #0
  4031c4:	add	x1, x1, #0x958
  4031c8:	bl	401af0 <dcgettext@plt>
  4031cc:	mov	x19, x0
  4031d0:	mov	x1, x24
  4031d4:	mov	w0, #0x4                   	// #4
  4031d8:	bl	405528 <__fxstatat@plt+0x3988>
  4031dc:	mov	x3, x0
  4031e0:	mov	x2, x19
  4031e4:	mov	w1, #0x0                   	// #0
  4031e8:	mov	w0, #0x0                   	// #0
  4031ec:	bl	4017d0 <error@plt>
  4031f0:	b	402f00 <__fxstatat@plt+0x1360>
  4031f4:	ldr	x1, [x21]
  4031f8:	ldr	x0, [sp, #288]
  4031fc:	cmp	x1, x0
  403200:	b.ne	402e2c <__fxstatat@plt+0x128c>  // b.any
  403204:	ldr	w1, [sp, #136]
  403208:	cmn	w1, #0x1
  40320c:	b.eq	403348 <__fxstatat@plt+0x17a8>  // b.none
  403210:	ldr	w0, [sp, #312]
  403214:	cmp	w1, w0
  403218:	b.eq	403348 <__fxstatat@plt+0x17a8>  // b.none
  40321c:	ldr	x25, [sp, #120]
  403220:	mov	w0, w28
  403224:	ldr	w23, [x25]
  403228:	bl	401960 <close@plt>
  40322c:	str	w23, [x25]
  403230:	b	402b88 <__fxstatat@plt+0xfe8>
  403234:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403238:	mov	w2, #0x5                   	// #5
  40323c:	add	x1, x1, #0xd10
  403240:	mov	x0, #0x0                   	// #0
  403244:	bl	401af0 <dcgettext@plt>
  403248:	mov	x27, x0
  40324c:	b	402d58 <__fxstatat@plt+0x11b8>
  403250:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403254:	mov	w2, #0x5                   	// #5
  403258:	add	x1, x1, #0xbd8
  40325c:	mov	x0, #0x0                   	// #0
  403260:	bl	401af0 <dcgettext@plt>
  403264:	mov	x27, x0
  403268:	b	402d58 <__fxstatat@plt+0x11b8>
  40326c:	mov	w0, #0x4                   	// #4
  403270:	str	w0, [sp, #112]
  403274:	cbz	x21, 402758 <__fxstatat@plt+0xbb8>
  403278:	b	402f64 <__fxstatat@plt+0x13c4>
  40327c:	ldr	x0, [sp, #120]
  403280:	mov	w2, #0x5                   	// #5
  403284:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403288:	add	x1, x1, #0xb00
  40328c:	ldr	w23, [x0]
  403290:	mov	x0, #0x0                   	// #0
  403294:	bl	401af0 <dcgettext@plt>
  403298:	mov	x21, x0
  40329c:	mov	x1, x24
  4032a0:	mov	w0, #0x4                   	// #4
  4032a4:	bl	405528 <__fxstatat@plt+0x3988>
  4032a8:	mov	x3, x0
  4032ac:	mov	x2, x21
  4032b0:	mov	w1, w23
  4032b4:	add	x21, sp, #0xa0
  4032b8:	b	402ae4 <__fxstatat@plt+0xf44>
  4032bc:	ldr	x0, [sp, #120]
  4032c0:	ldr	w0, [x0]
  4032c4:	cmp	w0, #0xd
  4032c8:	b.ne	402a98 <__fxstatat@plt+0xef8>  // b.any
  4032cc:	ldr	w27, [x22, #44]
  4032d0:	b	402b60 <__fxstatat@plt+0xfc0>
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  4032dc:	mov	x0, #0x0                   	// #0
  4032e0:	add	x1, x1, #0x988
  4032e4:	bl	401af0 <dcgettext@plt>
  4032e8:	mov	x21, x0
  4032ec:	mov	x2, x24
  4032f0:	mov	w1, #0x4                   	// #4
  4032f4:	mov	w0, #0x0                   	// #0
  4032f8:	bl	405488 <__fxstatat@plt+0x38e8>
  4032fc:	mov	w1, #0x4                   	// #4
  403300:	mov	x23, x0
  403304:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  403308:	mov	w0, #0x1                   	// #1
  40330c:	add	x2, x2, #0x698
  403310:	bl	405488 <__fxstatat@plt+0x38e8>
  403314:	mov	x3, x23
  403318:	mov	x4, x0
  40331c:	mov	x2, x21
  403320:	mov	w1, #0x0                   	// #0
  403324:	mov	w0, #0x0                   	// #0
  403328:	bl	4017d0 <error@plt>
  40332c:	b	4027e8 <__fxstatat@plt+0xc48>
  403330:	ldr	x1, [sp, #144]
  403334:	mov	x23, x25
  403338:	mov	x25, #0x0                   	// #0
  40333c:	bl	401af0 <dcgettext@plt>
  403340:	mov	x27, x0
  403344:	b	402d58 <__fxstatat@plt+0x11b8>
  403348:	ldr	w1, [sp, #132]
  40334c:	cmn	w1, #0x1
  403350:	b.eq	403360 <__fxstatat@plt+0x17c0>  // b.none
  403354:	ldr	w0, [sp, #316]
  403358:	cmp	w1, w0
  40335c:	b.ne	40321c <__fxstatat@plt+0x167c>  // b.any
  403360:	ldr	w1, [sp, #128]
  403364:	mov	w0, w28
  403368:	ldr	w2, [sp, #140]
  40336c:	bl	401b80 <fchown@plt>
  403370:	cbnz	w0, 402fb0 <__fxstatat@plt+0x1410>
  403374:	mov	w0, w28
  403378:	bl	401960 <close@plt>
  40337c:	cbnz	w0, 402a98 <__fxstatat@plt+0xef8>
  403380:	b	402b88 <__fxstatat@plt+0xfe8>
  403384:	nop
  403388:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  40338c:	str	x0, [x1, #752]
  403390:	ret
  403394:	nop
  403398:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  40339c:	strb	w0, [x1, #760]
  4033a0:	ret
  4033a4:	nop
  4033a8:	stp	x29, x30, [sp, #-48]!
  4033ac:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4033b0:	mov	x29, sp
  4033b4:	ldr	x0, [x0, #704]
  4033b8:	bl	40a118 <__fxstatat@plt+0x8578>
  4033bc:	cbz	w0, 4033f4 <__fxstatat@plt+0x1854>
  4033c0:	stp	x19, x20, [sp, #16]
  4033c4:	adrp	x20, 420000 <__fxstatat@plt+0x1e460>
  4033c8:	add	x0, x20, #0x2f0
  4033cc:	str	x21, [sp, #32]
  4033d0:	ldrb	w21, [x0, #8]
  4033d4:	bl	401b50 <__errno_location@plt>
  4033d8:	mov	x19, x0
  4033dc:	cbz	w21, 40340c <__fxstatat@plt+0x186c>
  4033e0:	ldr	w0, [x0]
  4033e4:	cmp	w0, #0x20
  4033e8:	b.ne	40340c <__fxstatat@plt+0x186c>  // b.any
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	ldr	x21, [sp, #32]
  4033f4:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4033f8:	ldr	x0, [x0, #680]
  4033fc:	bl	40a118 <__fxstatat@plt+0x8578>
  403400:	cbnz	w0, 403460 <__fxstatat@plt+0x18c0>
  403404:	ldp	x29, x30, [sp], #48
  403408:	ret
  40340c:	mov	w2, #0x5                   	// #5
  403410:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403414:	mov	x0, #0x0                   	// #0
  403418:	add	x1, x1, #0xd50
  40341c:	bl	401af0 <dcgettext@plt>
  403420:	ldr	x2, [x20, #752]
  403424:	mov	x20, x0
  403428:	cbz	x2, 40346c <__fxstatat@plt+0x18cc>
  40342c:	ldr	w19, [x19]
  403430:	mov	x0, x2
  403434:	bl	405b88 <__fxstatat@plt+0x3fe8>
  403438:	mov	x3, x0
  40343c:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  403440:	mov	w1, w19
  403444:	mov	x4, x20
  403448:	add	x2, x2, #0xd60
  40344c:	mov	w0, #0x0                   	// #0
  403450:	bl	4017d0 <error@plt>
  403454:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  403458:	ldr	w0, [x0, #576]
  40345c:	bl	401790 <_exit@plt>
  403460:	stp	x19, x20, [sp, #16]
  403464:	str	x21, [sp, #32]
  403468:	b	403454 <__fxstatat@plt+0x18b4>
  40346c:	ldr	w1, [x19]
  403470:	mov	x3, x0
  403474:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  403478:	mov	w0, #0x0                   	// #0
  40347c:	add	x2, x2, #0xa18
  403480:	bl	4017d0 <error@plt>
  403484:	b	403454 <__fxstatat@plt+0x18b4>
  403488:	mov	x3, x0
  40348c:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403490:	add	x0, x1, #0x14
  403494:	movk	x4, #0xcccd
  403498:	strb	wzr, [x1, #20]
  40349c:	nop
  4034a0:	umulh	x2, x3, x4
  4034a4:	cmp	x3, #0x9
  4034a8:	lsr	x2, x2, #3
  4034ac:	add	x1, x2, x2, lsl #2
  4034b0:	sub	x1, x3, x1, lsl #1
  4034b4:	mov	x3, x2
  4034b8:	add	w1, w1, #0x30
  4034bc:	strb	w1, [x0, #-1]!
  4034c0:	b.hi	4034a0 <__fxstatat@plt+0x1900>  // b.pmore
  4034c4:	ret
  4034c8:	stp	x29, x30, [sp, #-48]!
  4034cc:	mov	x29, sp
  4034d0:	stp	x19, x20, [sp, #16]
  4034d4:	cbz	x0, 4035ac <__fxstatat@plt+0x1a0c>
  4034d8:	mov	x19, x0
  4034dc:	mov	w1, #0x2f                  	// #47
  4034e0:	bl	401970 <strrchr@plt>
  4034e4:	mov	x20, x0
  4034e8:	cbz	x0, 40354c <__fxstatat@plt+0x19ac>
  4034ec:	str	x21, [sp, #32]
  4034f0:	add	x21, x0, #0x1
  4034f4:	sub	x0, x21, x19
  4034f8:	cmp	x0, #0x6
  4034fc:	b.le	403568 <__fxstatat@plt+0x19c8>
  403500:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403504:	sub	x0, x20, #0x6
  403508:	add	x1, x1, #0xda0
  40350c:	mov	x2, #0x7                   	// #7
  403510:	bl	4018b0 <strncmp@plt>
  403514:	cbnz	w0, 403568 <__fxstatat@plt+0x19c8>
  403518:	ldrb	w0, [x20, #1]
  40351c:	cmp	w0, #0x6c
  403520:	b.ne	403588 <__fxstatat@plt+0x19e8>  // b.any
  403524:	ldrb	w0, [x21, #1]
  403528:	cmp	w0, #0x74
  40352c:	b.ne	403588 <__fxstatat@plt+0x19e8>  // b.any
  403530:	ldrb	w0, [x21, #2]
  403534:	cmp	w0, #0x2d
  403538:	b.ne	403588 <__fxstatat@plt+0x19e8>  // b.any
  40353c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  403540:	add	x19, x20, #0x4
  403544:	ldr	x21, [sp, #32]
  403548:	str	x19, [x0, #712]
  40354c:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  403550:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  403554:	str	x19, [x1, #768]
  403558:	str	x19, [x0, #672]
  40355c:	ldp	x19, x20, [sp, #16]
  403560:	ldp	x29, x30, [sp], #48
  403564:	ret
  403568:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  40356c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  403570:	ldr	x21, [sp, #32]
  403574:	str	x19, [x1, #768]
  403578:	str	x19, [x0, #672]
  40357c:	ldp	x19, x20, [sp, #16]
  403580:	ldp	x29, x30, [sp], #48
  403584:	ret
  403588:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  40358c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  403590:	mov	x19, x21
  403594:	str	x19, [x1, #768]
  403598:	str	x19, [x0, #672]
  40359c:	ldp	x19, x20, [sp, #16]
  4035a0:	ldr	x21, [sp, #32]
  4035a4:	ldp	x29, x30, [sp], #48
  4035a8:	ret
  4035ac:	adrp	x3, 420000 <__fxstatat@plt+0x1e460>
  4035b0:	mov	x2, #0x37                  	// #55
  4035b4:	mov	x1, #0x1                   	// #1
  4035b8:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  4035bc:	ldr	x3, [x3, #680]
  4035c0:	add	x0, x0, #0xd68
  4035c4:	str	x21, [sp, #32]
  4035c8:	bl	401a80 <fwrite@plt>
  4035cc:	bl	4019a0 <abort@plt>
  4035d0:	stp	x29, x30, [sp, #-48]!
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x29, sp
  4035dc:	stp	x19, x20, [sp, #16]
  4035e0:	mov	x20, x0
  4035e4:	str	x21, [sp, #32]
  4035e8:	mov	w21, w1
  4035ec:	mov	x1, x0
  4035f0:	mov	x0, #0x0                   	// #0
  4035f4:	bl	401af0 <dcgettext@plt>
  4035f8:	mov	x19, x0
  4035fc:	cmp	x20, x0
  403600:	b.eq	403618 <__fxstatat@plt+0x1a78>  // b.none
  403604:	mov	x0, x19
  403608:	ldp	x19, x20, [sp, #16]
  40360c:	ldr	x21, [sp, #32]
  403610:	ldp	x29, x30, [sp], #48
  403614:	ret
  403618:	bl	40b6f0 <__fxstatat@plt+0x9b50>
  40361c:	ldrb	w1, [x0]
  403620:	and	w1, w1, #0xffffffdf
  403624:	cmp	w1, #0x55
  403628:	b.ne	40368c <__fxstatat@plt+0x1aec>  // b.any
  40362c:	ldrb	w1, [x0, #1]
  403630:	and	w1, w1, #0xffffffdf
  403634:	cmp	w1, #0x54
  403638:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  40363c:	ldrb	w1, [x0, #2]
  403640:	and	w1, w1, #0xffffffdf
  403644:	cmp	w1, #0x46
  403648:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  40364c:	ldrb	w1, [x0, #3]
  403650:	cmp	w1, #0x2d
  403654:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  403658:	ldrb	w1, [x0, #4]
  40365c:	cmp	w1, #0x38
  403660:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  403664:	ldrb	w0, [x0, #5]
  403668:	cbnz	w0, 403708 <__fxstatat@plt+0x1b68>
  40366c:	ldrb	w1, [x19]
  403670:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  403674:	adrp	x19, 40c000 <__fxstatat@plt+0xa460>
  403678:	add	x0, x0, #0xdb0
  40367c:	cmp	w1, #0x60
  403680:	add	x19, x19, #0xdc8
  403684:	csel	x19, x19, x0, eq  // eq = none
  403688:	b	403604 <__fxstatat@plt+0x1a64>
  40368c:	cmp	w1, #0x47
  403690:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  403694:	ldrb	w1, [x0, #1]
  403698:	and	w1, w1, #0xffffffdf
  40369c:	cmp	w1, #0x42
  4036a0:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036a4:	ldrb	w1, [x0, #2]
  4036a8:	cmp	w1, #0x31
  4036ac:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036b0:	ldrb	w1, [x0, #3]
  4036b4:	cmp	w1, #0x38
  4036b8:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036bc:	ldrb	w1, [x0, #4]
  4036c0:	cmp	w1, #0x30
  4036c4:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036c8:	ldrb	w1, [x0, #5]
  4036cc:	cmp	w1, #0x33
  4036d0:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036d4:	ldrb	w1, [x0, #6]
  4036d8:	cmp	w1, #0x30
  4036dc:	b.ne	403708 <__fxstatat@plt+0x1b68>  // b.any
  4036e0:	ldrb	w0, [x0, #7]
  4036e4:	cbnz	w0, 403708 <__fxstatat@plt+0x1b68>
  4036e8:	ldrb	w1, [x19]
  4036ec:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  4036f0:	adrp	x19, 40c000 <__fxstatat@plt+0xa460>
  4036f4:	add	x0, x0, #0xdb8
  4036f8:	cmp	w1, #0x60
  4036fc:	add	x19, x19, #0xdc0
  403700:	csel	x19, x19, x0, eq  // eq = none
  403704:	b	403604 <__fxstatat@plt+0x1a64>
  403708:	cmp	w21, #0x9
  40370c:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  403710:	adrp	x19, 40c000 <__fxstatat@plt+0xa460>
  403714:	add	x0, x0, #0xdd0
  403718:	add	x19, x19, #0xda8
  40371c:	csel	x19, x19, x0, eq  // eq = none
  403720:	mov	x0, x19
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldr	x21, [sp, #32]
  40372c:	ldp	x29, x30, [sp], #48
  403730:	ret
  403734:	nop
  403738:	sub	sp, sp, #0x100
  40373c:	stp	x29, x30, [sp, #16]
  403740:	add	x29, sp, #0x10
  403744:	stp	x19, x20, [sp, #32]
  403748:	mov	w19, w5
  40374c:	and	w20, w5, #0x2
  403750:	stp	x21, x22, [sp, #48]
  403754:	mov	w21, w4
  403758:	stp	x23, x24, [sp, #64]
  40375c:	mov	x23, x1
  403760:	mov	x24, x3
  403764:	stp	x25, x26, [sp, #80]
  403768:	mov	x26, x6
  40376c:	stp	x27, x28, [sp, #96]
  403770:	mov	x28, x0
  403774:	mov	x27, x2
  403778:	str	w4, [sp, #116]
  40377c:	str	w5, [sp, #184]
  403780:	str	x7, [sp, #200]
  403784:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  403788:	mov	x1, x19
  40378c:	str	x0, [sp, #176]
  403790:	cmp	w21, #0x4
  403794:	ubfx	x10, x1, #1, #1
  403798:	b.eq	404428 <__fxstatat@plt+0x2888>  // b.none
  40379c:	ldr	w0, [sp, #116]
  4037a0:	b.ls	403b30 <__fxstatat@plt+0x1f90>  // b.plast
  4037a4:	cmp	w0, #0x7
  4037a8:	b.eq	404494 <__fxstatat@plt+0x28f4>  // b.none
  4037ac:	b.ls	40413c <__fxstatat@plt+0x259c>  // b.plast
  4037b0:	ldr	w0, [sp, #116]
  4037b4:	sub	w0, w0, #0x8
  4037b8:	cmp	w0, #0x2
  4037bc:	b.hi	4048d4 <__fxstatat@plt+0x2d34>  // b.pmore
  4037c0:	ldr	w19, [sp, #116]
  4037c4:	cmp	w19, #0xa
  4037c8:	b.ne	404320 <__fxstatat@plt+0x2780>  // b.any
  4037cc:	mov	x19, #0x0                   	// #0
  4037d0:	cbz	w20, 404714 <__fxstatat@plt+0x2b74>
  4037d4:	ldr	x0, [sp, #256]
  4037d8:	str	w10, [sp, #124]
  4037dc:	mov	w25, #0x0                   	// #0
  4037e0:	bl	4017b0 <strlen@plt>
  4037e4:	cmp	x0, #0x0
  4037e8:	ldr	w10, [sp, #124]
  4037ec:	mov	x12, x0
  4037f0:	mov	w11, #0x1                   	// #1
  4037f4:	mov	w5, w11
  4037f8:	csel	w0, w10, wzr, ne  // ne = any
  4037fc:	str	w0, [sp, #208]
  403800:	ldr	w0, [sp, #184]
  403804:	mov	w7, #0x0                   	// #0
  403808:	stp	w11, wzr, [sp, #120]
  40380c:	and	w1, w0, w11
  403810:	and	w0, w0, #0x4
  403814:	stp	w1, w0, [sp, #212]
  403818:	ldr	x0, [sp, #256]
  40381c:	str	wzr, [sp, #144]
  403820:	str	x0, [sp, #168]
  403824:	str	wzr, [sp, #188]
  403828:	str	xzr, [sp, #192]
  40382c:	nop
  403830:	mov	x4, x26
  403834:	mov	w26, w5
  403838:	mov	x20, #0x0                   	// #0
  40383c:	nop
  403840:	cmp	x24, x20
  403844:	cset	w21, ne  // ne = any
  403848:	cmn	x24, #0x1
  40384c:	b.eq	403ba0 <__fxstatat@plt+0x2000>  // b.none
  403850:	cbz	w21, 403bb0 <__fxstatat@plt+0x2010>
  403854:	add	x3, x27, x20
  403858:	cbz	w11, 403e64 <__fxstatat@plt+0x22c4>
  40385c:	cbz	x12, 404010 <__fxstatat@plt+0x2470>
  403860:	cmp	x12, #0x1
  403864:	add	x22, x20, x12
  403868:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40386c:	b.ne	40389c <__fxstatat@plt+0x1cfc>  // b.any
  403870:	mov	x0, x27
  403874:	stp	x3, x12, [sp, #128]
  403878:	stp	w10, w7, [sp, #148]
  40387c:	str	w11, [sp, #156]
  403880:	str	x4, [sp, #160]
  403884:	bl	4017b0 <strlen@plt>
  403888:	ldp	x3, x12, [sp, #128]
  40388c:	mov	x24, x0
  403890:	ldp	w10, w7, [sp, #148]
  403894:	ldr	w11, [sp, #156]
  403898:	ldr	x4, [sp, #160]
  40389c:	cmp	x22, x24
  4038a0:	b.hi	404010 <__fxstatat@plt+0x2470>  // b.pmore
  4038a4:	ldr	x1, [sp, #168]
  4038a8:	mov	x2, x12
  4038ac:	mov	x0, x3
  4038b0:	stp	x3, x12, [sp, #128]
  4038b4:	stp	w10, w7, [sp, #148]
  4038b8:	str	w11, [sp, #156]
  4038bc:	str	x4, [sp, #160]
  4038c0:	bl	4019c0 <memcmp@plt>
  4038c4:	ldp	w10, w7, [sp, #148]
  4038c8:	ldr	w11, [sp, #156]
  4038cc:	ldp	x3, x12, [sp, #128]
  4038d0:	ldr	x4, [sp, #160]
  4038d4:	cbnz	w0, 404010 <__fxstatat@plt+0x2470>
  4038d8:	cbnz	w10, 403df4 <__fxstatat@plt+0x2254>
  4038dc:	ldrb	w22, [x3]
  4038e0:	cmp	w22, #0x7e
  4038e4:	b.ls	403c4c <__fxstatat@plt+0x20ac>  // b.plast
  4038e8:	ldr	x0, [sp, #176]
  4038ec:	mov	w5, w11
  4038f0:	cmp	x0, #0x1
  4038f4:	b.eq	403e80 <__fxstatat@plt+0x22e0>  // b.none
  4038f8:	str	xzr, [sp, #248]
  4038fc:	cmn	x24, #0x1
  403900:	b.ne	403938 <__fxstatat@plt+0x1d98>  // b.any
  403904:	mov	x0, x27
  403908:	str	w5, [sp, #128]
  40390c:	str	x12, [sp, #136]
  403910:	stp	w10, w7, [sp, #148]
  403914:	str	w11, [sp, #156]
  403918:	str	x4, [sp, #160]
  40391c:	bl	4017b0 <strlen@plt>
  403920:	ldr	w5, [sp, #128]
  403924:	mov	x24, x0
  403928:	ldp	w10, w7, [sp, #148]
  40392c:	ldr	w11, [sp, #156]
  403930:	ldr	x12, [sp, #136]
  403934:	ldr	x4, [sp, #160]
  403938:	str	w22, [sp, #220]
  40393c:	ldr	w22, [sp, #144]
  403940:	mov	x8, #0x0                   	// #0
  403944:	stp	x19, x4, [sp, #224]
  403948:	mov	w19, w21
  40394c:	mov	x21, x8
  403950:	str	x12, [sp, #128]
  403954:	str	w10, [sp, #136]
  403958:	stp	w25, w5, [sp, #148]
  40395c:	stp	w7, w11, [sp, #156]
  403960:	add	x25, x20, x21
  403964:	add	x3, sp, #0xf8
  403968:	sub	x2, x24, x25
  40396c:	add	x1, x27, x25
  403970:	add	x0, sp, #0xf4
  403974:	bl	40a098 <__fxstatat@plt+0x84f8>
  403978:	mov	x13, #0x2b                  	// #43
  40397c:	mov	x3, x0
  403980:	movk	x13, #0x2, lsl #32
  403984:	cbz	x0, 4039c0 <__fxstatat@plt+0x1e20>
  403988:	cmn	x0, #0x1
  40398c:	b.eq	404758 <__fxstatat@plt+0x2bb8>  // b.none
  403990:	cmn	x0, #0x2
  403994:	mov	x6, #0x1                   	// #1
  403998:	b.eq	404790 <__fxstatat@plt+0x2bf0>  // b.none
  40399c:	cbnz	w22, 40428c <__fxstatat@plt+0x26ec>
  4039a0:	ldr	w0, [sp, #244]
  4039a4:	add	x21, x21, x3
  4039a8:	bl	401b20 <iswprint@plt>
  4039ac:	cmp	w0, #0x0
  4039b0:	csel	w19, w19, wzr, ne  // ne = any
  4039b4:	add	x0, sp, #0xf8
  4039b8:	bl	4019b0 <mbsinit@plt>
  4039bc:	cbz	w0, 403960 <__fxstatat@plt+0x1dc0>
  4039c0:	eor	w1, w19, #0x1
  4039c4:	ldr	w0, [sp, #120]
  4039c8:	mov	x8, x21
  4039cc:	mov	w21, w19
  4039d0:	ldp	x19, x4, [sp, #224]
  4039d4:	and	w1, w0, w1
  4039d8:	ldr	w10, [sp, #136]
  4039dc:	and	w1, w1, #0xff
  4039e0:	ldp	w25, w5, [sp, #148]
  4039e4:	ldp	w7, w11, [sp, #156]
  4039e8:	ldr	w22, [sp, #220]
  4039ec:	ldr	x12, [sp, #128]
  4039f0:	cmp	x8, #0x1
  4039f4:	b.hi	403a08 <__fxstatat@plt+0x1e68>  // b.pmore
  4039f8:	cbz	w1, 403ef4 <__fxstatat@plt+0x2354>
  4039fc:	nop
  403a00:	ldr	w1, [sp, #120]
  403a04:	mov	w21, #0x0                   	// #0
  403a08:	add	x8, x8, x20
  403a0c:	mov	w9, #0x0                   	// #0
  403a10:	mov	w2, #0x27                  	// #39
  403a14:	mov	w3, #0x5c                  	// #92
  403a18:	mov	w6, #0x24                  	// #36
  403a1c:	cbz	w1, 403ad4 <__fxstatat@plt+0x1f34>
  403a20:	cbnz	w10, 40430c <__fxstatat@plt+0x276c>
  403a24:	eor	w0, w25, #0x1
  403a28:	ands	w0, w7, w0
  403a2c:	b.eq	403a64 <__fxstatat@plt+0x1ec4>  // b.none
  403a30:	cmp	x23, x19
  403a34:	b.ls	403a3c <__fxstatat@plt+0x1e9c>  // b.plast
  403a38:	strb	w2, [x28, x19]
  403a3c:	add	x9, x19, #0x1
  403a40:	cmp	x23, x9
  403a44:	b.ls	403a4c <__fxstatat@plt+0x1eac>  // b.plast
  403a48:	strb	w6, [x28, x9]
  403a4c:	add	x9, x19, #0x2
  403a50:	cmp	x23, x9
  403a54:	b.ls	403a5c <__fxstatat@plt+0x1ebc>  // b.plast
  403a58:	strb	w2, [x28, x9]
  403a5c:	add	x19, x19, #0x3
  403a60:	mov	w25, w0
  403a64:	cmp	x23, x19
  403a68:	b.ls	403a70 <__fxstatat@plt+0x1ed0>  // b.plast
  403a6c:	strb	w3, [x28, x19]
  403a70:	add	x0, x19, #0x1
  403a74:	cmp	x23, x0
  403a78:	b.ls	403a88 <__fxstatat@plt+0x1ee8>  // b.plast
  403a7c:	lsr	w9, w22, #6
  403a80:	add	w9, w9, #0x30
  403a84:	strb	w9, [x28, x0]
  403a88:	add	x0, x19, #0x2
  403a8c:	cmp	x23, x0
  403a90:	b.ls	403aa0 <__fxstatat@plt+0x1f00>  // b.plast
  403a94:	ubfx	x9, x22, #3, #3
  403a98:	add	w9, w9, #0x30
  403a9c:	strb	w9, [x28, x0]
  403aa0:	and	w22, w22, #0x7
  403aa4:	add	x20, x20, #0x1
  403aa8:	add	w22, w22, #0x30
  403aac:	cmp	x8, x20
  403ab0:	add	x19, x19, #0x3
  403ab4:	b.ls	403cf4 <__fxstatat@plt+0x2154>  // b.plast
  403ab8:	mov	w9, w1
  403abc:	cmp	x23, x19
  403ac0:	b.ls	403ac8 <__fxstatat@plt+0x1f28>  // b.plast
  403ac4:	strb	w22, [x28, x19]
  403ac8:	ldrb	w22, [x27, x20]
  403acc:	add	x19, x19, #0x1
  403ad0:	cbnz	w1, 403a20 <__fxstatat@plt+0x1e80>
  403ad4:	eor	w0, w9, #0x1
  403ad8:	and	w0, w25, w0
  403adc:	and	w0, w0, #0xff
  403ae0:	cbz	w5, 403af4 <__fxstatat@plt+0x1f54>
  403ae4:	cmp	x23, x19
  403ae8:	b.ls	403af0 <__fxstatat@plt+0x1f50>  // b.plast
  403aec:	strb	w3, [x28, x19]
  403af0:	add	x19, x19, #0x1
  403af4:	add	x20, x20, #0x1
  403af8:	cmp	x20, x8
  403afc:	b.cs	403d90 <__fxstatat@plt+0x21f0>  // b.hs, b.nlast
  403b00:	cbz	w0, 4044dc <__fxstatat@plt+0x293c>
  403b04:	cmp	x23, x19
  403b08:	b.ls	403b10 <__fxstatat@plt+0x1f70>  // b.plast
  403b0c:	strb	w2, [x28, x19]
  403b10:	add	x0, x19, #0x1
  403b14:	cmp	x23, x0
  403b18:	b.ls	403b20 <__fxstatat@plt+0x1f80>  // b.plast
  403b1c:	strb	w2, [x28, x0]
  403b20:	add	x19, x19, #0x2
  403b24:	mov	w5, #0x0                   	// #0
  403b28:	mov	w25, #0x0                   	// #0
  403b2c:	b	403abc <__fxstatat@plt+0x1f1c>
  403b30:	cmp	w21, #0x1
  403b34:	b.eq	404530 <__fxstatat@plt+0x2990>  // b.none
  403b38:	b.ls	4040f0 <__fxstatat@plt+0x2550>  // b.plast
  403b3c:	cmp	w0, #0x2
  403b40:	b.eq	4045a8 <__fxstatat@plt+0x2a08>  // b.none
  403b44:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  403b48:	add	x0, x0, #0xdd0
  403b4c:	str	x0, [sp, #168]
  403b50:	mov	w1, #0x1                   	// #1
  403b54:	ldr	w0, [sp, #184]
  403b58:	mov	w7, w1
  403b5c:	mov	w5, w1
  403b60:	mov	w10, w1
  403b64:	stp	w1, w1, [sp, #120]
  403b68:	mov	w11, #0x0                   	// #0
  403b6c:	str	w1, [sp, #144]
  403b70:	mov	w25, #0x0                   	// #0
  403b74:	str	w1, [sp, #208]
  403b78:	and	w1, w0, w1
  403b7c:	and	w0, w0, #0x4
  403b80:	mov	x12, #0x1                   	// #1
  403b84:	mov	x19, #0x0                   	// #0
  403b88:	str	wzr, [sp, #188]
  403b8c:	str	xzr, [sp, #192]
  403b90:	stp	w1, w0, [sp, #212]
  403b94:	mov	w0, #0x2                   	// #2
  403b98:	str	w0, [sp, #116]
  403b9c:	b	403830 <__fxstatat@plt+0x1c90>
  403ba0:	ldrb	w0, [x27, x20]
  403ba4:	cmp	w0, #0x0
  403ba8:	cset	w21, ne  // ne = any
  403bac:	cbnz	w21, 403854 <__fxstatat@plt+0x1cb4>
  403bb0:	ldr	w0, [sp, #144]
  403bb4:	cmp	x19, #0x0
  403bb8:	mov	w5, w26
  403bbc:	mov	x26, x4
  403bc0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403bc4:	b.ne	403f24 <__fxstatat@plt+0x2384>  // b.any
  403bc8:	eor	w10, w10, #0x1
  403bcc:	ands	w7, w10, w7
  403bd0:	b.eq	4047e0 <__fxstatat@plt+0x2c40>  // b.none
  403bd4:	ldr	w0, [sp, #188]
  403bd8:	cbz	w0, 4047e4 <__fxstatat@plt+0x2c44>
  403bdc:	cbnz	w5, 404840 <__fxstatat@plt+0x2ca0>
  403be0:	ldr	x2, [sp, #192]
  403be4:	cmp	x23, #0x0
  403be8:	cset	w0, eq  // eq = none
  403bec:	cmp	x2, #0x0
  403bf0:	mov	x1, x2
  403bf4:	csel	w0, w0, wzr, ne  // ne = any
  403bf8:	cbz	w0, 404838 <__fxstatat@plt+0x2c98>
  403bfc:	str	w0, [sp, #188]
  403c00:	mov	w0, #0x27                  	// #39
  403c04:	ldr	x23, [sp, #192]
  403c08:	str	x1, [sp, #192]
  403c0c:	mov	w1, #0x1                   	// #1
  403c10:	mov	x12, #0x1                   	// #1
  403c14:	mov	w7, w1
  403c18:	mov	x19, x12
  403c1c:	mov	w11, #0x0                   	// #0
  403c20:	mov	w10, #0x0                   	// #0
  403c24:	strb	w0, [x28]
  403c28:	mov	w0, #0x2                   	// #2
  403c2c:	str	w0, [sp, #116]
  403c30:	str	w1, [sp, #124]
  403c34:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  403c38:	add	x1, x1, #0xdd0
  403c3c:	str	wzr, [sp, #144]
  403c40:	str	x1, [sp, #168]
  403c44:	str	wzr, [sp, #208]
  403c48:	b	403830 <__fxstatat@plt+0x1c90>
  403c4c:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  403c50:	add	x0, x0, #0xe50
  403c54:	ldrh	w0, [x0, w22, uxtw #1]
  403c58:	adr	x1, 403c64 <__fxstatat@plt+0x20c4>
  403c5c:	add	x0, x1, w0, sxth #2
  403c60:	br	x0
  403c64:	ldr	w0, [sp, #124]
  403c68:	cbnz	w0, 404780 <__fxstatat@plt+0x2be0>
  403c6c:	mov	w0, w25
  403c70:	mov	w21, w11
  403c74:	mov	w5, w11
  403c78:	cbz	x4, 403d88 <__fxstatat@plt+0x21e8>
  403c7c:	ubfx	x1, x22, #5, #8
  403c80:	ldr	w1, [x4, x1, lsl #2]
  403c84:	lsr	w1, w1, w22
  403c88:	tbz	w1, #0, 403d88 <__fxstatat@plt+0x21e8>
  403c8c:	cbnz	w10, 403dd4 <__fxstatat@plt+0x2234>
  403c90:	eor	w1, w25, #0x1
  403c94:	ands	w1, w7, w1
  403c98:	b.eq	403cdc <__fxstatat@plt+0x213c>  // b.none
  403c9c:	cmp	x23, x19
  403ca0:	b.ls	403cac <__fxstatat@plt+0x210c>  // b.plast
  403ca4:	mov	w0, #0x27                  	// #39
  403ca8:	strb	w0, [x28, x19]
  403cac:	add	x0, x19, #0x1
  403cb0:	cmp	x23, x0
  403cb4:	b.ls	403cc0 <__fxstatat@plt+0x2120>  // b.plast
  403cb8:	mov	w2, #0x24                  	// #36
  403cbc:	strb	w2, [x28, x0]
  403cc0:	add	x0, x19, #0x2
  403cc4:	cmp	x23, x0
  403cc8:	b.ls	403cd4 <__fxstatat@plt+0x2134>  // b.plast
  403ccc:	mov	w2, #0x27                  	// #39
  403cd0:	strb	w2, [x28, x0]
  403cd4:	add	x19, x19, #0x3
  403cd8:	mov	w25, w1
  403cdc:	cmp	x23, x19
  403ce0:	b.ls	403cec <__fxstatat@plt+0x214c>  // b.plast
  403ce4:	mov	w0, #0x5c                  	// #92
  403ce8:	strb	w0, [x28, x19]
  403cec:	add	x19, x19, #0x1
  403cf0:	add	x20, x20, #0x1
  403cf4:	cmp	x19, x23
  403cf8:	b.cs	403d00 <__fxstatat@plt+0x2160>  // b.hs, b.nlast
  403cfc:	strb	w22, [x28, x19]
  403d00:	cmp	w21, #0x0
  403d04:	add	x19, x19, #0x1
  403d08:	csel	w26, w26, wzr, ne  // ne = any
  403d0c:	b	403840 <__fxstatat@plt+0x1ca0>
  403d10:	cbnz	w10, 403f2c <__fxstatat@plt+0x238c>
  403d14:	mov	w5, #0x0                   	// #0
  403d18:	ldr	x1, [sp, #192]
  403d1c:	cmp	x23, #0x0
  403d20:	mov	x0, #0x0                   	// #0
  403d24:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403d28:	b.eq	403d6c <__fxstatat@plt+0x21cc>  // b.none
  403d2c:	cmp	x23, x19
  403d30:	b.ls	403d3c <__fxstatat@plt+0x219c>  // b.plast
  403d34:	mov	w0, #0x27                  	// #39
  403d38:	strb	w0, [x28, x19]
  403d3c:	add	x0, x19, #0x1
  403d40:	cmp	x23, x0
  403d44:	b.ls	403d50 <__fxstatat@plt+0x21b0>  // b.plast
  403d48:	mov	w1, #0x5c                  	// #92
  403d4c:	strb	w1, [x28, x0]
  403d50:	add	x1, x19, #0x2
  403d54:	mov	x0, x23
  403d58:	cmp	x23, x1
  403d5c:	b.ls	404870 <__fxstatat@plt+0x2cd0>  // b.plast
  403d60:	ldr	x23, [sp, #192]
  403d64:	mov	w2, #0x27                  	// #39
  403d68:	strb	w2, [x28, x1]
  403d6c:	add	x19, x19, #0x3
  403d70:	mov	w22, #0x27                  	// #39
  403d74:	mov	w25, #0x0                   	// #0
  403d78:	str	w21, [sp, #188]
  403d7c:	str	x23, [sp, #192]
  403d80:	mov	x23, x0
  403d84:	mov	w0, #0x0                   	// #0
  403d88:	cbnz	w5, 403c8c <__fxstatat@plt+0x20ec>
  403d8c:	add	x20, x20, #0x1
  403d90:	cbz	w0, 403cf4 <__fxstatat@plt+0x2154>
  403d94:	cmp	x23, x19
  403d98:	b.ls	403da4 <__fxstatat@plt+0x2204>  // b.plast
  403d9c:	mov	w0, #0x27                  	// #39
  403da0:	strb	w0, [x28, x19]
  403da4:	add	x0, x19, #0x1
  403da8:	cmp	x23, x0
  403dac:	b.ls	403db8 <__fxstatat@plt+0x2218>  // b.plast
  403db0:	mov	w1, #0x27                  	// #39
  403db4:	strb	w1, [x28, x0]
  403db8:	add	x19, x19, #0x2
  403dbc:	mov	w25, #0x0                   	// #0
  403dc0:	b	403cf4 <__fxstatat@plt+0x2154>
  403dc4:	mov	w22, #0x66                  	// #102
  403dc8:	mov	w21, #0x0                   	// #0
  403dcc:	nop
  403dd0:	cbz	w10, 403c90 <__fxstatat@plt+0x20f0>
  403dd4:	ldr	w0, [sp, #120]
  403dd8:	and	w0, w0, w7
  403ddc:	str	w0, [sp, #120]
  403de0:	ldp	w1, w0, [sp, #116]
  403de4:	cmp	w0, #0x0
  403de8:	mov	w0, #0x4                   	// #4
  403dec:	csel	w0, w1, w0, eq  // eq = none
  403df0:	str	w0, [sp, #116]
  403df4:	ldr	w4, [sp, #116]
  403df8:	mov	x3, x24
  403dfc:	ldr	x7, [sp, #200]
  403e00:	mov	x2, x27
  403e04:	ldr	x0, [sp, #256]
  403e08:	str	x0, [sp]
  403e0c:	ldr	w0, [sp, #184]
  403e10:	mov	x1, x23
  403e14:	mov	x6, #0x0                   	// #0
  403e18:	and	w5, w0, #0xfffffffd
  403e1c:	mov	x0, x28
  403e20:	bl	403738 <__fxstatat@plt+0x1b98>
  403e24:	mov	x19, x0
  403e28:	mov	x0, x19
  403e2c:	ldp	x29, x30, [sp, #16]
  403e30:	ldp	x19, x20, [sp, #32]
  403e34:	ldp	x21, x22, [sp, #48]
  403e38:	ldp	x23, x24, [sp, #64]
  403e3c:	ldp	x25, x26, [sp, #80]
  403e40:	ldp	x27, x28, [sp, #96]
  403e44:	add	sp, sp, #0x100
  403e48:	ret
  403e4c:	mov	w22, #0x62                  	// #98
  403e50:	mov	w21, #0x0                   	// #0
  403e54:	b	403dd0 <__fxstatat@plt+0x2230>
  403e58:	mov	w22, #0x61                  	// #97
  403e5c:	mov	w21, #0x0                   	// #0
  403e60:	b	403dd0 <__fxstatat@plt+0x2230>
  403e64:	ldrb	w22, [x27, x20]
  403e68:	cmp	w22, #0x7e
  403e6c:	b.ls	403ed4 <__fxstatat@plt+0x2334>  // b.plast
  403e70:	ldr	x0, [sp, #176]
  403e74:	mov	w5, #0x0                   	// #0
  403e78:	cmp	x0, #0x1
  403e7c:	b.ne	4038f8 <__fxstatat@plt+0x1d58>  // b.any
  403e80:	str	w5, [sp, #128]
  403e84:	str	x12, [sp, #136]
  403e88:	stp	w10, w7, [sp, #148]
  403e8c:	str	w11, [sp, #156]
  403e90:	str	x4, [sp, #160]
  403e94:	bl	401a20 <__ctype_b_loc@plt>
  403e98:	ldr	x0, [x0]
  403e9c:	ldr	w5, [sp, #128]
  403ea0:	ldp	w10, w7, [sp, #148]
  403ea4:	ldrh	w21, [x0, w22, uxtw #1]
  403ea8:	ldr	w11, [sp, #156]
  403eac:	ands	w0, w21, #0x4000
  403eb0:	ldr	w0, [sp, #120]
  403eb4:	cset	w1, eq  // eq = none
  403eb8:	ubfx	x21, x21, #14, #1
  403ebc:	and	w1, w0, w1
  403ec0:	ldr	x12, [sp, #136]
  403ec4:	ldr	x4, [sp, #160]
  403ec8:	ldr	x8, [sp, #176]
  403ecc:	cbz	w1, 403ef4 <__fxstatat@plt+0x2354>
  403ed0:	b	403a00 <__fxstatat@plt+0x1e60>
  403ed4:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  403ed8:	add	x0, x0, #0xf50
  403edc:	ldrh	w0, [x0, w22, uxtw #1]
  403ee0:	adr	x1, 403eec <__fxstatat@plt+0x234c>
  403ee4:	add	x0, x1, w0, sxth #2
  403ee8:	br	x0
  403eec:	mov	w21, w11
  403ef0:	mov	w5, #0x0                   	// #0
  403ef4:	ldr	w1, [sp, #124]
  403ef8:	mov	w0, w25
  403efc:	cbz	w1, 403c78 <__fxstatat@plt+0x20d8>
  403f00:	mov	w0, w25
  403f04:	cbnz	w10, 403c78 <__fxstatat@plt+0x20d8>
  403f08:	mov	w0, w25
  403f0c:	cbnz	w5, 403c8c <__fxstatat@plt+0x20ec>
  403f10:	b	403d8c <__fxstatat@plt+0x21ec>
  403f14:	mov	w5, #0x0                   	// #0
  403f18:	mov	w21, #0x0                   	// #0
  403f1c:	ldr	w0, [sp, #144]
  403f20:	cbz	w0, 403ef4 <__fxstatat@plt+0x2354>
  403f24:	mov	w0, #0x2                   	// #2
  403f28:	str	w0, [sp, #116]
  403f2c:	ldp	w1, w0, [sp, #116]
  403f30:	cmp	w0, #0x0
  403f34:	mov	w0, #0x4                   	// #4
  403f38:	csel	w0, w1, w0, eq  // eq = none
  403f3c:	str	w0, [sp, #116]
  403f40:	b	403df4 <__fxstatat@plt+0x2254>
  403f44:	ldr	w0, [sp, #116]
  403f48:	cmp	w0, #0x2
  403f4c:	b.eq	404270 <__fxstatat@plt+0x26d0>  // b.none
  403f50:	mov	w5, #0x0                   	// #0
  403f54:	ldr	w0, [sp, #116]
  403f58:	cmp	w0, #0x5
  403f5c:	b.ne	403f80 <__fxstatat@plt+0x23e0>  // b.any
  403f60:	ldr	w0, [sp, #216]
  403f64:	cbz	w0, 403f80 <__fxstatat@plt+0x23e0>
  403f68:	add	x6, x20, #0x2
  403f6c:	cmp	x6, x24
  403f70:	b.cs	403f80 <__fxstatat@plt+0x23e0>  // b.hs, b.nlast
  403f74:	ldrb	w22, [x3, #1]
  403f78:	cmp	w22, #0x3f
  403f7c:	b.eq	4045c4 <__fxstatat@plt+0x2a24>  // b.none
  403f80:	mov	w21, #0x0                   	// #0
  403f84:	mov	w22, #0x3f                  	// #63
  403f88:	b	403ef4 <__fxstatat@plt+0x2354>
  403f8c:	ldr	w0, [sp, #116]
  403f90:	cmp	w0, #0x2
  403f94:	b.eq	403d10 <__fxstatat@plt+0x2170>  // b.none
  403f98:	mov	w5, #0x0                   	// #0
  403f9c:	mov	w22, #0x27                  	// #39
  403fa0:	str	w21, [sp, #188]
  403fa4:	b	403ef4 <__fxstatat@plt+0x2354>
  403fa8:	mov	w5, #0x0                   	// #0
  403fac:	mov	w0, #0x74                  	// #116
  403fb0:	ldr	w1, [sp, #144]
  403fb4:	cbnz	w1, 403f24 <__fxstatat@plt+0x2384>
  403fb8:	ldr	w1, [sp, #120]
  403fbc:	cbnz	w1, 403fd0 <__fxstatat@plt+0x2430>
  403fc0:	mov	w0, w25
  403fc4:	mov	w21, #0x0                   	// #0
  403fc8:	cbnz	w10, 403c78 <__fxstatat@plt+0x20d8>
  403fcc:	b	403f08 <__fxstatat@plt+0x2368>
  403fd0:	mov	w22, w0
  403fd4:	mov	w21, #0x0                   	// #0
  403fd8:	b	403dd0 <__fxstatat@plt+0x2230>
  403fdc:	mov	w5, #0x0                   	// #0
  403fe0:	mov	w0, #0x66                  	// #102
  403fe4:	b	403fb8 <__fxstatat@plt+0x2418>
  403fe8:	mov	w5, #0x0                   	// #0
  403fec:	mov	w0, #0x62                  	// #98
  403ff0:	b	403fb8 <__fxstatat@plt+0x2418>
  403ff4:	ldr	w0, [sp, #120]
  403ff8:	cbnz	w0, 404040 <__fxstatat@plt+0x24a0>
  403ffc:	ldr	w0, [sp, #212]
  404000:	mov	w5, #0x0                   	// #0
  404004:	cbz	w0, 403fc0 <__fxstatat@plt+0x2420>
  404008:	add	x20, x20, #0x1
  40400c:	b	403840 <__fxstatat@plt+0x1ca0>
  404010:	ldrb	w22, [x3]
  404014:	cmp	w22, #0x7e
  404018:	b.hi	403e70 <__fxstatat@plt+0x22d0>  // b.pmore
  40401c:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  404020:	add	x0, x0, #0x50
  404024:	ldrh	w0, [x0, w22, uxtw #1]
  404028:	adr	x1, 404034 <__fxstatat@plt+0x2494>
  40402c:	add	x0, x1, w0, sxth #2
  404030:	br	x0
  404034:	mov	w5, #0x0                   	// #0
  404038:	mov	w21, #0x0                   	// #0
  40403c:	b	403ef4 <__fxstatat@plt+0x2354>
  404040:	cbnz	w10, 40430c <__fxstatat@plt+0x276c>
  404044:	mov	w5, #0x0                   	// #0
  404048:	eor	w0, w25, #0x1
  40404c:	ands	w0, w7, w0
  404050:	b.eq	40420c <__fxstatat@plt+0x266c>  // b.none
  404054:	cmp	x23, x19
  404058:	b.ls	404064 <__fxstatat@plt+0x24c4>  // b.plast
  40405c:	mov	w1, #0x27                  	// #39
  404060:	strb	w1, [x28, x19]
  404064:	add	x1, x19, #0x1
  404068:	cmp	x23, x1
  40406c:	b.ls	404078 <__fxstatat@plt+0x24d8>  // b.plast
  404070:	mov	w2, #0x24                  	// #36
  404074:	strb	w2, [x28, x1]
  404078:	add	x1, x19, #0x2
  40407c:	cmp	x23, x1
  404080:	b.ls	40408c <__fxstatat@plt+0x24ec>  // b.plast
  404084:	mov	w2, #0x27                  	// #39
  404088:	strb	w2, [x28, x1]
  40408c:	add	x1, x19, #0x3
  404090:	cmp	x23, x1
  404094:	b.ls	4042d8 <__fxstatat@plt+0x2738>  // b.plast
  404098:	mov	w25, w0
  40409c:	mov	w0, #0x5c                  	// #92
  4040a0:	strb	w0, [x28, x1]
  4040a4:	ldr	w0, [sp, #116]
  4040a8:	add	x19, x1, #0x1
  4040ac:	cmp	w0, #0x2
  4040b0:	b.eq	4042e0 <__fxstatat@plt+0x2740>  // b.none
  4040b4:	add	x0, x20, #0x1
  4040b8:	cmp	x0, x24
  4040bc:	b.cs	4042f4 <__fxstatat@plt+0x2754>  // b.hs, b.nlast
  4040c0:	ldrb	w2, [x27, x0]
  4040c4:	mov	w22, #0x30                  	// #48
  4040c8:	mov	w0, #0x0                   	// #0
  4040cc:	sub	w2, w2, #0x30
  4040d0:	and	w2, w2, #0xff
  4040d4:	cmp	w2, #0x9
  4040d8:	b.ls	404354 <__fxstatat@plt+0x27b4>  // b.plast
  4040dc:	ldr	w1, [sp, #124]
  4040e0:	mov	w21, #0x0                   	// #0
  4040e4:	cbz	w1, 403c78 <__fxstatat@plt+0x20d8>
  4040e8:	cbnz	w5, 403c8c <__fxstatat@plt+0x20ec>
  4040ec:	b	403d8c <__fxstatat@plt+0x21ec>
  4040f0:	cbnz	w0, 4048d4 <__fxstatat@plt+0x2d34>
  4040f4:	ldr	w0, [sp, #184]
  4040f8:	mov	w5, #0x1                   	// #1
  4040fc:	mov	w7, #0x0                   	// #0
  404100:	mov	w11, #0x0                   	// #0
  404104:	and	w1, w0, w5
  404108:	mov	w25, #0x0                   	// #0
  40410c:	and	w0, w0, #0x4
  404110:	mov	w10, #0x0                   	// #0
  404114:	mov	x12, #0x0                   	// #0
  404118:	mov	x19, #0x0                   	// #0
  40411c:	stp	wzr, w5, [sp, #120]
  404120:	str	wzr, [sp, #144]
  404124:	str	xzr, [sp, #168]
  404128:	str	wzr, [sp, #188]
  40412c:	str	xzr, [sp, #192]
  404130:	stp	wzr, w1, [sp, #208]
  404134:	str	w0, [sp, #216]
  404138:	b	403830 <__fxstatat@plt+0x1c90>
  40413c:	cmp	w0, #0x5
  404140:	b.ne	4041a4 <__fxstatat@plt+0x2604>  // b.any
  404144:	ldr	w0, [sp, #184]
  404148:	and	w1, w0, #0x1
  40414c:	and	w0, w0, #0x4
  404150:	stp	w1, w0, [sp, #212]
  404154:	cbnz	w20, 40464c <__fxstatat@plt+0x2aac>
  404158:	cbz	x23, 404568 <__fxstatat@plt+0x29c8>
  40415c:	mov	w11, #0x1                   	// #1
  404160:	mov	w0, #0x22                  	// #34
  404164:	mov	x12, #0x1                   	// #1
  404168:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  40416c:	mov	w5, w11
  404170:	add	x1, x1, #0xda8
  404174:	mov	x19, x12
  404178:	mov	w7, #0x0                   	// #0
  40417c:	mov	w25, #0x0                   	// #0
  404180:	mov	w10, #0x0                   	// #0
  404184:	strb	w0, [x28]
  404188:	stp	w11, wzr, [sp, #120]
  40418c:	str	wzr, [sp, #144]
  404190:	str	x1, [sp, #168]
  404194:	str	wzr, [sp, #188]
  404198:	str	xzr, [sp, #192]
  40419c:	str	wzr, [sp, #208]
  4041a0:	b	403830 <__fxstatat@plt+0x1c90>
  4041a4:	cmp	w0, #0x6
  4041a8:	b.ne	4048d4 <__fxstatat@plt+0x2d34>  // b.any
  4041ac:	mov	w0, #0x1                   	// #1
  4041b0:	mov	w1, w0
  4041b4:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  4041b8:	add	x0, x0, #0xda8
  4041bc:	str	x0, [sp, #168]
  4041c0:	mov	w11, w1
  4041c4:	ldr	w0, [sp, #184]
  4041c8:	mov	w5, w1
  4041cc:	mov	w10, w1
  4041d0:	stp	w1, wzr, [sp, #120]
  4041d4:	str	w1, [sp, #208]
  4041d8:	and	w1, w0, w1
  4041dc:	and	w0, w0, #0x4
  4041e0:	mov	w7, #0x0                   	// #0
  4041e4:	mov	w25, #0x0                   	// #0
  4041e8:	mov	x12, #0x1                   	// #1
  4041ec:	mov	x19, #0x0                   	// #0
  4041f0:	str	wzr, [sp, #144]
  4041f4:	str	wzr, [sp, #188]
  4041f8:	str	xzr, [sp, #192]
  4041fc:	stp	w1, w0, [sp, #212]
  404200:	mov	w0, #0x5                   	// #5
  404204:	str	w0, [sp, #116]
  404208:	b	403830 <__fxstatat@plt+0x1c90>
  40420c:	mov	x1, x19
  404210:	cmp	x23, x19
  404214:	b.ls	4040a4 <__fxstatat@plt+0x2504>  // b.plast
  404218:	mov	w0, w25
  40421c:	mov	w25, w0
  404220:	mov	w0, #0x5c                  	// #92
  404224:	strb	w0, [x28, x1]
  404228:	b	4040a4 <__fxstatat@plt+0x2504>
  40422c:	mov	w5, #0x0                   	// #0
  404230:	cmp	x24, #0x1
  404234:	cset	w0, ne  // ne = any
  404238:	cmn	x24, #0x1
  40423c:	b.eq	404250 <__fxstatat@plt+0x26b0>  // b.none
  404240:	cbnz	w0, 404038 <__fxstatat@plt+0x2498>
  404244:	cbz	x20, 403f1c <__fxstatat@plt+0x237c>
  404248:	mov	w21, #0x0                   	// #0
  40424c:	b	403ef4 <__fxstatat@plt+0x2354>
  404250:	ldrb	w0, [x27, #1]
  404254:	cmp	w0, #0x0
  404258:	cset	w0, ne  // ne = any
  40425c:	cbnz	w0, 404038 <__fxstatat@plt+0x2498>
  404260:	b	404244 <__fxstatat@plt+0x26a4>
  404264:	mov	w5, #0x0                   	// #0
  404268:	cbnz	x20, 404248 <__fxstatat@plt+0x26a8>
  40426c:	b	403f1c <__fxstatat@plt+0x237c>
  404270:	cbnz	w10, 403f2c <__fxstatat@plt+0x238c>
  404274:	mov	w5, #0x0                   	// #0
  404278:	mov	w0, w25
  40427c:	mov	w21, #0x0                   	// #0
  404280:	mov	w22, #0x3f                  	// #63
  404284:	cbnz	w5, 403c8c <__fxstatat@plt+0x20ec>
  404288:	b	403d8c <__fxstatat@plt+0x21ec>
  40428c:	cmp	x0, #0x1
  404290:	b.eq	4039a0 <__fxstatat@plt+0x1e00>  // b.none
  404294:	add	x2, x25, #0x1
  404298:	add	x0, x27, x0
  40429c:	add	x2, x27, x2
  4042a0:	add	x9, x0, x25
  4042a4:	b	4042b4 <__fxstatat@plt+0x2714>
  4042a8:	add	x2, x2, #0x1
  4042ac:	cmp	x9, x2
  4042b0:	b.eq	4039a0 <__fxstatat@plt+0x1e00>  // b.none
  4042b4:	ldrb	w0, [x2]
  4042b8:	sub	w0, w0, #0x5b
  4042bc:	and	w0, w0, #0xff
  4042c0:	cmp	w0, #0x21
  4042c4:	b.hi	4042a8 <__fxstatat@plt+0x2708>  // b.pmore
  4042c8:	lsl	x0, x6, x0
  4042cc:	tst	x0, x13
  4042d0:	b.eq	4042a8 <__fxstatat@plt+0x2708>  // b.none
  4042d4:	b	403f24 <__fxstatat@plt+0x2384>
  4042d8:	add	x19, x19, #0x4
  4042dc:	mov	w25, w0
  4042e0:	mov	w0, #0x0                   	// #0
  4042e4:	mov	w21, #0x0                   	// #0
  4042e8:	mov	w22, #0x30                  	// #48
  4042ec:	cbnz	w5, 403c8c <__fxstatat@plt+0x20ec>
  4042f0:	b	403d8c <__fxstatat@plt+0x21ec>
  4042f4:	ldr	w1, [sp, #124]
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	mov	w22, #0x30                  	// #48
  404300:	mov	w21, #0x0                   	// #0
  404304:	cbz	w1, 403c78 <__fxstatat@plt+0x20d8>
  404308:	b	4040e8 <__fxstatat@plt+0x2548>
  40430c:	str	w7, [sp, #120]
  404310:	b	403f2c <__fxstatat@plt+0x238c>
  404314:	mov	w5, w11
  404318:	mov	w21, #0x0                   	// #0
  40431c:	b	403ef4 <__fxstatat@plt+0x2354>
  404320:	mov	w1, w19
  404324:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  404328:	add	x0, x0, #0xdd8
  40432c:	str	w10, [sp, #120]
  404330:	bl	4035d0 <__fxstatat@plt+0x1a30>
  404334:	str	x0, [sp, #200]
  404338:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  40433c:	add	x0, x1, #0xdd0
  404340:	mov	w1, w19
  404344:	bl	4035d0 <__fxstatat@plt+0x1a30>
  404348:	ldr	w10, [sp, #120]
  40434c:	str	x0, [sp, #256]
  404350:	b	4037cc <__fxstatat@plt+0x1c2c>
  404354:	cmp	x23, x19
  404358:	b.ls	404360 <__fxstatat@plt+0x27c0>  // b.plast
  40435c:	strb	w22, [x28, x19]
  404360:	add	x0, x1, #0x2
  404364:	cmp	x23, x0
  404368:	b.ls	404374 <__fxstatat@plt+0x27d4>  // b.plast
  40436c:	mov	w2, #0x30                  	// #48
  404370:	strb	w2, [x28, x0]
  404374:	add	x19, x1, #0x3
  404378:	mov	w0, #0x0                   	// #0
  40437c:	mov	w22, #0x30                  	// #48
  404380:	b	4040dc <__fxstatat@plt+0x253c>
  404384:	mov	w5, #0x0                   	// #0
  404388:	ldr	w0, [sp, #116]
  40438c:	cmp	w0, #0x2
  404390:	b.eq	404410 <__fxstatat@plt+0x2870>  // b.none
  404394:	ldr	w1, [sp, #208]
  404398:	mov	w22, #0x5c                  	// #92
  40439c:	mov	w0, w22
  4043a0:	cbz	w1, 403fb8 <__fxstatat@plt+0x2418>
  4043a4:	add	x20, x20, #0x1
  4043a8:	mov	w0, w25
  4043ac:	mov	w21, #0x0                   	// #0
  4043b0:	b	403d90 <__fxstatat@plt+0x21f0>
  4043b4:	mov	w5, #0x0                   	// #0
  4043b8:	mov	w0, #0x76                  	// #118
  4043bc:	b	403fb8 <__fxstatat@plt+0x2418>
  4043c0:	mov	w21, w11
  4043c4:	mov	w5, #0x0                   	// #0
  4043c8:	b	403f1c <__fxstatat@plt+0x237c>
  4043cc:	mov	w5, #0x0                   	// #0
  4043d0:	mov	w0, #0x72                  	// #114
  4043d4:	b	403fb0 <__fxstatat@plt+0x2410>
  4043d8:	mov	w5, #0x0                   	// #0
  4043dc:	mov	w0, #0x6e                  	// #110
  4043e0:	b	403fb0 <__fxstatat@plt+0x2410>
  4043e4:	mov	w5, #0x0                   	// #0
  4043e8:	mov	w0, #0x61                  	// #97
  4043ec:	b	403fb8 <__fxstatat@plt+0x2418>
  4043f0:	mov	w5, #0x0                   	// #0
  4043f4:	mov	w22, #0xa                   	// #10
  4043f8:	mov	w0, #0x6e                  	// #110
  4043fc:	b	403fb8 <__fxstatat@plt+0x2418>
  404400:	mov	w5, #0x0                   	// #0
  404404:	mov	w22, #0xd                   	// #13
  404408:	mov	w0, #0x72                  	// #114
  40440c:	b	403fb8 <__fxstatat@plt+0x2418>
  404410:	cbnz	w10, 403f2c <__fxstatat@plt+0x238c>
  404414:	add	x20, x20, #0x1
  404418:	mov	w0, w25
  40441c:	mov	w21, #0x0                   	// #0
  404420:	mov	w22, #0x5c                  	// #92
  404424:	b	403d90 <__fxstatat@plt+0x21f0>
  404428:	ldr	w0, [sp, #184]
  40442c:	and	w1, w0, #0x1
  404430:	and	w0, w0, #0x4
  404434:	stp	w1, w0, [sp, #212]
  404438:	cbnz	w20, 4044e4 <__fxstatat@plt+0x2944>
  40443c:	mov	w0, #0x1                   	// #1
  404440:	str	w0, [sp, #120]
  404444:	cbnz	x23, 4048bc <__fxstatat@plt+0x2d1c>
  404448:	mov	w0, #0x1                   	// #1
  40444c:	mov	w5, w0
  404450:	mov	w7, w0
  404454:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  404458:	add	x0, x0, #0xdd0
  40445c:	mov	x12, #0x1                   	// #1
  404460:	mov	w11, #0x0                   	// #0
  404464:	mov	x19, x12
  404468:	mov	w25, #0x0                   	// #0
  40446c:	mov	w10, #0x0                   	// #0
  404470:	str	w5, [sp, #124]
  404474:	str	wzr, [sp, #144]
  404478:	str	x0, [sp, #168]
  40447c:	mov	w0, #0x2                   	// #2
  404480:	str	w0, [sp, #116]
  404484:	str	wzr, [sp, #188]
  404488:	str	xzr, [sp, #192]
  40448c:	str	wzr, [sp, #208]
  404490:	b	403830 <__fxstatat@plt+0x1c90>
  404494:	ldr	w0, [sp, #184]
  404498:	mov	w11, #0x1                   	// #1
  40449c:	mov	w7, #0x0                   	// #0
  4044a0:	mov	w5, w11
  4044a4:	and	w1, w0, w11
  4044a8:	mov	w25, #0x0                   	// #0
  4044ac:	and	w0, w0, #0x4
  4044b0:	mov	w10, #0x0                   	// #0
  4044b4:	mov	x12, #0x0                   	// #0
  4044b8:	mov	x19, #0x0                   	// #0
  4044bc:	stp	w11, wzr, [sp, #120]
  4044c0:	str	wzr, [sp, #144]
  4044c4:	str	xzr, [sp, #168]
  4044c8:	str	wzr, [sp, #188]
  4044cc:	str	xzr, [sp, #192]
  4044d0:	stp	wzr, w1, [sp, #208]
  4044d4:	str	w0, [sp, #216]
  4044d8:	b	403830 <__fxstatat@plt+0x1c90>
  4044dc:	mov	w5, #0x0                   	// #0
  4044e0:	b	403abc <__fxstatat@plt+0x1f1c>
  4044e4:	mov	w1, #0x1                   	// #1
  4044e8:	mov	w10, w1
  4044ec:	mov	w7, w1
  4044f0:	mov	w5, w1
  4044f4:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  4044f8:	add	x0, x0, #0xdd0
  4044fc:	str	w1, [sp, #124]
  404500:	str	w1, [sp, #144]
  404504:	str	x0, [sp, #168]
  404508:	mov	w0, #0x2                   	// #2
  40450c:	mov	w11, #0x0                   	// #0
  404510:	mov	w25, #0x0                   	// #0
  404514:	mov	x12, #0x1                   	// #1
  404518:	mov	x19, #0x0                   	// #0
  40451c:	stp	w0, wzr, [sp, #116]
  404520:	str	wzr, [sp, #188]
  404524:	str	xzr, [sp, #192]
  404528:	str	wzr, [sp, #208]
  40452c:	b	403830 <__fxstatat@plt+0x1c90>
  404530:	ldr	w1, [sp, #184]
  404534:	mov	w10, w0
  404538:	mov	w7, w0
  40453c:	mov	w5, w0
  404540:	str	w0, [sp, #124]
  404544:	and	w2, w1, #0x1
  404548:	str	w0, [sp, #144]
  40454c:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  404550:	add	x0, x0, #0xdd0
  404554:	str	x0, [sp, #168]
  404558:	and	w0, w1, #0x4
  40455c:	str	w2, [sp, #212]
  404560:	str	w0, [sp, #216]
  404564:	b	404508 <__fxstatat@plt+0x2968>
  404568:	mov	w11, #0x1                   	// #1
  40456c:	mov	x12, #0x1                   	// #1
  404570:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  404574:	mov	w5, w11
  404578:	add	x0, x0, #0xda8
  40457c:	mov	x19, x12
  404580:	mov	w7, #0x0                   	// #0
  404584:	mov	w25, #0x0                   	// #0
  404588:	mov	w10, #0x0                   	// #0
  40458c:	stp	w11, wzr, [sp, #120]
  404590:	str	wzr, [sp, #144]
  404594:	str	x0, [sp, #168]
  404598:	str	wzr, [sp, #188]
  40459c:	str	xzr, [sp, #192]
  4045a0:	str	wzr, [sp, #208]
  4045a4:	b	403830 <__fxstatat@plt+0x1c90>
  4045a8:	ldr	w0, [sp, #184]
  4045ac:	and	w1, w0, #0x1
  4045b0:	and	w0, w0, #0x4
  4045b4:	stp	w1, w0, [sp, #212]
  4045b8:	cbnz	w20, 404878 <__fxstatat@plt+0x2cd8>
  4045bc:	str	wzr, [sp, #120]
  4045c0:	b	404444 <__fxstatat@plt+0x28a4>
  4045c4:	ldrb	w2, [x27, x6]
  4045c8:	cmp	w2, #0x3e
  4045cc:	b.hi	404038 <__fxstatat@plt+0x2498>  // b.pmore
  4045d0:	mov	x1, #0x1                   	// #1
  4045d4:	mov	x0, #0xa38200000000        	// #179778741075968
  4045d8:	movk	x0, #0x7000, lsl #48
  4045dc:	lsl	x1, x1, x2
  4045e0:	mov	w21, #0x0                   	// #0
  4045e4:	tst	x1, x0
  4045e8:	b.eq	403ef4 <__fxstatat@plt+0x2354>  // b.none
  4045ec:	cbnz	w10, 403df4 <__fxstatat@plt+0x2254>
  4045f0:	cmp	x23, x19
  4045f4:	b.ls	4045fc <__fxstatat@plt+0x2a5c>  // b.plast
  4045f8:	strb	w22, [x28, x19]
  4045fc:	add	x0, x19, #0x1
  404600:	cmp	x23, x0
  404604:	b.ls	404610 <__fxstatat@plt+0x2a70>  // b.plast
  404608:	mov	w1, #0x22                  	// #34
  40460c:	strb	w1, [x28, x0]
  404610:	add	x0, x19, #0x2
  404614:	cmp	x23, x0
  404618:	b.ls	404624 <__fxstatat@plt+0x2a84>  // b.plast
  40461c:	mov	w1, #0x22                  	// #34
  404620:	strb	w1, [x28, x0]
  404624:	add	x0, x19, #0x3
  404628:	cmp	x23, x0
  40462c:	b.ls	404638 <__fxstatat@plt+0x2a98>  // b.plast
  404630:	mov	w1, #0x3f                  	// #63
  404634:	strb	w1, [x28, x0]
  404638:	add	x19, x19, #0x4
  40463c:	mov	w22, w2
  404640:	mov	x20, x6
  404644:	mov	w0, w25
  404648:	b	4040dc <__fxstatat@plt+0x253c>
  40464c:	mov	w0, #0x1                   	// #1
  404650:	mov	w1, w0
  404654:	mov	w11, w1
  404658:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  40465c:	mov	w5, w1
  404660:	add	x0, x0, #0xda8
  404664:	mov	w10, w1
  404668:	mov	w7, #0x0                   	// #0
  40466c:	mov	w25, #0x0                   	// #0
  404670:	mov	x12, #0x1                   	// #1
  404674:	mov	x19, #0x0                   	// #0
  404678:	stp	w1, wzr, [sp, #120]
  40467c:	str	wzr, [sp, #144]
  404680:	str	x0, [sp, #168]
  404684:	str	wzr, [sp, #188]
  404688:	str	xzr, [sp, #192]
  40468c:	str	w1, [sp, #208]
  404690:	b	403830 <__fxstatat@plt+0x1c90>
  404694:	mov	w5, w11
  404698:	cbnz	x20, 404248 <__fxstatat@plt+0x26a8>
  40469c:	b	403f1c <__fxstatat@plt+0x237c>
  4046a0:	mov	w5, w11
  4046a4:	b	404230 <__fxstatat@plt+0x2690>
  4046a8:	mov	w5, w11
  4046ac:	b	404404 <__fxstatat@plt+0x2864>
  4046b0:	mov	w5, w11
  4046b4:	mov	w0, #0x76                  	// #118
  4046b8:	b	403fb8 <__fxstatat@plt+0x2418>
  4046bc:	mov	w5, w11
  4046c0:	b	404388 <__fxstatat@plt+0x27e8>
  4046c4:	ldr	w0, [sp, #116]
  4046c8:	mov	w5, w11
  4046cc:	cmp	w0, #0x2
  4046d0:	b.ne	403f54 <__fxstatat@plt+0x23b4>  // b.any
  4046d4:	b	404278 <__fxstatat@plt+0x26d8>
  4046d8:	mov	w5, w11
  4046dc:	mov	w21, w11
  4046e0:	b	403f1c <__fxstatat@plt+0x237c>
  4046e4:	mov	w5, w11
  4046e8:	b	4043f4 <__fxstatat@plt+0x2854>
  4046ec:	mov	w5, w11
  4046f0:	mov	w0, #0x74                  	// #116
  4046f4:	b	403fb0 <__fxstatat@plt+0x2410>
  4046f8:	mov	w5, w11
  4046fc:	b	404048 <__fxstatat@plt+0x24a8>
  404700:	ldr	w0, [sp, #116]
  404704:	mov	w5, w11
  404708:	cmp	w0, #0x2
  40470c:	b.ne	403f9c <__fxstatat@plt+0x23fc>  // b.any
  404710:	b	403d18 <__fxstatat@plt+0x2178>
  404714:	ldr	x0, [sp, #200]
  404718:	ldrb	w0, [x0]
  40471c:	cbz	w0, 4037d4 <__fxstatat@plt+0x1c34>
  404720:	cmp	x23, x19
  404724:	b.ls	404744 <__fxstatat@plt+0x2ba4>  // b.plast
  404728:	strb	w0, [x28, x19]
  40472c:	add	x19, x19, #0x1
  404730:	ldr	x0, [sp, #200]
  404734:	ldrb	w0, [x0, x19]
  404738:	cbz	w0, 4037d4 <__fxstatat@plt+0x1c34>
  40473c:	cmp	x23, x19
  404740:	b.hi	404728 <__fxstatat@plt+0x2b88>  // b.pmore
  404744:	ldr	x0, [sp, #200]
  404748:	add	x19, x19, #0x1
  40474c:	ldrb	w0, [x0, x19]
  404750:	cbnz	w0, 404720 <__fxstatat@plt+0x2b80>
  404754:	b	4037d4 <__fxstatat@plt+0x1c34>
  404758:	mov	x8, x21
  40475c:	ldr	w1, [sp, #120]
  404760:	ldr	w10, [sp, #136]
  404764:	mov	w21, #0x0                   	// #0
  404768:	ldp	w25, w5, [sp, #148]
  40476c:	ldp	w7, w11, [sp, #156]
  404770:	ldr	w22, [sp, #220]
  404774:	ldr	x12, [sp, #128]
  404778:	ldp	x19, x4, [sp, #224]
  40477c:	b	4039f0 <__fxstatat@plt+0x1e50>
  404780:	ldr	w5, [sp, #124]
  404784:	mov	w0, w25
  404788:	mov	w21, w5
  40478c:	b	403f0c <__fxstatat@plt+0x236c>
  404790:	mov	x9, x25
  404794:	cmp	x25, x24
  404798:	ldr	w10, [sp, #136]
  40479c:	mov	x8, x21
  4047a0:	ldp	w25, w5, [sp, #148]
  4047a4:	ldp	w7, w11, [sp, #156]
  4047a8:	ldr	w22, [sp, #220]
  4047ac:	ldr	x12, [sp, #128]
  4047b0:	ldp	x19, x4, [sp, #224]
  4047b4:	b.cc	4047cc <__fxstatat@plt+0x2c2c>  // b.lo, b.ul, b.last
  4047b8:	b	4047d4 <__fxstatat@plt+0x2c34>
  4047bc:	add	x8, x8, #0x1
  4047c0:	add	x9, x20, x8
  4047c4:	cmp	x24, x9
  4047c8:	b.ls	4047d4 <__fxstatat@plt+0x2c34>  // b.plast
  4047cc:	ldrb	w0, [x27, x9]
  4047d0:	cbnz	w0, 4047bc <__fxstatat@plt+0x2c1c>
  4047d4:	ldr	w1, [sp, #120]
  4047d8:	mov	w21, #0x0                   	// #0
  4047dc:	b	4039f0 <__fxstatat@plt+0x1e50>
  4047e0:	mov	w7, w10
  4047e4:	ldr	x0, [sp, #168]
  4047e8:	cmp	x0, #0x0
  4047ec:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  4047f0:	b.eq	404818 <__fxstatat@plt+0x2c78>  // b.none
  4047f4:	ldrb	w1, [x0]
  4047f8:	cbz	w1, 404818 <__fxstatat@plt+0x2c78>
  4047fc:	sub	x0, x0, x19
  404800:	cmp	x23, x19
  404804:	b.ls	404828 <__fxstatat@plt+0x2c88>  // b.plast
  404808:	strb	w1, [x28, x19]
  40480c:	add	x19, x19, #0x1
  404810:	ldrb	w1, [x0, x19]
  404814:	cbnz	w1, 404800 <__fxstatat@plt+0x2c60>
  404818:	cmp	x23, x19
  40481c:	b.ls	403e28 <__fxstatat@plt+0x2288>  // b.plast
  404820:	strb	wzr, [x28, x19]
  404824:	b	403e28 <__fxstatat@plt+0x2288>
  404828:	add	x19, x19, #0x1
  40482c:	ldrb	w1, [x0, x19]
  404830:	cbnz	w1, 404800 <__fxstatat@plt+0x2c60>
  404834:	b	404818 <__fxstatat@plt+0x2c78>
  404838:	ldr	w7, [sp, #188]
  40483c:	b	4047e4 <__fxstatat@plt+0x2c44>
  404840:	ldp	x1, x7, [sp, #192]
  404844:	mov	x6, x4
  404848:	ldr	w5, [sp, #184]
  40484c:	mov	x3, x24
  404850:	ldr	x0, [sp, #256]
  404854:	str	x0, [sp]
  404858:	mov	x2, x27
  40485c:	mov	x0, x28
  404860:	mov	w4, #0x5                   	// #5
  404864:	bl	403738 <__fxstatat@plt+0x1b98>
  404868:	mov	x19, x0
  40486c:	b	403e28 <__fxstatat@plt+0x2288>
  404870:	ldr	x23, [sp, #192]
  404874:	b	403d6c <__fxstatat@plt+0x21cc>
  404878:	mov	w1, #0x1                   	// #1
  40487c:	adrp	x0, 40c000 <__fxstatat@plt+0xa460>
  404880:	mov	w10, w1
  404884:	add	x0, x0, #0xdd0
  404888:	mov	w7, w1
  40488c:	mov	w5, w1
  404890:	mov	w11, #0x0                   	// #0
  404894:	mov	w25, #0x0                   	// #0
  404898:	mov	x12, #0x1                   	// #1
  40489c:	mov	x19, #0x0                   	// #0
  4048a0:	stp	wzr, w1, [sp, #120]
  4048a4:	str	w1, [sp, #144]
  4048a8:	str	x0, [sp, #168]
  4048ac:	str	wzr, [sp, #188]
  4048b0:	str	xzr, [sp, #192]
  4048b4:	str	wzr, [sp, #208]
  4048b8:	b	403830 <__fxstatat@plt+0x1c90>
  4048bc:	mov	w25, #0x0                   	// #0
  4048c0:	mov	w0, #0x0                   	// #0
  4048c4:	mov	w5, #0x1                   	// #1
  4048c8:	mov	x1, #0x0                   	// #0
  4048cc:	str	x23, [sp, #192]
  4048d0:	b	403bfc <__fxstatat@plt+0x205c>
  4048d4:	bl	4019a0 <abort@plt>
  4048d8:	sub	sp, sp, #0x80
  4048dc:	stp	x29, x30, [sp, #16]
  4048e0:	add	x29, sp, #0x10
  4048e4:	stp	x19, x20, [sp, #32]
  4048e8:	mov	w19, w0
  4048ec:	mov	x20, x3
  4048f0:	stp	x21, x22, [sp, #48]
  4048f4:	stp	x23, x24, [sp, #64]
  4048f8:	mov	x23, x1
  4048fc:	mov	x24, x2
  404900:	stp	x25, x26, [sp, #80]
  404904:	stp	x27, x28, [sp, #96]
  404908:	bl	401b50 <__errno_location@plt>
  40490c:	mov	x22, x0
  404910:	ldr	w0, [x0]
  404914:	adrp	x27, 420000 <__fxstatat@plt+0x1e460>
  404918:	str	w0, [sp, #116]
  40491c:	ldr	x21, [x27, #584]
  404920:	tbnz	w19, #31, 404a78 <__fxstatat@plt+0x2ed8>
  404924:	add	x26, x27, #0x248
  404928:	ldr	w0, [x26, #8]
  40492c:	cmp	w0, w19
  404930:	b.gt	404980 <__fxstatat@plt+0x2de0>
  404934:	mov	w0, #0x7fffffff            	// #2147483647
  404938:	cmp	w19, w0
  40493c:	b.eq	404a74 <__fxstatat@plt+0x2ed4>  // b.none
  404940:	add	w28, w19, #0x1
  404944:	add	x0, x26, #0x10
  404948:	cmp	x21, x0
  40494c:	sbfiz	x1, x28, #4, #32
  404950:	b.eq	404a58 <__fxstatat@plt+0x2eb8>  // b.none
  404954:	mov	x0, x21
  404958:	bl	407378 <__fxstatat@plt+0x57d8>
  40495c:	mov	x21, x0
  404960:	str	x0, [x27, #584]
  404964:	ldr	w0, [x26, #8]
  404968:	mov	w1, #0x0                   	// #0
  40496c:	sub	w2, w28, w0
  404970:	add	x0, x21, w0, sxtw #4
  404974:	sbfiz	x2, x2, #4, #32
  404978:	bl	401900 <memset@plt>
  40497c:	str	w28, [x26, #8]
  404980:	sbfiz	x19, x19, #4, #32
  404984:	add	x26, x20, #0x8
  404988:	add	x0, x21, x19
  40498c:	str	x0, [sp, #120]
  404990:	ldp	w4, w5, [x20]
  404994:	mov	x6, x26
  404998:	ldr	x7, [x20, #40]
  40499c:	orr	w25, w5, #0x1
  4049a0:	ldr	x27, [x21, x19]
  4049a4:	mov	x3, x24
  4049a8:	ldr	x28, [x0, #8]
  4049ac:	mov	x1, x27
  4049b0:	ldr	x0, [x20, #48]
  4049b4:	str	x0, [sp]
  4049b8:	mov	x2, x23
  4049bc:	mov	w5, w25
  4049c0:	mov	x0, x28
  4049c4:	bl	403738 <__fxstatat@plt+0x1b98>
  4049c8:	cmp	x27, x0
  4049cc:	b.hi	404a2c <__fxstatat@plt+0x2e8c>  // b.pmore
  4049d0:	add	x27, x0, #0x1
  4049d4:	str	x27, [x21, x19]
  4049d8:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4049dc:	add	x0, x0, #0x310
  4049e0:	cmp	x28, x0
  4049e4:	b.eq	4049f0 <__fxstatat@plt+0x2e50>  // b.none
  4049e8:	mov	x0, x28
  4049ec:	bl	401a40 <free@plt>
  4049f0:	mov	x0, x27
  4049f4:	bl	407348 <__fxstatat@plt+0x57a8>
  4049f8:	ldr	x1, [sp, #120]
  4049fc:	mov	x28, x0
  404a00:	ldr	w4, [x20]
  404a04:	mov	x6, x26
  404a08:	ldr	x7, [x20, #40]
  404a0c:	str	x0, [x1, #8]
  404a10:	ldr	x1, [x20, #48]
  404a14:	str	x1, [sp]
  404a18:	mov	w5, w25
  404a1c:	mov	x3, x24
  404a20:	mov	x2, x23
  404a24:	mov	x1, x27
  404a28:	bl	403738 <__fxstatat@plt+0x1b98>
  404a2c:	ldr	w0, [sp, #116]
  404a30:	ldp	x29, x30, [sp, #16]
  404a34:	ldp	x19, x20, [sp, #32]
  404a38:	ldp	x23, x24, [sp, #64]
  404a3c:	ldp	x25, x26, [sp, #80]
  404a40:	str	w0, [x22]
  404a44:	mov	x0, x28
  404a48:	ldp	x21, x22, [sp, #48]
  404a4c:	ldp	x27, x28, [sp, #96]
  404a50:	add	sp, sp, #0x80
  404a54:	ret
  404a58:	mov	x0, #0x0                   	// #0
  404a5c:	bl	407378 <__fxstatat@plt+0x57d8>
  404a60:	mov	x21, x0
  404a64:	str	x0, [x27, #584]
  404a68:	ldp	x0, x1, [x26, #16]
  404a6c:	stp	x0, x1, [x21]
  404a70:	b	404964 <__fxstatat@plt+0x2dc4>
  404a74:	bl	407510 <__fxstatat@plt+0x5970>
  404a78:	bl	4019a0 <abort@plt>
  404a7c:	nop
  404a80:	stp	x29, x30, [sp, #-48]!
  404a84:	mov	x29, sp
  404a88:	stp	x19, x20, [sp, #16]
  404a8c:	mov	x20, x0
  404a90:	str	x21, [sp, #32]
  404a94:	bl	401b50 <__errno_location@plt>
  404a98:	adrp	x2, 420000 <__fxstatat@plt+0x1e460>
  404a9c:	mov	x19, x0
  404aa0:	add	x2, x2, #0x310
  404aa4:	cmp	x20, #0x0
  404aa8:	add	x2, x2, #0x100
  404aac:	mov	x1, #0x38                  	// #56
  404ab0:	ldr	w21, [x19]
  404ab4:	csel	x0, x2, x20, eq  // eq = none
  404ab8:	bl	407490 <__fxstatat@plt+0x58f0>
  404abc:	str	w21, [x19]
  404ac0:	ldp	x19, x20, [sp, #16]
  404ac4:	ldr	x21, [sp, #32]
  404ac8:	ldp	x29, x30, [sp], #48
  404acc:	ret
  404ad0:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  404ad4:	add	x1, x1, #0x310
  404ad8:	cmp	x0, #0x0
  404adc:	add	x1, x1, #0x100
  404ae0:	csel	x0, x1, x0, eq  // eq = none
  404ae4:	ldr	w0, [x0]
  404ae8:	ret
  404aec:	nop
  404af0:	adrp	x2, 420000 <__fxstatat@plt+0x1e460>
  404af4:	add	x2, x2, #0x310
  404af8:	cmp	x0, #0x0
  404afc:	add	x2, x2, #0x100
  404b00:	csel	x0, x2, x0, eq  // eq = none
  404b04:	str	w1, [x0]
  404b08:	ret
  404b0c:	nop
  404b10:	adrp	x3, 420000 <__fxstatat@plt+0x1e460>
  404b14:	add	x3, x3, #0x310
  404b18:	cmp	x0, #0x0
  404b1c:	add	x3, x3, #0x100
  404b20:	csel	x0, x3, x0, eq  // eq = none
  404b24:	ubfx	x4, x1, #5, #3
  404b28:	add	x3, x0, #0x8
  404b2c:	and	w1, w1, #0x1f
  404b30:	ldr	w5, [x3, x4, lsl #2]
  404b34:	lsr	w0, w5, w1
  404b38:	eor	w2, w0, w2
  404b3c:	and	w2, w2, #0x1
  404b40:	and	w0, w0, #0x1
  404b44:	lsl	w2, w2, w1
  404b48:	eor	w2, w2, w5
  404b4c:	str	w2, [x3, x4, lsl #2]
  404b50:	ret
  404b54:	nop
  404b58:	adrp	x3, 420000 <__fxstatat@plt+0x1e460>
  404b5c:	add	x3, x3, #0x310
  404b60:	cmp	x0, #0x0
  404b64:	add	x3, x3, #0x100
  404b68:	csel	x2, x3, x0, eq  // eq = none
  404b6c:	ldr	w0, [x2, #4]
  404b70:	str	w1, [x2, #4]
  404b74:	ret
  404b78:	adrp	x3, 420000 <__fxstatat@plt+0x1e460>
  404b7c:	add	x3, x3, #0x310
  404b80:	cmp	x0, #0x0
  404b84:	add	x3, x3, #0x100
  404b88:	csel	x0, x3, x0, eq  // eq = none
  404b8c:	mov	w3, #0xa                   	// #10
  404b90:	cmp	x1, #0x0
  404b94:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b98:	str	w3, [x0]
  404b9c:	b.eq	404ba8 <__fxstatat@plt+0x3008>  // b.none
  404ba0:	stp	x1, x2, [x0, #40]
  404ba4:	ret
  404ba8:	stp	x29, x30, [sp, #-16]!
  404bac:	mov	x29, sp
  404bb0:	bl	4019a0 <abort@plt>
  404bb4:	nop
  404bb8:	sub	sp, sp, #0x50
  404bbc:	adrp	x5, 420000 <__fxstatat@plt+0x1e460>
  404bc0:	stp	x29, x30, [sp, #16]
  404bc4:	add	x29, sp, #0x10
  404bc8:	stp	x19, x20, [sp, #32]
  404bcc:	mov	x19, x4
  404bd0:	add	x4, x5, #0x310
  404bd4:	cmp	x19, #0x0
  404bd8:	add	x4, x4, #0x100
  404bdc:	csel	x19, x4, x19, eq  // eq = none
  404be0:	mov	x20, x3
  404be4:	stp	x21, x22, [sp, #48]
  404be8:	mov	x21, x0
  404bec:	mov	x22, x1
  404bf0:	str	x23, [sp, #64]
  404bf4:	mov	x23, x2
  404bf8:	bl	401b50 <__errno_location@plt>
  404bfc:	ldp	x7, x8, [x19, #40]
  404c00:	mov	x3, x20
  404c04:	mov	x20, x0
  404c08:	mov	x0, x21
  404c0c:	ldp	w4, w5, [x19]
  404c10:	mov	x2, x23
  404c14:	ldr	w21, [x20]
  404c18:	mov	x1, x22
  404c1c:	str	x8, [sp]
  404c20:	add	x6, x19, #0x8
  404c24:	bl	403738 <__fxstatat@plt+0x1b98>
  404c28:	ldp	x29, x30, [sp, #16]
  404c2c:	ldr	x23, [sp, #64]
  404c30:	str	w21, [x20]
  404c34:	ldp	x19, x20, [sp, #32]
  404c38:	ldp	x21, x22, [sp, #48]
  404c3c:	add	sp, sp, #0x50
  404c40:	ret
  404c44:	nop
  404c48:	sub	sp, sp, #0x60
  404c4c:	adrp	x4, 420000 <__fxstatat@plt+0x1e460>
  404c50:	add	x4, x4, #0x310
  404c54:	cmp	x2, #0x0
  404c58:	add	x4, x4, #0x100
  404c5c:	stp	x29, x30, [sp, #16]
  404c60:	add	x29, sp, #0x10
  404c64:	stp	x19, x20, [sp, #32]
  404c68:	csel	x19, x4, x2, eq  // eq = none
  404c6c:	stp	x21, x22, [sp, #48]
  404c70:	mov	x22, x0
  404c74:	stp	x23, x24, [sp, #64]
  404c78:	mov	x23, x1
  404c7c:	stp	x25, x26, [sp, #80]
  404c80:	bl	401b50 <__errno_location@plt>
  404c84:	ldr	w26, [x0]
  404c88:	ldp	w4, w24, [x19]
  404c8c:	mov	x20, x0
  404c90:	ldp	x7, x0, [x19, #40]
  404c94:	add	x25, x19, #0x8
  404c98:	orr	w24, w24, #0x1
  404c9c:	mov	x6, x25
  404ca0:	mov	x3, x23
  404ca4:	mov	x2, x22
  404ca8:	mov	w5, w24
  404cac:	str	x0, [sp]
  404cb0:	mov	x1, #0x0                   	// #0
  404cb4:	mov	x0, #0x0                   	// #0
  404cb8:	bl	403738 <__fxstatat@plt+0x1b98>
  404cbc:	add	x21, x0, #0x1
  404cc0:	mov	x0, x21
  404cc4:	bl	407348 <__fxstatat@plt+0x57a8>
  404cc8:	ldp	x7, x1, [x19, #40]
  404ccc:	mov	w5, w24
  404cd0:	ldr	w4, [x19]
  404cd4:	mov	x6, x25
  404cd8:	str	x1, [sp]
  404cdc:	mov	x3, x23
  404ce0:	mov	x2, x22
  404ce4:	mov	x19, x0
  404ce8:	mov	x1, x21
  404cec:	bl	403738 <__fxstatat@plt+0x1b98>
  404cf0:	mov	x0, x19
  404cf4:	ldp	x29, x30, [sp, #16]
  404cf8:	ldp	x21, x22, [sp, #48]
  404cfc:	ldp	x23, x24, [sp, #64]
  404d00:	str	w26, [x20]
  404d04:	ldp	x19, x20, [sp, #32]
  404d08:	ldp	x25, x26, [sp, #80]
  404d0c:	add	sp, sp, #0x60
  404d10:	ret
  404d14:	nop
  404d18:	sub	sp, sp, #0x70
  404d1c:	adrp	x4, 420000 <__fxstatat@plt+0x1e460>
  404d20:	add	x4, x4, #0x310
  404d24:	cmp	x3, #0x0
  404d28:	add	x4, x4, #0x100
  404d2c:	stp	x29, x30, [sp, #16]
  404d30:	add	x29, sp, #0x10
  404d34:	stp	x19, x20, [sp, #32]
  404d38:	csel	x19, x4, x3, eq  // eq = none
  404d3c:	mov	x20, x2
  404d40:	stp	x21, x22, [sp, #48]
  404d44:	mov	x22, x0
  404d48:	stp	x23, x24, [sp, #64]
  404d4c:	mov	x23, x1
  404d50:	stp	x25, x26, [sp, #80]
  404d54:	stp	x27, x28, [sp, #96]
  404d58:	bl	401b50 <__errno_location@plt>
  404d5c:	ldr	w28, [x0]
  404d60:	ldp	w4, w5, [x19]
  404d64:	mov	x21, x0
  404d68:	ldp	x7, x0, [x19, #40]
  404d6c:	cmp	x20, #0x0
  404d70:	cset	w24, eq  // eq = none
  404d74:	add	x27, x19, #0x8
  404d78:	orr	w24, w24, w5
  404d7c:	mov	x6, x27
  404d80:	mov	x3, x23
  404d84:	mov	x2, x22
  404d88:	mov	w5, w24
  404d8c:	str	x0, [sp]
  404d90:	mov	x1, #0x0                   	// #0
  404d94:	mov	x0, #0x0                   	// #0
  404d98:	bl	403738 <__fxstatat@plt+0x1b98>
  404d9c:	add	x26, x0, #0x1
  404da0:	mov	x25, x0
  404da4:	mov	x0, x26
  404da8:	bl	407348 <__fxstatat@plt+0x57a8>
  404dac:	ldp	x7, x1, [x19, #40]
  404db0:	mov	w5, w24
  404db4:	ldr	w4, [x19]
  404db8:	mov	x6, x27
  404dbc:	str	x1, [sp]
  404dc0:	mov	x3, x23
  404dc4:	mov	x2, x22
  404dc8:	mov	x19, x0
  404dcc:	mov	x1, x26
  404dd0:	bl	403738 <__fxstatat@plt+0x1b98>
  404dd4:	str	w28, [x21]
  404dd8:	cbz	x20, 404de0 <__fxstatat@plt+0x3240>
  404ddc:	str	x25, [x20]
  404de0:	mov	x0, x19
  404de4:	ldp	x29, x30, [sp, #16]
  404de8:	ldp	x19, x20, [sp, #32]
  404dec:	ldp	x21, x22, [sp, #48]
  404df0:	ldp	x23, x24, [sp, #64]
  404df4:	ldp	x25, x26, [sp, #80]
  404df8:	ldp	x27, x28, [sp, #96]
  404dfc:	add	sp, sp, #0x70
  404e00:	ret
  404e04:	nop
  404e08:	stp	x29, x30, [sp, #-64]!
  404e0c:	mov	x29, sp
  404e10:	stp	x21, x22, [sp, #32]
  404e14:	str	x23, [sp, #48]
  404e18:	adrp	x23, 420000 <__fxstatat@plt+0x1e460>
  404e1c:	add	x22, x23, #0x248
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	ldr	x21, [x23, #584]
  404e28:	ldr	w20, [x22, #8]
  404e2c:	cmp	w20, #0x1
  404e30:	b.le	404e58 <__fxstatat@plt+0x32b8>
  404e34:	sub	w0, w20, #0x2
  404e38:	add	x20, x21, #0x28
  404e3c:	add	x19, x21, #0x18
  404e40:	add	x20, x20, w0, uxtw #4
  404e44:	nop
  404e48:	ldr	x0, [x19], #16
  404e4c:	bl	401a40 <free@plt>
  404e50:	cmp	x19, x20
  404e54:	b.ne	404e48 <__fxstatat@plt+0x32a8>  // b.any
  404e58:	ldr	x0, [x21, #8]
  404e5c:	adrp	x19, 420000 <__fxstatat@plt+0x1e460>
  404e60:	add	x19, x19, #0x310
  404e64:	cmp	x0, x19
  404e68:	b.eq	404e78 <__fxstatat@plt+0x32d8>  // b.none
  404e6c:	bl	401a40 <free@plt>
  404e70:	mov	x0, #0x100                 	// #256
  404e74:	stp	x0, x19, [x22, #16]
  404e78:	add	x19, x22, #0x10
  404e7c:	cmp	x21, x19
  404e80:	b.eq	404e90 <__fxstatat@plt+0x32f0>  // b.none
  404e84:	mov	x0, x21
  404e88:	bl	401a40 <free@plt>
  404e8c:	str	x19, [x23, #584]
  404e90:	mov	w0, #0x1                   	// #1
  404e94:	str	w0, [x22, #8]
  404e98:	ldp	x19, x20, [sp, #16]
  404e9c:	ldp	x21, x22, [sp, #32]
  404ea0:	ldr	x23, [sp, #48]
  404ea4:	ldp	x29, x30, [sp], #64
  404ea8:	ret
  404eac:	nop
  404eb0:	sub	sp, sp, #0x70
  404eb4:	stp	x29, x30, [sp, #16]
  404eb8:	add	x29, sp, #0x10
  404ebc:	stp	x21, x22, [sp, #48]
  404ec0:	adrp	x22, 420000 <__fxstatat@plt+0x1e460>
  404ec4:	stp	x19, x20, [sp, #32]
  404ec8:	mov	w19, w0
  404ecc:	stp	x23, x24, [sp, #64]
  404ed0:	mov	x24, x1
  404ed4:	stp	x25, x26, [sp, #80]
  404ed8:	stp	x27, x28, [sp, #96]
  404edc:	bl	401b50 <__errno_location@plt>
  404ee0:	ldr	w25, [x0]
  404ee4:	ldr	x20, [x22, #584]
  404ee8:	tbnz	w19, #31, 405030 <__fxstatat@plt+0x3490>
  404eec:	add	x21, x22, #0x248
  404ef0:	mov	x23, x0
  404ef4:	ldr	w0, [x21, #8]
  404ef8:	cmp	w19, w0
  404efc:	b.lt	404f4c <__fxstatat@plt+0x33ac>  // b.tstop
  404f00:	mov	w0, #0x7fffffff            	// #2147483647
  404f04:	cmp	w19, w0
  404f08:	b.eq	40502c <__fxstatat@plt+0x348c>  // b.none
  404f0c:	add	w26, w19, #0x1
  404f10:	add	x0, x21, #0x10
  404f14:	cmp	x20, x0
  404f18:	sbfiz	x1, x26, #4, #32
  404f1c:	b.eq	405010 <__fxstatat@plt+0x3470>  // b.none
  404f20:	mov	x0, x20
  404f24:	bl	407378 <__fxstatat@plt+0x57d8>
  404f28:	mov	x20, x0
  404f2c:	str	x0, [x22, #584]
  404f30:	ldr	w0, [x21, #8]
  404f34:	mov	w1, #0x0                   	// #0
  404f38:	sub	w2, w26, w0
  404f3c:	add	x0, x20, w0, sxtw #4
  404f40:	sbfiz	x2, x2, #4, #32
  404f44:	bl	401900 <memset@plt>
  404f48:	str	w26, [x21, #8]
  404f4c:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  404f50:	add	x21, x21, #0x310
  404f54:	sbfiz	x19, x19, #4, #32
  404f58:	add	x6, x21, #0x108
  404f5c:	add	x26, x20, x19
  404f60:	mov	x2, x24
  404f64:	ldp	x7, x0, [x21, #296]
  404f68:	mov	x3, #0xffffffffffffffff    	// #-1
  404f6c:	ldr	w4, [x21, #256]
  404f70:	ldr	w28, [x21, #260]
  404f74:	ldr	x22, [x20, x19]
  404f78:	orr	w28, w28, #0x1
  404f7c:	ldr	x27, [x26, #8]
  404f80:	str	x0, [sp]
  404f84:	mov	x1, x22
  404f88:	mov	w5, w28
  404f8c:	mov	x0, x27
  404f90:	bl	403738 <__fxstatat@plt+0x1b98>
  404f94:	cmp	x22, x0
  404f98:	b.hi	404fe8 <__fxstatat@plt+0x3448>  // b.pmore
  404f9c:	add	x22, x0, #0x1
  404fa0:	str	x22, [x20, x19]
  404fa4:	cmp	x27, x21
  404fa8:	b.eq	404fb4 <__fxstatat@plt+0x3414>  // b.none
  404fac:	mov	x0, x27
  404fb0:	bl	401a40 <free@plt>
  404fb4:	mov	x0, x22
  404fb8:	bl	407348 <__fxstatat@plt+0x57a8>
  404fbc:	ldp	x7, x1, [x21, #296]
  404fc0:	str	x0, [x26, #8]
  404fc4:	ldr	w4, [x21, #256]
  404fc8:	mov	x27, x0
  404fcc:	str	x1, [sp]
  404fd0:	mov	w5, w28
  404fd4:	mov	x2, x24
  404fd8:	add	x6, x21, #0x108
  404fdc:	mov	x1, x22
  404fe0:	mov	x3, #0xffffffffffffffff    	// #-1
  404fe4:	bl	403738 <__fxstatat@plt+0x1b98>
  404fe8:	mov	x0, x27
  404fec:	ldp	x29, x30, [sp, #16]
  404ff0:	ldp	x19, x20, [sp, #32]
  404ff4:	ldp	x21, x22, [sp, #48]
  404ff8:	ldp	x27, x28, [sp, #96]
  404ffc:	str	w25, [x23]
  405000:	ldp	x23, x24, [sp, #64]
  405004:	ldp	x25, x26, [sp, #80]
  405008:	add	sp, sp, #0x70
  40500c:	ret
  405010:	mov	x0, #0x0                   	// #0
  405014:	bl	407378 <__fxstatat@plt+0x57d8>
  405018:	mov	x20, x0
  40501c:	str	x0, [x22, #584]
  405020:	ldp	x0, x1, [x21, #16]
  405024:	stp	x0, x1, [x20]
  405028:	b	404f30 <__fxstatat@plt+0x3390>
  40502c:	bl	407510 <__fxstatat@plt+0x5970>
  405030:	bl	4019a0 <abort@plt>
  405034:	nop
  405038:	sub	sp, sp, #0x80
  40503c:	stp	x29, x30, [sp, #16]
  405040:	add	x29, sp, #0x10
  405044:	stp	x19, x20, [sp, #32]
  405048:	mov	w19, w0
  40504c:	stp	x21, x22, [sp, #48]
  405050:	stp	x23, x24, [sp, #64]
  405054:	mov	x23, x1
  405058:	mov	x24, x2
  40505c:	stp	x25, x26, [sp, #80]
  405060:	adrp	x26, 420000 <__fxstatat@plt+0x1e460>
  405064:	stp	x27, x28, [sp, #96]
  405068:	bl	401b50 <__errno_location@plt>
  40506c:	mov	x22, x0
  405070:	ldr	w0, [x0]
  405074:	str	w0, [sp, #124]
  405078:	ldr	x20, [x26, #584]
  40507c:	tbnz	w19, #31, 4051c4 <__fxstatat@plt+0x3624>
  405080:	add	x21, x26, #0x248
  405084:	ldr	w0, [x21, #8]
  405088:	cmp	w19, w0
  40508c:	b.lt	4050dc <__fxstatat@plt+0x353c>  // b.tstop
  405090:	mov	w0, #0x7fffffff            	// #2147483647
  405094:	cmp	w19, w0
  405098:	b.eq	4051c0 <__fxstatat@plt+0x3620>  // b.none
  40509c:	add	w27, w19, #0x1
  4050a0:	add	x0, x21, #0x10
  4050a4:	cmp	x20, x0
  4050a8:	sbfiz	x1, x27, #4, #32
  4050ac:	b.eq	4051a4 <__fxstatat@plt+0x3604>  // b.none
  4050b0:	mov	x0, x20
  4050b4:	bl	407378 <__fxstatat@plt+0x57d8>
  4050b8:	mov	x20, x0
  4050bc:	str	x0, [x26, #584]
  4050c0:	ldr	w0, [x21, #8]
  4050c4:	mov	w1, #0x0                   	// #0
  4050c8:	sub	w2, w27, w0
  4050cc:	add	x0, x20, w0, sxtw #4
  4050d0:	sbfiz	x2, x2, #4, #32
  4050d4:	bl	401900 <memset@plt>
  4050d8:	str	w27, [x21, #8]
  4050dc:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4050e0:	add	x21, x21, #0x310
  4050e4:	sbfiz	x19, x19, #4, #32
  4050e8:	add	x6, x21, #0x108
  4050ec:	add	x26, x20, x19
  4050f0:	mov	x3, x24
  4050f4:	ldp	x7, x0, [x21, #296]
  4050f8:	mov	x2, x23
  4050fc:	ldr	w4, [x21, #256]
  405100:	ldr	w5, [x21, #260]
  405104:	ldr	x27, [x20, x19]
  405108:	orr	w25, w5, #0x1
  40510c:	ldr	x28, [x26, #8]
  405110:	str	x0, [sp]
  405114:	mov	x1, x27
  405118:	mov	w5, w25
  40511c:	mov	x0, x28
  405120:	bl	403738 <__fxstatat@plt+0x1b98>
  405124:	cmp	x27, x0
  405128:	b.hi	405178 <__fxstatat@plt+0x35d8>  // b.pmore
  40512c:	add	x27, x0, #0x1
  405130:	str	x27, [x20, x19]
  405134:	cmp	x28, x21
  405138:	b.eq	405144 <__fxstatat@plt+0x35a4>  // b.none
  40513c:	mov	x0, x28
  405140:	bl	401a40 <free@plt>
  405144:	mov	x0, x27
  405148:	bl	407348 <__fxstatat@plt+0x57a8>
  40514c:	ldp	x7, x1, [x21, #296]
  405150:	str	x0, [x26, #8]
  405154:	ldr	w4, [x21, #256]
  405158:	mov	x28, x0
  40515c:	str	x1, [sp]
  405160:	mov	w5, w25
  405164:	mov	x3, x24
  405168:	mov	x2, x23
  40516c:	add	x6, x21, #0x108
  405170:	mov	x1, x27
  405174:	bl	403738 <__fxstatat@plt+0x1b98>
  405178:	ldr	w0, [sp, #124]
  40517c:	ldp	x29, x30, [sp, #16]
  405180:	ldp	x19, x20, [sp, #32]
  405184:	ldp	x23, x24, [sp, #64]
  405188:	ldp	x25, x26, [sp, #80]
  40518c:	str	w0, [x22]
  405190:	mov	x0, x28
  405194:	ldp	x21, x22, [sp, #48]
  405198:	ldp	x27, x28, [sp, #96]
  40519c:	add	sp, sp, #0x80
  4051a0:	ret
  4051a4:	mov	x0, #0x0                   	// #0
  4051a8:	bl	407378 <__fxstatat@plt+0x57d8>
  4051ac:	mov	x20, x0
  4051b0:	str	x0, [x26, #584]
  4051b4:	ldp	x0, x1, [x21, #16]
  4051b8:	stp	x0, x1, [x20]
  4051bc:	b	4050c0 <__fxstatat@plt+0x3520>
  4051c0:	bl	407510 <__fxstatat@plt+0x5970>
  4051c4:	bl	4019a0 <abort@plt>
  4051c8:	sub	sp, sp, #0x60
  4051cc:	stp	x29, x30, [sp, #16]
  4051d0:	add	x29, sp, #0x10
  4051d4:	stp	x19, x20, [sp, #32]
  4051d8:	stp	x21, x22, [sp, #48]
  4051dc:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4051e0:	add	x20, x21, #0x248
  4051e4:	stp	x23, x24, [sp, #64]
  4051e8:	mov	x24, x0
  4051ec:	stp	x25, x26, [sp, #80]
  4051f0:	bl	401b50 <__errno_location@plt>
  4051f4:	mov	x23, x0
  4051f8:	ldr	w0, [x20, #8]
  4051fc:	ldr	x19, [x21, #584]
  405200:	cmp	w0, #0x0
  405204:	ldr	w25, [x23]
  405208:	b.gt	40524c <__fxstatat@plt+0x36ac>
  40520c:	add	x0, x20, #0x10
  405210:	cmp	x19, x0
  405214:	b.eq	405300 <__fxstatat@plt+0x3760>  // b.none
  405218:	mov	x0, x19
  40521c:	mov	x1, #0x10                  	// #16
  405220:	bl	407378 <__fxstatat@plt+0x57d8>
  405224:	mov	x19, x0
  405228:	str	x0, [x21, #584]
  40522c:	ldr	w0, [x20, #8]
  405230:	mov	w21, #0x1                   	// #1
  405234:	mov	w1, #0x0                   	// #0
  405238:	sub	w2, w21, w0
  40523c:	add	x0, x19, w0, sxtw #4
  405240:	sbfiz	x2, x2, #4, #32
  405244:	bl	401900 <memset@plt>
  405248:	str	w21, [x20, #8]
  40524c:	adrp	x20, 420000 <__fxstatat@plt+0x1e460>
  405250:	add	x20, x20, #0x310
  405254:	ldp	x21, x22, [x19]
  405258:	add	x6, x20, #0x108
  40525c:	ldp	x7, x0, [x20, #296]
  405260:	mov	x2, x24
  405264:	ldr	w4, [x20, #256]
  405268:	mov	x3, #0xffffffffffffffff    	// #-1
  40526c:	ldr	w26, [x20, #260]
  405270:	str	x0, [sp]
  405274:	mov	x1, x21
  405278:	orr	w26, w26, #0x1
  40527c:	mov	x0, x22
  405280:	mov	w5, w26
  405284:	bl	403738 <__fxstatat@plt+0x1b98>
  405288:	cmp	x21, x0
  40528c:	b.hi	4052dc <__fxstatat@plt+0x373c>  // b.pmore
  405290:	add	x21, x0, #0x1
  405294:	str	x21, [x19]
  405298:	cmp	x22, x20
  40529c:	b.eq	4052a8 <__fxstatat@plt+0x3708>  // b.none
  4052a0:	mov	x0, x22
  4052a4:	bl	401a40 <free@plt>
  4052a8:	mov	x0, x21
  4052ac:	bl	407348 <__fxstatat@plt+0x57a8>
  4052b0:	ldp	x7, x1, [x20, #296]
  4052b4:	str	x0, [x19, #8]
  4052b8:	ldr	w4, [x20, #256]
  4052bc:	mov	x22, x0
  4052c0:	str	x1, [sp]
  4052c4:	mov	w5, w26
  4052c8:	mov	x2, x24
  4052cc:	add	x6, x20, #0x108
  4052d0:	mov	x1, x21
  4052d4:	mov	x3, #0xffffffffffffffff    	// #-1
  4052d8:	bl	403738 <__fxstatat@plt+0x1b98>
  4052dc:	mov	x0, x22
  4052e0:	ldp	x29, x30, [sp, #16]
  4052e4:	ldp	x19, x20, [sp, #32]
  4052e8:	ldp	x21, x22, [sp, #48]
  4052ec:	str	w25, [x23]
  4052f0:	ldp	x23, x24, [sp, #64]
  4052f4:	ldp	x25, x26, [sp, #80]
  4052f8:	add	sp, sp, #0x60
  4052fc:	ret
  405300:	mov	x1, #0x10                  	// #16
  405304:	mov	x0, #0x0                   	// #0
  405308:	bl	407378 <__fxstatat@plt+0x57d8>
  40530c:	mov	x19, x0
  405310:	str	x0, [x21, #584]
  405314:	ldp	x0, x1, [x20, #16]
  405318:	stp	x0, x1, [x19]
  40531c:	b	40522c <__fxstatat@plt+0x368c>
  405320:	sub	sp, sp, #0x70
  405324:	stp	x29, x30, [sp, #16]
  405328:	add	x29, sp, #0x10
  40532c:	stp	x19, x20, [sp, #32]
  405330:	stp	x21, x22, [sp, #48]
  405334:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  405338:	add	x20, x21, #0x248
  40533c:	stp	x23, x24, [sp, #64]
  405340:	mov	x23, x0
  405344:	mov	x24, x1
  405348:	stp	x25, x26, [sp, #80]
  40534c:	str	x27, [sp, #96]
  405350:	bl	401b50 <__errno_location@plt>
  405354:	mov	x22, x0
  405358:	ldr	w0, [x20, #8]
  40535c:	ldr	x19, [x21, #584]
  405360:	cmp	w0, #0x0
  405364:	ldr	w25, [x22]
  405368:	b.gt	4053ac <__fxstatat@plt+0x380c>
  40536c:	add	x0, x20, #0x10
  405370:	cmp	x19, x0
  405374:	b.eq	405464 <__fxstatat@plt+0x38c4>  // b.none
  405378:	mov	x0, x19
  40537c:	mov	x1, #0x10                  	// #16
  405380:	bl	407378 <__fxstatat@plt+0x57d8>
  405384:	mov	x19, x0
  405388:	str	x0, [x21, #584]
  40538c:	ldr	w0, [x20, #8]
  405390:	mov	w21, #0x1                   	// #1
  405394:	mov	w1, #0x0                   	// #0
  405398:	sub	w2, w21, w0
  40539c:	add	x0, x19, w0, sxtw #4
  4053a0:	sbfiz	x2, x2, #4, #32
  4053a4:	bl	401900 <memset@plt>
  4053a8:	str	w21, [x20, #8]
  4053ac:	adrp	x20, 420000 <__fxstatat@plt+0x1e460>
  4053b0:	add	x20, x20, #0x310
  4053b4:	ldp	x21, x26, [x19]
  4053b8:	add	x6, x20, #0x108
  4053bc:	ldp	x7, x0, [x20, #296]
  4053c0:	mov	x3, x24
  4053c4:	ldr	w4, [x20, #256]
  4053c8:	mov	x2, x23
  4053cc:	ldr	w27, [x20, #260]
  4053d0:	str	x0, [sp]
  4053d4:	mov	x1, x21
  4053d8:	orr	w27, w27, #0x1
  4053dc:	mov	x0, x26
  4053e0:	mov	w5, w27
  4053e4:	bl	403738 <__fxstatat@plt+0x1b98>
  4053e8:	cmp	x21, x0
  4053ec:	b.hi	40543c <__fxstatat@plt+0x389c>  // b.pmore
  4053f0:	add	x21, x0, #0x1
  4053f4:	str	x21, [x19]
  4053f8:	cmp	x26, x20
  4053fc:	b.eq	405408 <__fxstatat@plt+0x3868>  // b.none
  405400:	mov	x0, x26
  405404:	bl	401a40 <free@plt>
  405408:	mov	x0, x21
  40540c:	bl	407348 <__fxstatat@plt+0x57a8>
  405410:	ldp	x7, x1, [x20, #296]
  405414:	str	x0, [x19, #8]
  405418:	ldr	w4, [x20, #256]
  40541c:	mov	x26, x0
  405420:	str	x1, [sp]
  405424:	mov	w5, w27
  405428:	mov	x3, x24
  40542c:	mov	x2, x23
  405430:	add	x6, x20, #0x108
  405434:	mov	x1, x21
  405438:	bl	403738 <__fxstatat@plt+0x1b98>
  40543c:	mov	x0, x26
  405440:	ldp	x29, x30, [sp, #16]
  405444:	ldp	x19, x20, [sp, #32]
  405448:	ldp	x23, x24, [sp, #64]
  40544c:	ldr	x27, [sp, #96]
  405450:	str	w25, [x22]
  405454:	ldp	x21, x22, [sp, #48]
  405458:	ldp	x25, x26, [sp, #80]
  40545c:	add	sp, sp, #0x70
  405460:	ret
  405464:	mov	x1, #0x10                  	// #16
  405468:	mov	x0, #0x0                   	// #0
  40546c:	bl	407378 <__fxstatat@plt+0x57d8>
  405470:	mov	x19, x0
  405474:	str	x0, [x21, #584]
  405478:	ldp	x0, x1, [x20, #16]
  40547c:	stp	x0, x1, [x19]
  405480:	b	40538c <__fxstatat@plt+0x37ec>
  405484:	nop
  405488:	stp	x29, x30, [sp, #-128]!
  40548c:	cmp	w1, #0xa
  405490:	mov	x29, sp
  405494:	stp	xzr, xzr, [sp, #72]
  405498:	b.eq	4054d0 <__fxstatat@plt+0x3930>  // b.none
  40549c:	mov	w3, w1
  4054a0:	str	w3, [sp, #72]
  4054a4:	mov	x1, x2
  4054a8:	add	x3, sp, #0x10
  4054ac:	ldp	x4, x5, [sp, #72]
  4054b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4054b4:	stp	x4, x5, [sp, #16]
  4054b8:	stp	xzr, xzr, [sp, #32]
  4054bc:	stp	xzr, xzr, [sp, #48]
  4054c0:	str	xzr, [sp, #64]
  4054c4:	bl	4048d8 <__fxstatat@plt+0x2d38>
  4054c8:	ldp	x29, x30, [sp], #128
  4054cc:	ret
  4054d0:	bl	4019a0 <abort@plt>
  4054d4:	nop
  4054d8:	stp	x29, x30, [sp, #-128]!
  4054dc:	cmp	w1, #0xa
  4054e0:	mov	x29, sp
  4054e4:	stp	xzr, xzr, [sp, #72]
  4054e8:	b.eq	405520 <__fxstatat@plt+0x3980>  // b.none
  4054ec:	mov	w4, w1
  4054f0:	str	w4, [sp, #72]
  4054f4:	mov	x1, x2
  4054f8:	mov	x2, x3
  4054fc:	ldp	x4, x5, [sp, #72]
  405500:	add	x3, sp, #0x10
  405504:	stp	x4, x5, [sp, #16]
  405508:	stp	xzr, xzr, [sp, #32]
  40550c:	stp	xzr, xzr, [sp, #48]
  405510:	str	xzr, [sp, #64]
  405514:	bl	4048d8 <__fxstatat@plt+0x2d38>
  405518:	ldp	x29, x30, [sp], #128
  40551c:	ret
  405520:	bl	4019a0 <abort@plt>
  405524:	nop
  405528:	sub	sp, sp, #0xd0
  40552c:	cmp	w0, #0xa
  405530:	stp	x29, x30, [sp, #16]
  405534:	add	x29, sp, #0x10
  405538:	stp	x19, x20, [sp, #32]
  40553c:	stp	x21, x22, [sp, #48]
  405540:	stp	x23, x24, [sp, #64]
  405544:	str	x25, [sp, #80]
  405548:	stp	xzr, xzr, [sp, #152]
  40554c:	stp	xzr, xzr, [sp, #168]
  405550:	stp	xzr, xzr, [sp, #184]
  405554:	str	xzr, [sp, #200]
  405558:	b.eq	4056ac <__fxstatat@plt+0x3b0c>  // b.none
  40555c:	str	w0, [sp, #152]
  405560:	mov	x23, x1
  405564:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  405568:	add	x20, x21, #0x248
  40556c:	ldp	x0, x1, [sp, #152]
  405570:	stp	x0, x1, [sp, #96]
  405574:	stp	xzr, xzr, [sp, #112]
  405578:	stp	xzr, xzr, [sp, #128]
  40557c:	str	xzr, [sp, #144]
  405580:	bl	401b50 <__errno_location@plt>
  405584:	ldr	w1, [x20, #8]
  405588:	mov	x22, x0
  40558c:	ldr	x19, [x21, #584]
  405590:	cmp	w1, #0x0
  405594:	ldr	w25, [x0]
  405598:	b.gt	4055dc <__fxstatat@plt+0x3a3c>
  40559c:	add	x0, x20, #0x10
  4055a0:	cmp	x19, x0
  4055a4:	b.eq	40568c <__fxstatat@plt+0x3aec>  // b.none
  4055a8:	mov	x0, x19
  4055ac:	mov	x1, #0x10                  	// #16
  4055b0:	bl	407378 <__fxstatat@plt+0x57d8>
  4055b4:	mov	x19, x0
  4055b8:	str	x0, [x21, #584]
  4055bc:	ldr	w0, [x20, #8]
  4055c0:	mov	w21, #0x1                   	// #1
  4055c4:	mov	w1, #0x0                   	// #0
  4055c8:	sub	w2, w21, w0
  4055cc:	add	x0, x19, w0, sxtw #4
  4055d0:	sbfiz	x2, x2, #4, #32
  4055d4:	bl	401900 <memset@plt>
  4055d8:	str	w21, [x20, #8]
  4055dc:	ldp	x20, x21, [x19]
  4055e0:	add	x6, sp, #0x68
  4055e4:	ldp	x7, x0, [sp, #136]
  4055e8:	str	x0, [sp]
  4055ec:	ldp	w4, w24, [sp, #96]
  4055f0:	mov	x2, x23
  4055f4:	mov	x1, x20
  4055f8:	mov	x0, x21
  4055fc:	orr	w24, w24, #0x1
  405600:	mov	x3, #0xffffffffffffffff    	// #-1
  405604:	mov	w5, w24
  405608:	bl	403738 <__fxstatat@plt+0x1b98>
  40560c:	cmp	x20, x0
  405610:	b.hi	405668 <__fxstatat@plt+0x3ac8>  // b.pmore
  405614:	add	x20, x0, #0x1
  405618:	str	x20, [x19]
  40561c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  405620:	add	x0, x0, #0x310
  405624:	cmp	x21, x0
  405628:	b.eq	405634 <__fxstatat@plt+0x3a94>  // b.none
  40562c:	mov	x0, x21
  405630:	bl	401a40 <free@plt>
  405634:	mov	x0, x20
  405638:	bl	407348 <__fxstatat@plt+0x57a8>
  40563c:	ldp	x7, x1, [sp, #136]
  405640:	str	x0, [x19, #8]
  405644:	ldr	w4, [sp, #96]
  405648:	mov	x21, x0
  40564c:	str	x1, [sp]
  405650:	add	x6, sp, #0x68
  405654:	mov	w5, w24
  405658:	mov	x2, x23
  40565c:	mov	x1, x20
  405660:	mov	x3, #0xffffffffffffffff    	// #-1
  405664:	bl	403738 <__fxstatat@plt+0x1b98>
  405668:	ldp	x29, x30, [sp, #16]
  40566c:	mov	x0, x21
  405670:	ldp	x19, x20, [sp, #32]
  405674:	ldp	x23, x24, [sp, #64]
  405678:	str	w25, [x22]
  40567c:	ldp	x21, x22, [sp, #48]
  405680:	ldr	x25, [sp, #80]
  405684:	add	sp, sp, #0xd0
  405688:	ret
  40568c:	mov	x1, #0x10                  	// #16
  405690:	mov	x0, #0x0                   	// #0
  405694:	bl	407378 <__fxstatat@plt+0x57d8>
  405698:	mov	x19, x0
  40569c:	str	x0, [x21, #584]
  4056a0:	ldp	x0, x1, [x20, #16]
  4056a4:	stp	x0, x1, [x19]
  4056a8:	b	4055bc <__fxstatat@plt+0x3a1c>
  4056ac:	bl	4019a0 <abort@plt>
  4056b0:	sub	sp, sp, #0xd0
  4056b4:	cmp	w0, #0xa
  4056b8:	stp	x29, x30, [sp, #16]
  4056bc:	add	x29, sp, #0x10
  4056c0:	stp	x19, x20, [sp, #32]
  4056c4:	stp	x21, x22, [sp, #48]
  4056c8:	stp	x23, x24, [sp, #64]
  4056cc:	stp	x25, x26, [sp, #80]
  4056d0:	stp	xzr, xzr, [sp, #152]
  4056d4:	stp	xzr, xzr, [sp, #168]
  4056d8:	stp	xzr, xzr, [sp, #184]
  4056dc:	str	xzr, [sp, #200]
  4056e0:	b.eq	405838 <__fxstatat@plt+0x3c98>  // b.none
  4056e4:	str	w0, [sp, #152]
  4056e8:	mov	x23, x1
  4056ec:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4056f0:	add	x20, x21, #0x248
  4056f4:	ldp	x0, x1, [sp, #152]
  4056f8:	mov	x24, x2
  4056fc:	stp	x0, x1, [sp, #96]
  405700:	stp	xzr, xzr, [sp, #112]
  405704:	stp	xzr, xzr, [sp, #128]
  405708:	str	xzr, [sp, #144]
  40570c:	bl	401b50 <__errno_location@plt>
  405710:	ldr	w1, [x20, #8]
  405714:	mov	x22, x0
  405718:	ldr	x19, [x21, #584]
  40571c:	cmp	w1, #0x0
  405720:	ldr	w25, [x0]
  405724:	b.gt	405768 <__fxstatat@plt+0x3bc8>
  405728:	add	x0, x20, #0x10
  40572c:	cmp	x19, x0
  405730:	b.eq	405818 <__fxstatat@plt+0x3c78>  // b.none
  405734:	mov	x0, x19
  405738:	mov	x1, #0x10                  	// #16
  40573c:	bl	407378 <__fxstatat@plt+0x57d8>
  405740:	mov	x19, x0
  405744:	str	x0, [x21, #584]
  405748:	ldr	w0, [x20, #8]
  40574c:	mov	w21, #0x1                   	// #1
  405750:	mov	w1, #0x0                   	// #0
  405754:	sub	w2, w21, w0
  405758:	add	x0, x19, w0, sxtw #4
  40575c:	sbfiz	x2, x2, #4, #32
  405760:	bl	401900 <memset@plt>
  405764:	str	w21, [x20, #8]
  405768:	ldp	x20, x21, [x19]
  40576c:	add	x6, sp, #0x68
  405770:	ldp	x7, x0, [sp, #136]
  405774:	str	x0, [sp]
  405778:	ldp	w4, w26, [sp, #96]
  40577c:	mov	x3, x24
  405780:	mov	x2, x23
  405784:	mov	x1, x20
  405788:	orr	w26, w26, #0x1
  40578c:	mov	x0, x21
  405790:	mov	w5, w26
  405794:	bl	403738 <__fxstatat@plt+0x1b98>
  405798:	cmp	x20, x0
  40579c:	b.hi	4057f4 <__fxstatat@plt+0x3c54>  // b.pmore
  4057a0:	add	x20, x0, #0x1
  4057a4:	str	x20, [x19]
  4057a8:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4057ac:	add	x0, x0, #0x310
  4057b0:	cmp	x21, x0
  4057b4:	b.eq	4057c0 <__fxstatat@plt+0x3c20>  // b.none
  4057b8:	mov	x0, x21
  4057bc:	bl	401a40 <free@plt>
  4057c0:	mov	x0, x20
  4057c4:	bl	407348 <__fxstatat@plt+0x57a8>
  4057c8:	ldp	x7, x1, [sp, #136]
  4057cc:	str	x0, [x19, #8]
  4057d0:	ldr	w4, [sp, #96]
  4057d4:	mov	x21, x0
  4057d8:	str	x1, [sp]
  4057dc:	add	x6, sp, #0x68
  4057e0:	mov	w5, w26
  4057e4:	mov	x3, x24
  4057e8:	mov	x2, x23
  4057ec:	mov	x1, x20
  4057f0:	bl	403738 <__fxstatat@plt+0x1b98>
  4057f4:	ldp	x29, x30, [sp, #16]
  4057f8:	mov	x0, x21
  4057fc:	ldp	x19, x20, [sp, #32]
  405800:	ldp	x23, x24, [sp, #64]
  405804:	str	w25, [x22]
  405808:	ldp	x21, x22, [sp, #48]
  40580c:	ldp	x25, x26, [sp, #80]
  405810:	add	sp, sp, #0xd0
  405814:	ret
  405818:	mov	x1, #0x10                  	// #16
  40581c:	mov	x0, #0x0                   	// #0
  405820:	bl	407378 <__fxstatat@plt+0x57d8>
  405824:	mov	x19, x0
  405828:	str	x0, [x21, #584]
  40582c:	ldp	x0, x1, [x20, #16]
  405830:	stp	x0, x1, [x19]
  405834:	b	405748 <__fxstatat@plt+0x3ba8>
  405838:	bl	4019a0 <abort@plt>
  40583c:	nop
  405840:	sub	sp, sp, #0xb0
  405844:	ubfx	x6, x2, #5, #3
  405848:	add	x5, sp, #0x80
  40584c:	and	w2, w2, #0x1f
  405850:	stp	x29, x30, [sp, #16]
  405854:	add	x29, sp, #0x10
  405858:	stp	x19, x20, [sp, #32]
  40585c:	adrp	x20, 420000 <__fxstatat@plt+0x1e460>
  405860:	add	x20, x20, #0x310
  405864:	stp	x21, x22, [sp, #48]
  405868:	mov	x22, x1
  40586c:	mov	x21, x0
  405870:	ldp	x8, x9, [x20, #256]
  405874:	stp	x8, x9, [sp, #120]
  405878:	ldp	x8, x9, [x20, #272]
  40587c:	stp	x8, x9, [sp, #136]
  405880:	ldp	x8, x9, [x20, #288]
  405884:	stp	x8, x9, [sp, #152]
  405888:	ldr	x3, [x20, #304]
  40588c:	str	x3, [sp, #168]
  405890:	stp	x23, x24, [sp, #64]
  405894:	adrp	x24, 420000 <__fxstatat@plt+0x1e460>
  405898:	ldr	w4, [x5, x6, lsl #2]
  40589c:	stp	x25, x26, [sp, #80]
  4058a0:	add	x23, x24, #0x248
  4058a4:	lsr	w3, w4, w2
  4058a8:	mvn	w3, w3
  4058ac:	and	w3, w3, #0x1
  4058b0:	str	x27, [sp, #96]
  4058b4:	lsl	w3, w3, w2
  4058b8:	eor	w3, w3, w4
  4058bc:	str	w3, [x5, x6, lsl #2]
  4058c0:	bl	401b50 <__errno_location@plt>
  4058c4:	ldr	w26, [x0]
  4058c8:	ldr	w1, [x23, #8]
  4058cc:	mov	x25, x0
  4058d0:	ldr	x19, [x24, #584]
  4058d4:	cmp	w1, #0x0
  4058d8:	b.gt	40591c <__fxstatat@plt+0x3d7c>
  4058dc:	add	x0, x23, #0x10
  4058e0:	cmp	x19, x0
  4058e4:	b.eq	4059c8 <__fxstatat@plt+0x3e28>  // b.none
  4058e8:	mov	x0, x19
  4058ec:	mov	x1, #0x10                  	// #16
  4058f0:	bl	407378 <__fxstatat@plt+0x57d8>
  4058f4:	mov	x19, x0
  4058f8:	str	x0, [x24, #584]
  4058fc:	ldr	w0, [x23, #8]
  405900:	mov	w24, #0x1                   	// #1
  405904:	mov	w1, #0x0                   	// #0
  405908:	sub	w2, w24, w0
  40590c:	add	x0, x19, w0, sxtw #4
  405910:	sbfiz	x2, x2, #4, #32
  405914:	bl	401900 <memset@plt>
  405918:	str	w24, [x23, #8]
  40591c:	ldp	x23, x24, [x19]
  405920:	add	x6, sp, #0x80
  405924:	ldp	x7, x0, [sp, #160]
  405928:	str	x0, [sp]
  40592c:	ldp	w4, w27, [sp, #120]
  405930:	mov	x3, x22
  405934:	mov	x2, x21
  405938:	mov	x1, x23
  40593c:	orr	w27, w27, #0x1
  405940:	mov	x0, x24
  405944:	mov	w5, w27
  405948:	bl	403738 <__fxstatat@plt+0x1b98>
  40594c:	cmp	x23, x0
  405950:	b.hi	4059a0 <__fxstatat@plt+0x3e00>  // b.pmore
  405954:	add	x23, x0, #0x1
  405958:	str	x23, [x19]
  40595c:	cmp	x24, x20
  405960:	b.eq	40596c <__fxstatat@plt+0x3dcc>  // b.none
  405964:	mov	x0, x24
  405968:	bl	401a40 <free@plt>
  40596c:	mov	x0, x23
  405970:	bl	407348 <__fxstatat@plt+0x57a8>
  405974:	ldp	x7, x1, [sp, #160]
  405978:	str	x0, [x19, #8]
  40597c:	ldr	w4, [sp, #120]
  405980:	mov	x24, x0
  405984:	str	x1, [sp]
  405988:	add	x6, sp, #0x80
  40598c:	mov	w5, w27
  405990:	mov	x3, x22
  405994:	mov	x2, x21
  405998:	mov	x1, x23
  40599c:	bl	403738 <__fxstatat@plt+0x1b98>
  4059a0:	mov	x0, x24
  4059a4:	ldp	x29, x30, [sp, #16]
  4059a8:	ldp	x19, x20, [sp, #32]
  4059ac:	ldp	x21, x22, [sp, #48]
  4059b0:	ldp	x23, x24, [sp, #64]
  4059b4:	ldr	x27, [sp, #96]
  4059b8:	str	w26, [x25]
  4059bc:	ldp	x25, x26, [sp, #80]
  4059c0:	add	sp, sp, #0xb0
  4059c4:	ret
  4059c8:	mov	x1, #0x10                  	// #16
  4059cc:	mov	x0, #0x0                   	// #0
  4059d0:	bl	407378 <__fxstatat@plt+0x57d8>
  4059d4:	mov	x19, x0
  4059d8:	str	x0, [x24, #584]
  4059dc:	ldp	x0, x1, [x23, #16]
  4059e0:	stp	x0, x1, [x19]
  4059e4:	b	4058fc <__fxstatat@plt+0x3d5c>
  4059e8:	sub	sp, sp, #0xa0
  4059ec:	ubfx	x5, x1, #5, #3
  4059f0:	add	x4, sp, #0x70
  4059f4:	and	w1, w1, #0x1f
  4059f8:	stp	x29, x30, [sp, #16]
  4059fc:	add	x29, sp, #0x10
  405a00:	stp	x21, x22, [sp, #48]
  405a04:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  405a08:	add	x21, x21, #0x310
  405a0c:	mov	x22, x0
  405a10:	stp	x19, x20, [sp, #32]
  405a14:	ldp	x6, x7, [x21, #256]
  405a18:	stp	x6, x7, [sp, #104]
  405a1c:	ldp	x6, x7, [x21, #272]
  405a20:	stp	x6, x7, [sp, #120]
  405a24:	ldp	x6, x7, [x21, #288]
  405a28:	stp	x6, x7, [sp, #136]
  405a2c:	ldr	x2, [x21, #304]
  405a30:	str	x2, [sp, #152]
  405a34:	stp	x23, x24, [sp, #64]
  405a38:	adrp	x23, 420000 <__fxstatat@plt+0x1e460>
  405a3c:	ldr	w0, [x4, x5, lsl #2]
  405a40:	stp	x25, x26, [sp, #80]
  405a44:	add	x20, x23, #0x248
  405a48:	lsr	w2, w0, w1
  405a4c:	mvn	w2, w2
  405a50:	and	w2, w2, #0x1
  405a54:	lsl	w2, w2, w1
  405a58:	eor	w2, w2, w0
  405a5c:	str	w2, [x4, x5, lsl #2]
  405a60:	bl	401b50 <__errno_location@plt>
  405a64:	ldr	w25, [x0]
  405a68:	ldr	w1, [x20, #8]
  405a6c:	mov	x24, x0
  405a70:	ldr	x19, [x23, #584]
  405a74:	cmp	w1, #0x0
  405a78:	b.gt	405abc <__fxstatat@plt+0x3f1c>
  405a7c:	add	x0, x20, #0x10
  405a80:	cmp	x19, x0
  405a84:	b.eq	405b64 <__fxstatat@plt+0x3fc4>  // b.none
  405a88:	mov	x0, x19
  405a8c:	mov	x1, #0x10                  	// #16
  405a90:	bl	407378 <__fxstatat@plt+0x57d8>
  405a94:	mov	x19, x0
  405a98:	str	x0, [x23, #584]
  405a9c:	ldr	w0, [x20, #8]
  405aa0:	mov	w23, #0x1                   	// #1
  405aa4:	mov	w1, #0x0                   	// #0
  405aa8:	sub	w2, w23, w0
  405aac:	add	x0, x19, w0, sxtw #4
  405ab0:	sbfiz	x2, x2, #4, #32
  405ab4:	bl	401900 <memset@plt>
  405ab8:	str	w23, [x20, #8]
  405abc:	ldp	x20, x23, [x19]
  405ac0:	add	x6, sp, #0x70
  405ac4:	ldp	x7, x0, [sp, #144]
  405ac8:	str	x0, [sp]
  405acc:	ldp	w4, w26, [sp, #104]
  405ad0:	mov	x2, x22
  405ad4:	mov	x1, x20
  405ad8:	mov	x0, x23
  405adc:	orr	w26, w26, #0x1
  405ae0:	mov	x3, #0xffffffffffffffff    	// #-1
  405ae4:	mov	w5, w26
  405ae8:	bl	403738 <__fxstatat@plt+0x1b98>
  405aec:	cmp	x20, x0
  405af0:	b.hi	405b40 <__fxstatat@plt+0x3fa0>  // b.pmore
  405af4:	add	x20, x0, #0x1
  405af8:	str	x20, [x19]
  405afc:	cmp	x23, x21
  405b00:	b.eq	405b0c <__fxstatat@plt+0x3f6c>  // b.none
  405b04:	mov	x0, x23
  405b08:	bl	401a40 <free@plt>
  405b0c:	mov	x0, x20
  405b10:	bl	407348 <__fxstatat@plt+0x57a8>
  405b14:	ldp	x7, x1, [sp, #144]
  405b18:	str	x0, [x19, #8]
  405b1c:	ldr	w4, [sp, #104]
  405b20:	mov	x23, x0
  405b24:	str	x1, [sp]
  405b28:	add	x6, sp, #0x70
  405b2c:	mov	w5, w26
  405b30:	mov	x2, x22
  405b34:	mov	x1, x20
  405b38:	mov	x3, #0xffffffffffffffff    	// #-1
  405b3c:	bl	403738 <__fxstatat@plt+0x1b98>
  405b40:	ldp	x29, x30, [sp, #16]
  405b44:	mov	x0, x23
  405b48:	ldp	x19, x20, [sp, #32]
  405b4c:	ldp	x21, x22, [sp, #48]
  405b50:	str	w25, [x24]
  405b54:	ldp	x23, x24, [sp, #64]
  405b58:	ldp	x25, x26, [sp, #80]
  405b5c:	add	sp, sp, #0xa0
  405b60:	ret
  405b64:	mov	x1, #0x10                  	// #16
  405b68:	mov	x0, #0x0                   	// #0
  405b6c:	bl	407378 <__fxstatat@plt+0x57d8>
  405b70:	mov	x19, x0
  405b74:	str	x0, [x23, #584]
  405b78:	ldp	x0, x1, [x20, #16]
  405b7c:	stp	x0, x1, [x19]
  405b80:	b	405a9c <__fxstatat@plt+0x3efc>
  405b84:	nop
  405b88:	sub	sp, sp, #0xa0
  405b8c:	stp	x29, x30, [sp, #16]
  405b90:	add	x29, sp, #0x10
  405b94:	stp	x23, x24, [sp, #64]
  405b98:	adrp	x23, 420000 <__fxstatat@plt+0x1e460>
  405b9c:	add	x23, x23, #0x310
  405ba0:	stp	x21, x22, [sp, #48]
  405ba4:	mov	x22, x0
  405ba8:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  405bac:	ldp	x4, x5, [x23, #256]
  405bb0:	stp	x4, x5, [sp, #104]
  405bb4:	ldr	w0, [sp, #116]
  405bb8:	ldp	x4, x5, [x23, #272]
  405bbc:	stp	x4, x5, [sp, #120]
  405bc0:	mvn	w1, w0, lsr #26
  405bc4:	ldp	x4, x5, [x23, #288]
  405bc8:	ubfiz	w1, w1, #26, #1
  405bcc:	ldr	x2, [x23, #304]
  405bd0:	eor	w1, w1, w0
  405bd4:	stp	x19, x20, [sp, #32]
  405bd8:	add	x20, x21, #0x248
  405bdc:	stp	x25, x26, [sp, #80]
  405be0:	str	w1, [sp, #116]
  405be4:	stp	x4, x5, [sp, #136]
  405be8:	str	x2, [sp, #152]
  405bec:	bl	401b50 <__errno_location@plt>
  405bf0:	ldr	w1, [x20, #8]
  405bf4:	mov	x24, x0
  405bf8:	ldr	x19, [x21, #584]
  405bfc:	cmp	w1, #0x0
  405c00:	ldr	w25, [x0]
  405c04:	b.gt	405c48 <__fxstatat@plt+0x40a8>
  405c08:	add	x0, x20, #0x10
  405c0c:	cmp	x19, x0
  405c10:	b.eq	405cf0 <__fxstatat@plt+0x4150>  // b.none
  405c14:	mov	x0, x19
  405c18:	mov	x1, #0x10                  	// #16
  405c1c:	bl	407378 <__fxstatat@plt+0x57d8>
  405c20:	mov	x19, x0
  405c24:	str	x0, [x21, #584]
  405c28:	ldr	w0, [x20, #8]
  405c2c:	mov	w21, #0x1                   	// #1
  405c30:	mov	w1, #0x0                   	// #0
  405c34:	sub	w2, w21, w0
  405c38:	add	x0, x19, w0, sxtw #4
  405c3c:	sbfiz	x2, x2, #4, #32
  405c40:	bl	401900 <memset@plt>
  405c44:	str	w21, [x20, #8]
  405c48:	ldp	x20, x21, [x19]
  405c4c:	add	x6, sp, #0x70
  405c50:	ldp	x7, x0, [sp, #144]
  405c54:	str	x0, [sp]
  405c58:	ldp	w4, w26, [sp, #104]
  405c5c:	mov	x2, x22
  405c60:	mov	x1, x20
  405c64:	mov	x0, x21
  405c68:	orr	w26, w26, #0x1
  405c6c:	mov	x3, #0xffffffffffffffff    	// #-1
  405c70:	mov	w5, w26
  405c74:	bl	403738 <__fxstatat@plt+0x1b98>
  405c78:	cmp	x20, x0
  405c7c:	b.hi	405ccc <__fxstatat@plt+0x412c>  // b.pmore
  405c80:	add	x20, x0, #0x1
  405c84:	str	x20, [x19]
  405c88:	cmp	x21, x23
  405c8c:	b.eq	405c98 <__fxstatat@plt+0x40f8>  // b.none
  405c90:	mov	x0, x21
  405c94:	bl	401a40 <free@plt>
  405c98:	mov	x0, x20
  405c9c:	bl	407348 <__fxstatat@plt+0x57a8>
  405ca0:	ldp	x7, x1, [sp, #144]
  405ca4:	str	x0, [x19, #8]
  405ca8:	ldr	w4, [sp, #104]
  405cac:	mov	x21, x0
  405cb0:	str	x1, [sp]
  405cb4:	add	x6, sp, #0x70
  405cb8:	mov	w5, w26
  405cbc:	mov	x2, x22
  405cc0:	mov	x1, x20
  405cc4:	mov	x3, #0xffffffffffffffff    	// #-1
  405cc8:	bl	403738 <__fxstatat@plt+0x1b98>
  405ccc:	mov	x0, x21
  405cd0:	ldp	x29, x30, [sp, #16]
  405cd4:	ldp	x19, x20, [sp, #32]
  405cd8:	ldp	x21, x22, [sp, #48]
  405cdc:	str	w25, [x24]
  405ce0:	ldp	x23, x24, [sp, #64]
  405ce4:	ldp	x25, x26, [sp, #80]
  405ce8:	add	sp, sp, #0xa0
  405cec:	ret
  405cf0:	mov	x1, #0x10                  	// #16
  405cf4:	mov	x0, #0x0                   	// #0
  405cf8:	bl	407378 <__fxstatat@plt+0x57d8>
  405cfc:	mov	x19, x0
  405d00:	str	x0, [x21, #584]
  405d04:	ldp	x0, x1, [x20, #16]
  405d08:	stp	x0, x1, [x19]
  405d0c:	b	405c28 <__fxstatat@plt+0x4088>
  405d10:	sub	sp, sp, #0xb0
  405d14:	stp	x29, x30, [sp, #16]
  405d18:	add	x29, sp, #0x10
  405d1c:	stp	x21, x22, [sp, #48]
  405d20:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  405d24:	add	x21, x21, #0x310
  405d28:	mov	x22, x0
  405d2c:	stp	x19, x20, [sp, #32]
  405d30:	ldp	x4, x5, [x21, #256]
  405d34:	stp	x4, x5, [sp, #120]
  405d38:	ldr	w4, [sp, #132]
  405d3c:	ldp	x6, x7, [x21, #272]
  405d40:	stp	x6, x7, [sp, #136]
  405d44:	mvn	w2, w4, lsr #26
  405d48:	ldp	x6, x7, [x21, #288]
  405d4c:	ubfiz	w2, w2, #26, #1
  405d50:	ldr	x0, [x21, #304]
  405d54:	eor	w2, w2, w4
  405d58:	stp	x23, x24, [sp, #64]
  405d5c:	adrp	x24, 420000 <__fxstatat@plt+0x1e460>
  405d60:	add	x20, x24, #0x248
  405d64:	mov	x23, x1
  405d68:	stp	x25, x26, [sp, #80]
  405d6c:	str	x27, [sp, #96]
  405d70:	str	w2, [sp, #132]
  405d74:	stp	x6, x7, [sp, #152]
  405d78:	str	x0, [sp, #168]
  405d7c:	bl	401b50 <__errno_location@plt>
  405d80:	ldr	w1, [x20, #8]
  405d84:	mov	x25, x0
  405d88:	ldr	x19, [x24, #584]
  405d8c:	cmp	w1, #0x0
  405d90:	ldr	w26, [x0]
  405d94:	b.gt	405dd8 <__fxstatat@plt+0x4238>
  405d98:	add	x0, x20, #0x10
  405d9c:	cmp	x19, x0
  405da0:	b.eq	405e84 <__fxstatat@plt+0x42e4>  // b.none
  405da4:	mov	x0, x19
  405da8:	mov	x1, #0x10                  	// #16
  405dac:	bl	407378 <__fxstatat@plt+0x57d8>
  405db0:	mov	x19, x0
  405db4:	str	x0, [x24, #584]
  405db8:	ldr	w0, [x20, #8]
  405dbc:	mov	w24, #0x1                   	// #1
  405dc0:	mov	w1, #0x0                   	// #0
  405dc4:	sub	w2, w24, w0
  405dc8:	add	x0, x19, w0, sxtw #4
  405dcc:	sbfiz	x2, x2, #4, #32
  405dd0:	bl	401900 <memset@plt>
  405dd4:	str	w24, [x20, #8]
  405dd8:	ldp	x20, x24, [x19]
  405ddc:	add	x6, sp, #0x80
  405de0:	ldp	x7, x0, [sp, #160]
  405de4:	str	x0, [sp]
  405de8:	ldp	w4, w27, [sp, #120]
  405dec:	mov	x3, x23
  405df0:	mov	x2, x22
  405df4:	mov	x1, x20
  405df8:	orr	w27, w27, #0x1
  405dfc:	mov	x0, x24
  405e00:	mov	w5, w27
  405e04:	bl	403738 <__fxstatat@plt+0x1b98>
  405e08:	cmp	x20, x0
  405e0c:	b.hi	405e5c <__fxstatat@plt+0x42bc>  // b.pmore
  405e10:	add	x20, x0, #0x1
  405e14:	str	x20, [x19]
  405e18:	cmp	x24, x21
  405e1c:	b.eq	405e28 <__fxstatat@plt+0x4288>  // b.none
  405e20:	mov	x0, x24
  405e24:	bl	401a40 <free@plt>
  405e28:	mov	x0, x20
  405e2c:	bl	407348 <__fxstatat@plt+0x57a8>
  405e30:	ldp	x7, x1, [sp, #160]
  405e34:	str	x0, [x19, #8]
  405e38:	ldr	w4, [sp, #120]
  405e3c:	mov	x24, x0
  405e40:	str	x1, [sp]
  405e44:	add	x6, sp, #0x80
  405e48:	mov	w5, w27
  405e4c:	mov	x3, x23
  405e50:	mov	x2, x22
  405e54:	mov	x1, x20
  405e58:	bl	403738 <__fxstatat@plt+0x1b98>
  405e5c:	mov	x0, x24
  405e60:	ldp	x29, x30, [sp, #16]
  405e64:	ldp	x19, x20, [sp, #32]
  405e68:	ldp	x21, x22, [sp, #48]
  405e6c:	ldp	x23, x24, [sp, #64]
  405e70:	ldr	x27, [sp, #96]
  405e74:	str	w26, [x25]
  405e78:	ldp	x25, x26, [sp, #80]
  405e7c:	add	sp, sp, #0xb0
  405e80:	ret
  405e84:	mov	x1, #0x10                  	// #16
  405e88:	mov	x0, #0x0                   	// #0
  405e8c:	bl	407378 <__fxstatat@plt+0x57d8>
  405e90:	mov	x19, x0
  405e94:	str	x0, [x24, #584]
  405e98:	ldp	x0, x1, [x20, #16]
  405e9c:	stp	x0, x1, [x19]
  405ea0:	b	405db8 <__fxstatat@plt+0x4218>
  405ea4:	nop
  405ea8:	stp	x29, x30, [sp, #-128]!
  405eac:	cmp	w1, #0xa
  405eb0:	mov	x29, sp
  405eb4:	stp	xzr, xzr, [sp, #16]
  405eb8:	stp	xzr, xzr, [sp, #32]
  405ebc:	stp	xzr, xzr, [sp, #48]
  405ec0:	str	xzr, [sp, #64]
  405ec4:	b.eq	405ef0 <__fxstatat@plt+0x4350>  // b.none
  405ec8:	mov	w4, w1
  405ecc:	mov	w5, #0x4000000             	// #67108864
  405ed0:	mov	x1, x2
  405ed4:	add	x3, sp, #0x10
  405ed8:	mov	x2, #0xffffffffffffffff    	// #-1
  405edc:	str	w4, [sp, #16]
  405ee0:	str	w5, [sp, #28]
  405ee4:	bl	4048d8 <__fxstatat@plt+0x2d38>
  405ee8:	ldp	x29, x30, [sp], #128
  405eec:	ret
  405ef0:	bl	4019a0 <abort@plt>
  405ef4:	nop
  405ef8:	adrp	x4, 420000 <__fxstatat@plt+0x1e460>
  405efc:	add	x4, x4, #0x310
  405f00:	stp	x29, x30, [sp, #-80]!
  405f04:	mov	x5, x1
  405f08:	mov	w1, #0xa                   	// #10
  405f0c:	mov	x29, sp
  405f10:	ldp	x8, x9, [x4, #256]
  405f14:	stp	x8, x9, [sp, #24]
  405f18:	cmp	x5, #0x0
  405f1c:	str	w1, [sp, #24]
  405f20:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405f24:	ldp	x10, x11, [x4, #272]
  405f28:	stp	x10, x11, [sp, #40]
  405f2c:	ldp	x8, x9, [x4, #288]
  405f30:	stp	x8, x9, [sp, #56]
  405f34:	ldr	x1, [x4, #304]
  405f38:	str	x1, [sp, #72]
  405f3c:	b.eq	405f60 <__fxstatat@plt+0x43c0>  // b.none
  405f40:	mov	x4, x2
  405f44:	mov	x1, x3
  405f48:	mov	x2, #0xffffffffffffffff    	// #-1
  405f4c:	add	x3, sp, #0x18
  405f50:	stp	x5, x4, [sp, #64]
  405f54:	bl	4048d8 <__fxstatat@plt+0x2d38>
  405f58:	ldp	x29, x30, [sp], #80
  405f5c:	ret
  405f60:	bl	4019a0 <abort@plt>
  405f64:	nop
  405f68:	adrp	x5, 420000 <__fxstatat@plt+0x1e460>
  405f6c:	add	x5, x5, #0x310
  405f70:	stp	x29, x30, [sp, #-80]!
  405f74:	mov	x6, x1
  405f78:	mov	w1, #0xa                   	// #10
  405f7c:	mov	x29, sp
  405f80:	ldp	x8, x9, [x5, #256]
  405f84:	stp	x8, x9, [sp, #24]
  405f88:	cmp	x6, #0x0
  405f8c:	str	w1, [sp, #24]
  405f90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405f94:	ldp	x10, x11, [x5, #272]
  405f98:	stp	x10, x11, [sp, #40]
  405f9c:	ldp	x8, x9, [x5, #288]
  405fa0:	stp	x8, x9, [sp, #56]
  405fa4:	ldr	x1, [x5, #304]
  405fa8:	str	x1, [sp, #72]
  405fac:	b.eq	405fd0 <__fxstatat@plt+0x4430>  // b.none
  405fb0:	mov	x5, x2
  405fb4:	mov	x1, x3
  405fb8:	mov	x2, x4
  405fbc:	add	x3, sp, #0x18
  405fc0:	stp	x6, x5, [sp, #64]
  405fc4:	bl	4048d8 <__fxstatat@plt+0x2d38>
  405fc8:	ldp	x29, x30, [sp], #80
  405fcc:	ret
  405fd0:	bl	4019a0 <abort@plt>
  405fd4:	nop
  405fd8:	sub	sp, sp, #0xb0
  405fdc:	cmp	x0, #0x0
  405fe0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405fe4:	stp	x29, x30, [sp, #16]
  405fe8:	add	x29, sp, #0x10
  405fec:	stp	x21, x22, [sp, #48]
  405ff0:	adrp	x22, 420000 <__fxstatat@plt+0x1e460>
  405ff4:	add	x22, x22, #0x310
  405ff8:	mov	x21, x0
  405ffc:	stp	x19, x20, [sp, #32]
  406000:	mov	w19, #0xa                   	// #10
  406004:	ldp	x4, x5, [x22, #256]
  406008:	stp	x4, x5, [sp, #120]
  40600c:	ldp	x4, x5, [x22, #272]
  406010:	stp	x23, x24, [sp, #64]
  406014:	ldp	x6, x7, [x22, #288]
  406018:	stp	x25, x26, [sp, #80]
  40601c:	ldr	x0, [x22, #304]
  406020:	str	x27, [sp, #96]
  406024:	str	w19, [sp, #120]
  406028:	stp	x4, x5, [sp, #136]
  40602c:	stp	x6, x7, [sp, #152]
  406030:	str	x0, [sp, #168]
  406034:	b.eq	406184 <__fxstatat@plt+0x45e4>  // b.none
  406038:	adrp	x27, 420000 <__fxstatat@plt+0x1e460>
  40603c:	add	x26, x27, #0x248
  406040:	mov	x20, x1
  406044:	mov	x24, x2
  406048:	stp	x21, x1, [sp, #160]
  40604c:	bl	401b50 <__errno_location@plt>
  406050:	ldr	w1, [x26, #8]
  406054:	mov	w4, w19
  406058:	ldr	w25, [x0]
  40605c:	ldr	x19, [x27, #584]
  406060:	mov	x23, x0
  406064:	cmp	w1, #0x0
  406068:	b.gt	4060b8 <__fxstatat@plt+0x4518>
  40606c:	add	x0, x26, #0x10
  406070:	cmp	x19, x0
  406074:	b.eq	406164 <__fxstatat@plt+0x45c4>  // b.none
  406078:	mov	x0, x19
  40607c:	mov	x1, #0x10                  	// #16
  406080:	bl	407378 <__fxstatat@plt+0x57d8>
  406084:	mov	x19, x0
  406088:	str	x0, [x27, #584]
  40608c:	ldr	w0, [x26, #8]
  406090:	mov	w20, #0x1                   	// #1
  406094:	mov	w1, #0x0                   	// #0
  406098:	sub	w2, w20, w0
  40609c:	add	x0, x19, w0, sxtw #4
  4060a0:	sbfiz	x2, x2, #4, #32
  4060a4:	bl	401900 <memset@plt>
  4060a8:	ldr	w4, [sp, #120]
  4060ac:	str	w20, [x26, #8]
  4060b0:	ldr	x21, [sp, #160]
  4060b4:	ldr	x20, [sp, #168]
  4060b8:	mov	x7, x21
  4060bc:	ldp	x27, x21, [x19]
  4060c0:	str	x20, [sp]
  4060c4:	ldr	w26, [sp, #124]
  4060c8:	add	x6, sp, #0x80
  4060cc:	mov	x2, x24
  4060d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4060d4:	orr	w26, w26, #0x1
  4060d8:	mov	w5, w26
  4060dc:	mov	x1, x27
  4060e0:	mov	x0, x21
  4060e4:	bl	403738 <__fxstatat@plt+0x1b98>
  4060e8:	cmp	x27, x0
  4060ec:	b.hi	40613c <__fxstatat@plt+0x459c>  // b.pmore
  4060f0:	add	x20, x0, #0x1
  4060f4:	str	x20, [x19]
  4060f8:	cmp	x21, x22
  4060fc:	b.eq	406108 <__fxstatat@plt+0x4568>  // b.none
  406100:	mov	x0, x21
  406104:	bl	401a40 <free@plt>
  406108:	mov	x0, x20
  40610c:	bl	407348 <__fxstatat@plt+0x57a8>
  406110:	ldp	x7, x1, [sp, #160]
  406114:	str	x0, [x19, #8]
  406118:	ldr	w4, [sp, #120]
  40611c:	mov	x21, x0
  406120:	str	x1, [sp]
  406124:	add	x6, sp, #0x80
  406128:	mov	w5, w26
  40612c:	mov	x2, x24
  406130:	mov	x1, x20
  406134:	mov	x3, #0xffffffffffffffff    	// #-1
  406138:	bl	403738 <__fxstatat@plt+0x1b98>
  40613c:	mov	x0, x21
  406140:	ldp	x29, x30, [sp, #16]
  406144:	ldp	x19, x20, [sp, #32]
  406148:	ldp	x21, x22, [sp, #48]
  40614c:	ldr	x27, [sp, #96]
  406150:	str	w25, [x23]
  406154:	ldp	x23, x24, [sp, #64]
  406158:	ldp	x25, x26, [sp, #80]
  40615c:	add	sp, sp, #0xb0
  406160:	ret
  406164:	mov	x1, #0x10                  	// #16
  406168:	mov	x0, #0x0                   	// #0
  40616c:	bl	407378 <__fxstatat@plt+0x57d8>
  406170:	mov	x19, x0
  406174:	str	x0, [x27, #584]
  406178:	ldp	x0, x1, [x26, #16]
  40617c:	stp	x0, x1, [x19]
  406180:	b	40608c <__fxstatat@plt+0x44ec>
  406184:	bl	4019a0 <abort@plt>
  406188:	sub	sp, sp, #0xb0
  40618c:	cmp	x0, #0x0
  406190:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406194:	stp	x29, x30, [sp, #16]
  406198:	add	x29, sp, #0x10
  40619c:	stp	x21, x22, [sp, #48]
  4061a0:	adrp	x22, 420000 <__fxstatat@plt+0x1e460>
  4061a4:	add	x22, x22, #0x310
  4061a8:	mov	x21, x0
  4061ac:	stp	x19, x20, [sp, #32]
  4061b0:	mov	w19, #0xa                   	// #10
  4061b4:	ldp	x6, x7, [x22, #256]
  4061b8:	stp	x6, x7, [sp, #120]
  4061bc:	add	x4, x22, #0x100
  4061c0:	ldp	x6, x7, [x4, #16]
  4061c4:	stp	x23, x24, [sp, #64]
  4061c8:	ldp	x8, x9, [x4, #32]
  4061cc:	stp	x25, x26, [sp, #80]
  4061d0:	ldr	x0, [x4, #48]
  4061d4:	stp	x27, x28, [sp, #96]
  4061d8:	str	w19, [sp, #120]
  4061dc:	stp	x6, x7, [sp, #136]
  4061e0:	stp	x8, x9, [sp, #152]
  4061e4:	str	x0, [sp, #168]
  4061e8:	b.eq	40633c <__fxstatat@plt+0x479c>  // b.none
  4061ec:	adrp	x28, 420000 <__fxstatat@plt+0x1e460>
  4061f0:	add	x27, x28, #0x248
  4061f4:	mov	x20, x1
  4061f8:	mov	x24, x2
  4061fc:	mov	x25, x3
  406200:	stp	x21, x1, [sp, #160]
  406204:	bl	401b50 <__errno_location@plt>
  406208:	ldr	w1, [x27, #8]
  40620c:	mov	w4, w19
  406210:	ldr	w26, [x0]
  406214:	mov	x23, x0
  406218:	ldr	x19, [x28, #584]
  40621c:	cmp	w1, #0x0
  406220:	b.gt	406270 <__fxstatat@plt+0x46d0>
  406224:	add	x0, x27, #0x10
  406228:	cmp	x19, x0
  40622c:	b.eq	40631c <__fxstatat@plt+0x477c>  // b.none
  406230:	mov	x0, x19
  406234:	mov	x1, #0x10                  	// #16
  406238:	bl	407378 <__fxstatat@plt+0x57d8>
  40623c:	mov	x19, x0
  406240:	str	x0, [x28, #584]
  406244:	ldr	w0, [x27, #8]
  406248:	mov	w20, #0x1                   	// #1
  40624c:	mov	w1, #0x0                   	// #0
  406250:	sub	w2, w20, w0
  406254:	add	x0, x19, w0, sxtw #4
  406258:	sbfiz	x2, x2, #4, #32
  40625c:	bl	401900 <memset@plt>
  406260:	ldr	w4, [sp, #120]
  406264:	str	w20, [x27, #8]
  406268:	ldr	x21, [sp, #160]
  40626c:	ldr	x20, [sp, #168]
  406270:	mov	x7, x21
  406274:	ldp	x28, x21, [x19]
  406278:	str	x20, [sp]
  40627c:	ldr	w27, [sp, #124]
  406280:	add	x6, sp, #0x80
  406284:	mov	x3, x25
  406288:	mov	x2, x24
  40628c:	orr	w27, w27, #0x1
  406290:	mov	w5, w27
  406294:	mov	x1, x28
  406298:	mov	x0, x21
  40629c:	bl	403738 <__fxstatat@plt+0x1b98>
  4062a0:	cmp	x28, x0
  4062a4:	b.hi	4062f4 <__fxstatat@plt+0x4754>  // b.pmore
  4062a8:	add	x20, x0, #0x1
  4062ac:	str	x20, [x19]
  4062b0:	cmp	x21, x22
  4062b4:	b.eq	4062c0 <__fxstatat@plt+0x4720>  // b.none
  4062b8:	mov	x0, x21
  4062bc:	bl	401a40 <free@plt>
  4062c0:	mov	x0, x20
  4062c4:	bl	407348 <__fxstatat@plt+0x57a8>
  4062c8:	ldp	x7, x1, [sp, #160]
  4062cc:	str	x0, [x19, #8]
  4062d0:	ldr	w4, [sp, #120]
  4062d4:	mov	x21, x0
  4062d8:	str	x1, [sp]
  4062dc:	add	x6, sp, #0x80
  4062e0:	mov	w5, w27
  4062e4:	mov	x3, x25
  4062e8:	mov	x2, x24
  4062ec:	mov	x1, x20
  4062f0:	bl	403738 <__fxstatat@plt+0x1b98>
  4062f4:	mov	x0, x21
  4062f8:	ldp	x29, x30, [sp, #16]
  4062fc:	ldp	x19, x20, [sp, #32]
  406300:	ldp	x21, x22, [sp, #48]
  406304:	ldp	x27, x28, [sp, #96]
  406308:	str	w26, [x23]
  40630c:	ldp	x23, x24, [sp, #64]
  406310:	ldp	x25, x26, [sp, #80]
  406314:	add	sp, sp, #0xb0
  406318:	ret
  40631c:	mov	x1, #0x10                  	// #16
  406320:	mov	x0, #0x0                   	// #0
  406324:	bl	407378 <__fxstatat@plt+0x57d8>
  406328:	mov	x19, x0
  40632c:	str	x0, [x28, #584]
  406330:	ldp	x0, x1, [x27, #16]
  406334:	stp	x0, x1, [x19]
  406338:	b	406244 <__fxstatat@plt+0x46a4>
  40633c:	bl	4019a0 <abort@plt>
  406340:	sub	sp, sp, #0x80
  406344:	stp	x29, x30, [sp, #16]
  406348:	add	x29, sp, #0x10
  40634c:	stp	x19, x20, [sp, #32]
  406350:	mov	w19, w0
  406354:	stp	x21, x22, [sp, #48]
  406358:	stp	x23, x24, [sp, #64]
  40635c:	mov	x23, x1
  406360:	mov	x24, x2
  406364:	stp	x25, x26, [sp, #80]
  406368:	adrp	x26, 420000 <__fxstatat@plt+0x1e460>
  40636c:	stp	x27, x28, [sp, #96]
  406370:	bl	401b50 <__errno_location@plt>
  406374:	mov	x22, x0
  406378:	ldr	w0, [x0]
  40637c:	str	w0, [sp, #124]
  406380:	ldr	x21, [x26, #584]
  406384:	tbnz	w19, #31, 4064c8 <__fxstatat@plt+0x4928>
  406388:	add	x20, x26, #0x248
  40638c:	ldr	w0, [x20, #8]
  406390:	cmp	w19, w0
  406394:	b.lt	4063e4 <__fxstatat@plt+0x4844>  // b.tstop
  406398:	mov	w0, #0x7fffffff            	// #2147483647
  40639c:	cmp	w19, w0
  4063a0:	b.eq	4064c4 <__fxstatat@plt+0x4924>  // b.none
  4063a4:	add	w27, w19, #0x1
  4063a8:	add	x0, x20, #0x10
  4063ac:	cmp	x21, x0
  4063b0:	sbfiz	x1, x27, #4, #32
  4063b4:	b.eq	4064a8 <__fxstatat@plt+0x4908>  // b.none
  4063b8:	mov	x0, x21
  4063bc:	bl	407378 <__fxstatat@plt+0x57d8>
  4063c0:	mov	x21, x0
  4063c4:	str	x0, [x26, #584]
  4063c8:	ldr	w0, [x20, #8]
  4063cc:	mov	w1, #0x0                   	// #0
  4063d0:	sub	w2, w27, w0
  4063d4:	add	x0, x21, w0, sxtw #4
  4063d8:	sbfiz	x2, x2, #4, #32
  4063dc:	bl	401900 <memset@plt>
  4063e0:	str	w27, [x20, #8]
  4063e4:	sbfiz	x19, x19, #4, #32
  4063e8:	add	x6, x20, #0x28
  4063ec:	add	x26, x21, x19
  4063f0:	mov	x3, x24
  4063f4:	ldp	x7, x0, [x20, #72]
  4063f8:	mov	x2, x23
  4063fc:	ldp	w4, w5, [x20, #32]
  406400:	ldr	x27, [x21, x19]
  406404:	orr	w25, w5, #0x1
  406408:	ldr	x28, [x26, #8]
  40640c:	str	x0, [sp]
  406410:	mov	x1, x27
  406414:	mov	w5, w25
  406418:	mov	x0, x28
  40641c:	bl	403738 <__fxstatat@plt+0x1b98>
  406420:	cmp	x27, x0
  406424:	b.hi	40647c <__fxstatat@plt+0x48dc>  // b.pmore
  406428:	add	x27, x0, #0x1
  40642c:	str	x27, [x21, x19]
  406430:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  406434:	add	x0, x0, #0x310
  406438:	cmp	x28, x0
  40643c:	b.eq	406448 <__fxstatat@plt+0x48a8>  // b.none
  406440:	mov	x0, x28
  406444:	bl	401a40 <free@plt>
  406448:	mov	x0, x27
  40644c:	bl	407348 <__fxstatat@plt+0x57a8>
  406450:	ldp	x7, x1, [x20, #72]
  406454:	str	x0, [x26, #8]
  406458:	ldr	w4, [x20, #32]
  40645c:	mov	x28, x0
  406460:	str	x1, [sp]
  406464:	mov	w5, w25
  406468:	mov	x3, x24
  40646c:	mov	x2, x23
  406470:	add	x6, x20, #0x28
  406474:	mov	x1, x27
  406478:	bl	403738 <__fxstatat@plt+0x1b98>
  40647c:	ldr	w0, [sp, #124]
  406480:	ldp	x29, x30, [sp, #16]
  406484:	ldp	x19, x20, [sp, #32]
  406488:	ldp	x23, x24, [sp, #64]
  40648c:	ldp	x25, x26, [sp, #80]
  406490:	str	w0, [x22]
  406494:	mov	x0, x28
  406498:	ldp	x21, x22, [sp, #48]
  40649c:	ldp	x27, x28, [sp, #96]
  4064a0:	add	sp, sp, #0x80
  4064a4:	ret
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	bl	407378 <__fxstatat@plt+0x57d8>
  4064b0:	mov	x21, x0
  4064b4:	str	x0, [x26, #584]
  4064b8:	ldp	x0, x1, [x20, #16]
  4064bc:	stp	x0, x1, [x21]
  4064c0:	b	4063c8 <__fxstatat@plt+0x4828>
  4064c4:	bl	407510 <__fxstatat@plt+0x5970>
  4064c8:	bl	4019a0 <abort@plt>
  4064cc:	nop
  4064d0:	sub	sp, sp, #0x70
  4064d4:	stp	x29, x30, [sp, #16]
  4064d8:	add	x29, sp, #0x10
  4064dc:	stp	x19, x20, [sp, #32]
  4064e0:	stp	x21, x22, [sp, #48]
  4064e4:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4064e8:	add	x19, x21, #0x248
  4064ec:	stp	x23, x24, [sp, #64]
  4064f0:	mov	x24, x0
  4064f4:	stp	x25, x26, [sp, #80]
  4064f8:	mov	x25, x1
  4064fc:	str	x27, [sp, #96]
  406500:	bl	401b50 <__errno_location@plt>
  406504:	mov	x23, x0
  406508:	ldr	w0, [x19, #8]
  40650c:	ldr	x20, [x21, #584]
  406510:	cmp	w0, #0x0
  406514:	ldr	w26, [x23]
  406518:	b.gt	40655c <__fxstatat@plt+0x49bc>
  40651c:	add	x0, x19, #0x10
  406520:	cmp	x20, x0
  406524:	b.eq	406610 <__fxstatat@plt+0x4a70>  // b.none
  406528:	mov	x0, x20
  40652c:	mov	x1, #0x10                  	// #16
  406530:	bl	407378 <__fxstatat@plt+0x57d8>
  406534:	mov	x20, x0
  406538:	str	x0, [x21, #584]
  40653c:	ldr	w0, [x19, #8]
  406540:	mov	w21, #0x1                   	// #1
  406544:	mov	w1, #0x0                   	// #0
  406548:	sub	w2, w21, w0
  40654c:	add	x0, x20, w0, sxtw #4
  406550:	sbfiz	x2, x2, #4, #32
  406554:	bl	401900 <memset@plt>
  406558:	str	w21, [x19, #8]
  40655c:	ldp	x21, x22, [x20]
  406560:	add	x6, x19, #0x28
  406564:	ldp	x7, x0, [x19, #72]
  406568:	str	x0, [sp]
  40656c:	ldp	w4, w27, [x19, #32]
  406570:	mov	x3, x25
  406574:	mov	x2, x24
  406578:	mov	x1, x21
  40657c:	orr	w27, w27, #0x1
  406580:	mov	x0, x22
  406584:	mov	w5, w27
  406588:	bl	403738 <__fxstatat@plt+0x1b98>
  40658c:	cmp	x21, x0
  406590:	b.hi	4065e8 <__fxstatat@plt+0x4a48>  // b.pmore
  406594:	add	x21, x0, #0x1
  406598:	str	x21, [x20]
  40659c:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  4065a0:	add	x0, x0, #0x310
  4065a4:	cmp	x22, x0
  4065a8:	b.eq	4065b4 <__fxstatat@plt+0x4a14>  // b.none
  4065ac:	mov	x0, x22
  4065b0:	bl	401a40 <free@plt>
  4065b4:	mov	x0, x21
  4065b8:	bl	407348 <__fxstatat@plt+0x57a8>
  4065bc:	ldp	x7, x1, [x19, #72]
  4065c0:	str	x0, [x20, #8]
  4065c4:	ldr	w4, [x19, #32]
  4065c8:	mov	x22, x0
  4065cc:	str	x1, [sp]
  4065d0:	mov	w5, w27
  4065d4:	mov	x3, x25
  4065d8:	mov	x2, x24
  4065dc:	add	x6, x19, #0x28
  4065e0:	mov	x1, x21
  4065e4:	bl	403738 <__fxstatat@plt+0x1b98>
  4065e8:	mov	x0, x22
  4065ec:	ldp	x29, x30, [sp, #16]
  4065f0:	ldp	x19, x20, [sp, #32]
  4065f4:	ldp	x21, x22, [sp, #48]
  4065f8:	ldr	x27, [sp, #96]
  4065fc:	str	w26, [x23]
  406600:	ldp	x23, x24, [sp, #64]
  406604:	ldp	x25, x26, [sp, #80]
  406608:	add	sp, sp, #0x70
  40660c:	ret
  406610:	mov	x1, #0x10                  	// #16
  406614:	mov	x0, #0x0                   	// #0
  406618:	bl	407378 <__fxstatat@plt+0x57d8>
  40661c:	mov	x20, x0
  406620:	str	x0, [x21, #584]
  406624:	ldp	x0, x1, [x19, #16]
  406628:	stp	x0, x1, [x20]
  40662c:	b	40653c <__fxstatat@plt+0x499c>
  406630:	sub	sp, sp, #0x70
  406634:	stp	x29, x30, [sp, #16]
  406638:	add	x29, sp, #0x10
  40663c:	stp	x21, x22, [sp, #48]
  406640:	adrp	x22, 420000 <__fxstatat@plt+0x1e460>
  406644:	stp	x19, x20, [sp, #32]
  406648:	mov	w19, w0
  40664c:	stp	x23, x24, [sp, #64]
  406650:	mov	x24, x1
  406654:	stp	x25, x26, [sp, #80]
  406658:	stp	x27, x28, [sp, #96]
  40665c:	bl	401b50 <__errno_location@plt>
  406660:	ldr	w25, [x0]
  406664:	ldr	x21, [x22, #584]
  406668:	tbnz	w19, #31, 4067ac <__fxstatat@plt+0x4c0c>
  40666c:	add	x20, x22, #0x248
  406670:	mov	x23, x0
  406674:	ldr	w0, [x20, #8]
  406678:	cmp	w19, w0
  40667c:	b.lt	4066cc <__fxstatat@plt+0x4b2c>  // b.tstop
  406680:	mov	w0, #0x7fffffff            	// #2147483647
  406684:	cmp	w19, w0
  406688:	b.eq	4067a8 <__fxstatat@plt+0x4c08>  // b.none
  40668c:	add	w26, w19, #0x1
  406690:	add	x0, x20, #0x10
  406694:	cmp	x21, x0
  406698:	sbfiz	x1, x26, #4, #32
  40669c:	b.eq	40678c <__fxstatat@plt+0x4bec>  // b.none
  4066a0:	mov	x0, x21
  4066a4:	bl	407378 <__fxstatat@plt+0x57d8>
  4066a8:	mov	x21, x0
  4066ac:	str	x0, [x22, #584]
  4066b0:	ldr	w0, [x20, #8]
  4066b4:	mov	w1, #0x0                   	// #0
  4066b8:	sub	w2, w26, w0
  4066bc:	add	x0, x21, w0, sxtw #4
  4066c0:	sbfiz	x2, x2, #4, #32
  4066c4:	bl	401900 <memset@plt>
  4066c8:	str	w26, [x20, #8]
  4066cc:	sbfiz	x19, x19, #4, #32
  4066d0:	add	x6, x20, #0x28
  4066d4:	add	x26, x21, x19
  4066d8:	mov	x2, x24
  4066dc:	ldp	x7, x0, [x20, #72]
  4066e0:	mov	x3, #0xffffffffffffffff    	// #-1
  4066e4:	ldp	w4, w28, [x20, #32]
  4066e8:	ldr	x22, [x21, x19]
  4066ec:	orr	w28, w28, #0x1
  4066f0:	ldr	x27, [x26, #8]
  4066f4:	str	x0, [sp]
  4066f8:	mov	x1, x22
  4066fc:	mov	w5, w28
  406700:	mov	x0, x27
  406704:	bl	403738 <__fxstatat@plt+0x1b98>
  406708:	cmp	x22, x0
  40670c:	b.hi	406764 <__fxstatat@plt+0x4bc4>  // b.pmore
  406710:	add	x22, x0, #0x1
  406714:	str	x22, [x21, x19]
  406718:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  40671c:	add	x0, x0, #0x310
  406720:	cmp	x27, x0
  406724:	b.eq	406730 <__fxstatat@plt+0x4b90>  // b.none
  406728:	mov	x0, x27
  40672c:	bl	401a40 <free@plt>
  406730:	mov	x0, x22
  406734:	bl	407348 <__fxstatat@plt+0x57a8>
  406738:	ldp	x7, x1, [x20, #72]
  40673c:	str	x0, [x26, #8]
  406740:	ldr	w4, [x20, #32]
  406744:	mov	x27, x0
  406748:	str	x1, [sp]
  40674c:	mov	w5, w28
  406750:	mov	x2, x24
  406754:	add	x6, x20, #0x28
  406758:	mov	x1, x22
  40675c:	mov	x3, #0xffffffffffffffff    	// #-1
  406760:	bl	403738 <__fxstatat@plt+0x1b98>
  406764:	mov	x0, x27
  406768:	ldp	x29, x30, [sp, #16]
  40676c:	ldp	x19, x20, [sp, #32]
  406770:	ldp	x21, x22, [sp, #48]
  406774:	ldp	x27, x28, [sp, #96]
  406778:	str	w25, [x23]
  40677c:	ldp	x23, x24, [sp, #64]
  406780:	ldp	x25, x26, [sp, #80]
  406784:	add	sp, sp, #0x70
  406788:	ret
  40678c:	mov	x0, #0x0                   	// #0
  406790:	bl	407378 <__fxstatat@plt+0x57d8>
  406794:	mov	x21, x0
  406798:	str	x0, [x22, #584]
  40679c:	ldp	x0, x1, [x20, #16]
  4067a0:	stp	x0, x1, [x21]
  4067a4:	b	4066b0 <__fxstatat@plt+0x4b10>
  4067a8:	bl	407510 <__fxstatat@plt+0x5970>
  4067ac:	bl	4019a0 <abort@plt>
  4067b0:	sub	sp, sp, #0x60
  4067b4:	stp	x29, x30, [sp, #16]
  4067b8:	add	x29, sp, #0x10
  4067bc:	stp	x19, x20, [sp, #32]
  4067c0:	stp	x21, x22, [sp, #48]
  4067c4:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  4067c8:	add	x19, x21, #0x248
  4067cc:	stp	x23, x24, [sp, #64]
  4067d0:	mov	x24, x0
  4067d4:	stp	x25, x26, [sp, #80]
  4067d8:	bl	401b50 <__errno_location@plt>
  4067dc:	mov	x23, x0
  4067e0:	ldr	w0, [x19, #8]
  4067e4:	ldr	x20, [x21, #584]
  4067e8:	cmp	w0, #0x0
  4067ec:	ldr	w25, [x23]
  4067f0:	b.gt	406834 <__fxstatat@plt+0x4c94>
  4067f4:	add	x0, x19, #0x10
  4067f8:	cmp	x20, x0
  4067fc:	b.eq	4068e4 <__fxstatat@plt+0x4d44>  // b.none
  406800:	mov	x0, x20
  406804:	mov	x1, #0x10                  	// #16
  406808:	bl	407378 <__fxstatat@plt+0x57d8>
  40680c:	mov	x20, x0
  406810:	str	x0, [x21, #584]
  406814:	ldr	w0, [x19, #8]
  406818:	mov	w21, #0x1                   	// #1
  40681c:	mov	w1, #0x0                   	// #0
  406820:	sub	w2, w21, w0
  406824:	add	x0, x20, w0, sxtw #4
  406828:	sbfiz	x2, x2, #4, #32
  40682c:	bl	401900 <memset@plt>
  406830:	str	w21, [x19, #8]
  406834:	ldp	x21, x22, [x20]
  406838:	add	x6, x19, #0x28
  40683c:	ldp	x7, x0, [x19, #72]
  406840:	str	x0, [sp]
  406844:	ldp	w4, w26, [x19, #32]
  406848:	mov	x2, x24
  40684c:	mov	x1, x21
  406850:	mov	x0, x22
  406854:	orr	w26, w26, #0x1
  406858:	mov	x3, #0xffffffffffffffff    	// #-1
  40685c:	mov	w5, w26
  406860:	bl	403738 <__fxstatat@plt+0x1b98>
  406864:	cmp	x21, x0
  406868:	b.hi	4068c0 <__fxstatat@plt+0x4d20>  // b.pmore
  40686c:	add	x21, x0, #0x1
  406870:	str	x21, [x20]
  406874:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  406878:	add	x0, x0, #0x310
  40687c:	cmp	x22, x0
  406880:	b.eq	40688c <__fxstatat@plt+0x4cec>  // b.none
  406884:	mov	x0, x22
  406888:	bl	401a40 <free@plt>
  40688c:	mov	x0, x21
  406890:	bl	407348 <__fxstatat@plt+0x57a8>
  406894:	ldp	x7, x1, [x19, #72]
  406898:	str	x0, [x20, #8]
  40689c:	ldr	w4, [x19, #32]
  4068a0:	mov	x22, x0
  4068a4:	str	x1, [sp]
  4068a8:	mov	w5, w26
  4068ac:	mov	x2, x24
  4068b0:	add	x6, x19, #0x28
  4068b4:	mov	x1, x21
  4068b8:	mov	x3, #0xffffffffffffffff    	// #-1
  4068bc:	bl	403738 <__fxstatat@plt+0x1b98>
  4068c0:	mov	x0, x22
  4068c4:	ldp	x29, x30, [sp, #16]
  4068c8:	ldp	x19, x20, [sp, #32]
  4068cc:	ldp	x21, x22, [sp, #48]
  4068d0:	str	w25, [x23]
  4068d4:	ldp	x23, x24, [sp, #64]
  4068d8:	ldp	x25, x26, [sp, #80]
  4068dc:	add	sp, sp, #0x60
  4068e0:	ret
  4068e4:	mov	x1, #0x10                  	// #16
  4068e8:	mov	x0, #0x0                   	// #0
  4068ec:	bl	407378 <__fxstatat@plt+0x57d8>
  4068f0:	mov	x20, x0
  4068f4:	str	x0, [x21, #584]
  4068f8:	ldp	x0, x1, [x19, #16]
  4068fc:	stp	x0, x1, [x20]
  406900:	b	406814 <__fxstatat@plt+0x4c74>
  406904:	nop
  406908:	stp	x29, x30, [sp, #-160]!
  40690c:	adrp	x1, 40c000 <__fxstatat@plt+0xa460>
  406910:	add	x1, x1, #0x698
  406914:	mov	x29, sp
  406918:	add	x2, sp, #0x20
  40691c:	str	x19, [sp, #16]
  406920:	mov	x19, x0
  406924:	mov	w0, #0x0                   	// #0
  406928:	bl	401ad0 <__lxstat@plt>
  40692c:	cbnz	w0, 40694c <__fxstatat@plt+0x4dac>
  406930:	ldr	q0, [sp, #32]
  406934:	mov	x0, x19
  406938:	ext	v0.16b, v0.16b, v0.16b, #8
  40693c:	str	q0, [x19]
  406940:	ldr	x19, [sp, #16]
  406944:	ldp	x29, x30, [sp], #160
  406948:	ret
  40694c:	mov	x0, #0x0                   	// #0
  406950:	ldr	x19, [sp, #16]
  406954:	ldp	x29, x30, [sp], #160
  406958:	ret
  40695c:	nop
  406960:	sub	sp, sp, #0x50
  406964:	stp	x29, x30, [sp, #32]
  406968:	add	x29, sp, #0x20
  40696c:	stp	x19, x20, [sp, #48]
  406970:	mov	x19, x5
  406974:	mov	x20, x4
  406978:	str	x21, [sp, #64]
  40697c:	mov	x5, x3
  406980:	mov	x21, x0
  406984:	cbz	x1, 406b60 <__fxstatat@plt+0x4fc0>
  406988:	mov	x4, x2
  40698c:	mov	x3, x1
  406990:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  406994:	mov	w1, #0x1                   	// #1
  406998:	add	x2, x2, #0x1d8
  40699c:	bl	4019f0 <__fprintf_chk@plt>
  4069a0:	mov	w2, #0x5                   	// #5
  4069a4:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  4069a8:	mov	x0, #0x0                   	// #0
  4069ac:	add	x1, x1, #0x1f0
  4069b0:	bl	401af0 <dcgettext@plt>
  4069b4:	mov	x3, x0
  4069b8:	mov	w4, #0x7e3                 	// #2019
  4069bc:	mov	w1, #0x1                   	// #1
  4069c0:	mov	x0, x21
  4069c4:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  4069c8:	add	x2, x2, #0x4f0
  4069cc:	bl	4019f0 <__fprintf_chk@plt>
  4069d0:	mov	w2, #0x5                   	// #5
  4069d4:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  4069d8:	mov	x0, #0x0                   	// #0
  4069dc:	add	x1, x1, #0x1f8
  4069e0:	bl	401af0 <dcgettext@plt>
  4069e4:	mov	x1, x21
  4069e8:	bl	401b00 <fputs_unlocked@plt>
  4069ec:	cmp	x19, #0x5
  4069f0:	b.eq	406b7c <__fxstatat@plt+0x4fdc>  // b.none
  4069f4:	b.hi	406a48 <__fxstatat@plt+0x4ea8>  // b.pmore
  4069f8:	cmp	x19, #0x2
  4069fc:	b.eq	406bbc <__fxstatat@plt+0x501c>  // b.none
  406a00:	b.ls	406abc <__fxstatat@plt+0x4f1c>  // b.plast
  406a04:	cmp	x19, #0x3
  406a08:	b.eq	406c3c <__fxstatat@plt+0x509c>  // b.none
  406a0c:	mov	w2, #0x5                   	// #5
  406a10:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406a14:	mov	x0, #0x0                   	// #0
  406a18:	add	x1, x1, #0x310
  406a1c:	bl	401af0 <dcgettext@plt>
  406a20:	mov	x2, x0
  406a24:	ldp	x3, x4, [x20]
  406a28:	mov	x0, x21
  406a2c:	ldp	x5, x6, [x20, #16]
  406a30:	mov	w1, #0x1                   	// #1
  406a34:	ldp	x29, x30, [sp, #32]
  406a38:	ldp	x19, x20, [sp, #48]
  406a3c:	ldr	x21, [sp, #64]
  406a40:	add	sp, sp, #0x50
  406a44:	b	4019f0 <__fprintf_chk@plt>
  406a48:	cmp	x19, #0x8
  406a4c:	b.eq	406c78 <__fxstatat@plt+0x50d8>  // b.none
  406a50:	b.ls	406b00 <__fxstatat@plt+0x4f60>  // b.plast
  406a54:	cmp	x19, #0x9
  406a58:	b.ne	406c2c <__fxstatat@plt+0x508c>  // b.any
  406a5c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406a60:	add	x1, x1, #0x3e0
  406a64:	mov	w2, #0x5                   	// #5
  406a68:	mov	x0, #0x0                   	// #0
  406a6c:	bl	401af0 <dcgettext@plt>
  406a70:	ldp	x7, x8, [x20, #32]
  406a74:	mov	x2, x0
  406a78:	ldp	x3, x4, [x20]
  406a7c:	mov	x0, x21
  406a80:	ldp	x5, x6, [x20, #16]
  406a84:	str	x8, [sp]
  406a88:	mov	w1, #0x1                   	// #1
  406a8c:	ldr	x8, [x20, #48]
  406a90:	str	x8, [sp, #8]
  406a94:	ldr	x8, [x20, #56]
  406a98:	str	x8, [sp, #16]
  406a9c:	ldr	x8, [x20, #64]
  406aa0:	str	x8, [sp, #24]
  406aa4:	bl	4019f0 <__fprintf_chk@plt>
  406aa8:	ldp	x29, x30, [sp, #32]
  406aac:	ldp	x19, x20, [sp, #48]
  406ab0:	ldr	x21, [sp, #64]
  406ab4:	add	sp, sp, #0x50
  406ab8:	ret
  406abc:	cbz	x19, 406b4c <__fxstatat@plt+0x4fac>
  406ac0:	cmp	x19, #0x1
  406ac4:	b.ne	406c2c <__fxstatat@plt+0x508c>  // b.any
  406ac8:	mov	w2, #0x5                   	// #5
  406acc:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406ad0:	mov	x0, #0x0                   	// #0
  406ad4:	add	x1, x1, #0x2c8
  406ad8:	bl	401af0 <dcgettext@plt>
  406adc:	mov	x2, x0
  406ae0:	mov	w1, w19
  406ae4:	mov	x0, x21
  406ae8:	ldr	x3, [x20]
  406aec:	ldp	x29, x30, [sp, #32]
  406af0:	ldp	x19, x20, [sp, #48]
  406af4:	ldr	x21, [sp, #64]
  406af8:	add	sp, sp, #0x50
  406afc:	b	4019f0 <__fprintf_chk@plt>
  406b00:	cmp	x19, #0x6
  406b04:	b.eq	406bf4 <__fxstatat@plt+0x5054>  // b.none
  406b08:	cmp	x19, #0x7
  406b0c:	b.ne	406c2c <__fxstatat@plt+0x508c>  // b.any
  406b10:	mov	w2, #0x5                   	// #5
  406b14:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406b18:	mov	x0, #0x0                   	// #0
  406b1c:	add	x1, x1, #0x380
  406b20:	bl	401af0 <dcgettext@plt>
  406b24:	mov	x2, x0
  406b28:	ldp	x7, x8, [x20, #32]
  406b2c:	mov	x0, x21
  406b30:	ldp	x3, x4, [x20]
  406b34:	mov	w1, #0x1                   	// #1
  406b38:	ldp	x5, x6, [x20, #16]
  406b3c:	str	x8, [sp]
  406b40:	ldr	x8, [x20, #48]
  406b44:	str	x8, [sp, #8]
  406b48:	bl	4019f0 <__fprintf_chk@plt>
  406b4c:	ldp	x29, x30, [sp, #32]
  406b50:	ldp	x19, x20, [sp, #48]
  406b54:	ldr	x21, [sp, #64]
  406b58:	add	sp, sp, #0x50
  406b5c:	ret
  406b60:	mov	x4, x3
  406b64:	mov	w1, #0x1                   	// #1
  406b68:	mov	x3, x2
  406b6c:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  406b70:	add	x2, x2, #0x1e8
  406b74:	bl	4019f0 <__fprintf_chk@plt>
  406b78:	b	4069a0 <__fxstatat@plt+0x4e00>
  406b7c:	mov	w2, w19
  406b80:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406b84:	mov	x0, #0x0                   	// #0
  406b88:	add	x1, x1, #0x330
  406b8c:	bl	401af0 <dcgettext@plt>
  406b90:	mov	x2, x0
  406b94:	ldp	x3, x4, [x20]
  406b98:	mov	x0, x21
  406b9c:	ldp	x5, x6, [x20, #16]
  406ba0:	mov	w1, #0x1                   	// #1
  406ba4:	ldp	x29, x30, [sp, #32]
  406ba8:	ldr	x7, [x20, #32]
  406bac:	ldp	x19, x20, [sp, #48]
  406bb0:	ldr	x21, [sp, #64]
  406bb4:	add	sp, sp, #0x50
  406bb8:	b	4019f0 <__fprintf_chk@plt>
  406bbc:	mov	w2, #0x5                   	// #5
  406bc0:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406bc4:	mov	x0, #0x0                   	// #0
  406bc8:	add	x1, x1, #0x2d8
  406bcc:	bl	401af0 <dcgettext@plt>
  406bd0:	mov	x2, x0
  406bd4:	ldp	x3, x4, [x20]
  406bd8:	mov	x0, x21
  406bdc:	ldp	x29, x30, [sp, #32]
  406be0:	mov	w1, #0x1                   	// #1
  406be4:	ldp	x19, x20, [sp, #48]
  406be8:	ldr	x21, [sp, #64]
  406bec:	add	sp, sp, #0x50
  406bf0:	b	4019f0 <__fprintf_chk@plt>
  406bf4:	mov	w2, #0x5                   	// #5
  406bf8:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406bfc:	mov	x0, #0x0                   	// #0
  406c00:	add	x1, x1, #0x358
  406c04:	bl	401af0 <dcgettext@plt>
  406c08:	mov	x2, x0
  406c0c:	ldp	x3, x4, [x20]
  406c10:	mov	x0, x21
  406c14:	ldp	x5, x6, [x20, #16]
  406c18:	mov	w1, #0x1                   	// #1
  406c1c:	ldp	x7, x8, [x20, #32]
  406c20:	str	x8, [sp]
  406c24:	bl	4019f0 <__fprintf_chk@plt>
  406c28:	b	406b4c <__fxstatat@plt+0x4fac>
  406c2c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406c30:	mov	w2, #0x5                   	// #5
  406c34:	add	x1, x1, #0x418
  406c38:	b	406a68 <__fxstatat@plt+0x4ec8>
  406c3c:	mov	w2, #0x5                   	// #5
  406c40:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406c44:	mov	x0, #0x0                   	// #0
  406c48:	add	x1, x1, #0x2f0
  406c4c:	bl	401af0 <dcgettext@plt>
  406c50:	mov	x2, x0
  406c54:	ldp	x3, x4, [x20]
  406c58:	mov	x0, x21
  406c5c:	ldr	x5, [x20, #16]
  406c60:	mov	w1, #0x1                   	// #1
  406c64:	ldp	x29, x30, [sp, #32]
  406c68:	ldp	x19, x20, [sp, #48]
  406c6c:	ldr	x21, [sp, #64]
  406c70:	add	sp, sp, #0x50
  406c74:	b	4019f0 <__fprintf_chk@plt>
  406c78:	mov	w2, #0x5                   	// #5
  406c7c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  406c80:	mov	x0, #0x0                   	// #0
  406c84:	add	x1, x1, #0x3b0
  406c88:	bl	401af0 <dcgettext@plt>
  406c8c:	mov	x2, x0
  406c90:	ldp	x7, x8, [x20, #32]
  406c94:	mov	x0, x21
  406c98:	ldp	x3, x4, [x20]
  406c9c:	mov	w1, #0x1                   	// #1
  406ca0:	ldp	x5, x6, [x20, #16]
  406ca4:	str	x8, [sp]
  406ca8:	ldr	x8, [x20, #48]
  406cac:	str	x8, [sp, #8]
  406cb0:	ldr	x8, [x20, #56]
  406cb4:	str	x8, [sp, #16]
  406cb8:	bl	4019f0 <__fprintf_chk@plt>
  406cbc:	b	406b4c <__fxstatat@plt+0x4fac>
  406cc0:	ldr	x5, [x4]
  406cc4:	cbz	x5, 406ce0 <__fxstatat@plt+0x5140>
  406cc8:	mov	x5, #0x0                   	// #0
  406ccc:	nop
  406cd0:	add	x5, x5, #0x1
  406cd4:	ldr	x6, [x4, x5, lsl #3]
  406cd8:	cbnz	x6, 406cd0 <__fxstatat@plt+0x5130>
  406cdc:	b	406960 <__fxstatat@plt+0x4dc0>
  406ce0:	mov	x5, #0x0                   	// #0
  406ce4:	b	406960 <__fxstatat@plt+0x4dc0>
  406ce8:	stp	x29, x30, [sp, #-96]!
  406cec:	mov	x29, sp
  406cf0:	ldp	x6, x8, [x4]
  406cf4:	ldr	w7, [x4, #24]
  406cf8:	add	x5, x6, #0xf
  406cfc:	and	x5, x5, #0xfffffffffffffff8
  406d00:	tbnz	w7, #31, 406de8 <__fxstatat@plt+0x5248>
  406d04:	ldr	x4, [x6]
  406d08:	str	x4, [sp, #16]
  406d0c:	cbz	x4, 406e38 <__fxstatat@plt+0x5298>
  406d10:	add	x4, x5, #0xf
  406d14:	ldr	x5, [x5]
  406d18:	str	x5, [sp, #24]
  406d1c:	and	x4, x4, #0xfffffffffffffff8
  406d20:	cbz	x5, 406e24 <__fxstatat@plt+0x5284>
  406d24:	add	x5, x4, #0xf
  406d28:	and	x5, x5, #0xfffffffffffffff8
  406d2c:	ldr	x4, [x4]
  406d30:	str	x4, [sp, #32]
  406d34:	cbz	x4, 406dd4 <__fxstatat@plt+0x5234>
  406d38:	add	x6, x5, #0xf
  406d3c:	and	x6, x6, #0xfffffffffffffff8
  406d40:	ldr	x4, [x5]
  406d44:	str	x4, [sp, #40]
  406d48:	cbz	x4, 406e4c <__fxstatat@plt+0x52ac>
  406d4c:	ldr	x5, [x6]
  406d50:	str	x5, [sp, #48]
  406d54:	add	x4, x6, #0xf
  406d58:	and	x4, x4, #0xfffffffffffffff8
  406d5c:	cbz	x5, 406e60 <__fxstatat@plt+0x52c0>
  406d60:	add	x6, x4, #0xf
  406d64:	and	x6, x6, #0xfffffffffffffff8
  406d68:	ldr	x4, [x4]
  406d6c:	str	x4, [sp, #56]
  406d70:	cbz	x4, 406e68 <__fxstatat@plt+0x52c8>
  406d74:	ldr	x5, [x6]
  406d78:	str	x5, [sp, #64]
  406d7c:	add	x4, x6, #0xf
  406d80:	and	x4, x4, #0xfffffffffffffff8
  406d84:	cbz	x5, 406e70 <__fxstatat@plt+0x52d0>
  406d88:	add	x5, x4, #0xf
  406d8c:	and	x5, x5, #0xfffffffffffffff8
  406d90:	ldr	x4, [x4]
  406d94:	str	x4, [sp, #72]
  406d98:	cbz	x4, 406e78 <__fxstatat@plt+0x52d8>
  406d9c:	add	x6, x5, #0xf
  406da0:	and	x6, x6, #0xfffffffffffffff8
  406da4:	ldr	x4, [x5]
  406da8:	str	x4, [sp, #80]
  406dac:	cbz	x4, 406e80 <__fxstatat@plt+0x52e0>
  406db0:	ldr	x4, [x6]
  406db4:	str	x4, [sp, #88]
  406db8:	cmp	x4, #0x0
  406dbc:	cset	x5, ne  // ne = any
  406dc0:	add	x5, x5, #0x9
  406dc4:	add	x4, sp, #0x10
  406dc8:	bl	406960 <__fxstatat@plt+0x4dc0>
  406dcc:	ldp	x29, x30, [sp], #96
  406dd0:	ret
  406dd4:	add	x4, sp, #0x10
  406dd8:	mov	x5, #0x2                   	// #2
  406ddc:	bl	406960 <__fxstatat@plt+0x4dc0>
  406de0:	ldp	x29, x30, [sp], #96
  406de4:	ret
  406de8:	add	w4, w7, #0x8
  406dec:	cmp	w4, #0x0
  406df0:	b.gt	406d04 <__fxstatat@plt+0x5164>
  406df4:	ldr	x9, [x8, w7, sxtw]
  406df8:	str	x9, [sp, #16]
  406dfc:	cbz	x9, 406e38 <__fxstatat@plt+0x5298>
  406e00:	cbz	w4, 406fb0 <__fxstatat@plt+0x5410>
  406e04:	add	w9, w7, #0x10
  406e08:	cmp	w9, #0x0
  406e0c:	b.le	406e88 <__fxstatat@plt+0x52e8>
  406e10:	mov	x4, x5
  406e14:	mov	x5, x6
  406e18:	ldr	x5, [x5]
  406e1c:	str	x5, [sp, #24]
  406e20:	cbnz	x5, 406d24 <__fxstatat@plt+0x5184>
  406e24:	add	x4, sp, #0x10
  406e28:	mov	x5, #0x1                   	// #1
  406e2c:	bl	406960 <__fxstatat@plt+0x4dc0>
  406e30:	ldp	x29, x30, [sp], #96
  406e34:	ret
  406e38:	add	x4, sp, #0x10
  406e3c:	mov	x5, #0x0                   	// #0
  406e40:	bl	406960 <__fxstatat@plt+0x4dc0>
  406e44:	ldp	x29, x30, [sp], #96
  406e48:	ret
  406e4c:	add	x4, sp, #0x10
  406e50:	mov	x5, #0x3                   	// #3
  406e54:	bl	406960 <__fxstatat@plt+0x4dc0>
  406e58:	ldp	x29, x30, [sp], #96
  406e5c:	ret
  406e60:	mov	x5, #0x4                   	// #4
  406e64:	b	406dc4 <__fxstatat@plt+0x5224>
  406e68:	mov	x5, #0x5                   	// #5
  406e6c:	b	406dc4 <__fxstatat@plt+0x5224>
  406e70:	mov	x5, #0x6                   	// #6
  406e74:	b	406dc4 <__fxstatat@plt+0x5224>
  406e78:	mov	x5, #0x7                   	// #7
  406e7c:	b	406dc4 <__fxstatat@plt+0x5224>
  406e80:	mov	x5, #0x8                   	// #8
  406e84:	b	406dc4 <__fxstatat@plt+0x5224>
  406e88:	ldr	x4, [x8, w4, sxtw]
  406e8c:	str	x4, [sp, #24]
  406e90:	cbz	x4, 406e24 <__fxstatat@plt+0x5284>
  406e94:	cbz	w9, 406fd8 <__fxstatat@plt+0x5438>
  406e98:	add	w10, w7, #0x18
  406e9c:	mov	x4, x6
  406ea0:	cmp	w10, #0x0
  406ea4:	b.gt	406d2c <__fxstatat@plt+0x518c>
  406ea8:	ldr	x4, [x8, w9, sxtw]
  406eac:	str	x4, [sp, #32]
  406eb0:	cbz	x4, 406dd4 <__fxstatat@plt+0x5234>
  406eb4:	cbz	w10, 406fd0 <__fxstatat@plt+0x5430>
  406eb8:	add	w4, w7, #0x20
  406ebc:	cmp	w4, #0x0
  406ec0:	b.le	406ed4 <__fxstatat@plt+0x5334>
  406ec4:	add	x4, x6, #0xf
  406ec8:	mov	x5, x6
  406ecc:	and	x6, x4, #0xfffffffffffffff8
  406ed0:	b	406d40 <__fxstatat@plt+0x51a0>
  406ed4:	ldr	x5, [x8, w10, sxtw]
  406ed8:	str	x5, [sp, #40]
  406edc:	cbz	x5, 406e4c <__fxstatat@plt+0x52ac>
  406ee0:	cbz	w4, 406d4c <__fxstatat@plt+0x51ac>
  406ee4:	add	w5, w7, #0x28
  406ee8:	cmp	w5, #0x0
  406eec:	b.gt	406d4c <__fxstatat@plt+0x51ac>
  406ef0:	ldr	x4, [x8, w4, sxtw]
  406ef4:	str	x4, [sp, #48]
  406ef8:	cbz	x4, 406e60 <__fxstatat@plt+0x52c0>
  406efc:	cbz	w5, 406fc8 <__fxstatat@plt+0x5428>
  406f00:	add	w4, w7, #0x30
  406f04:	cmp	w4, #0x0
  406f08:	b.le	406f1c <__fxstatat@plt+0x537c>
  406f0c:	add	x5, x6, #0xf
  406f10:	mov	x4, x6
  406f14:	and	x6, x5, #0xfffffffffffffff8
  406f18:	b	406d68 <__fxstatat@plt+0x51c8>
  406f1c:	ldr	x5, [x8, w5, sxtw]
  406f20:	str	x5, [sp, #56]
  406f24:	cbz	x5, 406e68 <__fxstatat@plt+0x52c8>
  406f28:	cbz	w4, 406d74 <__fxstatat@plt+0x51d4>
  406f2c:	add	w5, w7, #0x38
  406f30:	cmp	w5, #0x0
  406f34:	b.gt	406d74 <__fxstatat@plt+0x51d4>
  406f38:	ldr	x4, [x8, w4, sxtw]
  406f3c:	str	x4, [sp, #64]
  406f40:	cbz	x4, 406e70 <__fxstatat@plt+0x52d0>
  406f44:	cbz	w5, 406fc0 <__fxstatat@plt+0x5420>
  406f48:	add	w9, w7, #0x40
  406f4c:	cmp	w9, #0x0
  406f50:	b.le	406f64 <__fxstatat@plt+0x53c4>
  406f54:	add	x5, x6, #0xf
  406f58:	mov	x4, x6
  406f5c:	and	x5, x5, #0xfffffffffffffff8
  406f60:	b	406d90 <__fxstatat@plt+0x51f0>
  406f64:	ldr	x4, [x8, w5, sxtw]
  406f68:	str	x4, [sp, #72]
  406f6c:	cbz	x4, 406e78 <__fxstatat@plt+0x52d8>
  406f70:	cbz	w9, 406fb8 <__fxstatat@plt+0x5418>
  406f74:	add	w4, w7, #0x48
  406f78:	cmp	w4, #0x0
  406f7c:	b.le	406f90 <__fxstatat@plt+0x53f0>
  406f80:	add	x4, x6, #0xf
  406f84:	mov	x5, x6
  406f88:	and	x6, x4, #0xfffffffffffffff8
  406f8c:	b	406da4 <__fxstatat@plt+0x5204>
  406f90:	ldr	x5, [x8, w9, sxtw]
  406f94:	str	x5, [sp, #80]
  406f98:	cbz	x5, 406e80 <__fxstatat@plt+0x52e0>
  406f9c:	cbz	w4, 406db0 <__fxstatat@plt+0x5210>
  406fa0:	add	x8, x8, w4, sxtw
  406fa4:	cmn	w7, #0x4f
  406fa8:	csel	x6, x8, x6, lt  // lt = tstop
  406fac:	b	406db0 <__fxstatat@plt+0x5210>
  406fb0:	mov	x5, x6
  406fb4:	b	406d10 <__fxstatat@plt+0x5170>
  406fb8:	mov	x5, x6
  406fbc:	b	406d9c <__fxstatat@plt+0x51fc>
  406fc0:	mov	x4, x6
  406fc4:	b	406d88 <__fxstatat@plt+0x51e8>
  406fc8:	mov	x4, x6
  406fcc:	b	406d60 <__fxstatat@plt+0x51c0>
  406fd0:	mov	x5, x6
  406fd4:	b	406d38 <__fxstatat@plt+0x5198>
  406fd8:	mov	x4, x6
  406fdc:	b	406d24 <__fxstatat@plt+0x5184>
  406fe0:	stp	x29, x30, [sp, #-288]!
  406fe4:	mov	w10, #0xffffffe0            	// #-32
  406fe8:	mov	w9, #0xffffff80            	// #-128
  406fec:	mov	x29, sp
  406ff0:	add	x11, sp, #0x100
  406ff4:	add	x12, sp, #0x120
  406ff8:	stp	x12, x12, [sp, #16]
  406ffc:	str	x11, [sp, #32]
  407000:	stp	w10, w9, [sp, #40]
  407004:	str	x4, [sp, #48]
  407008:	str	q0, [sp, #128]
  40700c:	str	q1, [sp, #144]
  407010:	str	q2, [sp, #160]
  407014:	str	q3, [sp, #176]
  407018:	str	q4, [sp, #192]
  40701c:	str	q5, [sp, #208]
  407020:	str	q6, [sp, #224]
  407024:	str	q7, [sp, #240]
  407028:	stp	x4, x5, [sp, #256]
  40702c:	stp	x6, x7, [sp, #272]
  407030:	cbz	x4, 407120 <__fxstatat@plt+0x5580>
  407034:	str	x5, [sp, #56]
  407038:	cbz	x5, 407118 <__fxstatat@plt+0x5578>
  40703c:	str	x6, [sp, #64]
  407040:	mov	x5, #0x2                   	// #2
  407044:	cbz	x6, 4070b8 <__fxstatat@plt+0x5518>
  407048:	str	x7, [sp, #72]
  40704c:	mov	x5, #0x3                   	// #3
  407050:	cbz	x7, 4070b8 <__fxstatat@plt+0x5518>
  407054:	ldr	x4, [sp, #288]
  407058:	str	x4, [sp, #80]
  40705c:	mov	x5, #0x4                   	// #4
  407060:	cbz	x4, 4070b8 <__fxstatat@plt+0x5518>
  407064:	ldr	x5, [sp, #296]
  407068:	str	x5, [sp, #88]
  40706c:	add	x4, sp, #0x130
  407070:	cbz	x5, 4070c8 <__fxstatat@plt+0x5528>
  407074:	ldr	x5, [x4]
  407078:	str	x5, [sp, #96]
  40707c:	add	x4, x4, #0x8
  407080:	cbz	x5, 4070dc <__fxstatat@plt+0x553c>
  407084:	ldr	x5, [x4]
  407088:	str	x5, [sp, #104]
  40708c:	add	x4, x4, #0x8
  407090:	cbz	x5, 4070f0 <__fxstatat@plt+0x5550>
  407094:	ldr	x5, [x4]
  407098:	str	x5, [sp, #112]
  40709c:	add	x4, x4, #0x8
  4070a0:	cbz	x5, 407104 <__fxstatat@plt+0x5564>
  4070a4:	ldr	x4, [x4]
  4070a8:	str	x4, [sp, #120]
  4070ac:	cmp	x4, #0x0
  4070b0:	cset	x5, ne  // ne = any
  4070b4:	add	x5, x5, #0x9
  4070b8:	add	x4, sp, #0x30
  4070bc:	bl	406960 <__fxstatat@plt+0x4dc0>
  4070c0:	ldp	x29, x30, [sp], #288
  4070c4:	ret
  4070c8:	add	x4, sp, #0x30
  4070cc:	mov	x5, #0x5                   	// #5
  4070d0:	bl	406960 <__fxstatat@plt+0x4dc0>
  4070d4:	ldp	x29, x30, [sp], #288
  4070d8:	ret
  4070dc:	add	x4, sp, #0x30
  4070e0:	mov	x5, #0x6                   	// #6
  4070e4:	bl	406960 <__fxstatat@plt+0x4dc0>
  4070e8:	ldp	x29, x30, [sp], #288
  4070ec:	ret
  4070f0:	add	x4, sp, #0x30
  4070f4:	mov	x5, #0x7                   	// #7
  4070f8:	bl	406960 <__fxstatat@plt+0x4dc0>
  4070fc:	ldp	x29, x30, [sp], #288
  407100:	ret
  407104:	add	x4, sp, #0x30
  407108:	mov	x5, #0x8                   	// #8
  40710c:	bl	406960 <__fxstatat@plt+0x4dc0>
  407110:	ldp	x29, x30, [sp], #288
  407114:	ret
  407118:	mov	x5, #0x1                   	// #1
  40711c:	b	4070b8 <__fxstatat@plt+0x5518>
  407120:	mov	x5, #0x0                   	// #0
  407124:	b	4070b8 <__fxstatat@plt+0x5518>
  407128:	stp	x29, x30, [sp, #-16]!
  40712c:	mov	w2, #0x5                   	// #5
  407130:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407134:	mov	x29, sp
  407138:	add	x1, x1, #0x458
  40713c:	mov	x0, #0x0                   	// #0
  407140:	bl	401af0 <dcgettext@plt>
  407144:	mov	x1, x0
  407148:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40714c:	mov	w0, #0x1                   	// #1
  407150:	add	x2, x2, #0x470
  407154:	bl	4018e0 <__printf_chk@plt>
  407158:	mov	w2, #0x5                   	// #5
  40715c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407160:	mov	x0, #0x0                   	// #0
  407164:	add	x1, x1, #0x488
  407168:	bl	401af0 <dcgettext@plt>
  40716c:	mov	x1, x0
  407170:	adrp	x3, 40c000 <__fxstatat@plt+0xa460>
  407174:	add	x3, x3, #0x4d8
  407178:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  40717c:	mov	w0, #0x1                   	// #1
  407180:	add	x2, x2, #0x500
  407184:	bl	4018e0 <__printf_chk@plt>
  407188:	mov	w2, #0x5                   	// #5
  40718c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407190:	mov	x0, #0x0                   	// #0
  407194:	add	x1, x1, #0x4a0
  407198:	bl	401af0 <dcgettext@plt>
  40719c:	ldp	x29, x30, [sp], #16
  4071a0:	adrp	x1, 420000 <__fxstatat@plt+0x1e460>
  4071a4:	ldr	x1, [x1, #704]
  4071a8:	b	401b00 <fputs_unlocked@plt>
  4071ac:	nop
  4071b0:	stp	x29, x30, [sp, #-32]!
  4071b4:	umulh	x2, x0, x1
  4071b8:	mov	x29, sp
  4071bc:	str	x19, [sp, #16]
  4071c0:	mul	x19, x0, x1
  4071c4:	cmp	x2, #0x0
  4071c8:	cset	x0, ne  // ne = any
  4071cc:	tbnz	x19, #63, 4071f4 <__fxstatat@plt+0x5654>
  4071d0:	cbnz	x0, 4071f4 <__fxstatat@plt+0x5654>
  4071d4:	mov	x0, x19
  4071d8:	bl	401890 <malloc@plt>
  4071dc:	cmp	x0, #0x0
  4071e0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4071e4:	b.ne	4071f4 <__fxstatat@plt+0x5654>  // b.any
  4071e8:	ldr	x19, [sp, #16]
  4071ec:	ldp	x29, x30, [sp], #32
  4071f0:	ret
  4071f4:	bl	407510 <__fxstatat@plt+0x5970>
  4071f8:	stp	x29, x30, [sp, #-32]!
  4071fc:	umulh	x4, x1, x2
  407200:	mov	x29, sp
  407204:	str	x19, [sp, #16]
  407208:	mul	x19, x1, x2
  40720c:	cmp	x4, #0x0
  407210:	cset	x1, ne  // ne = any
  407214:	tbnz	x19, #63, 40725c <__fxstatat@plt+0x56bc>
  407218:	cbnz	x1, 40725c <__fxstatat@plt+0x56bc>
  40721c:	cmp	x19, #0x0
  407220:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407224:	b.ne	407248 <__fxstatat@plt+0x56a8>  // b.any
  407228:	mov	x1, x19
  40722c:	bl	401930 <realloc@plt>
  407230:	cmp	x0, #0x0
  407234:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407238:	b.ne	40725c <__fxstatat@plt+0x56bc>  // b.any
  40723c:	ldr	x19, [sp, #16]
  407240:	ldp	x29, x30, [sp], #32
  407244:	ret
  407248:	bl	401a40 <free@plt>
  40724c:	mov	x0, #0x0                   	// #0
  407250:	ldr	x19, [sp, #16]
  407254:	ldp	x29, x30, [sp], #32
  407258:	ret
  40725c:	bl	407510 <__fxstatat@plt+0x5970>
  407260:	stp	x29, x30, [sp, #-32]!
  407264:	mov	x4, x0
  407268:	mov	x29, sp
  40726c:	ldr	x3, [x1]
  407270:	str	x19, [sp, #16]
  407274:	cbz	x0, 4072c4 <__fxstatat@plt+0x5724>
  407278:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  40727c:	movk	x5, #0x5554
  407280:	udiv	x5, x5, x2
  407284:	cmp	x5, x3
  407288:	b.ls	407310 <__fxstatat@plt+0x5770>  // b.plast
  40728c:	add	x19, x3, #0x1
  407290:	add	x19, x19, x3, lsr #1
  407294:	str	x19, [x1]
  407298:	mul	x19, x2, x19
  40729c:	cbz	x19, 4072fc <__fxstatat@plt+0x575c>
  4072a0:	mov	x0, x4
  4072a4:	mov	x1, x19
  4072a8:	bl	401930 <realloc@plt>
  4072ac:	cmp	x0, #0x0
  4072b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4072b4:	b.ne	407310 <__fxstatat@plt+0x5770>  // b.any
  4072b8:	ldr	x19, [sp, #16]
  4072bc:	ldp	x29, x30, [sp], #32
  4072c0:	ret
  4072c4:	cbz	x3, 4072e8 <__fxstatat@plt+0x5748>
  4072c8:	umulh	x0, x3, x2
  4072cc:	mul	x19, x3, x2
  4072d0:	cmp	x0, #0x0
  4072d4:	cset	x0, ne  // ne = any
  4072d8:	tbnz	x19, #63, 407310 <__fxstatat@plt+0x5770>
  4072dc:	cbnz	x0, 407310 <__fxstatat@plt+0x5770>
  4072e0:	str	x3, [x1]
  4072e4:	b	4072a0 <__fxstatat@plt+0x5700>
  4072e8:	mov	x3, #0x80                  	// #128
  4072ec:	cmp	x2, x3
  4072f0:	udiv	x3, x3, x2
  4072f4:	cinc	x3, x3, hi  // hi = pmore
  4072f8:	b	4072c8 <__fxstatat@plt+0x5728>
  4072fc:	bl	401a40 <free@plt>
  407300:	mov	x0, #0x0                   	// #0
  407304:	ldr	x19, [sp, #16]
  407308:	ldp	x29, x30, [sp], #32
  40730c:	ret
  407310:	bl	407510 <__fxstatat@plt+0x5970>
  407314:	nop
  407318:	stp	x29, x30, [sp, #-32]!
  40731c:	mov	x29, sp
  407320:	str	x19, [sp, #16]
  407324:	mov	x19, x0
  407328:	bl	401890 <malloc@plt>
  40732c:	cmp	x0, #0x0
  407330:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407334:	b.ne	407344 <__fxstatat@plt+0x57a4>  // b.any
  407338:	ldr	x19, [sp, #16]
  40733c:	ldp	x29, x30, [sp], #32
  407340:	ret
  407344:	bl	407510 <__fxstatat@plt+0x5970>
  407348:	stp	x29, x30, [sp, #-32]!
  40734c:	mov	x29, sp
  407350:	str	x19, [sp, #16]
  407354:	mov	x19, x0
  407358:	bl	401890 <malloc@plt>
  40735c:	cmp	x0, #0x0
  407360:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407364:	b.ne	407374 <__fxstatat@plt+0x57d4>  // b.any
  407368:	ldr	x19, [sp, #16]
  40736c:	ldp	x29, x30, [sp], #32
  407370:	ret
  407374:	bl	407510 <__fxstatat@plt+0x5970>
  407378:	stp	x29, x30, [sp, #-32]!
  40737c:	cmp	x1, #0x0
  407380:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407384:	mov	x29, sp
  407388:	b.ne	4073b0 <__fxstatat@plt+0x5810>  // b.any
  40738c:	str	x19, [sp, #16]
  407390:	mov	x19, x1
  407394:	bl	401930 <realloc@plt>
  407398:	cmp	x0, #0x0
  40739c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4073a0:	b.ne	4073c0 <__fxstatat@plt+0x5820>  // b.any
  4073a4:	ldr	x19, [sp, #16]
  4073a8:	ldp	x29, x30, [sp], #32
  4073ac:	ret
  4073b0:	bl	401a40 <free@plt>
  4073b4:	mov	x0, #0x0                   	// #0
  4073b8:	ldp	x29, x30, [sp], #32
  4073bc:	ret
  4073c0:	bl	407510 <__fxstatat@plt+0x5970>
  4073c4:	nop
  4073c8:	stp	x29, x30, [sp, #-16]!
  4073cc:	mov	x2, x1
  4073d0:	mov	x29, sp
  4073d4:	ldr	x1, [x1]
  4073d8:	cbz	x0, 407408 <__fxstatat@plt+0x5868>
  4073dc:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4073e0:	movk	x3, #0x5553
  4073e4:	cmp	x1, x3
  4073e8:	b.hi	40741c <__fxstatat@plt+0x587c>  // b.pmore
  4073ec:	add	x3, x1, #0x1
  4073f0:	add	x1, x3, x1, lsr #1
  4073f4:	str	x1, [x2]
  4073f8:	bl	401930 <realloc@plt>
  4073fc:	cbz	x0, 40741c <__fxstatat@plt+0x587c>
  407400:	ldp	x29, x30, [sp], #16
  407404:	ret
  407408:	cmp	x1, #0x0
  40740c:	cbnz	x1, 407418 <__fxstatat@plt+0x5878>
  407410:	mov	x1, #0x80                  	// #128
  407414:	b	4073f4 <__fxstatat@plt+0x5854>
  407418:	b.ge	4073f4 <__fxstatat@plt+0x5854>  // b.tcont
  40741c:	bl	407510 <__fxstatat@plt+0x5970>
  407420:	stp	x29, x30, [sp, #-32]!
  407424:	mov	x1, #0x1                   	// #1
  407428:	mov	x29, sp
  40742c:	str	x19, [sp, #16]
  407430:	mov	x19, x0
  407434:	bl	401910 <calloc@plt>
  407438:	cmp	x0, #0x0
  40743c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407440:	b.ne	407450 <__fxstatat@plt+0x58b0>  // b.any
  407444:	ldr	x19, [sp, #16]
  407448:	ldp	x29, x30, [sp], #32
  40744c:	ret
  407450:	bl	407510 <__fxstatat@plt+0x5970>
  407454:	nop
  407458:	umulh	x4, x0, x1
  40745c:	stp	x29, x30, [sp, #-16]!
  407460:	mul	x2, x0, x1
  407464:	cmp	x4, #0x0
  407468:	mov	x29, sp
  40746c:	cset	x3, ne  // ne = any
  407470:	tbnz	x2, #63, 407488 <__fxstatat@plt+0x58e8>
  407474:	cbnz	x3, 407488 <__fxstatat@plt+0x58e8>
  407478:	bl	401910 <calloc@plt>
  40747c:	cbz	x0, 407488 <__fxstatat@plt+0x58e8>
  407480:	ldp	x29, x30, [sp], #16
  407484:	ret
  407488:	bl	407510 <__fxstatat@plt+0x5970>
  40748c:	nop
  407490:	stp	x29, x30, [sp, #-32]!
  407494:	mov	x29, sp
  407498:	stp	x19, x20, [sp, #16]
  40749c:	mov	x19, x1
  4074a0:	mov	x20, x0
  4074a4:	mov	x0, x1
  4074a8:	bl	401890 <malloc@plt>
  4074ac:	cmp	x0, #0x0
  4074b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4074b4:	b.ne	4074cc <__fxstatat@plt+0x592c>  // b.any
  4074b8:	mov	x2, x19
  4074bc:	mov	x1, x20
  4074c0:	ldp	x19, x20, [sp, #16]
  4074c4:	ldp	x29, x30, [sp], #32
  4074c8:	b	401770 <memcpy@plt>
  4074cc:	bl	407510 <__fxstatat@plt+0x5970>
  4074d0:	stp	x29, x30, [sp, #-32]!
  4074d4:	mov	x29, sp
  4074d8:	stp	x19, x20, [sp, #16]
  4074dc:	mov	x20, x0
  4074e0:	bl	4017b0 <strlen@plt>
  4074e4:	add	x19, x0, #0x1
  4074e8:	mov	x0, x19
  4074ec:	bl	401890 <malloc@plt>
  4074f0:	cbz	x0, 407508 <__fxstatat@plt+0x5968>
  4074f4:	mov	x2, x19
  4074f8:	mov	x1, x20
  4074fc:	ldp	x19, x20, [sp, #16]
  407500:	ldp	x29, x30, [sp], #32
  407504:	b	401770 <memcpy@plt>
  407508:	bl	407510 <__fxstatat@plt+0x5970>
  40750c:	nop
  407510:	stp	x29, x30, [sp, #-32]!
  407514:	adrp	x0, 420000 <__fxstatat@plt+0x1e460>
  407518:	mov	w2, #0x5                   	// #5
  40751c:	mov	x29, sp
  407520:	str	x19, [sp, #16]
  407524:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407528:	ldr	w19, [x0, #576]
  40752c:	add	x1, x1, #0x520
  407530:	mov	x0, #0x0                   	// #0
  407534:	bl	401af0 <dcgettext@plt>
  407538:	adrp	x2, 40c000 <__fxstatat@plt+0xa460>
  40753c:	mov	x3, x0
  407540:	add	x2, x2, #0xa18
  407544:	mov	w0, w19
  407548:	mov	w1, #0x0                   	// #0
  40754c:	bl	4017d0 <error@plt>
  407550:	bl	4019a0 <abort@plt>
  407554:	nop
  407558:	stp	x29, x30, [sp, #-16]!
  40755c:	orr	w1, w1, #0x200
  407560:	mov	x29, sp
  407564:	bl	408f50 <__fxstatat@plt+0x73b0>
  407568:	cbz	x0, 407574 <__fxstatat@plt+0x59d4>
  40756c:	ldp	x29, x30, [sp], #16
  407570:	ret
  407574:	bl	401b50 <__errno_location@plt>
  407578:	ldr	w0, [x0]
  40757c:	cmp	w0, #0x16
  407580:	b.eq	407588 <__fxstatat@plt+0x59e8>  // b.none
  407584:	bl	407510 <__fxstatat@plt+0x5970>
  407588:	adrp	x3, 40d000 <__fxstatat@plt+0xb460>
  40758c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407590:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  407594:	add	x3, x3, #0x558
  407598:	add	x1, x1, #0x538
  40759c:	add	x0, x0, #0x548
  4075a0:	mov	w2, #0x29                  	// #41
  4075a4:	bl	401b40 <__assert_fail@plt>
  4075a8:	ldr	w0, [x0, #72]
  4075ac:	mov	w2, #0x11                  	// #17
  4075b0:	and	w0, w0, w2
  4075b4:	cmp	w0, #0x10
  4075b8:	b.eq	4075dc <__fxstatat@plt+0x5a3c>  // b.none
  4075bc:	cmp	w0, w2
  4075c0:	mov	w0, #0x0                   	// #0
  4075c4:	b.eq	4075cc <__fxstatat@plt+0x5a2c>  // b.none
  4075c8:	ret
  4075cc:	ldr	x0, [x1, #88]
  4075d0:	cmp	x0, #0x0
  4075d4:	cset	w0, ne  // ne = any
  4075d8:	ret
  4075dc:	mov	w0, #0x1                   	// #1
  4075e0:	ret
  4075e4:	nop
  4075e8:	stp	x29, x30, [sp, #-112]!
  4075ec:	cmp	w2, #0x24
  4075f0:	mov	x29, sp
  4075f4:	stp	x19, x20, [sp, #16]
  4075f8:	stp	x21, x22, [sp, #32]
  4075fc:	stp	x23, x24, [sp, #48]
  407600:	stp	x25, x26, [sp, #64]
  407604:	b.hi	407a78 <__fxstatat@plt+0x5ed8>  // b.pmore
  407608:	cmp	x1, #0x0
  40760c:	mov	x19, x0
  407610:	add	x0, sp, #0x68
  407614:	mov	w24, w2
  407618:	mov	x21, x3
  40761c:	mov	x20, x4
  407620:	csel	x23, x0, x1, eq  // eq = none
  407624:	bl	401b50 <__errno_location@plt>
  407628:	str	wzr, [x0]
  40762c:	mov	x22, x0
  407630:	bl	401a20 <__ctype_b_loc@plt>
  407634:	ldrb	w5, [x19]
  407638:	ldr	x6, [x0]
  40763c:	ubfiz	x0, x5, #1, #8
  407640:	ldrh	w0, [x6, x0]
  407644:	tbz	w0, #13, 407660 <__fxstatat@plt+0x5ac0>
  407648:	mov	x3, x19
  40764c:	nop
  407650:	ldrb	w5, [x3, #1]!
  407654:	ubfiz	x4, x5, #1, #8
  407658:	ldrh	w4, [x6, x4]
  40765c:	tbnz	w4, #13, 407650 <__fxstatat@plt+0x5ab0>
  407660:	cmp	w5, #0x2d
  407664:	b.eq	4076dc <__fxstatat@plt+0x5b3c>  // b.none
  407668:	mov	w2, w24
  40766c:	mov	x1, x23
  407670:	mov	x0, x19
  407674:	bl	4017a0 <strtoul@plt>
  407678:	ldr	x25, [x23]
  40767c:	mov	x24, x0
  407680:	cmp	x25, x19
  407684:	b.eq	4076d0 <__fxstatat@plt+0x5b30>  // b.none
  407688:	ldr	w0, [x22]
  40768c:	cbz	w0, 4076c8 <__fxstatat@plt+0x5b28>
  407690:	cmp	w0, #0x22
  407694:	mov	w26, #0x1                   	// #1
  407698:	b.ne	4076dc <__fxstatat@plt+0x5b3c>  // b.any
  40769c:	cbz	x20, 4076a8 <__fxstatat@plt+0x5b08>
  4076a0:	ldrb	w22, [x25]
  4076a4:	cbnz	w22, 4077a0 <__fxstatat@plt+0x5c00>
  4076a8:	str	x24, [x21]
  4076ac:	mov	w0, w26
  4076b0:	ldp	x19, x20, [sp, #16]
  4076b4:	ldp	x21, x22, [sp, #32]
  4076b8:	ldp	x23, x24, [sp, #48]
  4076bc:	ldp	x25, x26, [sp, #64]
  4076c0:	ldp	x29, x30, [sp], #112
  4076c4:	ret
  4076c8:	mov	w26, #0x0                   	// #0
  4076cc:	b	40769c <__fxstatat@plt+0x5afc>
  4076d0:	cbz	x20, 4076dc <__fxstatat@plt+0x5b3c>
  4076d4:	ldrb	w22, [x19]
  4076d8:	cbnz	w22, 4076fc <__fxstatat@plt+0x5b5c>
  4076dc:	mov	w26, #0x4                   	// #4
  4076e0:	mov	w0, w26
  4076e4:	ldp	x19, x20, [sp, #16]
  4076e8:	ldp	x21, x22, [sp, #32]
  4076ec:	ldp	x23, x24, [sp, #48]
  4076f0:	ldp	x25, x26, [sp, #64]
  4076f4:	ldp	x29, x30, [sp], #112
  4076f8:	ret
  4076fc:	mov	w1, w22
  407700:	mov	x0, x20
  407704:	mov	w26, #0x0                   	// #0
  407708:	mov	x24, #0x1                   	// #1
  40770c:	bl	401a70 <strchr@plt>
  407710:	cbz	x0, 4076dc <__fxstatat@plt+0x5b3c>
  407714:	sub	w2, w22, #0x45
  407718:	and	w2, w2, #0xff
  40771c:	cmp	w2, #0x2f
  407720:	b.hi	4077b8 <__fxstatat@plt+0x5c18>  // b.pmore
  407724:	mov	x6, #0x8945                	// #35141
  407728:	mov	x5, #0x1                   	// #1
  40772c:	movk	x6, #0x30, lsl #16
  407730:	lsl	x2, x5, x2
  407734:	movk	x6, #0x8144, lsl #32
  407738:	mov	x19, #0x400                 	// #1024
  40773c:	tst	x2, x6
  407740:	b.ne	4078fc <__fxstatat@plt+0x5d5c>  // b.any
  407744:	cmp	w22, #0x5a
  407748:	b.eq	407800 <__fxstatat@plt+0x5c60>  // b.none
  40774c:	b.hi	40781c <__fxstatat@plt+0x5c7c>  // b.pmore
  407750:	cmp	w22, #0x4d
  407754:	b.eq	4078dc <__fxstatat@plt+0x5d3c>  // b.none
  407758:	b.hi	4077e4 <__fxstatat@plt+0x5c44>  // b.pmore
  40775c:	cmp	w22, #0x45
  407760:	b.eq	407a40 <__fxstatat@plt+0x5ea0>  // b.none
  407764:	b.ls	4077c4 <__fxstatat@plt+0x5c24>  // b.plast
  407768:	cmp	w22, #0x47
  40776c:	b.eq	407838 <__fxstatat@plt+0x5c98>  // b.none
  407770:	cmp	w22, #0x4b
  407774:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  407778:	umulh	x0, x24, x19
  40777c:	cbnz	x0, 4078f0 <__fxstatat@plt+0x5d50>
  407780:	mul	x24, x24, x19
  407784:	add	x0, x25, x5
  407788:	str	x0, [x23]
  40778c:	orr	w0, w26, #0x2
  407790:	ldrb	w1, [x25, x5]
  407794:	cmp	w1, #0x0
  407798:	csel	w26, w0, w26, ne  // ne = any
  40779c:	b	4076a8 <__fxstatat@plt+0x5b08>
  4077a0:	mov	w1, w22
  4077a4:	mov	x0, x20
  4077a8:	bl	401a70 <strchr@plt>
  4077ac:	cbnz	x0, 407714 <__fxstatat@plt+0x5b74>
  4077b0:	orr	w26, w26, #0x2
  4077b4:	b	4076a8 <__fxstatat@plt+0x5b08>
  4077b8:	mov	x19, #0x400                 	// #1024
  4077bc:	mov	x5, #0x1                   	// #1
  4077c0:	b	407744 <__fxstatat@plt+0x5ba4>
  4077c4:	cmp	w22, #0x42
  4077c8:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  4077cc:	lsr	x0, x24, #54
  4077d0:	lsl	x24, x24, #10
  4077d4:	cmp	x0, #0x0
  4077d8:	csinc	w26, w26, wzr, eq  // eq = none
  4077dc:	csinv	x24, x24, xzr, eq  // eq = none
  4077e0:	b	407784 <__fxstatat@plt+0x5be4>
  4077e4:	cmp	w22, #0x54
  4077e8:	b.eq	4078c4 <__fxstatat@plt+0x5d24>  // b.none
  4077ec:	cmp	w22, #0x59
  4077f0:	b.ne	4078b0 <__fxstatat@plt+0x5d10>  // b.any
  4077f4:	umulh	x0, x24, x19
  4077f8:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  4077fc:	mul	x24, x19, x24
  407800:	umulh	x0, x24, x19
  407804:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  407808:	mul	x24, x19, x24
  40780c:	umulh	x0, x24, x19
  407810:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  407814:	mul	x24, x19, x24
  407818:	b	4078b8 <__fxstatat@plt+0x5d18>
  40781c:	cmp	w22, #0x6b
  407820:	b.eq	407778 <__fxstatat@plt+0x5bd8>  // b.none
  407824:	b.hi	407888 <__fxstatat@plt+0x5ce8>  // b.pmore
  407828:	cmp	w22, #0x63
  40782c:	b.eq	407784 <__fxstatat@plt+0x5be4>  // b.none
  407830:	cmp	w22, #0x67
  407834:	b.ne	407868 <__fxstatat@plt+0x5cc8>  // b.any
  407838:	umulh	x0, x24, x19
  40783c:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  407840:	mul	x24, x24, x19
  407844:	umulh	x0, x24, x19
  407848:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  40784c:	mul	x24, x24, x19
  407850:	umulh	x0, x24, x19
  407854:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  407858:	mov	w0, #0x0                   	// #0
  40785c:	mul	x24, x24, x19
  407860:	orr	w26, w26, w0
  407864:	b	407784 <__fxstatat@plt+0x5be4>
  407868:	cmp	w22, #0x62
  40786c:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  407870:	lsr	x0, x24, #55
  407874:	lsl	x24, x24, #9
  407878:	cmp	x0, #0x0
  40787c:	csinc	w26, w26, wzr, eq  // eq = none
  407880:	csinv	x24, x24, xzr, eq  // eq = none
  407884:	b	407784 <__fxstatat@plt+0x5be4>
  407888:	cmp	w22, #0x74
  40788c:	b.eq	4078c4 <__fxstatat@plt+0x5d24>  // b.none
  407890:	cmp	w22, #0x77
  407894:	b.ne	4078d4 <__fxstatat@plt+0x5d34>  // b.any
  407898:	lsr	x0, x24, #63
  40789c:	lsl	x24, x24, #1
  4078a0:	cmp	x0, #0x0
  4078a4:	csinc	w26, w26, wzr, eq  // eq = none
  4078a8:	csinv	x24, x24, xzr, eq  // eq = none
  4078ac:	b	407784 <__fxstatat@plt+0x5be4>
  4078b0:	cmp	w22, #0x50
  4078b4:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  4078b8:	umulh	x0, x24, x19
  4078bc:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  4078c0:	mul	x24, x24, x19
  4078c4:	umulh	x0, x24, x19
  4078c8:	cbnz	x0, 407a48 <__fxstatat@plt+0x5ea8>
  4078cc:	mul	x24, x24, x19
  4078d0:	b	407838 <__fxstatat@plt+0x5c98>
  4078d4:	cmp	w22, #0x6d
  4078d8:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  4078dc:	umulh	x0, x24, x19
  4078e0:	cbnz	x0, 4078f0 <__fxstatat@plt+0x5d50>
  4078e4:	mul	x24, x19, x24
  4078e8:	umulh	x0, x24, x19
  4078ec:	cbz	x0, 407780 <__fxstatat@plt+0x5be0>
  4078f0:	mov	w26, #0x1                   	// #1
  4078f4:	mov	x24, #0xffffffffffffffff    	// #-1
  4078f8:	b	407784 <__fxstatat@plt+0x5be4>
  4078fc:	mov	x0, x20
  407900:	mov	w1, #0x30                  	// #48
  407904:	str	x5, [sp, #88]
  407908:	bl	401a70 <strchr@plt>
  40790c:	ldr	x5, [sp, #88]
  407910:	cbz	x0, 407744 <__fxstatat@plt+0x5ba4>
  407914:	ldrb	w0, [x25, #1]
  407918:	cmp	w0, #0x44
  40791c:	b.eq	407984 <__fxstatat@plt+0x5de4>  // b.none
  407920:	cmp	w0, #0x69
  407924:	b.eq	407970 <__fxstatat@plt+0x5dd0>  // b.none
  407928:	cmp	w0, #0x42
  40792c:	b.eq	407984 <__fxstatat@plt+0x5de4>  // b.none
  407930:	cmp	w22, #0x5a
  407934:	b.eq	407800 <__fxstatat@plt+0x5c60>  // b.none
  407938:	b.hi	4079c0 <__fxstatat@plt+0x5e20>  // b.pmore
  40793c:	cmp	w22, #0x4d
  407940:	b.eq	4078dc <__fxstatat@plt+0x5d3c>  // b.none
  407944:	b.hi	4079a4 <__fxstatat@plt+0x5e04>  // b.pmore
  407948:	cmp	w22, #0x45
  40794c:	b.eq	407a38 <__fxstatat@plt+0x5e98>  // b.none
  407950:	b.ls	407990 <__fxstatat@plt+0x5df0>  // b.plast
  407954:	cmp	w22, #0x47
  407958:	b.eq	407a58 <__fxstatat@plt+0x5eb8>  // b.none
  40795c:	cmp	w22, #0x4b
  407960:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  407964:	mov	x5, #0x1                   	// #1
  407968:	mov	x19, #0x400                 	// #1024
  40796c:	b	407778 <__fxstatat@plt+0x5bd8>
  407970:	ldrb	w1, [x25, #2]
  407974:	mov	x0, #0x3                   	// #3
  407978:	cmp	w1, #0x42
  40797c:	csel	x5, x5, x0, ne  // ne = any
  407980:	b	407744 <__fxstatat@plt+0x5ba4>
  407984:	mov	x19, #0x3e8                 	// #1000
  407988:	mov	x5, #0x2                   	// #2
  40798c:	b	407744 <__fxstatat@plt+0x5ba4>
  407990:	cmp	w22, #0x42
  407994:	mov	x5, #0x1                   	// #1
  407998:	b.eq	4077cc <__fxstatat@plt+0x5c2c>  // b.none
  40799c:	orr	w26, w26, #0x2
  4079a0:	b	4076a8 <__fxstatat@plt+0x5b08>
  4079a4:	cmp	w22, #0x54
  4079a8:	b.eq	407a6c <__fxstatat@plt+0x5ecc>  // b.none
  4079ac:	cmp	w22, #0x59
  4079b0:	b.ne	4079ec <__fxstatat@plt+0x5e4c>  // b.any
  4079b4:	mov	x5, #0x1                   	// #1
  4079b8:	mov	x19, #0x400                 	// #1024
  4079bc:	b	4077f4 <__fxstatat@plt+0x5c54>
  4079c0:	cmp	w22, #0x67
  4079c4:	b.eq	407838 <__fxstatat@plt+0x5c98>  // b.none
  4079c8:	b.ls	407a1c <__fxstatat@plt+0x5e7c>  // b.plast
  4079cc:	cmp	w22, #0x74
  4079d0:	b.eq	407a6c <__fxstatat@plt+0x5ecc>  // b.none
  4079d4:	b.ls	407a00 <__fxstatat@plt+0x5e60>  // b.plast
  4079d8:	cmp	w22, #0x77
  4079dc:	mov	x5, #0x1                   	// #1
  4079e0:	b.eq	407898 <__fxstatat@plt+0x5cf8>  // b.none
  4079e4:	orr	w26, w26, #0x2
  4079e8:	b	4076a8 <__fxstatat@plt+0x5b08>
  4079ec:	cmp	w22, #0x50
  4079f0:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  4079f4:	mov	x5, #0x1                   	// #1
  4079f8:	mov	x19, #0x400                 	// #1024
  4079fc:	b	4078b8 <__fxstatat@plt+0x5d18>
  407a00:	cmp	w22, #0x6b
  407a04:	b.eq	407964 <__fxstatat@plt+0x5dc4>  // b.none
  407a08:	cmp	w22, #0x6d
  407a0c:	b.ne	4077b0 <__fxstatat@plt+0x5c10>  // b.any
  407a10:	mov	x5, #0x1                   	// #1
  407a14:	mov	x19, #0x400                 	// #1024
  407a18:	b	4078dc <__fxstatat@plt+0x5d3c>
  407a1c:	cmp	w22, #0x62
  407a20:	b.eq	407a64 <__fxstatat@plt+0x5ec4>  // b.none
  407a24:	cmp	w22, #0x63
  407a28:	mov	x5, #0x1                   	// #1
  407a2c:	b.eq	407784 <__fxstatat@plt+0x5be4>  // b.none
  407a30:	orr	w26, w26, #0x2
  407a34:	b	4076a8 <__fxstatat@plt+0x5b08>
  407a38:	mov	x5, #0x1                   	// #1
  407a3c:	mov	x19, #0x400                 	// #1024
  407a40:	umulh	x0, x24, x19
  407a44:	cbz	x0, 407814 <__fxstatat@plt+0x5c74>
  407a48:	mov	w0, #0x1                   	// #1
  407a4c:	mov	x24, #0xffffffffffffffff    	// #-1
  407a50:	orr	w26, w26, w0
  407a54:	b	407784 <__fxstatat@plt+0x5be4>
  407a58:	mov	x5, #0x1                   	// #1
  407a5c:	mov	x19, #0x400                 	// #1024
  407a60:	b	407838 <__fxstatat@plt+0x5c98>
  407a64:	mov	x5, #0x1                   	// #1
  407a68:	b	407870 <__fxstatat@plt+0x5cd0>
  407a6c:	mov	x5, #0x1                   	// #1
  407a70:	mov	x19, #0x400                 	// #1024
  407a74:	b	4078c4 <__fxstatat@plt+0x5d24>
  407a78:	adrp	x3, 40d000 <__fxstatat@plt+0xb460>
  407a7c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  407a80:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  407a84:	add	x3, x3, #0x5a0
  407a88:	add	x1, x1, #0x568
  407a8c:	add	x0, x0, #0x578
  407a90:	mov	w2, #0x54                  	// #84
  407a94:	bl	401b40 <__assert_fail@plt>
  407a98:	ldr	x3, [x0, #8]
  407a9c:	ldr	x2, [x1, #8]
  407aa0:	cmp	x3, x2
  407aa4:	b.eq	407ab0 <__fxstatat@plt+0x5f10>  // b.none
  407aa8:	mov	w0, #0x0                   	// #0
  407aac:	ret
  407ab0:	ldr	x2, [x0]
  407ab4:	ldr	x0, [x1]
  407ab8:	cmp	x2, x0
  407abc:	cset	w0, eq  // eq = none
  407ac0:	ret
  407ac4:	nop
  407ac8:	ldr	x0, [x0, #8]
  407acc:	udiv	x2, x0, x1
  407ad0:	msub	x0, x2, x1, x0
  407ad4:	ret
  407ad8:	ldr	x0, [x0]
  407adc:	udiv	x2, x0, x1
  407ae0:	msub	x0, x2, x1, x0
  407ae4:	ret
  407ae8:	ldr	x2, [x0]
  407aec:	ldr	x0, [x1]
  407af0:	cmp	x2, x0
  407af4:	cset	w0, eq  // eq = none
  407af8:	ret
  407afc:	nop
  407b00:	ldr	x2, [x0]
  407b04:	mov	w3, #0xffffffff            	// #-1
  407b08:	ldr	x0, [x1]
  407b0c:	ldr	x2, [x2, #128]
  407b10:	ldr	x1, [x0, #128]
  407b14:	cmp	x2, x1
  407b18:	cset	w0, hi  // hi = pmore
  407b1c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  407b20:	ret
  407b24:	nop
  407b28:	stp	x29, x30, [sp, #-48]!
  407b2c:	mov	x29, sp
  407b30:	stp	x19, x20, [sp, #16]
  407b34:	mov	x19, x1
  407b38:	mov	x20, x2
  407b3c:	stp	x21, x22, [sp, #32]
  407b40:	mov	x21, x0
  407b44:	ldr	x1, [x0, #56]
  407b48:	ldr	x0, [x0, #16]
  407b4c:	cmp	x1, x2
  407b50:	ldr	x22, [x21, #64]
  407b54:	b.cs	407b7c <__fxstatat@plt+0x5fdc>  // b.hs, b.nlast
  407b58:	add	x1, x2, #0x28
  407b5c:	str	x1, [x21, #56]
  407b60:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  407b64:	cmp	x1, x2
  407b68:	b.hi	407bec <__fxstatat@plt+0x604c>  // b.pmore
  407b6c:	lsl	x1, x1, #3
  407b70:	bl	401930 <realloc@plt>
  407b74:	cbz	x0, 407be8 <__fxstatat@plt+0x6048>
  407b78:	str	x0, [x21, #16]
  407b7c:	mov	x1, x0
  407b80:	cbz	x19, 407b94 <__fxstatat@plt+0x5ff4>
  407b84:	nop
  407b88:	str	x19, [x1], #8
  407b8c:	ldr	x19, [x19, #16]
  407b90:	cbnz	x19, 407b88 <__fxstatat@plt+0x5fe8>
  407b94:	mov	x3, x22
  407b98:	mov	x1, x20
  407b9c:	mov	x2, #0x8                   	// #8
  407ba0:	bl	401810 <qsort@plt>
  407ba4:	ldr	x2, [x21, #16]
  407ba8:	subs	x3, x20, #0x1
  407bac:	mov	x1, x2
  407bb0:	ldr	x0, [x2]
  407bb4:	b.eq	407c0c <__fxstatat@plt+0x606c>  // b.none
  407bb8:	ldr	x4, [x1]
  407bbc:	subs	x3, x3, #0x1
  407bc0:	ldr	x5, [x1, #8]!
  407bc4:	str	x5, [x4, #16]
  407bc8:	b.ne	407bb8 <__fxstatat@plt+0x6018>  // b.any
  407bcc:	add	x20, x2, x20, lsl #3
  407bd0:	ldur	x1, [x20, #-8]
  407bd4:	str	xzr, [x1, #16]
  407bd8:	ldp	x19, x20, [sp, #16]
  407bdc:	ldp	x21, x22, [sp, #32]
  407be0:	ldp	x29, x30, [sp], #48
  407be4:	ret
  407be8:	ldr	x0, [x21, #16]
  407bec:	bl	401a40 <free@plt>
  407bf0:	str	xzr, [x21, #16]
  407bf4:	mov	x0, x19
  407bf8:	str	xzr, [x21, #56]
  407bfc:	ldp	x19, x20, [sp, #16]
  407c00:	ldp	x21, x22, [sp, #32]
  407c04:	ldp	x29, x30, [sp], #48
  407c08:	ret
  407c0c:	mov	x1, x0
  407c10:	b	407bd4 <__fxstatat@plt+0x6034>
  407c14:	nop
  407c18:	stp	x29, x30, [sp, #-48]!
  407c1c:	and	w3, w3, #0xff
  407c20:	mov	x29, sp
  407c24:	ldr	x5, [x2, #88]
  407c28:	stp	x19, x20, [sp, #16]
  407c2c:	ldr	w4, [x1]
  407c30:	str	x21, [sp, #32]
  407c34:	mov	x19, x2
  407c38:	mov	x21, x1
  407c3c:	add	x20, x2, #0x78
  407c40:	ldr	x1, [x2, #48]
  407c44:	cbnz	x5, 407c9c <__fxstatat@plt+0x60fc>
  407c48:	tbz	w4, #0, 407c9c <__fxstatat@plt+0x60fc>
  407c4c:	mov	x2, x20
  407c50:	mov	w0, #0x0                   	// #0
  407c54:	bl	401b60 <__xstat@plt>
  407c58:	cbz	w0, 407cc4 <__fxstatat@plt+0x6124>
  407c5c:	bl	401b50 <__errno_location@plt>
  407c60:	mov	x21, x0
  407c64:	ldr	w0, [x0]
  407c68:	cmp	w0, #0x2
  407c6c:	b.ne	407d04 <__fxstatat@plt+0x6164>  // b.any
  407c70:	ldr	x1, [x19, #48]
  407c74:	mov	x2, x20
  407c78:	mov	w0, #0x0                   	// #0
  407c7c:	bl	401ad0 <__lxstat@plt>
  407c80:	cbnz	w0, 407da8 <__fxstatat@plt+0x6208>
  407c84:	str	wzr, [x21]
  407c88:	mov	w0, #0xd                   	// #13
  407c8c:	ldp	x19, x20, [sp, #16]
  407c90:	ldr	x21, [sp, #32]
  407c94:	ldp	x29, x30, [sp], #48
  407c98:	ret
  407c9c:	tst	x4, #0x2
  407ca0:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  407ca4:	b.ne	407c4c <__fxstatat@plt+0x60ac>  // b.any
  407ca8:	mov	x2, x1
  407cac:	mov	x3, x20
  407cb0:	mov	w1, w0
  407cb4:	mov	w4, #0x100                 	// #256
  407cb8:	mov	w0, #0x0                   	// #0
  407cbc:	bl	401ba0 <__fxstatat@plt>
  407cc0:	cbnz	w0, 407cfc <__fxstatat@plt+0x615c>
  407cc4:	ldr	w0, [x20, #16]
  407cc8:	and	w0, w0, #0xf000
  407ccc:	cmp	w0, #0x4, lsl #12
  407cd0:	b.eq	407d3c <__fxstatat@plt+0x619c>  // b.none
  407cd4:	cmp	w0, #0xa, lsl #12
  407cd8:	b.eq	407db8 <__fxstatat@plt+0x6218>  // b.none
  407cdc:	cmp	w0, #0x8, lsl #12
  407ce0:	mov	w1, #0x8                   	// #8
  407ce4:	mov	w0, #0x3                   	// #3
  407ce8:	csel	w0, w0, w1, ne  // ne = any
  407cec:	ldp	x19, x20, [sp, #16]
  407cf0:	ldr	x21, [sp, #32]
  407cf4:	ldp	x29, x30, [sp], #48
  407cf8:	ret
  407cfc:	bl	401b50 <__errno_location@plt>
  407d00:	ldr	w0, [x0]
  407d04:	str	w0, [x19, #64]
  407d08:	mov	w0, #0xa                   	// #10
  407d0c:	stp	xzr, xzr, [x19, #120]
  407d10:	stp	xzr, xzr, [x20, #16]
  407d14:	stp	xzr, xzr, [x20, #32]
  407d18:	stp	xzr, xzr, [x20, #48]
  407d1c:	stp	xzr, xzr, [x20, #64]
  407d20:	stp	xzr, xzr, [x20, #80]
  407d24:	stp	xzr, xzr, [x20, #96]
  407d28:	stp	xzr, xzr, [x20, #112]
  407d2c:	ldp	x19, x20, [sp, #16]
  407d30:	ldr	x21, [sp, #32]
  407d34:	ldp	x29, x30, [sp], #48
  407d38:	ret
  407d3c:	ldr	w1, [x20, #20]
  407d40:	cmp	w1, #0x1
  407d44:	b.ls	407db0 <__fxstatat@plt+0x6210>  // b.plast
  407d48:	ldr	x0, [x19, #88]
  407d4c:	cmp	x0, #0x0
  407d50:	b.le	407db0 <__fxstatat@plt+0x6210>
  407d54:	ldr	w2, [x21]
  407d58:	sub	w0, w1, #0x2
  407d5c:	tst	x2, #0x20
  407d60:	csel	w1, w0, w1, eq  // eq = none
  407d64:	ldrb	w2, [x19, #248]
  407d68:	mov	w0, #0x1                   	// #1
  407d6c:	str	w1, [x19, #104]
  407d70:	cmp	w2, #0x2e
  407d74:	b.ne	407cec <__fxstatat@plt+0x614c>  // b.any
  407d78:	ldrb	w1, [x19, #249]
  407d7c:	cbz	w1, 407d94 <__fxstatat@plt+0x61f4>
  407d80:	ldr	w1, [x19, #248]
  407d84:	mov	w2, #0x2e00                	// #11776
  407d88:	and	w1, w1, #0xffff00
  407d8c:	cmp	w1, w2
  407d90:	b.ne	407cec <__fxstatat@plt+0x614c>  // b.any
  407d94:	ldr	x1, [x19, #88]
  407d98:	mov	w0, #0x5                   	// #5
  407d9c:	cmp	x1, #0x0
  407da0:	csinc	w0, w0, wzr, ne  // ne = any
  407da4:	b	407cec <__fxstatat@plt+0x614c>
  407da8:	ldr	w0, [x21]
  407dac:	b	407d04 <__fxstatat@plt+0x6164>
  407db0:	mov	w1, #0xffffffff            	// #-1
  407db4:	b	407d64 <__fxstatat@plt+0x61c4>
  407db8:	mov	w0, #0xc                   	// #12
  407dbc:	b	407cec <__fxstatat@plt+0x614c>
  407dc0:	stp	x29, x30, [sp, #-48]!
  407dc4:	mov	w3, #0x102                 	// #258
  407dc8:	tst	w0, w3
  407dcc:	mov	x29, sp
  407dd0:	b.ne	407e08 <__fxstatat@plt+0x6268>  // b.any
  407dd4:	ldr	x0, [x2, #8]
  407dd8:	cbz	x0, 407e00 <__fxstatat@plt+0x6260>
  407ddc:	ldr	x3, [x0, #88]
  407de0:	tbnz	x3, #63, 407e00 <__fxstatat@plt+0x6260>
  407de4:	ldr	x1, [x1]
  407de8:	ldr	x3, [x1, #16]
  407dec:	cbz	x3, 407e4c <__fxstatat@plt+0x62ac>
  407df0:	ldr	x4, [x1]
  407df4:	ldr	x3, [x2, #128]
  407df8:	cmp	x4, x3
  407dfc:	b.eq	407e2c <__fxstatat@plt+0x628c>  // b.none
  407e00:	ldp	x29, x30, [sp], #48
  407e04:	ret
  407e08:	ldr	x0, [x1]
  407e0c:	add	x1, sp, #0x10
  407e10:	ldur	q0, [x2, #120]
  407e14:	str	q0, [sp, #16]
  407e18:	bl	40b4c0 <__fxstatat@plt+0x9920>
  407e1c:	cbz	x0, 407e4c <__fxstatat@plt+0x62ac>
  407e20:	bl	401a40 <free@plt>
  407e24:	ldp	x29, x30, [sp], #48
  407e28:	ret
  407e2c:	ldr	x3, [x1, #8]
  407e30:	ldr	x2, [x2, #120]
  407e34:	cmp	x3, x2
  407e38:	b.ne	407e00 <__fxstatat@plt+0x6260>  // b.any
  407e3c:	ldur	q0, [x0, #120]
  407e40:	ext	v0.16b, v0.16b, v0.16b, #8
  407e44:	str	q0, [x1]
  407e48:	b	407e00 <__fxstatat@plt+0x6260>
  407e4c:	bl	4019a0 <abort@plt>
  407e50:	stp	x29, x30, [sp, #-48]!
  407e54:	mov	x29, sp
  407e58:	stp	x19, x20, [sp, #16]
  407e5c:	mov	x19, x0
  407e60:	add	x20, x0, #0x60
  407e64:	ldr	w0, [x0, #72]
  407e68:	str	x21, [sp, #32]
  407e6c:	mov	w21, #0x0                   	// #0
  407e70:	tbnz	w0, #2, 407eb8 <__fxstatat@plt+0x6318>
  407e74:	tbz	w0, #9, 407eec <__fxstatat@plt+0x634c>
  407e78:	ldr	w1, [x19, #44]
  407e7c:	and	w21, w0, #0x4
  407e80:	mov	x0, x20
  407e84:	bl	40b658 <__fxstatat@plt+0x9ab8>
  407e88:	tbz	w0, #31, 407f00 <__fxstatat@plt+0x6360>
  407e8c:	mov	w0, #0xffffff9c            	// #-100
  407e90:	str	w0, [x19, #44]
  407e94:	mov	x0, x20
  407e98:	bl	40b650 <__fxstatat@plt+0x9ab0>
  407e9c:	mov	w1, w0
  407ea0:	mov	x0, x20
  407ea4:	tst	w1, #0xff
  407ea8:	b.ne	407ed0 <__fxstatat@plt+0x6330>  // b.any
  407eac:	nop
  407eb0:	bl	40b6a0 <__fxstatat@plt+0x9b00>
  407eb4:	tbz	w0, #31, 407ee4 <__fxstatat@plt+0x6344>
  407eb8:	mov	x0, x20
  407ebc:	bl	40b650 <__fxstatat@plt+0x9ab0>
  407ec0:	mov	w1, w0
  407ec4:	mov	x0, x20
  407ec8:	tst	w1, #0xff
  407ecc:	b.eq	407eb0 <__fxstatat@plt+0x6310>  // b.none
  407ed0:	mov	w0, w21
  407ed4:	ldp	x19, x20, [sp, #16]
  407ed8:	ldr	x21, [sp, #32]
  407edc:	ldp	x29, x30, [sp], #48
  407ee0:	ret
  407ee4:	bl	401960 <close@plt>
  407ee8:	b	407eb8 <__fxstatat@plt+0x6318>
  407eec:	ldr	w0, [x19, #40]
  407ef0:	bl	4017e0 <fchdir@plt>
  407ef4:	cmp	w0, #0x0
  407ef8:	cset	w21, ne  // ne = any
  407efc:	b	407eb8 <__fxstatat@plt+0x6318>
  407f00:	bl	401960 <close@plt>
  407f04:	mov	w0, #0xffffff9c            	// #-100
  407f08:	str	w0, [x19, #44]
  407f0c:	b	407e94 <__fxstatat@plt+0x62f4>
  407f10:	stp	x29, x30, [sp, #-176]!
  407f14:	mov	x29, sp
  407f18:	stp	x21, x22, [sp, #32]
  407f1c:	ldr	x22, [x0, #80]
  407f20:	stp	x19, x20, [sp, #16]
  407f24:	mov	x19, x0
  407f28:	ldr	w0, [x22, #72]
  407f2c:	tbz	w0, #9, 407ff8 <__fxstatat@plt+0x6458>
  407f30:	ldr	x21, [x22, #80]
  407f34:	mov	w20, w1
  407f38:	cbz	x21, 407fb0 <__fxstatat@plt+0x6410>
  407f3c:	ldr	x2, [x19, #120]
  407f40:	add	x1, sp, #0x38
  407f44:	mov	x0, x21
  407f48:	str	x2, [sp, #56]
  407f4c:	bl	40a7f0 <__fxstatat@plt+0x8c50>
  407f50:	cbz	x0, 407fe0 <__fxstatat@plt+0x6440>
  407f54:	ldr	x20, [x0, #8]
  407f58:	mov	x1, #0x4973                	// #18803
  407f5c:	movk	x1, #0x5265, lsl #16
  407f60:	mov	w0, #0x2                   	// #2
  407f64:	cmp	x20, x1
  407f68:	b.eq	407ffc <__fxstatat@plt+0x645c>  // b.none
  407f6c:	b.le	40804c <__fxstatat@plt+0x64ac>
  407f70:	mov	x1, #0x5342                	// #21314
  407f74:	movk	x1, #0x5846, lsl #16
  407f78:	cmp	x20, x1
  407f7c:	b.eq	407ffc <__fxstatat@plt+0x645c>  // b.none
  407f80:	mov	x0, #0x4d42                	// #19778
  407f84:	movk	x0, #0xff53, lsl #16
  407f88:	cmp	x20, x0
  407f8c:	b.eq	407ff8 <__fxstatat@plt+0x6458>  // b.none
  407f90:	mov	x0, #0x414f                	// #16719
  407f94:	movk	x0, #0x5346, lsl #16
  407f98:	cmp	x20, x0
  407f9c:	cset	w0, ne  // ne = any
  407fa0:	ldp	x19, x20, [sp, #16]
  407fa4:	ldp	x21, x22, [sp, #32]
  407fa8:	ldp	x29, x30, [sp], #176
  407fac:	ret
  407fb0:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  407fb4:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  407fb8:	add	x4, x4, #0xa40
  407fbc:	add	x3, x3, #0xae8
  407fc0:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  407fc4:	mov	x1, #0x0                   	// #0
  407fc8:	add	x2, x2, #0xad8
  407fcc:	mov	x0, #0xd                   	// #13
  407fd0:	bl	40aad0 <__fxstatat@plt+0x8f30>
  407fd4:	str	x0, [x22, #80]
  407fd8:	mov	x21, x0
  407fdc:	cbnz	x0, 407f3c <__fxstatat@plt+0x639c>
  407fe0:	tbnz	w20, #31, 407ff8 <__fxstatat@plt+0x6458>
  407fe4:	mov	w0, w20
  407fe8:	add	x1, sp, #0x38
  407fec:	bl	4018f0 <fstatfs@plt>
  407ff0:	cbz	w0, 40800c <__fxstatat@plt+0x646c>
  407ff4:	nop
  407ff8:	mov	w0, #0x0                   	// #0
  407ffc:	ldp	x19, x20, [sp, #16]
  408000:	ldp	x21, x22, [sp, #32]
  408004:	ldp	x29, x30, [sp], #176
  408008:	ret
  40800c:	ldr	x20, [sp, #56]
  408010:	cbz	x21, 407f58 <__fxstatat@plt+0x63b8>
  408014:	mov	x0, #0x10                  	// #16
  408018:	bl	401890 <malloc@plt>
  40801c:	mov	x22, x0
  408020:	cbz	x0, 407f58 <__fxstatat@plt+0x63b8>
  408024:	ldr	x2, [x19, #120]
  408028:	stp	x2, x20, [x22]
  40802c:	mov	x0, x21
  408030:	mov	x1, x22
  408034:	bl	40b2a8 <__fxstatat@plt+0x9708>
  408038:	cbz	x0, 40807c <__fxstatat@plt+0x64dc>
  40803c:	cmp	x22, x0
  408040:	b.ne	40808c <__fxstatat@plt+0x64ec>  // b.any
  408044:	ldr	x20, [sp, #56]
  408048:	b	407f58 <__fxstatat@plt+0x63b8>
  40804c:	mov	x0, #0x6969                	// #26985
  408050:	cmp	x20, x0
  408054:	b.eq	407ff8 <__fxstatat@plt+0x6458>  // b.none
  408058:	mov	x0, #0x9fa0                	// #40864
  40805c:	cmp	x20, x0
  408060:	b.eq	407ff8 <__fxstatat@plt+0x6458>  // b.none
  408064:	cmp	x20, #0x0
  408068:	cset	w0, ne  // ne = any
  40806c:	ldp	x19, x20, [sp, #16]
  408070:	ldp	x21, x22, [sp, #32]
  408074:	ldp	x29, x30, [sp], #176
  408078:	ret
  40807c:	mov	x0, x22
  408080:	bl	401a40 <free@plt>
  408084:	ldr	x20, [sp, #56]
  408088:	b	407f58 <__fxstatat@plt+0x63b8>
  40808c:	bl	4019a0 <abort@plt>
  408090:	stp	x29, x30, [sp, #-208]!
  408094:	mov	x29, sp
  408098:	stp	x19, x20, [sp, #16]
  40809c:	mov	x19, x3
  4080a0:	ldr	w20, [x0, #72]
  4080a4:	stp	x21, x22, [sp, #32]
  4080a8:	and	w4, w20, #0x4
  4080ac:	stp	x23, x24, [sp, #48]
  4080b0:	mov	x24, x0
  4080b4:	mov	w23, w2
  4080b8:	str	x25, [sp, #64]
  4080bc:	mov	x25, x1
  4080c0:	cbz	x3, 4080d0 <__fxstatat@plt+0x6530>
  4080c4:	ldrb	w3, [x3]
  4080c8:	cmp	w3, #0x2e
  4080cc:	b.eq	40813c <__fxstatat@plt+0x659c>  // b.none
  4080d0:	cbnz	w4, 408218 <__fxstatat@plt+0x6678>
  4080d4:	tbnz	w23, #31, 4082ec <__fxstatat@plt+0x674c>
  4080d8:	mov	w21, w23
  4080dc:	mov	w22, #0x0                   	// #0
  4080e0:	tbnz	w20, #1, 408190 <__fxstatat@plt+0x65f0>
  4080e4:	cbz	x19, 4080f4 <__fxstatat@plt+0x6554>
  4080e8:	ldrb	w3, [x19]
  4080ec:	cmp	w3, #0x2e
  4080f0:	b.eq	40825c <__fxstatat@plt+0x66bc>  // b.none
  4080f4:	tbnz	w20, #9, 4081d0 <__fxstatat@plt+0x6630>
  4080f8:	mov	w0, w21
  4080fc:	bl	4017e0 <fchdir@plt>
  408100:	mov	w19, w0
  408104:	tbz	w23, #31, 408228 <__fxstatat@plt+0x6688>
  408108:	bl	401b50 <__errno_location@plt>
  40810c:	mov	x20, x0
  408110:	mov	w0, w21
  408114:	ldr	w21, [x20]
  408118:	bl	401960 <close@plt>
  40811c:	str	w21, [x20]
  408120:	mov	w0, w19
  408124:	ldp	x19, x20, [sp, #16]
  408128:	ldp	x21, x22, [sp, #32]
  40812c:	ldp	x23, x24, [sp, #48]
  408130:	ldr	x25, [sp, #64]
  408134:	ldp	x29, x30, [sp], #208
  408138:	ret
  40813c:	ldrb	w0, [x19, #1]
  408140:	cmp	w0, #0x2e
  408144:	b.ne	4080d0 <__fxstatat@plt+0x6530>  // b.any
  408148:	ldrb	w0, [x19, #2]
  40814c:	cbnz	w0, 4080d0 <__fxstatat@plt+0x6530>
  408150:	cbnz	w4, 408218 <__fxstatat@plt+0x6678>
  408154:	tbz	w2, #31, 408338 <__fxstatat@plt+0x6798>
  408158:	tbnz	w20, #9, 408274 <__fxstatat@plt+0x66d4>
  40815c:	lsl	w3, w20, #11
  408160:	mov	w1, #0x4900                	// #18688
  408164:	and	w3, w3, #0x8000
  408168:	movk	w1, #0x8, lsl #16
  40816c:	orr	w1, w3, w1
  408170:	mov	w22, #0x1                   	// #1
  408174:	mov	x0, x19
  408178:	bl	40a250 <__fxstatat@plt+0x86b0>
  40817c:	mov	w21, w0
  408180:	tbnz	w21, #31, 408330 <__fxstatat@plt+0x6790>
  408184:	ldr	w20, [x24, #72]
  408188:	tbz	w20, #1, 4080e4 <__fxstatat@plt+0x6544>
  40818c:	nop
  408190:	add	x2, sp, #0x50
  408194:	mov	w1, w21
  408198:	mov	w0, #0x0                   	// #0
  40819c:	bl	401ae0 <__fxstat@plt>
  4081a0:	cbnz	w0, 408250 <__fxstatat@plt+0x66b0>
  4081a4:	ldr	x0, [sp, #80]
  4081a8:	ldr	x1, [x25, #120]
  4081ac:	cmp	x1, x0
  4081b0:	b.ne	408244 <__fxstatat@plt+0x66a4>  // b.any
  4081b4:	ldr	x0, [sp, #88]
  4081b8:	ldr	x1, [x25, #128]
  4081bc:	cmp	x1, x0
  4081c0:	b.ne	408244 <__fxstatat@plt+0x66a4>  // b.any
  4081c4:	ldr	w20, [x24, #72]
  4081c8:	tbz	w20, #9, 4080f8 <__fxstatat@plt+0x6558>
  4081cc:	nop
  4081d0:	ldr	w1, [x24, #44]
  4081d4:	mov	w0, #0xffffff9c            	// #-100
  4081d8:	cmp	w21, w1
  4081dc:	ccmp	w1, w0, #0x4, eq  // eq = none
  4081e0:	b.ne	408348 <__fxstatat@plt+0x67a8>  // b.any
  4081e4:	cbz	w22, 408310 <__fxstatat@plt+0x6770>
  4081e8:	tst	x20, #0x4
  4081ec:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4081f0:	b.ge	408324 <__fxstatat@plt+0x6784>  // b.tcont
  4081f4:	str	w21, [x24, #44]
  4081f8:	mov	w19, #0x0                   	// #0
  4081fc:	mov	w0, w19
  408200:	ldp	x19, x20, [sp, #16]
  408204:	ldp	x21, x22, [sp, #32]
  408208:	ldp	x23, x24, [sp, #48]
  40820c:	ldr	x25, [sp, #64]
  408210:	ldp	x29, x30, [sp], #208
  408214:	ret
  408218:	tst	x20, #0x200
  40821c:	mov	w19, #0x0                   	// #0
  408220:	ccmp	w23, #0x0, #0x1, ne  // ne = any
  408224:	b.ge	4082b4 <__fxstatat@plt+0x6714>  // b.tcont
  408228:	mov	w0, w19
  40822c:	ldp	x19, x20, [sp, #16]
  408230:	ldp	x21, x22, [sp, #32]
  408234:	ldp	x23, x24, [sp, #48]
  408238:	ldr	x25, [sp, #64]
  40823c:	ldp	x29, x30, [sp], #208
  408240:	ret
  408244:	bl	401b50 <__errno_location@plt>
  408248:	mov	w1, #0x2                   	// #2
  40824c:	str	w1, [x0]
  408250:	mov	w19, #0xffffffff            	// #-1
  408254:	tbz	w23, #31, 408228 <__fxstatat@plt+0x6688>
  408258:	b	408108 <__fxstatat@plt+0x6568>
  40825c:	ldrb	w0, [x19, #1]
  408260:	cmp	w0, #0x2e
  408264:	b.ne	4080f4 <__fxstatat@plt+0x6554>  // b.any
  408268:	ldrb	w0, [x19, #2]
  40826c:	cbz	w0, 408190 <__fxstatat@plt+0x65f0>
  408270:	b	4080f4 <__fxstatat@plt+0x6554>
  408274:	add	x21, x24, #0x60
  408278:	mov	x0, x21
  40827c:	bl	40b650 <__fxstatat@plt+0x9ab0>
  408280:	ands	w22, w0, #0xff
  408284:	b.eq	4082c0 <__fxstatat@plt+0x6720>  // b.none
  408288:	lsl	w3, w20, #11
  40828c:	mov	w1, #0x4900                	// #18688
  408290:	and	w3, w3, #0x8000
  408294:	movk	w1, #0x8, lsl #16
  408298:	orr	w1, w3, w1
  40829c:	ldr	w0, [x24, #44]
  4082a0:	mov	w2, w1
  4082a4:	mov	x1, x19
  4082a8:	bl	40b730 <__fxstatat@plt+0x9b90>
  4082ac:	mov	w21, w0
  4082b0:	b	408180 <__fxstatat@plt+0x65e0>
  4082b4:	mov	w0, w23
  4082b8:	bl	401960 <close@plt>
  4082bc:	b	408228 <__fxstatat@plt+0x6688>
  4082c0:	mov	x0, x21
  4082c4:	bl	40b6a0 <__fxstatat@plt+0x9b00>
  4082c8:	ldr	w20, [x24, #72]
  4082cc:	mov	w21, w0
  4082d0:	mov	w22, #0x1                   	// #1
  4082d4:	and	w0, w20, #0x200
  4082d8:	tbnz	w21, #31, 4082f4 <__fxstatat@plt+0x6754>
  4082dc:	mov	w23, w21
  4082e0:	mov	w22, #0x1                   	// #1
  4082e4:	tbz	w20, #1, 4080f4 <__fxstatat@plt+0x6554>
  4082e8:	b	408190 <__fxstatat@plt+0x65f0>
  4082ec:	and	w0, w20, #0x200
  4082f0:	mov	w22, #0x0                   	// #0
  4082f4:	lsl	w3, w20, #11
  4082f8:	mov	w1, #0x4900                	// #18688
  4082fc:	and	w3, w3, #0x8000
  408300:	movk	w1, #0x8, lsl #16
  408304:	orr	w1, w3, w1
  408308:	cbnz	w0, 40829c <__fxstatat@plt+0x66fc>
  40830c:	b	408174 <__fxstatat@plt+0x65d4>
  408310:	add	x0, x24, #0x60
  408314:	bl	40b658 <__fxstatat@plt+0x9ab8>
  408318:	tbnz	w0, #31, 4081f4 <__fxstatat@plt+0x6654>
  40831c:	bl	401960 <close@plt>
  408320:	b	4081f4 <__fxstatat@plt+0x6654>
  408324:	mov	w0, w1
  408328:	bl	401960 <close@plt>
  40832c:	b	4081f4 <__fxstatat@plt+0x6654>
  408330:	mov	w19, #0xffffffff            	// #-1
  408334:	b	408228 <__fxstatat@plt+0x6688>
  408338:	mov	w21, w2
  40833c:	mov	w22, #0x1                   	// #1
  408340:	tbz	w20, #1, 4080ec <__fxstatat@plt+0x654c>
  408344:	b	408190 <__fxstatat@plt+0x65f0>
  408348:	bl	4019a0 <abort@plt>
  40834c:	nop
  408350:	stp	x29, x30, [sp, #-320]!
  408354:	mov	x29, sp
  408358:	stp	x21, x22, [sp, #32]
  40835c:	ldr	x22, [x0]
  408360:	stp	x27, x28, [sp, #80]
  408364:	mov	x28, x0
  408368:	stp	x19, x20, [sp, #16]
  40836c:	ldr	x0, [x22, #24]
  408370:	str	w1, [sp, #164]
  408374:	str	x0, [sp, #168]
  408378:	cbz	x0, 40883c <__fxstatat@plt+0x6c9c>
  40837c:	bl	401ac0 <dirfd@plt>
  408380:	str	w0, [sp, #196]
  408384:	tbnz	w0, #31, 408e00 <__fxstatat@plt+0x7260>
  408388:	ldr	x0, [x28, #64]
  40838c:	stp	x23, x24, [sp, #48]
  408390:	cbz	x0, 408d5c <__fxstatat@plt+0x71bc>
  408394:	ldr	w0, [x28, #72]
  408398:	mov	x1, #0xffffffffffffffff    	// #-1
  40839c:	str	x1, [sp, #144]
  4083a0:	mov	w1, #0x1                   	// #1
  4083a4:	str	w1, [sp, #180]
  4083a8:	ldr	x21, [x22, #72]
  4083ac:	ldr	x2, [x22, #56]
  4083b0:	sub	x1, x21, #0x1
  4083b4:	ldrb	w2, [x2, x1]
  4083b8:	cmp	w2, #0x2f
  4083bc:	b.eq	4083c8 <__fxstatat@plt+0x6828>  // b.none
  4083c0:	mov	x1, x21
  4083c4:	add	x21, x21, #0x1
  4083c8:	str	xzr, [sp, #152]
  4083cc:	tbz	w0, #2, 4083e8 <__fxstatat@plt+0x6848>
  4083d0:	ldr	x0, [x28, #32]
  4083d4:	mov	w2, #0x2f                  	// #47
  4083d8:	add	x3, x0, x1
  4083dc:	add	x3, x3, #0x1
  4083e0:	strb	w2, [x0, x1]
  4083e4:	str	x3, [sp, #152]
  4083e8:	ldr	x23, [x28, #48]
  4083ec:	ldr	x0, [x22, #88]
  4083f0:	sub	x1, x23, x21
  4083f4:	ldr	x24, [x22, #24]
  4083f8:	str	x1, [sp, #128]
  4083fc:	add	x1, x0, #0x1
  408400:	str	x1, [sp, #136]
  408404:	cbz	x24, 408efc <__fxstatat@plt+0x735c>
  408408:	stp	x25, x26, [sp, #64]
  40840c:	bl	401b50 <__errno_location@plt>
  408410:	mov	x20, #0x0                   	// #0
  408414:	str	x0, [sp, #120]
  408418:	adrp	x0, 401000 <mbrtowc@plt-0x760>
  40841c:	add	x0, x0, #0xa40
  408420:	str	x0, [sp, #184]
  408424:	mov	x0, x24
  408428:	mov	x19, #0x0                   	// #0
  40842c:	stp	xzr, x22, [sp, #104]
  408430:	str	wzr, [sp, #160]
  408434:	str	wzr, [sp, #176]
  408438:	ldr	x1, [sp, #120]
  40843c:	str	wzr, [x1]
  408440:	bl	401920 <readdir@plt>
  408444:	mov	x25, x0
  408448:	cbz	x0, 408c24 <__fxstatat@plt+0x7084>
  40844c:	ldr	w0, [x28, #72]
  408450:	tbnz	w0, #5, 408460 <__fxstatat@plt+0x68c0>
  408454:	ldrb	w0, [x25, #19]
  408458:	cmp	w0, #0x2e
  40845c:	b.eq	408738 <__fxstatat@plt+0x6b98>  // b.none
  408460:	add	x1, x25, #0x13
  408464:	str	x1, [sp, #96]
  408468:	mov	x0, x1
  40846c:	bl	4017b0 <strlen@plt>
  408470:	adds	x23, x0, x21
  408474:	mov	x26, x0
  408478:	add	x0, x0, #0x100
  40847c:	cset	x24, cs  // cs = hs, nlast
  408480:	and	x0, x0, #0xfffffffffffffff8
  408484:	bl	401890 <malloc@plt>
  408488:	mov	x27, x0
  40848c:	cbz	x0, 408f24 <__fxstatat@plt+0x7384>
  408490:	ldr	x1, [sp, #96]
  408494:	add	x22, x0, #0xf8
  408498:	mov	x0, x22
  40849c:	mov	x2, x26
  4084a0:	bl	401770 <memcpy@plt>
  4084a4:	add	x1, x27, x26
  4084a8:	mov	w0, #0x30000               	// #196608
  4084ac:	ldr	x7, [x28, #32]
  4084b0:	strb	wzr, [x1, #248]
  4084b4:	ldr	x1, [sp, #128]
  4084b8:	stp	xzr, xzr, [x27, #24]
  4084bc:	str	xzr, [x27, #40]
  4084c0:	cmp	x1, x26
  4084c4:	str	x7, [x27, #56]
  4084c8:	str	wzr, [x27, #64]
  4084cc:	str	x28, [x27, #80]
  4084d0:	str	x26, [x27, #96]
  4084d4:	stur	w0, [x27, #110]
  4084d8:	b.ls	4085f0 <__fxstatat@plt+0x6a50>  // b.plast
  4084dc:	cbnz	x24, 408650 <__fxstatat@plt+0x6ab0>
  4084e0:	ldr	w0, [x28, #72]
  4084e4:	ldr	x1, [x28]
  4084e8:	str	x1, [x27, #8]
  4084ec:	ldr	x1, [x25]
  4084f0:	str	x23, [x27, #72]
  4084f4:	ldr	x2, [sp, #136]
  4084f8:	str	x2, [x27, #88]
  4084fc:	str	x1, [x27, #128]
  408500:	tbnz	w0, #2, 40870c <__fxstatat@plt+0x6b6c>
  408504:	str	x22, [x27, #48]
  408508:	ldr	x1, [x28, #64]
  40850c:	cbz	x1, 408514 <__fxstatat@plt+0x6974>
  408510:	tbz	w0, #10, 408774 <__fxstatat@plt+0x6bd4>
  408514:	ldrb	w1, [x25, #18]
  408518:	and	w0, w0, #0x18
  40851c:	cmp	w0, #0x18
  408520:	sub	w0, w1, #0x1
  408524:	b.eq	408750 <__fxstatat@plt+0x6bb0>  // b.none
  408528:	mov	w1, #0xb                   	// #11
  40852c:	strh	w1, [x27, #108]
  408530:	cmp	w0, #0xb
  408534:	b.ls	4086e0 <__fxstatat@plt+0x6b40>  // b.plast
  408538:	mov	x1, #0x2                   	// #2
  40853c:	str	wzr, [x27, #136]
  408540:	str	x1, [x27, #168]
  408544:	str	xzr, [x27, #16]
  408548:	cbz	x19, 408730 <__fxstatat@plt+0x6b90>
  40854c:	ldr	x0, [sp, #104]
  408550:	str	x27, [x0, #16]
  408554:	mov	x0, #0x2710                	// #10000
  408558:	cmp	x20, x0
  40855c:	b.eq	4086f8 <__fxstatat@plt+0x6b58>  // b.none
  408560:	ldr	x0, [sp, #144]
  408564:	add	x20, x20, #0x1
  408568:	cmp	x20, x0
  40856c:	b.cs	408580 <__fxstatat@plt+0x69e0>  // b.hs, b.nlast
  408570:	str	x27, [sp, #104]
  408574:	ldr	x0, [sp, #112]
  408578:	ldr	x0, [x0, #24]
  40857c:	cbnz	x0, 408438 <__fxstatat@plt+0x6898>
  408580:	ldr	x22, [sp, #112]
  408584:	ldr	w0, [sp, #160]
  408588:	cbnz	w0, 408c68 <__fxstatat@plt+0x70c8>
  40858c:	ldr	w0, [x28, #72]
  408590:	tbnz	w0, #2, 408ad8 <__fxstatat@plt+0x6f38>
  408594:	ldp	x25, x26, [sp, #64]
  408598:	ldr	x0, [sp, #168]
  40859c:	cmp	x0, #0x0
  4085a0:	ldr	w0, [sp, #180]
  4085a4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4085a8:	b.eq	408a70 <__fxstatat@plt+0x6ed0>  // b.none
  4085ac:	ldr	w0, [sp, #164]
  4085b0:	cmp	x20, #0x0
  4085b4:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4085b8:	b.eq	408b04 <__fxstatat@plt+0x6f64>  // b.none
  4085bc:	ldr	w0, [sp, #176]
  4085c0:	cbnz	w0, 408d10 <__fxstatat@plt+0x7170>
  4085c4:	ldr	x0, [x28, #64]
  4085c8:	cmp	x0, #0x0
  4085cc:	ccmp	x20, #0x1, #0x4, ne  // ne = any
  4085d0:	b.ne	408b0c <__fxstatat@plt+0x6f6c>  // b.any
  4085d4:	mov	x0, x19
  4085d8:	ldp	x19, x20, [sp, #16]
  4085dc:	ldp	x21, x22, [sp, #32]
  4085e0:	ldp	x23, x24, [sp, #48]
  4085e4:	ldp	x27, x28, [sp, #80]
  4085e8:	ldp	x29, x30, [sp], #320
  4085ec:	ret
  4085f0:	ldr	x0, [x28, #48]
  4085f4:	add	x1, x0, #0x101
  4085f8:	add	x1, x1, x23
  4085fc:	cmp	x0, x1
  408600:	b.hi	408790 <__fxstatat@plt+0x6bf0>  // b.pmore
  408604:	str	x1, [x28, #48]
  408608:	mov	x0, x7
  40860c:	str	x7, [sp, #96]
  408610:	bl	401930 <realloc@plt>
  408614:	ldr	x7, [sp, #96]
  408618:	cbz	x0, 408f30 <__fxstatat@plt+0x7390>
  40861c:	str	x0, [x28, #32]
  408620:	cmp	x7, x0
  408624:	b.eq	408640 <__fxstatat@plt+0x6aa0>  // b.none
  408628:	ldr	w1, [x28, #72]
  40862c:	mov	w2, #0x1                   	// #1
  408630:	str	w2, [sp, #160]
  408634:	tbz	w1, #2, 408640 <__fxstatat@plt+0x6aa0>
  408638:	add	x0, x0, x21
  40863c:	str	x0, [sp, #152]
  408640:	ldr	x0, [x28, #48]
  408644:	sub	x0, x0, x21
  408648:	str	x0, [sp, #128]
  40864c:	cbz	x24, 4084e0 <__fxstatat@plt+0x6940>
  408650:	mov	x0, x27
  408654:	ldr	x22, [sp, #112]
  408658:	bl	401a40 <free@plt>
  40865c:	cbz	x19, 408690 <__fxstatat@plt+0x6af0>
  408660:	ldp	x20, x0, [x19, #16]
  408664:	cbz	x0, 408684 <__fxstatat@plt+0x6ae4>
  408668:	bl	401940 <closedir@plt>
  40866c:	mov	x0, x19
  408670:	bl	401a40 <free@plt>
  408674:	cbz	x20, 408690 <__fxstatat@plt+0x6af0>
  408678:	mov	x19, x20
  40867c:	ldp	x20, x0, [x19, #16]
  408680:	cbnz	x0, 408668 <__fxstatat@plt+0x6ac8>
  408684:	mov	x0, x19
  408688:	bl	401a40 <free@plt>
  40868c:	cbnz	x20, 408678 <__fxstatat@plt+0x6ad8>
  408690:	ldr	x0, [x22, #24]
  408694:	mov	x19, #0x0                   	// #0
  408698:	bl	401940 <closedir@plt>
  40869c:	mov	w1, #0x7                   	// #7
  4086a0:	ldr	w0, [x28, #72]
  4086a4:	ldp	x23, x24, [sp, #48]
  4086a8:	orr	w0, w0, #0x2000
  4086ac:	ldp	x25, x26, [sp, #64]
  4086b0:	strh	w1, [x22, #108]
  4086b4:	ldr	x1, [sp, #120]
  4086b8:	str	xzr, [x22, #24]
  4086bc:	str	w0, [x28, #72]
  4086c0:	mov	w0, #0x24                  	// #36
  4086c4:	ldp	x21, x22, [sp, #32]
  4086c8:	str	w0, [x1]
  4086cc:	mov	x0, x19
  4086d0:	ldp	x19, x20, [sp, #16]
  4086d4:	ldp	x27, x28, [sp, #80]
  4086d8:	ldp	x29, x30, [sp], #320
  4086dc:	ret
  4086e0:	mov	x1, #0x2                   	// #2
  4086e4:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  4086e8:	add	x2, x2, #0x5c0
  4086ec:	ldr	w0, [x2, w0, uxtw #2]
  4086f0:	str	w0, [x27, #136]
  4086f4:	b	408540 <__fxstatat@plt+0x69a0>
  4086f8:	ldr	x0, [x28, #64]
  4086fc:	cbz	x0, 40892c <__fxstatat@plt+0x6d8c>
  408700:	mov	x20, #0x2711                	// #10001
  408704:	str	x27, [sp, #104]
  408708:	b	408574 <__fxstatat@plt+0x69d4>
  40870c:	ldr	x4, [x27, #56]
  408710:	mov	x1, x22
  408714:	ldr	x0, [sp, #152]
  408718:	str	x4, [x27, #48]
  40871c:	ldr	x2, [x27, #96]
  408720:	add	x2, x2, #0x1
  408724:	bl	401780 <memmove@plt>
  408728:	ldr	w0, [x28, #72]
  40872c:	b	408508 <__fxstatat@plt+0x6968>
  408730:	mov	x19, x27
  408734:	b	408554 <__fxstatat@plt+0x69b4>
  408738:	ldrb	w0, [x25, #20]
  40873c:	cbz	w0, 408574 <__fxstatat@plt+0x69d4>
  408740:	ldrh	w0, [x25, #20]
  408744:	cmp	w0, #0x2e
  408748:	b.ne	408460 <__fxstatat@plt+0x68c0>  // b.any
  40874c:	b	408574 <__fxstatat@plt+0x69d4>
  408750:	and	w1, w1, #0xfffffffb
  408754:	cbz	w1, 408528 <__fxstatat@plt+0x6988>
  408758:	mov	w1, #0xb                   	// #11
  40875c:	strh	w1, [x27, #108]
  408760:	cmp	w0, #0xb
  408764:	mov	x1, #0x1                   	// #1
  408768:	b.ls	4086e4 <__fxstatat@plt+0x6b44>  // b.plast
  40876c:	str	wzr, [x27, #136]
  408770:	b	408540 <__fxstatat@plt+0x69a0>
  408774:	ldr	w0, [x28, #44]
  408778:	mov	x2, x27
  40877c:	add	x1, x28, #0x48
  408780:	mov	w3, #0x0                   	// #0
  408784:	bl	407c18 <__fxstatat@plt+0x6078>
  408788:	strh	w0, [x27, #108]
  40878c:	b	408544 <__fxstatat@plt+0x69a4>
  408790:	mov	x0, x7
  408794:	ldr	x22, [sp, #112]
  408798:	bl	401a40 <free@plt>
  40879c:	ldr	x1, [sp, #120]
  4087a0:	mov	w0, #0x24                  	// #36
  4087a4:	mov	w21, w0
  4087a8:	str	xzr, [x28, #32]
  4087ac:	str	w0, [x1]
  4087b0:	mov	x0, x27
  4087b4:	bl	401a40 <free@plt>
  4087b8:	cbz	x19, 4087f0 <__fxstatat@plt+0x6c50>
  4087bc:	ldp	x20, x0, [x19, #16]
  4087c0:	cbz	x0, 4087e4 <__fxstatat@plt+0x6c44>
  4087c4:	nop
  4087c8:	bl	401940 <closedir@plt>
  4087cc:	mov	x0, x19
  4087d0:	bl	401a40 <free@plt>
  4087d4:	cbz	x20, 4087f0 <__fxstatat@plt+0x6c50>
  4087d8:	mov	x19, x20
  4087dc:	ldp	x20, x0, [x19, #16]
  4087e0:	cbnz	x0, 4087c8 <__fxstatat@plt+0x6c28>
  4087e4:	mov	x0, x19
  4087e8:	bl	401a40 <free@plt>
  4087ec:	cbnz	x20, 4087d8 <__fxstatat@plt+0x6c38>
  4087f0:	ldr	x0, [x22, #24]
  4087f4:	mov	x19, #0x0                   	// #0
  4087f8:	bl	401940 <closedir@plt>
  4087fc:	ldr	w0, [x28, #72]
  408800:	mov	w1, #0x7                   	// #7
  408804:	ldp	x23, x24, [sp, #48]
  408808:	orr	w0, w0, #0x2000
  40880c:	ldp	x25, x26, [sp, #64]
  408810:	str	xzr, [x22, #24]
  408814:	strh	w1, [x22, #108]
  408818:	str	w0, [x28, #72]
  40881c:	ldr	x0, [sp, #120]
  408820:	str	w21, [x0]
  408824:	mov	x0, x19
  408828:	ldp	x19, x20, [sp, #16]
  40882c:	ldp	x21, x22, [sp, #32]
  408830:	ldp	x27, x28, [sp, #80]
  408834:	ldp	x29, x30, [sp], #320
  408838:	ret
  40883c:	ldr	w3, [x28, #72]
  408840:	mov	w1, #0x204                 	// #516
  408844:	mov	w0, #0xffffff9c            	// #-100
  408848:	and	w1, w3, w1
  40884c:	cmp	w1, #0x200
  408850:	b.ne	408858 <__fxstatat@plt+0x6cb8>  // b.any
  408854:	ldr	w0, [x28, #44]
  408858:	and	w2, w3, #0x10
  40885c:	ldr	x1, [x22, #48]
  408860:	tbz	w3, #4, 40886c <__fxstatat@plt+0x6ccc>
  408864:	mov	w2, #0x8000                	// #32768
  408868:	tbnz	w3, #0, 408b3c <__fxstatat@plt+0x6f9c>
  40886c:	add	x3, sp, #0xc4
  408870:	bl	40b780 <__fxstatat@plt+0x9be0>
  408874:	str	x0, [x22, #24]
  408878:	mov	x19, x0
  40887c:	cbz	x0, 408ec4 <__fxstatat@plt+0x7324>
  408880:	ldrh	w0, [x22, #108]
  408884:	cmp	w0, #0xb
  408888:	b.eq	408d78 <__fxstatat@plt+0x71d8>  // b.none
  40888c:	ldr	w0, [x28, #72]
  408890:	tbnz	w0, #8, 408b50 <__fxstatat@plt+0x6fb0>
  408894:	stp	x23, x24, [sp, #48]
  408898:	mov	x0, #0x86a0                	// #34464
  40889c:	ldr	x1, [x28, #64]
  4088a0:	movk	x0, #0x1, lsl #16
  4088a4:	cmp	x1, #0x0
  4088a8:	csinv	x0, x0, xzr, eq  // eq = none
  4088ac:	str	x0, [sp, #144]
  4088b0:	ldr	w0, [sp, #164]
  4088b4:	cmp	w0, #0x2
  4088b8:	b.eq	408d50 <__fxstatat@plt+0x71b0>  // b.none
  4088bc:	ldr	w3, [x28, #72]
  4088c0:	ldr	w0, [sp, #196]
  4088c4:	and	w3, w3, #0x38
  4088c8:	cmp	w3, #0x18
  4088cc:	b.eq	408bd8 <__fxstatat@plt+0x7038>  // b.none
  4088d0:	ldr	w1, [sp, #164]
  4088d4:	cmp	w1, #0x3
  4088d8:	cset	w19, eq  // eq = none
  4088dc:	ldr	w1, [x28, #72]
  4088e0:	tbnz	w1, #9, 408de8 <__fxstatat@plt+0x7248>
  4088e4:	tbz	w0, #31, 408bfc <__fxstatat@plt+0x705c>
  4088e8:	cbz	w19, 4088f8 <__fxstatat@plt+0x6d58>
  4088ec:	bl	401b50 <__errno_location@plt>
  4088f0:	ldr	w0, [x0]
  4088f4:	str	w0, [x22, #64]
  4088f8:	ldrh	w1, [x22, #110]
  4088fc:	ldr	x0, [x22, #24]
  408900:	orr	w1, w1, #0x1
  408904:	strh	w1, [x22, #110]
  408908:	bl	401940 <closedir@plt>
  40890c:	ldr	w0, [x28, #72]
  408910:	str	xzr, [x22, #24]
  408914:	tbz	w0, #9, 408920 <__fxstatat@plt+0x6d80>
  408918:	ldr	w1, [sp, #196]
  40891c:	tbz	w1, #31, 408e50 <__fxstatat@plt+0x72b0>
  408920:	str	xzr, [x22, #24]
  408924:	str	wzr, [sp, #180]
  408928:	b	4083a8 <__fxstatat@plt+0x6808>
  40892c:	ldr	x0, [sp, #112]
  408930:	ldr	x23, [x0, #80]
  408934:	ldr	w0, [x23, #72]
  408938:	tbz	w0, #9, 408a28 <__fxstatat@plt+0x6e88>
  40893c:	ldr	x20, [x23, #80]
  408940:	ldr	w24, [sp, #196]
  408944:	cbz	x20, 4089a4 <__fxstatat@plt+0x6e04>
  408948:	ldr	x0, [sp, #112]
  40894c:	add	x1, sp, #0xc8
  408950:	ldr	x0, [x0, #120]
  408954:	str	x0, [sp, #200]
  408958:	mov	x0, x20
  40895c:	bl	40a7f0 <__fxstatat@plt+0x8c50>
  408960:	cbz	x0, 4089d0 <__fxstatat@plt+0x6e30>
  408964:	ldr	x23, [x0, #8]
  408968:	mov	x0, #0x1994                	// #6548
  40896c:	movk	x0, #0x102, lsl #16
  408970:	cmp	x23, x0
  408974:	b.eq	408994 <__fxstatat@plt+0x6df4>  // b.none
  408978:	mov	x0, #0x4d42                	// #19778
  40897c:	movk	x0, #0xff53, lsl #16
  408980:	cmp	x23, x0
  408984:	b.eq	408994 <__fxstatat@plt+0x6df4>  // b.none
  408988:	mov	x0, #0x6969                	// #26985
  40898c:	cmp	x23, x0
  408990:	b.ne	408a28 <__fxstatat@plt+0x6e88>  // b.any
  408994:	mov	x20, #0x2711                	// #10001
  408998:	str	x27, [sp, #104]
  40899c:	str	wzr, [sp, #176]
  4089a0:	b	408574 <__fxstatat@plt+0x69d4>
  4089a4:	ldr	x4, [sp, #184]
  4089a8:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  4089ac:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  4089b0:	add	x3, x3, #0xae8
  4089b4:	add	x2, x2, #0xad8
  4089b8:	mov	x1, #0x0                   	// #0
  4089bc:	mov	x0, #0xd                   	// #13
  4089c0:	bl	40aad0 <__fxstatat@plt+0x8f30>
  4089c4:	str	x0, [x23, #80]
  4089c8:	mov	x20, x0
  4089cc:	cbnz	x0, 408948 <__fxstatat@plt+0x6da8>
  4089d0:	tbnz	w24, #31, 408a28 <__fxstatat@plt+0x6e88>
  4089d4:	mov	w0, w24
  4089d8:	add	x1, sp, #0xc8
  4089dc:	bl	4018f0 <fstatfs@plt>
  4089e0:	cbnz	w0, 408a28 <__fxstatat@plt+0x6e88>
  4089e4:	ldr	x23, [sp, #200]
  4089e8:	cbz	x20, 408968 <__fxstatat@plt+0x6dc8>
  4089ec:	mov	x0, #0x10                  	// #16
  4089f0:	bl	401890 <malloc@plt>
  4089f4:	mov	x24, x0
  4089f8:	cbz	x0, 408968 <__fxstatat@plt+0x6dc8>
  4089fc:	ldr	x0, [sp, #112]
  408a00:	ldr	x1, [x0, #120]
  408a04:	stp	x1, x23, [x24]
  408a08:	mov	x0, x20
  408a0c:	mov	x1, x24
  408a10:	bl	40b2a8 <__fxstatat@plt+0x9708>
  408a14:	cbz	x0, 408f14 <__fxstatat@plt+0x7374>
  408a18:	cmp	x24, x0
  408a1c:	b.ne	408f4c <__fxstatat@plt+0x73ac>  // b.any
  408a20:	ldr	x23, [sp, #200]
  408a24:	b	408968 <__fxstatat@plt+0x6dc8>
  408a28:	mov	w0, #0x1                   	// #1
  408a2c:	str	w0, [sp, #176]
  408a30:	b	408700 <__fxstatat@plt+0x6b60>
  408a34:	ldr	x1, [sp, #168]
  408a38:	mov	x19, #0x0                   	// #0
  408a3c:	cmp	x1, #0x0
  408a40:	ldr	w1, [sp, #180]
  408a44:	csel	w1, w1, wzr, eq  // eq = none
  408a48:	cbz	w1, 408a74 <__fxstatat@plt+0x6ed4>
  408a4c:	mov	x20, #0x0                   	// #0
  408a50:	str	wzr, [sp, #176]
  408a54:	nop
  408a58:	cbnz	x0, 408d98 <__fxstatat@plt+0x71f8>
  408a5c:	mov	x0, x28
  408a60:	bl	407e50 <__fxstatat@plt+0x62b0>
  408a64:	cmp	w0, #0x0
  408a68:	cset	w0, ne  // ne = any
  408a6c:	cbnz	w0, 408e60 <__fxstatat@plt+0x72c0>
  408a70:	cbnz	x20, 4085bc <__fxstatat@plt+0x6a1c>
  408a74:	ldr	w0, [sp, #164]
  408a78:	cmp	w0, #0x3
  408a7c:	b.eq	408e34 <__fxstatat@plt+0x7294>  // b.none
  408a80:	cbz	x19, 408ab8 <__fxstatat@plt+0x6f18>
  408a84:	ldp	x20, x0, [x19, #16]
  408a88:	cbz	x0, 408aac <__fxstatat@plt+0x6f0c>
  408a8c:	nop
  408a90:	bl	401940 <closedir@plt>
  408a94:	mov	x0, x19
  408a98:	bl	401a40 <free@plt>
  408a9c:	cbz	x20, 408ab8 <__fxstatat@plt+0x6f18>
  408aa0:	mov	x19, x20
  408aa4:	ldp	x20, x0, [x19, #16]
  408aa8:	cbnz	x0, 408a90 <__fxstatat@plt+0x6ef0>
  408aac:	mov	x0, x19
  408ab0:	bl	401a40 <free@plt>
  408ab4:	cbnz	x20, 408aa0 <__fxstatat@plt+0x6f00>
  408ab8:	ldp	x23, x24, [sp, #48]
  408abc:	mov	x19, #0x0                   	// #0
  408ac0:	mov	x0, x19
  408ac4:	ldp	x19, x20, [sp, #16]
  408ac8:	ldp	x21, x22, [sp, #32]
  408acc:	ldp	x27, x28, [sp, #80]
  408ad0:	ldp	x29, x30, [sp], #320
  408ad4:	ret
  408ad8:	ldr	x0, [x28, #48]
  408adc:	cmp	x20, #0x0
  408ae0:	ldp	x25, x26, [sp, #64]
  408ae4:	ccmp	x0, x21, #0x4, ne  // ne = any
  408ae8:	b.ne	408af8 <__fxstatat@plt+0x6f58>  // b.any
  408aec:	ldr	x0, [sp, #152]
  408af0:	sub	x0, x0, #0x1
  408af4:	str	x0, [sp, #152]
  408af8:	ldr	x0, [sp, #152]
  408afc:	strb	wzr, [x0]
  408b00:	b	408598 <__fxstatat@plt+0x69f8>
  408b04:	ldr	x0, [x22, #88]
  408b08:	b	408a58 <__fxstatat@plt+0x6eb8>
  408b0c:	mov	x2, x20
  408b10:	mov	x1, x19
  408b14:	mov	x0, x28
  408b18:	bl	407b28 <__fxstatat@plt+0x5f88>
  408b1c:	mov	x19, x0
  408b20:	mov	x0, x19
  408b24:	ldp	x19, x20, [sp, #16]
  408b28:	ldp	x21, x22, [sp, #32]
  408b2c:	ldp	x23, x24, [sp, #48]
  408b30:	ldp	x27, x28, [sp, #80]
  408b34:	ldp	x29, x30, [sp], #320
  408b38:	ret
  408b3c:	ldr	x2, [x22, #88]
  408b40:	cmp	x2, #0x0
  408b44:	cset	w2, ne  // ne = any
  408b48:	lsl	w2, w2, #15
  408b4c:	b	40886c <__fxstatat@plt+0x6ccc>
  408b50:	mov	x2, x22
  408b54:	add	x1, x28, #0x58
  408b58:	bl	407dc0 <__fxstatat@plt+0x6220>
  408b5c:	ldr	w0, [x28, #44]
  408b60:	add	x1, x28, #0x48
  408b64:	mov	x2, x22
  408b68:	mov	w3, #0x0                   	// #0
  408b6c:	bl	407c18 <__fxstatat@plt+0x6078>
  408b70:	ldr	w1, [x28, #72]
  408b74:	mov	w0, #0x102                 	// #258
  408b78:	tst	w1, w0
  408b7c:	b.eq	408dc0 <__fxstatat@plt+0x7220>  // b.none
  408b80:	mov	x0, #0x18                  	// #24
  408b84:	bl	401890 <malloc@plt>
  408b88:	mov	x19, x0
  408b8c:	cbz	x0, 408ee8 <__fxstatat@plt+0x7348>
  408b90:	mov	x1, x0
  408b94:	ldr	x0, [x28, #88]
  408b98:	ldur	q0, [x22, #120]
  408b9c:	str	x22, [x19, #16]
  408ba0:	str	q0, [x19]
  408ba4:	bl	40b2a8 <__fxstatat@plt+0x9708>
  408ba8:	mov	x20, x0
  408bac:	cmp	x19, x0
  408bb0:	b.eq	408894 <__fxstatat@plt+0x6cf4>  // b.none
  408bb4:	mov	x0, x19
  408bb8:	bl	401a40 <free@plt>
  408bbc:	cbz	x20, 408ee8 <__fxstatat@plt+0x7348>
  408bc0:	stp	x23, x24, [sp, #48]
  408bc4:	mov	w0, #0x2                   	// #2
  408bc8:	ldr	x1, [x20, #16]
  408bcc:	str	x1, [x22]
  408bd0:	strh	w0, [x22, #108]
  408bd4:	b	408898 <__fxstatat@plt+0x6cf8>
  408bd8:	ldr	w1, [x22, #140]
  408bdc:	cmp	w1, #0x2
  408be0:	b.ne	4088d0 <__fxstatat@plt+0x6d30>  // b.any
  408be4:	mov	w1, w0
  408be8:	mov	x0, x22
  408bec:	bl	407f10 <__fxstatat@plt+0x6370>
  408bf0:	cbnz	w0, 408eac <__fxstatat@plt+0x730c>
  408bf4:	ldr	w0, [sp, #196]
  408bf8:	b	4088d0 <__fxstatat@plt+0x6d30>
  408bfc:	mov	w2, w0
  408c00:	mov	x1, x22
  408c04:	mov	x0, x28
  408c08:	mov	x3, #0x0                   	// #0
  408c0c:	bl	408090 <__fxstatat@plt+0x64f0>
  408c10:	cbnz	w0, 4088e8 <__fxstatat@plt+0x6d48>
  408c14:	mov	w0, #0x1                   	// #1
  408c18:	str	w0, [sp, #180]
  408c1c:	ldr	w0, [x28, #72]
  408c20:	b	4083a8 <__fxstatat@plt+0x6808>
  408c24:	ldp	x22, x0, [sp, #112]
  408c28:	ldr	w0, [x0]
  408c2c:	cbz	w0, 408c50 <__fxstatat@plt+0x70b0>
  408c30:	ldr	x1, [sp, #168]
  408c34:	str	w0, [x22, #64]
  408c38:	orr	x2, x1, x20
  408c3c:	mov	w1, #0x4                   	// #4
  408c40:	cmp	x2, #0x0
  408c44:	mov	w2, #0x7                   	// #7
  408c48:	csel	w1, w1, w2, eq  // eq = none
  408c4c:	strh	w1, [x22, #108]
  408c50:	ldr	x0, [x22, #24]
  408c54:	cbz	x0, 408584 <__fxstatat@plt+0x69e4>
  408c58:	bl	401940 <closedir@plt>
  408c5c:	str	xzr, [x22, #24]
  408c60:	ldr	w0, [sp, #160]
  408c64:	cbz	w0, 40858c <__fxstatat@plt+0x69ec>
  408c68:	ldr	x0, [x28, #8]
  408c6c:	ldr	x2, [x28, #32]
  408c70:	cbz	x0, 408ca0 <__fxstatat@plt+0x7100>
  408c74:	nop
  408c78:	ldr	x1, [x0, #48]
  408c7c:	add	x3, x0, #0xf8
  408c80:	cmp	x1, x3
  408c84:	b.eq	408d00 <__fxstatat@plt+0x7160>  // b.none
  408c88:	ldr	x3, [x0, #56]
  408c8c:	sub	x1, x1, x3
  408c90:	add	x1, x2, x1
  408c94:	stp	x1, x2, [x0, #48]
  408c98:	ldr	x0, [x0, #16]
  408c9c:	cbnz	x0, 408c78 <__fxstatat@plt+0x70d8>
  408ca0:	ldr	x1, [x19, #88]
  408ca4:	mov	x0, x19
  408ca8:	tbnz	x1, #63, 40858c <__fxstatat@plt+0x69ec>
  408cac:	nop
  408cb0:	ldr	x1, [x0, #48]
  408cb4:	add	x3, x0, #0xf8
  408cb8:	cmp	x1, x3
  408cbc:	b.eq	408cd0 <__fxstatat@plt+0x7130>  // b.none
  408cc0:	ldr	x3, [x0, #56]
  408cc4:	sub	x1, x1, x3
  408cc8:	add	x1, x2, x1
  408ccc:	str	x1, [x0, #48]
  408cd0:	ldr	x1, [x0, #16]
  408cd4:	str	x2, [x0, #56]
  408cd8:	cbz	x1, 408cec <__fxstatat@plt+0x714c>
  408cdc:	ldr	x0, [x1, #88]
  408ce0:	tbnz	x0, #63, 40858c <__fxstatat@plt+0x69ec>
  408ce4:	mov	x0, x1
  408ce8:	b	408cb0 <__fxstatat@plt+0x7110>
  408cec:	ldr	x1, [x0, #8]
  408cf0:	ldr	x0, [x1, #88]
  408cf4:	tbnz	x0, #63, 40858c <__fxstatat@plt+0x69ec>
  408cf8:	mov	x0, x1
  408cfc:	b	408cb0 <__fxstatat@plt+0x7110>
  408d00:	str	x2, [x0, #56]
  408d04:	ldr	x0, [x0, #16]
  408d08:	cbnz	x0, 408c78 <__fxstatat@plt+0x70d8>
  408d0c:	b	408ca0 <__fxstatat@plt+0x7100>
  408d10:	adrp	x0, 407000 <__fxstatat@plt+0x5460>
  408d14:	add	x0, x0, #0xb00
  408d18:	str	x0, [x28, #64]
  408d1c:	mov	x2, x20
  408d20:	mov	x1, x19
  408d24:	mov	x0, x28
  408d28:	bl	407b28 <__fxstatat@plt+0x5f88>
  408d2c:	mov	x19, x0
  408d30:	ldp	x23, x24, [sp, #48]
  408d34:	str	xzr, [x28, #64]
  408d38:	mov	x0, x19
  408d3c:	ldp	x19, x20, [sp, #16]
  408d40:	ldp	x21, x22, [sp, #32]
  408d44:	ldp	x27, x28, [sp, #80]
  408d48:	ldp	x29, x30, [sp], #320
  408d4c:	ret
  408d50:	ldr	w0, [x28, #72]
  408d54:	str	wzr, [sp, #180]
  408d58:	b	4083a8 <__fxstatat@plt+0x6808>
  408d5c:	mov	x0, #0x86a0                	// #34464
  408d60:	movk	x0, #0x1, lsl #16
  408d64:	str	x0, [sp, #144]
  408d68:	mov	w0, #0x1                   	// #1
  408d6c:	str	w0, [sp, #180]
  408d70:	ldr	w0, [x28, #72]
  408d74:	b	4083a8 <__fxstatat@plt+0x6808>
  408d78:	ldr	w0, [x28, #44]
  408d7c:	mov	x2, x22
  408d80:	add	x1, x28, #0x48
  408d84:	mov	w3, #0x0                   	// #0
  408d88:	stp	x23, x24, [sp, #48]
  408d8c:	bl	407c18 <__fxstatat@plt+0x6078>
  408d90:	strh	w0, [x22, #108]
  408d94:	b	408898 <__fxstatat@plt+0x6cf8>
  408d98:	ldr	x1, [x22, #8]
  408d9c:	mov	x0, x28
  408da0:	adrp	x3, 40d000 <__fxstatat@plt+0xb460>
  408da4:	mov	w2, #0xffffffff            	// #-1
  408da8:	add	x3, x3, #0x5b0
  408dac:	bl	408090 <__fxstatat@plt+0x64f0>
  408db0:	cmp	w0, #0x0
  408db4:	cset	w0, ne  // ne = any
  408db8:	cbz	w0, 408a70 <__fxstatat@plt+0x6ed0>
  408dbc:	b	408e60 <__fxstatat@plt+0x72c0>
  408dc0:	ldr	x0, [x28, #88]
  408dc4:	add	x1, x22, #0x78
  408dc8:	stp	x23, x24, [sp, #48]
  408dcc:	bl	40a1a0 <__fxstatat@plt+0x8600>
  408dd0:	tst	w0, #0xff
  408dd4:	b.eq	408898 <__fxstatat@plt+0x6cf8>  // b.none
  408dd8:	mov	w0, #0x2                   	// #2
  408ddc:	str	x22, [x22]
  408de0:	strh	w0, [x22, #108]
  408de4:	b	408898 <__fxstatat@plt+0x6cf8>
  408de8:	mov	w2, #0x3                   	// #3
  408dec:	mov	w1, #0x406                 	// #1030
  408df0:	bl	40b8e8 <__fxstatat@plt+0x9d48>
  408df4:	str	w0, [sp, #196]
  408df8:	tbnz	w0, #31, 4088e8 <__fxstatat@plt+0x6d48>
  408dfc:	b	408bfc <__fxstatat@plt+0x705c>
  408e00:	ldr	x0, [x22, #24]
  408e04:	bl	401940 <closedir@plt>
  408e08:	str	xzr, [x22, #24]
  408e0c:	ldr	w0, [sp, #164]
  408e10:	cmp	w0, #0x3
  408e14:	b.ne	408abc <__fxstatat@plt+0x6f1c>  // b.any
  408e18:	mov	w0, #0x4                   	// #4
  408e1c:	strh	w0, [x22, #108]
  408e20:	mov	x19, #0x0                   	// #0
  408e24:	bl	401b50 <__errno_location@plt>
  408e28:	ldr	w0, [x0]
  408e2c:	str	w0, [x22, #64]
  408e30:	b	408824 <__fxstatat@plt+0x6c84>
  408e34:	ldrh	w0, [x22, #108]
  408e38:	cmp	w0, #0x7
  408e3c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  408e40:	b.eq	408a80 <__fxstatat@plt+0x6ee0>  // b.none
  408e44:	mov	w0, #0x6                   	// #6
  408e48:	strh	w0, [x22, #108]
  408e4c:	b	408a80 <__fxstatat@plt+0x6ee0>
  408e50:	mov	w0, w1
  408e54:	bl	401960 <close@plt>
  408e58:	ldr	w0, [x28, #72]
  408e5c:	b	408920 <__fxstatat@plt+0x6d80>
  408e60:	ldr	w0, [x28, #72]
  408e64:	mov	w1, #0x7                   	// #7
  408e68:	strh	w1, [x22, #108]
  408e6c:	orr	w0, w0, #0x2000
  408e70:	str	w0, [x28, #72]
  408e74:	cbz	x19, 408ab8 <__fxstatat@plt+0x6f18>
  408e78:	ldp	x20, x0, [x19, #16]
  408e7c:	cbz	x0, 408e98 <__fxstatat@plt+0x72f8>
  408e80:	bl	401940 <closedir@plt>
  408e84:	mov	x0, x19
  408e88:	bl	401a40 <free@plt>
  408e8c:	cbz	x20, 408ab8 <__fxstatat@plt+0x6f18>
  408e90:	mov	x19, x20
  408e94:	b	408e78 <__fxstatat@plt+0x72d8>
  408e98:	mov	x0, x19
  408e9c:	bl	401a40 <free@plt>
  408ea0:	cbz	x20, 408ab8 <__fxstatat@plt+0x6f18>
  408ea4:	mov	x19, x20
  408ea8:	b	408e78 <__fxstatat@plt+0x72d8>
  408eac:	ldr	w0, [sp, #164]
  408eb0:	cmp	w0, #0x3
  408eb4:	b.ne	408d50 <__fxstatat@plt+0x71b0>  // b.any
  408eb8:	ldr	w0, [sp, #196]
  408ebc:	mov	w19, #0x0                   	// #0
  408ec0:	b	4088dc <__fxstatat@plt+0x6d3c>
  408ec4:	ldr	w0, [sp, #164]
  408ec8:	cmp	w0, #0x3
  408ecc:	b.ne	408abc <__fxstatat@plt+0x6f1c>  // b.any
  408ed0:	mov	w0, #0x4                   	// #4
  408ed4:	strh	w0, [x22, #108]
  408ed8:	bl	401b50 <__errno_location@plt>
  408edc:	ldr	w0, [x0]
  408ee0:	str	w0, [x22, #64]
  408ee4:	b	408824 <__fxstatat@plt+0x6c84>
  408ee8:	bl	401b50 <__errno_location@plt>
  408eec:	mov	x19, #0x0                   	// #0
  408ef0:	mov	w1, #0xc                   	// #12
  408ef4:	str	w1, [x0]
  408ef8:	b	408824 <__fxstatat@plt+0x6c84>
  408efc:	ldr	w1, [x28, #72]
  408f00:	tbz	w1, #2, 408a34 <__fxstatat@plt+0x6e94>
  408f04:	mov	x19, #0x0                   	// #0
  408f08:	mov	x20, #0x0                   	// #0
  408f0c:	str	wzr, [sp, #176]
  408f10:	b	408aec <__fxstatat@plt+0x6f4c>
  408f14:	mov	x0, x24
  408f18:	bl	401a40 <free@plt>
  408f1c:	ldr	x23, [sp, #200]
  408f20:	b	408968 <__fxstatat@plt+0x6dc8>
  408f24:	ldp	x22, x0, [sp, #112]
  408f28:	ldr	w21, [x0]
  408f2c:	b	4087b0 <__fxstatat@plt+0x6c10>
  408f30:	ldr	x0, [x28, #32]
  408f34:	ldr	x22, [sp, #112]
  408f38:	bl	401a40 <free@plt>
  408f3c:	ldr	x0, [sp, #120]
  408f40:	ldr	w21, [x0]
  408f44:	str	xzr, [x28, #32]
  408f48:	b	4087b0 <__fxstatat@plt+0x6c10>
  408f4c:	bl	4019a0 <abort@plt>
  408f50:	stp	x29, x30, [sp, #-128]!
  408f54:	tst	w1, #0xfffff000
  408f58:	mov	x29, sp
  408f5c:	stp	x19, x20, [sp, #16]
  408f60:	b.ne	409354 <__fxstatat@plt+0x77b4>  // b.any
  408f64:	stp	x21, x22, [sp, #32]
  408f68:	mov	w21, w1
  408f6c:	stp	x23, x24, [sp, #48]
  408f70:	mov	x24, x0
  408f74:	mov	w0, #0x204                 	// #516
  408f78:	and	w0, w1, w0
  408f7c:	cmp	w0, #0x204
  408f80:	b.eq	4091fc <__fxstatat@plt+0x765c>  // b.none
  408f84:	mov	w0, #0x12                  	// #18
  408f88:	tst	w1, w0
  408f8c:	b.eq	4091fc <__fxstatat@plt+0x765c>  // b.none
  408f90:	mov	x1, #0x1                   	// #1
  408f94:	mov	x0, #0x80                  	// #128
  408f98:	stp	x25, x26, [sp, #64]
  408f9c:	mov	x25, x2
  408fa0:	bl	401910 <calloc@plt>
  408fa4:	mov	x19, x0
  408fa8:	cbz	x0, 4093f0 <__fxstatat@plt+0x7850>
  408fac:	and	w0, w21, #0xfffffdff
  408fb0:	tst	x21, #0x2
  408fb4:	ldr	x20, [x24]
  408fb8:	orr	w0, w0, #0x4
  408fbc:	stp	x27, x28, [sp, #80]
  408fc0:	csel	w0, w21, w0, eq  // eq = none
  408fc4:	mov	w1, #0xffffff9c            	// #-100
  408fc8:	str	w1, [x19, #44]
  408fcc:	str	x25, [x19, #64]
  408fd0:	str	w0, [x19, #72]
  408fd4:	cbz	x20, 409230 <__fxstatat@plt+0x7690>
  408fd8:	mov	x23, x24
  408fdc:	mov	x28, x20
  408fe0:	mov	x22, #0x0                   	// #0
  408fe4:	nop
  408fe8:	mov	x0, x28
  408fec:	bl	4017b0 <strlen@plt>
  408ff0:	ldr	x28, [x23, #8]!
  408ff4:	cmp	x22, x0
  408ff8:	csel	x22, x22, x0, cs  // cs = hs, nlast
  408ffc:	cbnz	x28, 408fe8 <__fxstatat@plt+0x7448>
  409000:	add	x22, x22, #0x1
  409004:	mov	x0, #0x1000                	// #4096
  409008:	cmp	x22, x0
  40900c:	csel	x22, x22, x0, cs  // cs = hs, nlast
  409010:	add	x0, x22, #0x100
  409014:	str	x0, [x19, #48]
  409018:	bl	401890 <malloc@plt>
  40901c:	cbz	x0, 4091d0 <__fxstatat@plt+0x7630>
  409020:	str	x0, [x19, #32]
  409024:	mov	x0, #0x100                 	// #256
  409028:	bl	401890 <malloc@plt>
  40902c:	mov	x23, x0
  409030:	cbz	x0, 4091c8 <__fxstatat@plt+0x7628>
  409034:	ldr	x2, [x19, #32]
  409038:	mov	x0, #0xffffffffffffffff    	// #-1
  40903c:	mov	w1, #0x30000               	// #196608
  409040:	stp	xzr, xzr, [x23, #24]
  409044:	str	xzr, [x23, #40]
  409048:	str	x2, [x23, #56]
  40904c:	str	wzr, [x23, #64]
  409050:	stp	x19, x0, [x23, #80]
  409054:	str	xzr, [x23, #96]
  409058:	str	w0, [x23, #104]
  40905c:	stur	w1, [x23, #110]
  409060:	strb	wzr, [x23, #248]
  409064:	cbz	x25, 409224 <__fxstatat@plt+0x7684>
  409068:	ldr	w26, [x19, #72]
  40906c:	ubfx	x0, x26, #10, #1
  409070:	str	x0, [sp, #104]
  409074:	eor	x21, x21, #0x800
  409078:	add	x0, x19, #0x48
  40907c:	mov	x22, #0x0                   	// #0
  409080:	stp	xzr, x0, [sp, #112]
  409084:	ubfx	w21, w21, #11, #1
  409088:	b	4090b4 <__fxstatat@plt+0x7514>
  40908c:	mov	w0, #0xb                   	// #11
  409090:	strh	w0, [x26, #108]
  409094:	mov	x0, #0x2                   	// #2
  409098:	str	x0, [x26, #168]
  40909c:	cbz	x25, 409340 <__fxstatat@plt+0x77a0>
  4090a0:	str	x28, [x26, #16]
  4090a4:	mov	x28, x26
  4090a8:	add	x22, x22, #0x1
  4090ac:	ldr	x20, [x24, x22, lsl #3]
  4090b0:	cbz	x20, 409170 <__fxstatat@plt+0x75d0>
  4090b4:	mov	x0, x20
  4090b8:	bl	4017b0 <strlen@plt>
  4090bc:	cmp	w21, #0x0
  4090c0:	mov	x27, x0
  4090c4:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4090c8:	b.hi	409308 <__fxstatat@plt+0x7768>  // b.pmore
  4090cc:	add	x0, x27, #0x100
  4090d0:	and	x0, x0, #0xfffffffffffffff8
  4090d4:	bl	401890 <malloc@plt>
  4090d8:	mov	x26, x0
  4090dc:	cbz	x0, 409198 <__fxstatat@plt+0x75f8>
  4090e0:	add	x3, x0, #0xf8
  4090e4:	mov	x1, x20
  4090e8:	mov	x0, x3
  4090ec:	mov	x2, x27
  4090f0:	bl	401770 <memcpy@plt>
  4090f4:	mov	x3, x0
  4090f8:	add	x1, x26, x27
  4090fc:	cmp	x28, #0x0
  409100:	ldr	x0, [x19, #32]
  409104:	strb	wzr, [x1, #248]
  409108:	ldr	w1, [sp, #104]
  40910c:	str	x23, [x26, #8]
  409110:	stp	xzr, xzr, [x26, #24]
  409114:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  409118:	stp	xzr, x3, [x26, #40]
  40911c:	str	x0, [x26, #56]
  409120:	mov	w0, #0x30000               	// #196608
  409124:	str	wzr, [x26, #64]
  409128:	stp	x19, xzr, [x26, #80]
  40912c:	str	x27, [x26, #96]
  409130:	stur	w0, [x26, #110]
  409134:	b.ne	40908c <__fxstatat@plt+0x74ec>  // b.any
  409138:	ldr	w0, [x19, #44]
  40913c:	mov	x2, x26
  409140:	ldr	x1, [sp, #120]
  409144:	mov	w3, #0x0                   	// #0
  409148:	bl	407c18 <__fxstatat@plt+0x6078>
  40914c:	strh	w0, [x26, #108]
  409150:	cbnz	x25, 4090a0 <__fxstatat@plt+0x7500>
  409154:	str	xzr, [x26, #16]
  409158:	cbnz	x28, 409344 <__fxstatat@plt+0x77a4>
  40915c:	add	x22, x22, #0x1
  409160:	str	x26, [sp, #112]
  409164:	mov	x28, x26
  409168:	ldr	x20, [x24, x22, lsl #3]
  40916c:	cbnz	x20, 4090b4 <__fxstatat@plt+0x7514>
  409170:	cmp	x25, #0x0
  409174:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  409178:	b.ls	40924c <__fxstatat@plt+0x76ac>  // b.plast
  40917c:	mov	x1, x28
  409180:	mov	x2, x22
  409184:	mov	x0, x19
  409188:	bl	407b28 <__fxstatat@plt+0x5f88>
  40918c:	mov	x28, x0
  409190:	b	40924c <__fxstatat@plt+0x76ac>
  409194:	str	xzr, [x19]
  409198:	cbz	x28, 4091c0 <__fxstatat@plt+0x7620>
  40919c:	nop
  4091a0:	ldp	x20, x1, [x28, #16]
  4091a4:	mov	x0, x28
  4091a8:	cbz	x1, 4093e0 <__fxstatat@plt+0x7840>
  4091ac:	mov	x0, x1
  4091b0:	bl	401940 <closedir@plt>
  4091b4:	mov	x0, x28
  4091b8:	bl	401a40 <free@plt>
  4091bc:	cbnz	x20, 4093e8 <__fxstatat@plt+0x7848>
  4091c0:	mov	x0, x23
  4091c4:	bl	401a40 <free@plt>
  4091c8:	ldr	x0, [x19, #32]
  4091cc:	bl	401a40 <free@plt>
  4091d0:	mov	x0, x19
  4091d4:	bl	401a40 <free@plt>
  4091d8:	ldp	x21, x22, [sp, #32]
  4091dc:	mov	x19, #0x0                   	// #0
  4091e0:	ldp	x23, x24, [sp, #48]
  4091e4:	ldp	x25, x26, [sp, #64]
  4091e8:	ldp	x27, x28, [sp, #80]
  4091ec:	mov	x0, x19
  4091f0:	ldp	x19, x20, [sp, #16]
  4091f4:	ldp	x29, x30, [sp], #128
  4091f8:	ret
  4091fc:	bl	401b50 <__errno_location@plt>
  409200:	mov	x19, #0x0                   	// #0
  409204:	mov	w1, #0x16                  	// #22
  409208:	ldp	x21, x22, [sp, #32]
  40920c:	ldp	x23, x24, [sp, #48]
  409210:	str	w1, [x0]
  409214:	mov	x0, x19
  409218:	ldp	x19, x20, [sp, #16]
  40921c:	ldp	x29, x30, [sp], #128
  409220:	ret
  409224:	mov	w0, #0x1                   	// #1
  409228:	str	w0, [sp, #104]
  40922c:	b	409074 <__fxstatat@plt+0x74d4>
  409230:	mov	x0, #0x1100                	// #4352
  409234:	str	x0, [x19, #48]
  409238:	bl	401890 <malloc@plt>
  40923c:	cbz	x0, 4091d0 <__fxstatat@plt+0x7630>
  409240:	mov	x23, #0x0                   	// #0
  409244:	mov	x28, #0x0                   	// #0
  409248:	str	x0, [x19, #32]
  40924c:	mov	x0, #0x100                 	// #256
  409250:	bl	401890 <malloc@plt>
  409254:	cbz	x0, 409194 <__fxstatat@plt+0x75f4>
  409258:	ldr	x6, [x19, #32]
  40925c:	mov	w3, #0x9                   	// #9
  409260:	mov	w2, #0x3                   	// #3
  409264:	mov	x4, #0x1                   	// #1
  409268:	str	x0, [x19]
  40926c:	mov	w1, #0x102                 	// #258
  409270:	stp	x28, xzr, [x0, #16]
  409274:	stp	xzr, xzr, [x0, #32]
  409278:	str	x6, [x0, #56]
  40927c:	str	wzr, [x0, #64]
  409280:	stp	x19, x4, [x0, #80]
  409284:	str	xzr, [x0, #96]
  409288:	str	w3, [x0, #108]
  40928c:	strh	w2, [x0, #112]
  409290:	strb	wzr, [x0, #248]
  409294:	ldr	w0, [x19, #72]
  409298:	tst	w0, w1
  40929c:	b.eq	409374 <__fxstatat@plt+0x77d4>  // b.none
  4092a0:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  4092a4:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  4092a8:	add	x4, x4, #0xa40
  4092ac:	add	x3, x3, #0xa98
  4092b0:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  4092b4:	mov	x1, #0x0                   	// #0
  4092b8:	add	x2, x2, #0xac8
  4092bc:	mov	x0, #0x1f                  	// #31
  4092c0:	bl	40aad0 <__fxstatat@plt+0x8f30>
  4092c4:	str	x0, [x19, #88]
  4092c8:	cbz	x0, 409198 <__fxstatat@plt+0x75f8>
  4092cc:	ldr	w0, [x19, #72]
  4092d0:	mov	w1, #0x204                 	// #516
  4092d4:	tst	w0, w1
  4092d8:	b.eq	40938c <__fxstatat@plt+0x77ec>  // b.none
  4092dc:	add	x0, x19, #0x60
  4092e0:	mov	w1, #0xffffffff            	// #-1
  4092e4:	bl	40b630 <__fxstatat@plt+0x9a90>
  4092e8:	mov	x0, x19
  4092ec:	ldp	x19, x20, [sp, #16]
  4092f0:	ldp	x21, x22, [sp, #32]
  4092f4:	ldp	x23, x24, [sp, #48]
  4092f8:	ldp	x25, x26, [sp, #64]
  4092fc:	ldp	x27, x28, [sp, #80]
  409300:	ldp	x29, x30, [sp], #128
  409304:	ret
  409308:	add	x0, x20, x0
  40930c:	sub	x1, x20, #0x2
  409310:	ldurb	w0, [x0, #-1]
  409314:	cmp	w0, #0x2f
  409318:	b.ne	4090cc <__fxstatat@plt+0x752c>  // b.any
  40931c:	nop
  409320:	ldrb	w0, [x1, x27]
  409324:	cmp	w0, #0x2f
  409328:	b.ne	4090cc <__fxstatat@plt+0x752c>  // b.any
  40932c:	sub	x27, x27, #0x1
  409330:	cmp	x27, #0x1
  409334:	b.ne	409320 <__fxstatat@plt+0x7780>  // b.any
  409338:	mov	x0, #0x100                 	// #256
  40933c:	b	4090d4 <__fxstatat@plt+0x7534>
  409340:	str	xzr, [x26, #16]
  409344:	ldr	x0, [sp, #112]
  409348:	str	x26, [sp, #112]
  40934c:	str	x26, [x0, #16]
  409350:	b	4090a8 <__fxstatat@plt+0x7508>
  409354:	bl	401b50 <__errno_location@plt>
  409358:	mov	x19, #0x0                   	// #0
  40935c:	mov	w1, #0x16                  	// #22
  409360:	str	w1, [x0]
  409364:	mov	x0, x19
  409368:	ldp	x19, x20, [sp, #16]
  40936c:	ldp	x29, x30, [sp], #128
  409370:	ret
  409374:	mov	x0, #0x20                  	// #32
  409378:	bl	401890 <malloc@plt>
  40937c:	str	x0, [x19, #88]
  409380:	cbz	x0, 409198 <__fxstatat@plt+0x75f8>
  409384:	bl	40a188 <__fxstatat@plt+0x85e8>
  409388:	b	4092cc <__fxstatat@plt+0x772c>
  40938c:	lsl	w1, w0, #11
  409390:	mov	w2, #0x4900                	// #18688
  409394:	and	w1, w1, #0x8000
  409398:	movk	w2, #0x8, lsl #16
  40939c:	orr	w1, w1, w2
  4093a0:	tbz	w0, #9, 4093d0 <__fxstatat@plt+0x7830>
  4093a4:	ldr	w0, [x19, #44]
  4093a8:	mov	w2, w1
  4093ac:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  4093b0:	add	x1, x1, #0x5b8
  4093b4:	bl	40b730 <__fxstatat@plt+0x9b90>
  4093b8:	str	w0, [x19, #40]
  4093bc:	tbz	w0, #31, 4092dc <__fxstatat@plt+0x773c>
  4093c0:	ldr	w0, [x19, #72]
  4093c4:	orr	w0, w0, #0x4
  4093c8:	str	w0, [x19, #72]
  4093cc:	b	4092dc <__fxstatat@plt+0x773c>
  4093d0:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  4093d4:	add	x0, x0, #0x5b8
  4093d8:	bl	40a250 <__fxstatat@plt+0x86b0>
  4093dc:	b	4093b8 <__fxstatat@plt+0x7818>
  4093e0:	bl	401a40 <free@plt>
  4093e4:	cbz	x20, 4091c0 <__fxstatat@plt+0x7620>
  4093e8:	mov	x28, x20
  4093ec:	b	4091a0 <__fxstatat@plt+0x7600>
  4093f0:	ldp	x21, x22, [sp, #32]
  4093f4:	ldp	x23, x24, [sp, #48]
  4093f8:	ldp	x25, x26, [sp, #64]
  4093fc:	b	4091ec <__fxstatat@plt+0x764c>
  409400:	stp	x29, x30, [sp, #-48]!
  409404:	mov	x29, sp
  409408:	stp	x19, x20, [sp, #16]
  40940c:	mov	x20, x0
  409410:	ldr	x0, [x0]
  409414:	str	x21, [sp, #32]
  409418:	cbz	x0, 409460 <__fxstatat@plt+0x78c0>
  40941c:	ldr	x1, [x0, #88]
  409420:	tbnz	x1, #63, 4095b0 <__fxstatat@plt+0x7a10>
  409424:	ldr	x19, [x0, #16]
  409428:	cbz	x19, 409448 <__fxstatat@plt+0x78a8>
  40942c:	nop
  409430:	bl	401a40 <free@plt>
  409434:	ldr	x0, [x19, #88]
  409438:	tbnz	x0, #63, 409458 <__fxstatat@plt+0x78b8>
  40943c:	mov	x0, x19
  409440:	ldr	x19, [x0, #16]
  409444:	cbnz	x19, 409430 <__fxstatat@plt+0x7890>
  409448:	ldr	x19, [x0, #8]
  40944c:	bl	401a40 <free@plt>
  409450:	ldr	x0, [x19, #88]
  409454:	tbz	x0, #63, 40943c <__fxstatat@plt+0x789c>
  409458:	mov	x0, x19
  40945c:	bl	401a40 <free@plt>
  409460:	ldr	x19, [x20, #8]
  409464:	cbz	x19, 4094a4 <__fxstatat@plt+0x7904>
  409468:	ldp	x21, x1, [x19, #16]
  40946c:	mov	x0, x19
  409470:	cbz	x1, 40949c <__fxstatat@plt+0x78fc>
  409474:	nop
  409478:	mov	x0, x1
  40947c:	bl	401940 <closedir@plt>
  409480:	mov	x0, x19
  409484:	bl	401a40 <free@plt>
  409488:	cbz	x21, 4094a4 <__fxstatat@plt+0x7904>
  40948c:	mov	x19, x21
  409490:	mov	x0, x19
  409494:	ldp	x21, x1, [x19, #16]
  409498:	cbnz	x1, 409478 <__fxstatat@plt+0x78d8>
  40949c:	bl	401a40 <free@plt>
  4094a0:	cbnz	x21, 40948c <__fxstatat@plt+0x78ec>
  4094a4:	ldr	x0, [x20, #16]
  4094a8:	bl	401a40 <free@plt>
  4094ac:	ldr	x0, [x20, #32]
  4094b0:	bl	401a40 <free@plt>
  4094b4:	ldr	w0, [x20, #72]
  4094b8:	tbz	w0, #9, 409540 <__fxstatat@plt+0x79a0>
  4094bc:	ldr	w0, [x20, #44]
  4094c0:	tbz	w0, #31, 40956c <__fxstatat@plt+0x79cc>
  4094c4:	mov	w21, #0x0                   	// #0
  4094c8:	add	x19, x20, #0x60
  4094cc:	b	4094d8 <__fxstatat@plt+0x7938>
  4094d0:	bl	40b6a0 <__fxstatat@plt+0x9b00>
  4094d4:	tbz	w0, #31, 409538 <__fxstatat@plt+0x7998>
  4094d8:	mov	x0, x19
  4094dc:	bl	40b650 <__fxstatat@plt+0x9ab0>
  4094e0:	mov	w1, w0
  4094e4:	mov	x0, x19
  4094e8:	tst	w1, #0xff
  4094ec:	b.eq	4094d0 <__fxstatat@plt+0x7930>  // b.none
  4094f0:	ldr	x0, [x20, #80]
  4094f4:	cbz	x0, 4094fc <__fxstatat@plt+0x795c>
  4094f8:	bl	40adc8 <__fxstatat@plt+0x9228>
  4094fc:	ldr	w2, [x20, #72]
  409500:	mov	w1, #0x102                 	// #258
  409504:	ldr	x0, [x20, #88]
  409508:	tst	w2, w1
  40950c:	b.eq	409580 <__fxstatat@plt+0x79e0>  // b.none
  409510:	cbz	x0, 409518 <__fxstatat@plt+0x7978>
  409514:	bl	40adc8 <__fxstatat@plt+0x9228>
  409518:	mov	x0, x20
  40951c:	bl	401a40 <free@plt>
  409520:	cbnz	w21, 4095b8 <__fxstatat@plt+0x7a18>
  409524:	mov	w0, w21
  409528:	ldp	x19, x20, [sp, #16]
  40952c:	ldr	x21, [sp, #32]
  409530:	ldp	x29, x30, [sp], #48
  409534:	ret
  409538:	bl	401960 <close@plt>
  40953c:	b	4094d8 <__fxstatat@plt+0x7938>
  409540:	tbnz	w0, #2, 4094c4 <__fxstatat@plt+0x7924>
  409544:	ldr	w0, [x20, #40]
  409548:	bl	4017e0 <fchdir@plt>
  40954c:	cbnz	w0, 409588 <__fxstatat@plt+0x79e8>
  409550:	ldr	w0, [x20, #40]
  409554:	bl	401960 <close@plt>
  409558:	cbz	w0, 4094c4 <__fxstatat@plt+0x7924>
  40955c:	bl	401b50 <__errno_location@plt>
  409560:	mov	x19, x0
  409564:	ldr	w21, [x19]
  409568:	b	4094c8 <__fxstatat@plt+0x7928>
  40956c:	bl	401960 <close@plt>
  409570:	cbz	w0, 4094c4 <__fxstatat@plt+0x7924>
  409574:	bl	401b50 <__errno_location@plt>
  409578:	ldr	w21, [x0]
  40957c:	b	4094c8 <__fxstatat@plt+0x7928>
  409580:	bl	401a40 <free@plt>
  409584:	b	409518 <__fxstatat@plt+0x7978>
  409588:	bl	401b50 <__errno_location@plt>
  40958c:	ldr	w21, [x0]
  409590:	mov	x19, x0
  409594:	ldr	w0, [x20, #40]
  409598:	bl	401960 <close@plt>
  40959c:	cmp	w21, #0x0
  4095a0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4095a4:	b.eq	4094c8 <__fxstatat@plt+0x7928>  // b.none
  4095a8:	ldr	w21, [x19]
  4095ac:	b	4094c8 <__fxstatat@plt+0x7928>
  4095b0:	mov	x19, x0
  4095b4:	b	409458 <__fxstatat@plt+0x78b8>
  4095b8:	bl	401b50 <__errno_location@plt>
  4095bc:	str	w21, [x0]
  4095c0:	mov	w21, #0xffffffff            	// #-1
  4095c4:	b	409524 <__fxstatat@plt+0x7984>
  4095c8:	stp	x29, x30, [sp, #-48]!
  4095cc:	mov	x29, sp
  4095d0:	stp	x19, x20, [sp, #16]
  4095d4:	ldr	x19, [x0]
  4095d8:	cbz	x19, 4097f0 <__fxstatat@plt+0x7c50>
  4095dc:	ldr	w1, [x0, #72]
  4095e0:	mov	x20, x0
  4095e4:	tbnz	w1, #13, 4097f0 <__fxstatat@plt+0x7c50>
  4095e8:	ldrh	w0, [x19, #112]
  4095ec:	mov	w2, #0x3                   	// #3
  4095f0:	strh	w2, [x19, #112]
  4095f4:	cmp	w0, #0x1
  4095f8:	b.eq	409a90 <__fxstatat@plt+0x7ef0>  // b.none
  4095fc:	stp	x21, x22, [sp, #32]
  409600:	cmp	w0, #0x2
  409604:	ldrh	w2, [x19, #108]
  409608:	b.eq	409714 <__fxstatat@plt+0x7b74>  // b.none
  40960c:	cmp	w2, #0x1
  409610:	b.ne	409638 <__fxstatat@plt+0x7a98>  // b.any
  409614:	b	409804 <__fxstatat@plt+0x7c64>
  409618:	str	x19, [x20]
  40961c:	mov	x0, x21
  409620:	bl	401a40 <free@plt>
  409624:	ldr	x0, [x19, #88]
  409628:	cbz	x0, 409880 <__fxstatat@plt+0x7ce0>
  40962c:	ldrh	w0, [x19, #112]
  409630:	cmp	w0, #0x4
  409634:	b.ne	409938 <__fxstatat@plt+0x7d98>  // b.any
  409638:	mov	x21, x19
  40963c:	ldr	x19, [x19, #16]
  409640:	cbnz	x19, 409618 <__fxstatat@plt+0x7a78>
  409644:	ldr	x22, [x21, #8]
  409648:	ldr	x0, [x22, #24]
  40964c:	cbnz	x0, 409c24 <__fxstatat@plt+0x8084>
  409650:	str	x22, [x20]
  409654:	mov	x0, x21
  409658:	bl	401a40 <free@plt>
  40965c:	ldr	x0, [x22, #88]
  409660:	cmn	x0, #0x1
  409664:	b.eq	409b8c <__fxstatat@plt+0x7fec>  // b.none
  409668:	ldrh	w0, [x22, #108]
  40966c:	cmp	w0, #0xb
  409670:	b.eq	409e44 <__fxstatat@plt+0x82a4>  // b.none
  409674:	ldr	x1, [x20, #32]
  409678:	ldr	x0, [x22, #72]
  40967c:	strb	wzr, [x1, x0]
  409680:	ldr	x0, [x22, #88]
  409684:	cbz	x0, 409b48 <__fxstatat@plt+0x7fa8>
  409688:	ldrh	w0, [x22, #110]
  40968c:	tbz	w0, #1, 4097a4 <__fxstatat@plt+0x7c04>
  409690:	ldr	w0, [x20, #72]
  409694:	ldr	w19, [x22, #68]
  409698:	tbnz	w0, #2, 4096cc <__fxstatat@plt+0x7b2c>
  40969c:	tbz	w0, #9, 409cd8 <__fxstatat@plt+0x8138>
  4096a0:	ldr	w1, [x20, #44]
  4096a4:	mov	w0, #0xffffff9c            	// #-100
  4096a8:	cmp	w1, w19
  4096ac:	ccmp	w1, w0, #0x4, eq  // eq = none
  4096b0:	b.ne	409e44 <__fxstatat@plt+0x82a4>  // b.any
  4096b4:	add	x0, x20, #0x60
  4096b8:	bl	40b658 <__fxstatat@plt+0x9ab8>
  4096bc:	tbnz	w0, #31, 4096c4 <__fxstatat@plt+0x7b24>
  4096c0:	bl	401960 <close@plt>
  4096c4:	str	w19, [x20, #44]
  4096c8:	ldr	w19, [x22, #68]
  4096cc:	mov	w0, w19
  4096d0:	bl	401960 <close@plt>
  4096d4:	ldr	w0, [x20, #72]
  4096d8:	ldrh	w1, [x22, #108]
  4096dc:	cmp	w1, #0x2
  4096e0:	b.eq	409704 <__fxstatat@plt+0x7b64>  // b.none
  4096e4:	ldr	w1, [x22, #64]
  4096e8:	cbnz	w1, 409ba8 <__fxstatat@plt+0x8008>
  4096ec:	mov	w1, #0x6                   	// #6
  4096f0:	strh	w1, [x22, #108]
  4096f4:	mov	x2, x22
  4096f8:	add	x1, x20, #0x58
  4096fc:	bl	407dc0 <__fxstatat@plt+0x6220>
  409700:	ldr	w0, [x20, #72]
  409704:	tbnz	w0, #13, 4097e8 <__fxstatat@plt+0x7c48>
  409708:	mov	x19, x22
  40970c:	ldp	x21, x22, [sp, #32]
  409710:	b	4097f4 <__fxstatat@plt+0x7c54>
  409714:	sub	w0, w2, #0xc
  409718:	and	w0, w0, #0xffff
  40971c:	cmp	w0, #0x1
  409720:	b.ls	409a10 <__fxstatat@plt+0x7e70>  // b.plast
  409724:	cmp	w2, #0x1
  409728:	b.ne	409638 <__fxstatat@plt+0x7a98>  // b.any
  40972c:	tbz	w1, #6, 409740 <__fxstatat@plt+0x7ba0>
  409730:	ldr	x0, [x20, #24]
  409734:	ldr	x2, [x19, #120]
  409738:	cmp	x2, x0
  40973c:	b.ne	40980c <__fxstatat@plt+0x7c6c>  // b.any
  409740:	ldr	x21, [x20, #8]
  409744:	cbz	x21, 409ad4 <__fxstatat@plt+0x7f34>
  409748:	tbnz	w1, #12, 409aac <__fxstatat@plt+0x7f0c>
  40974c:	ldr	x3, [x19, #48]
  409750:	mov	x1, x19
  409754:	mov	x0, x20
  409758:	mov	w2, #0xffffffff            	// #-1
  40975c:	bl	408090 <__fxstatat@plt+0x64f0>
  409760:	cbz	w0, 409b3c <__fxstatat@plt+0x7f9c>
  409764:	bl	401b50 <__errno_location@plt>
  409768:	ldr	w0, [x0]
  40976c:	ldrh	w1, [x19, #110]
  409770:	str	w0, [x19, #64]
  409774:	orr	w1, w1, #0x1
  409778:	strh	w1, [x19, #110]
  40977c:	ldr	x19, [x20, #8]
  409780:	cbz	x19, 40979c <__fxstatat@plt+0x7bfc>
  409784:	mov	x0, x19
  409788:	ldr	x1, [x0, #8]
  40978c:	ldr	x1, [x1, #48]
  409790:	str	x1, [x0, #48]
  409794:	ldr	x0, [x0, #16]
  409798:	cbnz	x0, 409788 <__fxstatat@plt+0x7be8>
  40979c:	str	xzr, [x20, #8]
  4097a0:	b	409940 <__fxstatat@plt+0x7da0>
  4097a4:	tbnz	w0, #0, 409b54 <__fxstatat@plt+0x7fb4>
  4097a8:	ldr	x1, [x22, #8]
  4097ac:	adrp	x3, 40d000 <__fxstatat@plt+0xb460>
  4097b0:	mov	x0, x20
  4097b4:	add	x3, x3, #0x5b0
  4097b8:	mov	w2, #0xffffffff            	// #-1
  4097bc:	bl	408090 <__fxstatat@plt+0x64f0>
  4097c0:	cbz	w0, 409b54 <__fxstatat@plt+0x7fb4>
  4097c4:	bl	401b50 <__errno_location@plt>
  4097c8:	ldr	w2, [x0]
  4097cc:	ldr	w1, [x20, #72]
  4097d0:	str	w2, [x22, #64]
  4097d4:	orr	w0, w1, #0x2000
  4097d8:	ldrh	w1, [x22, #108]
  4097dc:	str	w0, [x20, #72]
  4097e0:	cmp	w1, #0x2
  4097e4:	b.ne	4096e4 <__fxstatat@plt+0x7b44>  // b.any
  4097e8:	ldp	x21, x22, [sp, #32]
  4097ec:	nop
  4097f0:	mov	x19, #0x0                   	// #0
  4097f4:	mov	x0, x19
  4097f8:	ldp	x19, x20, [sp, #16]
  4097fc:	ldp	x29, x30, [sp], #48
  409800:	ret
  409804:	cmp	w0, #0x4
  409808:	b.ne	40972c <__fxstatat@plt+0x7b8c>  // b.any
  40980c:	ldrh	w0, [x19, #110]
  409810:	tbnz	w0, #1, 409c8c <__fxstatat@plt+0x80ec>
  409814:	ldr	x21, [x20, #8]
  409818:	cbz	x21, 409854 <__fxstatat@plt+0x7cb4>
  40981c:	ldp	x22, x0, [x21, #16]
  409820:	cbz	x0, 409844 <__fxstatat@plt+0x7ca4>
  409824:	nop
  409828:	bl	401940 <closedir@plt>
  40982c:	mov	x0, x21
  409830:	bl	401a40 <free@plt>
  409834:	cbz	x22, 409850 <__fxstatat@plt+0x7cb0>
  409838:	mov	x21, x22
  40983c:	ldp	x22, x0, [x21, #16]
  409840:	cbnz	x0, 409828 <__fxstatat@plt+0x7c88>
  409844:	mov	x0, x21
  409848:	bl	401a40 <free@plt>
  40984c:	cbnz	x22, 409838 <__fxstatat@plt+0x7c98>
  409850:	str	xzr, [x20, #8]
  409854:	ldr	w0, [x20, #72]
  409858:	mov	w1, #0x6                   	// #6
  40985c:	strh	w1, [x19, #108]
  409860:	add	x1, x20, #0x58
  409864:	mov	x2, x19
  409868:	bl	407dc0 <__fxstatat@plt+0x6220>
  40986c:	mov	x0, x19
  409870:	ldp	x19, x20, [sp, #16]
  409874:	ldp	x21, x22, [sp, #32]
  409878:	ldp	x29, x30, [sp], #48
  40987c:	ret
  409880:	mov	x0, x20
  409884:	bl	407e50 <__fxstatat@plt+0x62b0>
  409888:	cbnz	w0, 409c58 <__fxstatat@plt+0x80b8>
  40988c:	ldr	w2, [x20, #72]
  409890:	mov	w1, #0x102                 	// #258
  409894:	ldr	x0, [x20, #88]
  409898:	tst	w2, w1
  40989c:	b.eq	409c84 <__fxstatat@plt+0x80e4>  // b.none
  4098a0:	cbz	x0, 4098a8 <__fxstatat@plt+0x7d08>
  4098a4:	bl	40adc8 <__fxstatat@plt+0x9228>
  4098a8:	ldr	x2, [x19, #96]
  4098ac:	add	x22, x19, #0xf8
  4098b0:	ldr	x0, [x20, #32]
  4098b4:	str	x2, [x19, #72]
  4098b8:	add	x2, x2, #0x1
  4098bc:	mov	x1, x22
  4098c0:	bl	401780 <memmove@plt>
  4098c4:	mov	x0, x22
  4098c8:	mov	w1, #0x2f                  	// #47
  4098cc:	bl	401970 <strrchr@plt>
  4098d0:	cbz	x0, 409900 <__fxstatat@plt+0x7d60>
  4098d4:	cmp	x22, x0
  4098d8:	b.eq	409b5c <__fxstatat@plt+0x7fbc>  // b.none
  4098dc:	add	x21, x0, #0x1
  4098e0:	mov	x0, x21
  4098e4:	bl	4017b0 <strlen@plt>
  4098e8:	mov	x1, x21
  4098ec:	mov	x21, x0
  4098f0:	add	x2, x21, #0x1
  4098f4:	mov	x0, x22
  4098f8:	bl	401780 <memmove@plt>
  4098fc:	str	x21, [x19, #96]
  409900:	ldr	d0, [x20, #32]
  409904:	mov	w0, #0x102                 	// #258
  409908:	ldr	w1, [x20, #72]
  40990c:	dup	v0.2d, v0.d[0]
  409910:	tst	w1, w0
  409914:	str	q0, [x19, #48]
  409918:	b.ne	409b0c <__fxstatat@plt+0x7f6c>  // b.any
  40991c:	mov	x0, #0x20                  	// #32
  409920:	bl	401890 <malloc@plt>
  409924:	str	x0, [x20, #88]
  409928:	cbz	x0, 409980 <__fxstatat@plt+0x7de0>
  40992c:	bl	40a188 <__fxstatat@plt+0x85e8>
  409930:	ldrh	w1, [x19, #108]
  409934:	b	409984 <__fxstatat@plt+0x7de4>
  409938:	cmp	w0, #0x2
  40993c:	b.eq	409c98 <__fxstatat@plt+0x80f8>  // b.none
  409940:	ldr	x2, [x19, #8]
  409944:	mov	w4, #0x2f                  	// #47
  409948:	ldr	x3, [x20, #32]
  40994c:	add	x1, x19, #0xf8
  409950:	ldr	x0, [x2, #72]
  409954:	ldr	x5, [x2, #56]
  409958:	sub	x2, x0, #0x1
  40995c:	ldrb	w5, [x5, x2]
  409960:	cmp	w5, #0x2f
  409964:	csel	x2, x2, x0, eq  // eq = none
  409968:	add	x0, x3, x2
  40996c:	add	x0, x0, #0x1
  409970:	strb	w4, [x3, x2]
  409974:	ldr	x2, [x19, #96]
  409978:	add	x2, x2, #0x1
  40997c:	bl	401780 <memmove@plt>
  409980:	ldrh	w1, [x19, #108]
  409984:	str	x19, [x20]
  409988:	cmp	w1, #0xb
  40998c:	b.eq	409a40 <__fxstatat@plt+0x7ea0>  // b.none
  409990:	cmp	w1, #0x1
  409994:	b.ne	409a54 <__fxstatat@plt+0x7eb4>  // b.any
  409998:	ldr	x0, [x19, #88]
  40999c:	cbnz	x0, 4099a8 <__fxstatat@plt+0x7e08>
  4099a0:	ldr	x0, [x19, #120]
  4099a4:	str	x0, [x20, #24]
  4099a8:	ldr	w1, [x20, #72]
  4099ac:	mov	w0, #0x102                 	// #258
  4099b0:	tst	w1, w0
  4099b4:	b.eq	409a68 <__fxstatat@plt+0x7ec8>  // b.none
  4099b8:	mov	x0, #0x18                  	// #24
  4099bc:	bl	401890 <malloc@plt>
  4099c0:	mov	x21, x0
  4099c4:	cbz	x0, 409af4 <__fxstatat@plt+0x7f54>
  4099c8:	mov	x1, x0
  4099cc:	ldr	x0, [x20, #88]
  4099d0:	ldur	q0, [x19, #120]
  4099d4:	str	x19, [x21, #16]
  4099d8:	str	q0, [x21]
  4099dc:	bl	40b2a8 <__fxstatat@plt+0x9708>
  4099e0:	mov	x20, x0
  4099e4:	cmp	x21, x0
  4099e8:	b.eq	409a54 <__fxstatat@plt+0x7eb4>  // b.none
  4099ec:	mov	x0, x21
  4099f0:	bl	401a40 <free@plt>
  4099f4:	cbz	x20, 409af4 <__fxstatat@plt+0x7f54>
  4099f8:	ldr	x1, [x20, #16]
  4099fc:	mov	w0, #0x2                   	// #2
  409a00:	ldp	x21, x22, [sp, #32]
  409a04:	str	x1, [x19]
  409a08:	strh	w0, [x19, #108]
  409a0c:	b	4097f4 <__fxstatat@plt+0x7c54>
  409a10:	ldr	w0, [x20, #44]
  409a14:	mov	x2, x19
  409a18:	add	x1, x20, #0x48
  409a1c:	mov	w3, #0x1                   	// #1
  409a20:	bl	407c18 <__fxstatat@plt+0x6078>
  409a24:	strh	w0, [x19, #108]
  409a28:	and	w0, w0, #0xffff
  409a2c:	cmp	w0, #0x1
  409a30:	b.eq	409cec <__fxstatat@plt+0x814c>  // b.none
  409a34:	str	x19, [x20]
  409a38:	cmp	w0, #0xb
  409a3c:	b.ne	409a54 <__fxstatat@plt+0x7eb4>  // b.any
  409a40:	ldr	x0, [x19, #168]
  409a44:	cmp	x0, #0x2
  409a48:	b.eq	409bb4 <__fxstatat@plt+0x8014>  // b.none
  409a4c:	cmp	x0, #0x1
  409a50:	b.ne	409e44 <__fxstatat@plt+0x82a4>  // b.any
  409a54:	ldp	x21, x22, [sp, #32]
  409a58:	mov	x0, x19
  409a5c:	ldp	x19, x20, [sp, #16]
  409a60:	ldp	x29, x30, [sp], #48
  409a64:	ret
  409a68:	ldr	x0, [x20, #88]
  409a6c:	add	x1, x19, #0x78
  409a70:	bl	40a1a0 <__fxstatat@plt+0x8600>
  409a74:	tst	w0, #0xff
  409a78:	b.eq	409a54 <__fxstatat@plt+0x7eb4>  // b.none
  409a7c:	mov	w0, #0x2                   	// #2
  409a80:	strh	w0, [x19, #108]
  409a84:	ldp	x21, x22, [sp, #32]
  409a88:	str	x19, [x19]
  409a8c:	b	4097f4 <__fxstatat@plt+0x7c54>
  409a90:	ldr	w0, [x20, #44]
  409a94:	add	x1, x20, #0x48
  409a98:	mov	x2, x19
  409a9c:	mov	w3, #0x0                   	// #0
  409aa0:	bl	407c18 <__fxstatat@plt+0x6078>
  409aa4:	strh	w0, [x19, #108]
  409aa8:	b	4097f4 <__fxstatat@plt+0x7c54>
  409aac:	and	w1, w1, #0xffffefff
  409ab0:	str	w1, [x20, #72]
  409ab4:	nop
  409ab8:	ldp	x22, x0, [x21, #16]
  409abc:	cbz	x0, 409c70 <__fxstatat@plt+0x80d0>
  409ac0:	bl	401940 <closedir@plt>
  409ac4:	mov	x0, x21
  409ac8:	bl	401a40 <free@plt>
  409acc:	cbnz	x22, 409c7c <__fxstatat@plt+0x80dc>
  409ad0:	str	xzr, [x20, #8]
  409ad4:	mov	x0, x20
  409ad8:	mov	w1, #0x3                   	// #3
  409adc:	bl	408350 <__fxstatat@plt+0x67b0>
  409ae0:	str	x0, [x20, #8]
  409ae4:	cbz	x0, 409b68 <__fxstatat@plt+0x7fc8>
  409ae8:	mov	x19, x0
  409aec:	str	xzr, [x20, #8]
  409af0:	b	409940 <__fxstatat@plt+0x7da0>
  409af4:	bl	401b50 <__errno_location@plt>
  409af8:	mov	x19, #0x0                   	// #0
  409afc:	mov	w1, #0xc                   	// #12
  409b00:	ldp	x21, x22, [sp, #32]
  409b04:	str	w1, [x0]
  409b08:	b	4097f4 <__fxstatat@plt+0x7c54>
  409b0c:	mov	x1, #0x0                   	// #0
  409b10:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  409b14:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  409b18:	add	x4, x4, #0xa40
  409b1c:	add	x3, x3, #0xa98
  409b20:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  409b24:	mov	x0, #0x1f                  	// #31
  409b28:	add	x2, x2, #0xac8
  409b2c:	bl	40aad0 <__fxstatat@plt+0x8f30>
  409b30:	ldrh	w1, [x19, #108]
  409b34:	str	x0, [x20, #88]
  409b38:	b	409984 <__fxstatat@plt+0x7de4>
  409b3c:	ldr	x19, [x20, #8]
  409b40:	str	xzr, [x20, #8]
  409b44:	b	409940 <__fxstatat@plt+0x7da0>
  409b48:	mov	x0, x20
  409b4c:	bl	407e50 <__fxstatat@plt+0x62b0>
  409b50:	cbnz	w0, 4097c4 <__fxstatat@plt+0x7c24>
  409b54:	ldr	w0, [x20, #72]
  409b58:	b	4096d8 <__fxstatat@plt+0x7b38>
  409b5c:	ldrb	w1, [x22, #1]
  409b60:	cbz	w1, 409900 <__fxstatat@plt+0x7d60>
  409b64:	b	4098dc <__fxstatat@plt+0x7d3c>
  409b68:	ldr	w0, [x20, #72]
  409b6c:	tbnz	w0, #13, 4097e8 <__fxstatat@plt+0x7c48>
  409b70:	ldr	w1, [x19, #64]
  409b74:	cbz	w1, 409860 <__fxstatat@plt+0x7cc0>
  409b78:	ldrh	w1, [x19, #108]
  409b7c:	cmp	w1, #0x4
  409b80:	b.eq	409860 <__fxstatat@plt+0x7cc0>  // b.none
  409b84:	mov	w1, #0x7                   	// #7
  409b88:	b	40985c <__fxstatat@plt+0x7cbc>
  409b8c:	mov	x0, x22
  409b90:	bl	401a40 <free@plt>
  409b94:	bl	401b50 <__errno_location@plt>
  409b98:	ldp	x21, x22, [sp, #32]
  409b9c:	str	wzr, [x0]
  409ba0:	str	xzr, [x20]
  409ba4:	b	4097f4 <__fxstatat@plt+0x7c54>
  409ba8:	mov	w1, #0x7                   	// #7
  409bac:	strh	w1, [x22, #108]
  409bb0:	b	409704 <__fxstatat@plt+0x7b64>
  409bb4:	ldr	x21, [x19, #8]
  409bb8:	ldr	w0, [x20, #44]
  409bbc:	ldr	w1, [x21, #104]
  409bc0:	cbnz	w1, 409bd4 <__fxstatat@plt+0x8034>
  409bc4:	ldr	w2, [x20, #72]
  409bc8:	and	w2, w2, #0x18
  409bcc:	cmp	w2, #0x18
  409bd0:	b.eq	409d58 <__fxstatat@plt+0x81b8>  // b.none
  409bd4:	mov	x2, x19
  409bd8:	add	x1, x20, #0x48
  409bdc:	mov	w3, #0x0                   	// #0
  409be0:	bl	407c18 <__fxstatat@plt+0x6078>
  409be4:	ldr	w2, [x19, #136]
  409be8:	and	w1, w0, #0xffff
  409bec:	strh	w0, [x19, #108]
  409bf0:	and	w2, w2, #0xf000
  409bf4:	cmp	w2, #0x4, lsl #12
  409bf8:	b.ne	409990 <__fxstatat@plt+0x7df0>  // b.any
  409bfc:	ldr	x0, [x19, #88]
  409c00:	cbz	x0, 409d48 <__fxstatat@plt+0x81a8>
  409c04:	ldr	w0, [x21, #104]
  409c08:	sub	w0, w0, #0x1
  409c0c:	cmn	w0, #0x3
  409c10:	b.ls	409ddc <__fxstatat@plt+0x823c>  // b.plast
  409c14:	cmp	w1, #0x1
  409c18:	b.eq	4099a8 <__fxstatat@plt+0x7e08>  // b.none
  409c1c:	ldp	x21, x22, [sp, #32]
  409c20:	b	409a58 <__fxstatat@plt+0x7eb8>
  409c24:	ldr	x3, [x20, #32]
  409c28:	mov	w1, #0x3                   	// #3
  409c2c:	ldr	x2, [x22, #72]
  409c30:	str	x22, [x20]
  409c34:	mov	x0, x20
  409c38:	strb	wzr, [x3, x2]
  409c3c:	bl	408350 <__fxstatat@plt+0x67b0>
  409c40:	mov	x1, x0
  409c44:	cbnz	x0, 409cc8 <__fxstatat@plt+0x8128>
  409c48:	ldr	w0, [x20, #72]
  409c4c:	tbnz	w0, #13, 4097e8 <__fxstatat@plt+0x7c48>
  409c50:	ldr	x22, [x21, #8]
  409c54:	b	409650 <__fxstatat@plt+0x7ab0>
  409c58:	ldr	w0, [x20, #72]
  409c5c:	mov	x19, #0x0                   	// #0
  409c60:	ldp	x21, x22, [sp, #32]
  409c64:	orr	w0, w0, #0x2000
  409c68:	str	w0, [x20, #72]
  409c6c:	b	4097f4 <__fxstatat@plt+0x7c54>
  409c70:	mov	x0, x21
  409c74:	bl	401a40 <free@plt>
  409c78:	cbz	x22, 409ad0 <__fxstatat@plt+0x7f30>
  409c7c:	mov	x21, x22
  409c80:	b	409ab8 <__fxstatat@plt+0x7f18>
  409c84:	bl	401a40 <free@plt>
  409c88:	b	4098a8 <__fxstatat@plt+0x7d08>
  409c8c:	ldr	w0, [x19, #68]
  409c90:	bl	401960 <close@plt>
  409c94:	b	409814 <__fxstatat@plt+0x7c74>
  409c98:	ldr	w0, [x20, #44]
  409c9c:	mov	x2, x19
  409ca0:	add	x1, x20, #0x48
  409ca4:	mov	w3, #0x1                   	// #1
  409ca8:	bl	407c18 <__fxstatat@plt+0x6078>
  409cac:	strh	w0, [x19, #108]
  409cb0:	and	w0, w0, #0xffff
  409cb4:	cmp	w0, #0x1
  409cb8:	b.eq	409cfc <__fxstatat@plt+0x815c>  // b.none
  409cbc:	mov	w0, #0x3                   	// #3
  409cc0:	strh	w0, [x19, #112]
  409cc4:	b	409940 <__fxstatat@plt+0x7da0>
  409cc8:	mov	x0, x21
  409ccc:	mov	x19, x1
  409cd0:	bl	401a40 <free@plt>
  409cd4:	b	409940 <__fxstatat@plt+0x7da0>
  409cd8:	mov	w0, w19
  409cdc:	bl	4017e0 <fchdir@plt>
  409ce0:	cbnz	w0, 409d74 <__fxstatat@plt+0x81d4>
  409ce4:	ldr	w19, [x22, #68]
  409ce8:	b	4096cc <__fxstatat@plt+0x7b2c>
  409cec:	ldr	w0, [x20, #72]
  409cf0:	tbz	w0, #2, 409d94 <__fxstatat@plt+0x81f4>
  409cf4:	str	x19, [x20]
  409cf8:	b	409998 <__fxstatat@plt+0x7df8>
  409cfc:	ldr	w0, [x20, #72]
  409d00:	tbnz	w0, #2, 409cbc <__fxstatat@plt+0x811c>
  409d04:	lsl	w1, w0, #11
  409d08:	mov	w2, #0x4900                	// #18688
  409d0c:	and	w1, w1, #0x8000
  409d10:	movk	w2, #0x8, lsl #16
  409d14:	orr	w1, w1, w2
  409d18:	tbz	w0, #9, 409e1c <__fxstatat@plt+0x827c>
  409d1c:	ldr	w0, [x20, #44]
  409d20:	mov	w2, w1
  409d24:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  409d28:	add	x1, x1, #0x5b8
  409d2c:	bl	40b730 <__fxstatat@plt+0x9b90>
  409d30:	str	w0, [x19, #68]
  409d34:	tbnz	w0, #31, 409e2c <__fxstatat@plt+0x828c>
  409d38:	ldrh	w0, [x19, #110]
  409d3c:	orr	w0, w0, #0x2
  409d40:	strh	w0, [x19, #110]
  409d44:	b	409cbc <__fxstatat@plt+0x811c>
  409d48:	cmp	w1, #0x1
  409d4c:	b.eq	4099a0 <__fxstatat@plt+0x7e00>  // b.none
  409d50:	ldp	x21, x22, [sp, #32]
  409d54:	b	409a58 <__fxstatat@plt+0x7eb8>
  409d58:	mov	w1, w0
  409d5c:	mov	x0, x21
  409d60:	bl	407f10 <__fxstatat@plt+0x6370>
  409d64:	cmp	w0, #0x2
  409d68:	b.eq	409de4 <__fxstatat@plt+0x8244>  // b.none
  409d6c:	ldr	w0, [x20, #44]
  409d70:	b	409bd4 <__fxstatat@plt+0x8034>
  409d74:	bl	401b50 <__errno_location@plt>
  409d78:	ldr	w0, [x0]
  409d7c:	ldr	w1, [x20, #72]
  409d80:	str	w0, [x22, #64]
  409d84:	ldr	w19, [x22, #68]
  409d88:	orr	w1, w1, #0x2000
  409d8c:	str	w1, [x20, #72]
  409d90:	b	4096cc <__fxstatat@plt+0x7b2c>
  409d94:	lsl	w1, w0, #11
  409d98:	mov	w2, #0x4900                	// #18688
  409d9c:	and	w1, w1, #0x8000
  409da0:	movk	w2, #0x8, lsl #16
  409da4:	orr	w1, w1, w2
  409da8:	tbz	w0, #9, 409dec <__fxstatat@plt+0x824c>
  409dac:	ldr	w0, [x20, #44]
  409db0:	mov	w2, w1
  409db4:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  409db8:	add	x1, x1, #0x5b8
  409dbc:	bl	40b730 <__fxstatat@plt+0x9b90>
  409dc0:	str	w0, [x19, #68]
  409dc4:	tbnz	w0, #31, 409dfc <__fxstatat@plt+0x825c>
  409dc8:	ldrh	w0, [x19, #110]
  409dcc:	ldrh	w1, [x19, #108]
  409dd0:	orr	w0, w0, #0x2
  409dd4:	strh	w0, [x19, #110]
  409dd8:	b	409984 <__fxstatat@plt+0x7de4>
  409ddc:	str	w0, [x21, #104]
  409de0:	b	409c14 <__fxstatat@plt+0x8074>
  409de4:	ldrh	w1, [x19, #108]
  409de8:	b	409990 <__fxstatat@plt+0x7df0>
  409dec:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  409df0:	add	x0, x0, #0x5b8
  409df4:	bl	40a250 <__fxstatat@plt+0x86b0>
  409df8:	b	409dc0 <__fxstatat@plt+0x8220>
  409dfc:	bl	401b50 <__errno_location@plt>
  409e00:	ldr	w0, [x0]
  409e04:	mov	w1, #0x7                   	// #7
  409e08:	ldp	x21, x22, [sp, #32]
  409e0c:	str	w0, [x19, #64]
  409e10:	strh	w1, [x19, #108]
  409e14:	str	x19, [x20]
  409e18:	b	4097f4 <__fxstatat@plt+0x7c54>
  409e1c:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  409e20:	add	x0, x0, #0x5b8
  409e24:	bl	40a250 <__fxstatat@plt+0x86b0>
  409e28:	b	409d30 <__fxstatat@plt+0x8190>
  409e2c:	bl	401b50 <__errno_location@plt>
  409e30:	ldr	w0, [x0]
  409e34:	mov	w1, #0x7                   	// #7
  409e38:	str	w0, [x19, #64]
  409e3c:	strh	w1, [x19, #108]
  409e40:	b	409cbc <__fxstatat@plt+0x811c>
  409e44:	bl	4019a0 <abort@plt>
  409e48:	cmp	w2, #0x4
  409e4c:	b.hi	409e5c <__fxstatat@plt+0x82bc>  // b.pmore
  409e50:	mov	w0, #0x0                   	// #0
  409e54:	strh	w2, [x1, #112]
  409e58:	ret
  409e5c:	stp	x29, x30, [sp, #-16]!
  409e60:	mov	x29, sp
  409e64:	bl	401b50 <__errno_location@plt>
  409e68:	mov	x1, x0
  409e6c:	mov	w2, #0x16                  	// #22
  409e70:	mov	w0, #0x1                   	// #1
  409e74:	str	w2, [x1]
  409e78:	ldp	x29, x30, [sp], #16
  409e7c:	ret
  409e80:	stp	x29, x30, [sp, #-64]!
  409e84:	mov	x29, sp
  409e88:	stp	x19, x20, [sp, #16]
  409e8c:	mov	x19, x0
  409e90:	stp	x21, x22, [sp, #32]
  409e94:	mov	w21, w1
  409e98:	bl	401b50 <__errno_location@plt>
  409e9c:	tst	w21, #0xffffefff
  409ea0:	mov	x22, x0
  409ea4:	b.ne	409fec <__fxstatat@plt+0x844c>  // b.any
  409ea8:	stp	x23, x24, [sp, #48]
  409eac:	ldr	x24, [x19]
  409eb0:	str	wzr, [x0]
  409eb4:	ldr	w0, [x19, #72]
  409eb8:	tbnz	w0, #13, 409f68 <__fxstatat@plt+0x83c8>
  409ebc:	ldrh	w0, [x24, #108]
  409ec0:	cmp	w0, #0x9
  409ec4:	b.eq	40a008 <__fxstatat@plt+0x8468>  // b.none
  409ec8:	cmp	w0, #0x1
  409ecc:	b.ne	409f68 <__fxstatat@plt+0x83c8>  // b.any
  409ed0:	ldr	x20, [x19, #8]
  409ed4:	cbz	x20, 409f08 <__fxstatat@plt+0x8368>
  409ed8:	ldp	x23, x0, [x20, #16]
  409edc:	cbz	x0, 409efc <__fxstatat@plt+0x835c>
  409ee0:	bl	401940 <closedir@plt>
  409ee4:	mov	x0, x20
  409ee8:	bl	401a40 <free@plt>
  409eec:	cbz	x23, 409f08 <__fxstatat@plt+0x8368>
  409ef0:	mov	x20, x23
  409ef4:	ldp	x23, x0, [x20, #16]
  409ef8:	cbnz	x0, 409ee0 <__fxstatat@plt+0x8340>
  409efc:	mov	x0, x20
  409f00:	bl	401a40 <free@plt>
  409f04:	cbnz	x23, 409ef0 <__fxstatat@plt+0x8350>
  409f08:	cmp	w21, #0x1, lsl #12
  409f0c:	mov	w20, #0x1                   	// #1
  409f10:	b.ne	409f24 <__fxstatat@plt+0x8384>  // b.any
  409f14:	ldr	w0, [x19, #72]
  409f18:	mov	w20, #0x2                   	// #2
  409f1c:	orr	w0, w0, #0x1000
  409f20:	str	w0, [x19, #72]
  409f24:	ldr	x0, [x24, #88]
  409f28:	cbnz	x0, 409f44 <__fxstatat@plt+0x83a4>
  409f2c:	ldr	x0, [x24, #48]
  409f30:	ldrb	w0, [x0]
  409f34:	cmp	w0, #0x2f
  409f38:	b.eq	409f44 <__fxstatat@plt+0x83a4>  // b.none
  409f3c:	ldr	w0, [x19, #72]
  409f40:	tbz	w0, #2, 409f80 <__fxstatat@plt+0x83e0>
  409f44:	mov	w1, w20
  409f48:	mov	x0, x19
  409f4c:	bl	408350 <__fxstatat@plt+0x67b0>
  409f50:	ldp	x23, x24, [sp, #48]
  409f54:	str	x0, [x19, #8]
  409f58:	ldp	x19, x20, [sp, #16]
  409f5c:	ldp	x21, x22, [sp, #32]
  409f60:	ldp	x29, x30, [sp], #64
  409f64:	ret
  409f68:	ldp	x23, x24, [sp, #48]
  409f6c:	mov	x0, #0x0                   	// #0
  409f70:	ldp	x19, x20, [sp, #16]
  409f74:	ldp	x21, x22, [sp, #32]
  409f78:	ldp	x29, x30, [sp], #64
  409f7c:	ret
  409f80:	lsl	w1, w0, #11
  409f84:	mov	w2, #0x4900                	// #18688
  409f88:	and	w1, w1, #0x8000
  409f8c:	movk	w2, #0x8, lsl #16
  409f90:	orr	w1, w1, w2
  409f94:	tbz	w0, #9, 40a020 <__fxstatat@plt+0x8480>
  409f98:	ldr	w0, [x19, #44]
  409f9c:	mov	w2, w1
  409fa0:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  409fa4:	add	x1, x1, #0x5b8
  409fa8:	bl	40b730 <__fxstatat@plt+0x9b90>
  409fac:	mov	w21, w0
  409fb0:	tbnz	w21, #31, 40a068 <__fxstatat@plt+0x84c8>
  409fb4:	mov	w1, w20
  409fb8:	mov	x0, x19
  409fbc:	bl	408350 <__fxstatat@plt+0x67b0>
  409fc0:	str	x0, [x19, #8]
  409fc4:	ldr	w1, [x19, #72]
  409fc8:	tbnz	w1, #9, 40a034 <__fxstatat@plt+0x8494>
  409fcc:	mov	w0, w21
  409fd0:	bl	4017e0 <fchdir@plt>
  409fd4:	cbnz	w0, 40a078 <__fxstatat@plt+0x84d8>
  409fd8:	mov	w0, w21
  409fdc:	bl	401960 <close@plt>
  409fe0:	ldr	x0, [x19, #8]
  409fe4:	ldp	x23, x24, [sp, #48]
  409fe8:	b	409f70 <__fxstatat@plt+0x83d0>
  409fec:	mov	w1, #0x16                  	// #22
  409ff0:	str	w1, [x22]
  409ff4:	mov	x0, #0x0                   	// #0
  409ff8:	ldp	x19, x20, [sp, #16]
  409ffc:	ldp	x21, x22, [sp, #32]
  40a000:	ldp	x29, x30, [sp], #64
  40a004:	ret
  40a008:	ldr	x0, [x24, #16]
  40a00c:	ldp	x19, x20, [sp, #16]
  40a010:	ldp	x21, x22, [sp, #32]
  40a014:	ldp	x23, x24, [sp, #48]
  40a018:	ldp	x29, x30, [sp], #64
  40a01c:	ret
  40a020:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40a024:	add	x0, x0, #0x5b8
  40a028:	bl	40a250 <__fxstatat@plt+0x86b0>
  40a02c:	mov	w21, w0
  40a030:	b	409fb0 <__fxstatat@plt+0x8410>
  40a034:	ldr	w1, [x19, #44]
  40a038:	mov	w0, #0xffffff9c            	// #-100
  40a03c:	cmp	w21, w1
  40a040:	ccmp	w1, w0, #0x4, eq  // eq = none
  40a044:	b.ne	40a094 <__fxstatat@plt+0x84f4>  // b.any
  40a048:	add	x0, x19, #0x60
  40a04c:	bl	40b658 <__fxstatat@plt+0x9ab8>
  40a050:	tbz	w0, #31, 40a05c <__fxstatat@plt+0x84bc>
  40a054:	str	w21, [x19, #44]
  40a058:	b	409fe0 <__fxstatat@plt+0x8440>
  40a05c:	bl	401960 <close@plt>
  40a060:	str	w21, [x19, #44]
  40a064:	b	409fe0 <__fxstatat@plt+0x8440>
  40a068:	mov	x0, #0x0                   	// #0
  40a06c:	ldp	x23, x24, [sp, #48]
  40a070:	str	xzr, [x19, #8]
  40a074:	b	409f70 <__fxstatat@plt+0x83d0>
  40a078:	ldr	w19, [x22]
  40a07c:	mov	w0, w21
  40a080:	bl	401960 <close@plt>
  40a084:	mov	x0, #0x0                   	// #0
  40a088:	ldp	x23, x24, [sp, #48]
  40a08c:	str	w19, [x22]
  40a090:	b	409f70 <__fxstatat@plt+0x83d0>
  40a094:	bl	4019a0 <abort@plt>
  40a098:	stp	x29, x30, [sp, #-64]!
  40a09c:	cmp	x0, #0x0
  40a0a0:	add	x4, sp, #0x3c
  40a0a4:	mov	x29, sp
  40a0a8:	stp	x19, x20, [sp, #16]
  40a0ac:	csel	x19, x4, x0, eq  // eq = none
  40a0b0:	mov	x20, x2
  40a0b4:	mov	x0, x19
  40a0b8:	str	x21, [sp, #32]
  40a0bc:	mov	x21, x1
  40a0c0:	bl	401760 <mbrtowc@plt>
  40a0c4:	cmp	x20, #0x0
  40a0c8:	mov	x20, x0
  40a0cc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a0d0:	b.hi	40a0e8 <__fxstatat@plt+0x8548>  // b.pmore
  40a0d4:	mov	x0, x20
  40a0d8:	ldp	x19, x20, [sp, #16]
  40a0dc:	ldr	x21, [sp, #32]
  40a0e0:	ldp	x29, x30, [sp], #64
  40a0e4:	ret
  40a0e8:	mov	w0, #0x0                   	// #0
  40a0ec:	bl	40a2a0 <__fxstatat@plt+0x8700>
  40a0f0:	tst	w0, #0xff
  40a0f4:	b.ne	40a0d4 <__fxstatat@plt+0x8534>  // b.any
  40a0f8:	ldrb	w0, [x21]
  40a0fc:	mov	x20, #0x1                   	// #1
  40a100:	str	w0, [x19]
  40a104:	mov	x0, x20
  40a108:	ldp	x19, x20, [sp, #16]
  40a10c:	ldr	x21, [sp, #32]
  40a110:	ldp	x29, x30, [sp], #64
  40a114:	ret
  40a118:	stp	x29, x30, [sp, #-32]!
  40a11c:	mov	x29, sp
  40a120:	stp	x19, x20, [sp, #16]
  40a124:	mov	x19, x0
  40a128:	bl	401840 <__fpending@plt>
  40a12c:	mov	x20, x0
  40a130:	mov	x0, x19
  40a134:	ldr	w19, [x19]
  40a138:	and	w19, w19, #0x20
  40a13c:	bl	40b858 <__fxstatat@plt+0x9cb8>
  40a140:	cbnz	w19, 40a168 <__fxstatat@plt+0x85c8>
  40a144:	cbz	w0, 40a15c <__fxstatat@plt+0x85bc>
  40a148:	cbnz	x20, 40a180 <__fxstatat@plt+0x85e0>
  40a14c:	bl	401b50 <__errno_location@plt>
  40a150:	ldr	w0, [x0]
  40a154:	cmp	w0, #0x9
  40a158:	csetm	w0, ne  // ne = any
  40a15c:	ldp	x19, x20, [sp, #16]
  40a160:	ldp	x29, x30, [sp], #32
  40a164:	ret
  40a168:	cbnz	w0, 40a180 <__fxstatat@plt+0x85e0>
  40a16c:	bl	401b50 <__errno_location@plt>
  40a170:	mov	x1, x0
  40a174:	mov	w0, #0xffffffff            	// #-1
  40a178:	str	wzr, [x1]
  40a17c:	b	40a15c <__fxstatat@plt+0x85bc>
  40a180:	mov	w0, #0xffffffff            	// #-1
  40a184:	b	40a15c <__fxstatat@plt+0x85bc>
  40a188:	mov	w1, #0xf616                	// #62998
  40a18c:	str	xzr, [x0, #16]
  40a190:	movk	w1, #0x95, lsl #16
  40a194:	str	w1, [x0, #24]
  40a198:	ret
  40a19c:	nop
  40a1a0:	mov	x2, x0
  40a1a4:	mov	w0, #0xf616                	// #62998
  40a1a8:	movk	w0, #0x95, lsl #16
  40a1ac:	ldr	w3, [x2, #24]
  40a1b0:	cmp	w3, w0
  40a1b4:	b.ne	40a224 <__fxstatat@plt+0x8684>  // b.any
  40a1b8:	ldr	x0, [x2, #16]
  40a1bc:	ldr	x3, [x1, #8]
  40a1c0:	cbz	x0, 40a1e8 <__fxstatat@plt+0x8648>
  40a1c4:	ldr	x4, [x2]
  40a1c8:	cmp	x4, x3
  40a1cc:	b.eq	40a200 <__fxstatat@plt+0x8660>  // b.none
  40a1d0:	add	x4, x0, #0x1
  40a1d4:	str	x4, [x2, #16]
  40a1d8:	tst	x0, x4
  40a1dc:	mov	w0, #0x0                   	// #0
  40a1e0:	b.eq	40a218 <__fxstatat@plt+0x8678>  // b.none
  40a1e4:	ret
  40a1e8:	mov	x0, #0x1                   	// #1
  40a1ec:	str	x0, [x2, #16]
  40a1f0:	ldr	x1, [x1]
  40a1f4:	mov	w0, #0x0                   	// #0
  40a1f8:	stp	x3, x1, [x2]
  40a1fc:	ret
  40a200:	ldr	x5, [x1]
  40a204:	ldr	x4, [x2, #8]
  40a208:	cmp	x5, x4
  40a20c:	b.ne	40a1d0 <__fxstatat@plt+0x8630>  // b.any
  40a210:	mov	w0, #0x1                   	// #1
  40a214:	ret
  40a218:	cbnz	x4, 40a1f0 <__fxstatat@plt+0x8650>
  40a21c:	mov	w0, #0x1                   	// #1
  40a220:	ret
  40a224:	stp	x29, x30, [sp, #-16]!
  40a228:	adrp	x3, 40d000 <__fxstatat@plt+0xb460>
  40a22c:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  40a230:	mov	x29, sp
  40a234:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40a238:	add	x3, x3, #0x620
  40a23c:	add	x1, x1, #0x5f0
  40a240:	add	x0, x0, #0x608
  40a244:	mov	w2, #0x3c                  	// #60
  40a248:	bl	401b40 <__assert_fail@plt>
  40a24c:	nop
  40a250:	stp	x29, x30, [sp, #-64]!
  40a254:	mov	x29, sp
  40a258:	str	x2, [sp, #56]
  40a25c:	mov	w2, #0x0                   	// #0
  40a260:	tbnz	w1, #6, 40a274 <__fxstatat@plt+0x86d4>
  40a264:	bl	4018a0 <open@plt>
  40a268:	bl	40b7f0 <__fxstatat@plt+0x9c50>
  40a26c:	ldp	x29, x30, [sp], #64
  40a270:	ret
  40a274:	mov	w2, #0xfffffff8            	// #-8
  40a278:	stp	w2, wzr, [sp, #40]
  40a27c:	ldr	w2, [sp, #56]
  40a280:	add	x3, sp, #0x30
  40a284:	add	x4, sp, #0x40
  40a288:	stp	x4, x4, [sp, #16]
  40a28c:	str	x3, [sp, #32]
  40a290:	bl	4018a0 <open@plt>
  40a294:	bl	40b7f0 <__fxstatat@plt+0x9c50>
  40a298:	ldp	x29, x30, [sp], #64
  40a29c:	ret
  40a2a0:	stp	x29, x30, [sp, #-16]!
  40a2a4:	mov	x1, #0x0                   	// #0
  40a2a8:	mov	x29, sp
  40a2ac:	bl	401b90 <setlocale@plt>
  40a2b0:	mov	w1, #0x1                   	// #1
  40a2b4:	cbz	x0, 40a2d8 <__fxstatat@plt+0x8738>
  40a2b8:	ldrb	w1, [x0]
  40a2bc:	cmp	w1, #0x43
  40a2c0:	b.eq	40a2e4 <__fxstatat@plt+0x8744>  // b.none
  40a2c4:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  40a2c8:	add	x1, x1, #0x630
  40a2cc:	bl	401a00 <strcmp@plt>
  40a2d0:	cmp	w0, #0x0
  40a2d4:	cset	w1, ne  // ne = any
  40a2d8:	mov	w0, w1
  40a2dc:	ldp	x29, x30, [sp], #16
  40a2e0:	ret
  40a2e4:	ldrb	w2, [x0, #1]
  40a2e8:	mov	w1, #0x0                   	// #0
  40a2ec:	cbnz	w2, 40a2c4 <__fxstatat@plt+0x8724>
  40a2f0:	mov	w0, w1
  40a2f4:	ldp	x29, x30, [sp], #16
  40a2f8:	ret
  40a2fc:	nop
  40a300:	ror	x2, x0, #3
  40a304:	udiv	x0, x2, x1
  40a308:	msub	x0, x0, x1, x2
  40a30c:	ret
  40a310:	cmp	x1, x0
  40a314:	cset	w0, eq  // eq = none
  40a318:	ret
  40a31c:	nop
  40a320:	stp	x29, x30, [sp, #-80]!
  40a324:	mov	x29, sp
  40a328:	stp	x21, x22, [sp, #32]
  40a32c:	mov	x21, x0
  40a330:	mov	x0, x1
  40a334:	stp	x19, x20, [sp, #16]
  40a338:	mov	x20, x1
  40a33c:	stp	x23, x24, [sp, #48]
  40a340:	mov	x24, x2
  40a344:	and	w23, w3, #0xff
  40a348:	ldr	x1, [x21, #16]
  40a34c:	ldr	x2, [x21, #48]
  40a350:	str	x25, [sp, #64]
  40a354:	blr	x2
  40a358:	ldr	x1, [x21, #16]
  40a35c:	cmp	x0, x1
  40a360:	b.cs	40a46c <__fxstatat@plt+0x88cc>  // b.hs, b.nlast
  40a364:	ldr	x25, [x21]
  40a368:	lsl	x22, x0, #4
  40a36c:	add	x19, x25, x22
  40a370:	str	x19, [x24]
  40a374:	ldr	x1, [x25, x22]
  40a378:	cbz	x1, 40a404 <__fxstatat@plt+0x8864>
  40a37c:	cmp	x1, x20
  40a380:	b.eq	40a464 <__fxstatat@plt+0x88c4>  // b.none
  40a384:	ldr	x2, [x21, #56]
  40a388:	mov	x0, x20
  40a38c:	blr	x2
  40a390:	tst	w0, #0xff
  40a394:	b.eq	40a3fc <__fxstatat@plt+0x885c>  // b.none
  40a398:	ldr	x0, [x25, x22]
  40a39c:	cbz	w23, 40a408 <__fxstatat@plt+0x8868>
  40a3a0:	ldr	x1, [x19, #8]
  40a3a4:	cbz	x1, 40a45c <__fxstatat@plt+0x88bc>
  40a3a8:	ldp	x2, x3, [x1]
  40a3ac:	stp	x2, x3, [x19]
  40a3b0:	str	xzr, [x1]
  40a3b4:	ldp	x19, x20, [sp, #16]
  40a3b8:	ldr	x2, [x21, #72]
  40a3bc:	str	x2, [x1, #8]
  40a3c0:	str	x1, [x21, #72]
  40a3c4:	ldp	x21, x22, [sp, #32]
  40a3c8:	ldp	x23, x24, [sp, #48]
  40a3cc:	ldr	x25, [sp, #64]
  40a3d0:	ldp	x29, x30, [sp], #80
  40a3d4:	ret
  40a3d8:	ldr	x1, [x2]
  40a3dc:	cmp	x1, x20
  40a3e0:	b.eq	40a424 <__fxstatat@plt+0x8884>  // b.none
  40a3e4:	ldr	x2, [x21, #56]
  40a3e8:	mov	x0, x20
  40a3ec:	blr	x2
  40a3f0:	tst	w0, #0xff
  40a3f4:	b.ne	40a420 <__fxstatat@plt+0x8880>  // b.any
  40a3f8:	ldr	x19, [x19, #8]
  40a3fc:	ldr	x2, [x19, #8]
  40a400:	cbnz	x2, 40a3d8 <__fxstatat@plt+0x8838>
  40a404:	mov	x0, #0x0                   	// #0
  40a408:	ldp	x19, x20, [sp, #16]
  40a40c:	ldp	x21, x22, [sp, #32]
  40a410:	ldp	x23, x24, [sp, #48]
  40a414:	ldr	x25, [sp, #64]
  40a418:	ldp	x29, x30, [sp], #80
  40a41c:	ret
  40a420:	ldr	x2, [x19, #8]
  40a424:	ldr	x0, [x2]
  40a428:	cbz	w23, 40a408 <__fxstatat@plt+0x8868>
  40a42c:	ldr	x1, [x2, #8]
  40a430:	str	x1, [x19, #8]
  40a434:	str	xzr, [x2]
  40a438:	ldp	x19, x20, [sp, #16]
  40a43c:	ldr	x1, [x21, #72]
  40a440:	str	x1, [x2, #8]
  40a444:	str	x2, [x21, #72]
  40a448:	ldp	x21, x22, [sp, #32]
  40a44c:	ldp	x23, x24, [sp, #48]
  40a450:	ldr	x25, [sp, #64]
  40a454:	ldp	x29, x30, [sp], #80
  40a458:	ret
  40a45c:	str	xzr, [x25, x22]
  40a460:	b	40a408 <__fxstatat@plt+0x8868>
  40a464:	mov	x0, x1
  40a468:	b	40a39c <__fxstatat@plt+0x87fc>
  40a46c:	bl	4019a0 <abort@plt>
  40a470:	stp	x29, x30, [sp, #-64]!
  40a474:	mov	x29, sp
  40a478:	stp	x19, x20, [sp, #16]
  40a47c:	mov	x20, x0
  40a480:	stp	x21, x22, [sp, #32]
  40a484:	mov	x22, x1
  40a488:	ldp	x21, x0, [x1]
  40a48c:	stp	x23, x24, [sp, #48]
  40a490:	and	w23, w2, #0xff
  40a494:	cmp	x21, x0
  40a498:	b.cc	40a4ac <__fxstatat@plt+0x890c>  // b.lo, b.ul, b.last
  40a49c:	b	40a54c <__fxstatat@plt+0x89ac>
  40a4a0:	add	x21, x21, #0x10
  40a4a4:	cmp	x21, x0
  40a4a8:	b.cs	40a54c <__fxstatat@plt+0x89ac>  // b.hs, b.nlast
  40a4ac:	ldr	x24, [x21]
  40a4b0:	cbz	x24, 40a4a0 <__fxstatat@plt+0x8900>
  40a4b4:	ldr	x19, [x21, #8]
  40a4b8:	cbz	x19, 40a534 <__fxstatat@plt+0x8994>
  40a4bc:	ldr	x1, [x20, #16]
  40a4c0:	ldr	x2, [x20, #48]
  40a4c4:	ldr	x24, [x19]
  40a4c8:	mov	x0, x24
  40a4cc:	blr	x2
  40a4d0:	ldr	x1, [x20, #16]
  40a4d4:	cmp	x0, x1
  40a4d8:	b.cs	40a604 <__fxstatat@plt+0x8a64>  // b.hs, b.nlast
  40a4dc:	ldr	x2, [x20]
  40a4e0:	lsl	x0, x0, #4
  40a4e4:	ldr	x3, [x19, #8]
  40a4e8:	add	x4, x2, x0
  40a4ec:	ldr	x5, [x2, x0]
  40a4f0:	cbz	x5, 40a50c <__fxstatat@plt+0x896c>
  40a4f4:	ldr	x0, [x4, #8]
  40a4f8:	str	x0, [x19, #8]
  40a4fc:	str	x19, [x4, #8]
  40a500:	cbz	x3, 40a530 <__fxstatat@plt+0x8990>
  40a504:	mov	x19, x3
  40a508:	b	40a4c0 <__fxstatat@plt+0x8920>
  40a50c:	ldr	x4, [x20, #24]
  40a510:	str	x24, [x2, x0]
  40a514:	add	x0, x4, #0x1
  40a518:	str	x0, [x20, #24]
  40a51c:	str	xzr, [x19]
  40a520:	ldr	x0, [x20, #72]
  40a524:	str	x0, [x19, #8]
  40a528:	str	x19, [x20, #72]
  40a52c:	cbnz	x3, 40a504 <__fxstatat@plt+0x8964>
  40a530:	ldr	x24, [x21]
  40a534:	str	xzr, [x21, #8]
  40a538:	cbz	w23, 40a568 <__fxstatat@plt+0x89c8>
  40a53c:	ldr	x0, [x22, #8]
  40a540:	add	x21, x21, #0x10
  40a544:	cmp	x21, x0
  40a548:	b.cc	40a4ac <__fxstatat@plt+0x890c>  // b.lo, b.ul, b.last
  40a54c:	mov	w23, #0x1                   	// #1
  40a550:	mov	w0, w23
  40a554:	ldp	x19, x20, [sp, #16]
  40a558:	ldp	x21, x22, [sp, #32]
  40a55c:	ldp	x23, x24, [sp, #48]
  40a560:	ldp	x29, x30, [sp], #64
  40a564:	ret
  40a568:	ldr	x1, [x20, #16]
  40a56c:	mov	x0, x24
  40a570:	ldr	x2, [x20, #48]
  40a574:	blr	x2
  40a578:	ldr	x1, [x20, #16]
  40a57c:	cmp	x0, x1
  40a580:	b.cs	40a604 <__fxstatat@plt+0x8a64>  // b.hs, b.nlast
  40a584:	ldr	x1, [x20]
  40a588:	lsl	x0, x0, #4
  40a58c:	add	x19, x1, x0
  40a590:	ldr	x2, [x1, x0]
  40a594:	cbz	x2, 40a5cc <__fxstatat@plt+0x8a2c>
  40a598:	ldr	x0, [x20, #72]
  40a59c:	cbz	x0, 40a5e0 <__fxstatat@plt+0x8a40>
  40a5a0:	ldr	x1, [x0, #8]
  40a5a4:	str	x1, [x20, #72]
  40a5a8:	ldr	x1, [x19, #8]
  40a5ac:	stp	x24, x1, [x0]
  40a5b0:	str	x0, [x19, #8]
  40a5b4:	ldr	x1, [x22, #24]
  40a5b8:	str	xzr, [x21]
  40a5bc:	sub	x1, x1, #0x1
  40a5c0:	str	x1, [x22, #24]
  40a5c4:	ldr	x0, [x22, #8]
  40a5c8:	b	40a4a0 <__fxstatat@plt+0x8900>
  40a5cc:	ldr	x2, [x20, #24]
  40a5d0:	str	x24, [x1, x0]
  40a5d4:	add	x0, x2, #0x1
  40a5d8:	str	x0, [x20, #24]
  40a5dc:	b	40a5b4 <__fxstatat@plt+0x8a14>
  40a5e0:	mov	x0, #0x10                  	// #16
  40a5e4:	bl	401890 <malloc@plt>
  40a5e8:	cbnz	x0, 40a5a8 <__fxstatat@plt+0x8a08>
  40a5ec:	mov	w0, w23
  40a5f0:	ldp	x19, x20, [sp, #16]
  40a5f4:	ldp	x21, x22, [sp, #32]
  40a5f8:	ldp	x23, x24, [sp, #48]
  40a5fc:	ldp	x29, x30, [sp], #64
  40a600:	ret
  40a604:	bl	4019a0 <abort@plt>
  40a608:	ldr	x0, [x0, #16]
  40a60c:	ret
  40a610:	ldr	x0, [x0, #24]
  40a614:	ret
  40a618:	ldr	x0, [x0, #32]
  40a61c:	ret
  40a620:	ldp	x3, x4, [x0]
  40a624:	mov	x0, #0x0                   	// #0
  40a628:	cmp	x3, x4
  40a62c:	b.cc	40a640 <__fxstatat@plt+0x8aa0>  // b.lo, b.ul, b.last
  40a630:	b	40a678 <__fxstatat@plt+0x8ad8>
  40a634:	add	x3, x3, #0x10
  40a638:	cmp	x3, x4
  40a63c:	b.cs	40a678 <__fxstatat@plt+0x8ad8>  // b.hs, b.nlast
  40a640:	ldr	x1, [x3]
  40a644:	cbz	x1, 40a634 <__fxstatat@plt+0x8a94>
  40a648:	ldr	x1, [x3, #8]
  40a64c:	mov	x2, #0x1                   	// #1
  40a650:	cbz	x1, 40a664 <__fxstatat@plt+0x8ac4>
  40a654:	nop
  40a658:	ldr	x1, [x1, #8]
  40a65c:	add	x2, x2, #0x1
  40a660:	cbnz	x1, 40a658 <__fxstatat@plt+0x8ab8>
  40a664:	cmp	x0, x2
  40a668:	add	x3, x3, #0x10
  40a66c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40a670:	cmp	x3, x4
  40a674:	b.cc	40a640 <__fxstatat@plt+0x8aa0>  // b.lo, b.ul, b.last
  40a678:	ret
  40a67c:	nop
  40a680:	ldp	x3, x4, [x0]
  40a684:	mov	x6, x0
  40a688:	mov	x2, #0x0                   	// #0
  40a68c:	mov	x5, #0x0                   	// #0
  40a690:	cmp	x3, x4
  40a694:	b.cc	40a6a8 <__fxstatat@plt+0x8b08>  // b.lo, b.ul, b.last
  40a698:	b	40a6d8 <__fxstatat@plt+0x8b38>
  40a69c:	add	x3, x3, #0x10
  40a6a0:	cmp	x3, x4
  40a6a4:	b.cs	40a6d8 <__fxstatat@plt+0x8b38>  // b.hs, b.nlast
  40a6a8:	ldr	x1, [x3]
  40a6ac:	cbz	x1, 40a69c <__fxstatat@plt+0x8afc>
  40a6b0:	ldr	x1, [x3, #8]
  40a6b4:	add	x5, x5, #0x1
  40a6b8:	add	x2, x2, #0x1
  40a6bc:	cbz	x1, 40a69c <__fxstatat@plt+0x8afc>
  40a6c0:	ldr	x1, [x1, #8]
  40a6c4:	add	x2, x2, #0x1
  40a6c8:	cbnz	x1, 40a6c0 <__fxstatat@plt+0x8b20>
  40a6cc:	add	x3, x3, #0x10
  40a6d0:	cmp	x3, x4
  40a6d4:	b.cc	40a6a8 <__fxstatat@plt+0x8b08>  // b.lo, b.ul, b.last
  40a6d8:	ldr	x1, [x6, #24]
  40a6dc:	mov	w0, #0x0                   	// #0
  40a6e0:	cmp	x1, x5
  40a6e4:	b.eq	40a6ec <__fxstatat@plt+0x8b4c>  // b.none
  40a6e8:	ret
  40a6ec:	ldr	x0, [x6, #32]
  40a6f0:	cmp	x0, x2
  40a6f4:	cset	w0, eq  // eq = none
  40a6f8:	ret
  40a6fc:	nop
  40a700:	stp	x29, x30, [sp, #-48]!
  40a704:	mov	x29, sp
  40a708:	ldp	x4, x5, [x0]
  40a70c:	stp	x19, x20, [sp, #16]
  40a710:	mov	x20, x1
  40a714:	stp	x21, x22, [sp, #32]
  40a718:	mov	x19, #0x0                   	// #0
  40a71c:	ldp	x21, x22, [x0, #16]
  40a720:	cmp	x4, x5
  40a724:	ldr	x3, [x0, #32]
  40a728:	b.cc	40a73c <__fxstatat@plt+0x8b9c>  // b.lo, b.ul, b.last
  40a72c:	b	40a770 <__fxstatat@plt+0x8bd0>
  40a730:	add	x4, x4, #0x10
  40a734:	cmp	x4, x5
  40a738:	b.cs	40a770 <__fxstatat@plt+0x8bd0>  // b.hs, b.nlast
  40a73c:	ldr	x0, [x4]
  40a740:	cbz	x0, 40a730 <__fxstatat@plt+0x8b90>
  40a744:	ldr	x0, [x4, #8]
  40a748:	mov	x2, #0x1                   	// #1
  40a74c:	cbz	x0, 40a75c <__fxstatat@plt+0x8bbc>
  40a750:	ldr	x0, [x0, #8]
  40a754:	add	x2, x2, #0x1
  40a758:	cbnz	x0, 40a750 <__fxstatat@plt+0x8bb0>
  40a75c:	cmp	x19, x2
  40a760:	add	x4, x4, #0x10
  40a764:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40a768:	cmp	x4, x5
  40a76c:	b.cc	40a73c <__fxstatat@plt+0x8b9c>  // b.lo, b.ul, b.last
  40a770:	mov	x0, x20
  40a774:	mov	w1, #0x1                   	// #1
  40a778:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40a77c:	add	x2, x2, #0x638
  40a780:	bl	4019f0 <__fprintf_chk@plt>
  40a784:	mov	x3, x21
  40a788:	mov	x0, x20
  40a78c:	mov	w1, #0x1                   	// #1
  40a790:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40a794:	add	x2, x2, #0x650
  40a798:	bl	4019f0 <__fprintf_chk@plt>
  40a79c:	ucvtf	d1, x22
  40a7a0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a7a4:	fmov	d2, x0
  40a7a8:	ucvtf	d0, x21
  40a7ac:	mov	x3, x22
  40a7b0:	mov	x0, x20
  40a7b4:	mov	w1, #0x1                   	// #1
  40a7b8:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40a7bc:	fmul	d1, d1, d2
  40a7c0:	add	x2, x2, #0x668
  40a7c4:	fdiv	d0, d1, d0
  40a7c8:	bl	4019f0 <__fprintf_chk@plt>
  40a7cc:	mov	x3, x19
  40a7d0:	mov	x0, x20
  40a7d4:	ldp	x19, x20, [sp, #16]
  40a7d8:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40a7dc:	ldp	x21, x22, [sp, #32]
  40a7e0:	add	x2, x2, #0x690
  40a7e4:	ldp	x29, x30, [sp], #48
  40a7e8:	mov	w1, #0x1                   	// #1
  40a7ec:	b	4019f0 <__fprintf_chk@plt>
  40a7f0:	stp	x29, x30, [sp, #-48]!
  40a7f4:	mov	x29, sp
  40a7f8:	str	x21, [sp, #32]
  40a7fc:	mov	x21, x0
  40a800:	mov	x0, x1
  40a804:	stp	x19, x20, [sp, #16]
  40a808:	mov	x20, x1
  40a80c:	ldr	x1, [x21, #16]
  40a810:	ldr	x2, [x21, #48]
  40a814:	blr	x2
  40a818:	ldr	x1, [x21, #16]
  40a81c:	cmp	x0, x1
  40a820:	b.cs	40a890 <__fxstatat@plt+0x8cf0>  // b.hs, b.nlast
  40a824:	ldr	x1, [x21]
  40a828:	lsl	x0, x0, #4
  40a82c:	add	x19, x1, x0
  40a830:	ldr	x1, [x1, x0]
  40a834:	cbnz	x1, 40a840 <__fxstatat@plt+0x8ca0>
  40a838:	b	40a864 <__fxstatat@plt+0x8cc4>
  40a83c:	ldr	x1, [x19]
  40a840:	cmp	x1, x20
  40a844:	b.eq	40a87c <__fxstatat@plt+0x8cdc>  // b.none
  40a848:	ldr	x2, [x21, #56]
  40a84c:	mov	x0, x20
  40a850:	blr	x2
  40a854:	tst	w0, #0xff
  40a858:	b.ne	40a878 <__fxstatat@plt+0x8cd8>  // b.any
  40a85c:	ldr	x19, [x19, #8]
  40a860:	cbnz	x19, 40a83c <__fxstatat@plt+0x8c9c>
  40a864:	mov	x0, #0x0                   	// #0
  40a868:	ldp	x19, x20, [sp, #16]
  40a86c:	ldr	x21, [sp, #32]
  40a870:	ldp	x29, x30, [sp], #48
  40a874:	ret
  40a878:	ldr	x20, [x19]
  40a87c:	mov	x0, x20
  40a880:	ldp	x19, x20, [sp, #16]
  40a884:	ldr	x21, [sp, #32]
  40a888:	ldp	x29, x30, [sp], #48
  40a88c:	ret
  40a890:	bl	4019a0 <abort@plt>
  40a894:	nop
  40a898:	ldr	x1, [x0, #32]
  40a89c:	cbz	x1, 40a8c8 <__fxstatat@plt+0x8d28>
  40a8a0:	ldp	x1, x2, [x0]
  40a8a4:	cmp	x1, x2
  40a8a8:	b.cc	40a8bc <__fxstatat@plt+0x8d1c>  // b.lo, b.ul, b.last
  40a8ac:	b	40a8d0 <__fxstatat@plt+0x8d30>
  40a8b0:	add	x1, x1, #0x10
  40a8b4:	cmp	x1, x2
  40a8b8:	b.cs	40a8d0 <__fxstatat@plt+0x8d30>  // b.hs, b.nlast
  40a8bc:	ldr	x0, [x1]
  40a8c0:	cbz	x0, 40a8b0 <__fxstatat@plt+0x8d10>
  40a8c4:	ret
  40a8c8:	mov	x0, #0x0                   	// #0
  40a8cc:	ret
  40a8d0:	stp	x29, x30, [sp, #-16]!
  40a8d4:	mov	x29, sp
  40a8d8:	bl	4019a0 <abort@plt>
  40a8dc:	nop
  40a8e0:	stp	x29, x30, [sp, #-32]!
  40a8e4:	mov	x29, sp
  40a8e8:	stp	x19, x20, [sp, #16]
  40a8ec:	mov	x20, x0
  40a8f0:	mov	x19, x1
  40a8f4:	mov	x0, x1
  40a8f8:	ldr	x1, [x20, #16]
  40a8fc:	ldr	x2, [x20, #48]
  40a900:	blr	x2
  40a904:	ldr	x1, [x20, #16]
  40a908:	cmp	x0, x1
  40a90c:	b.cs	40a970 <__fxstatat@plt+0x8dd0>  // b.hs, b.nlast
  40a910:	ldr	x3, [x20]
  40a914:	add	x3, x3, x0, lsl #4
  40a918:	mov	x2, x3
  40a91c:	b	40a924 <__fxstatat@plt+0x8d84>
  40a920:	cbz	x2, 40a934 <__fxstatat@plt+0x8d94>
  40a924:	ldp	x4, x2, [x2]
  40a928:	cmp	x4, x19
  40a92c:	b.ne	40a920 <__fxstatat@plt+0x8d80>  // b.any
  40a930:	cbnz	x2, 40a960 <__fxstatat@plt+0x8dc0>
  40a934:	ldr	x1, [x20, #8]
  40a938:	b	40a944 <__fxstatat@plt+0x8da4>
  40a93c:	ldr	x0, [x3]
  40a940:	cbnz	x0, 40a954 <__fxstatat@plt+0x8db4>
  40a944:	add	x3, x3, #0x10
  40a948:	cmp	x1, x3
  40a94c:	b.hi	40a93c <__fxstatat@plt+0x8d9c>  // b.pmore
  40a950:	mov	x0, #0x0                   	// #0
  40a954:	ldp	x19, x20, [sp, #16]
  40a958:	ldp	x29, x30, [sp], #32
  40a95c:	ret
  40a960:	ldr	x0, [x2]
  40a964:	ldp	x19, x20, [sp, #16]
  40a968:	ldp	x29, x30, [sp], #32
  40a96c:	ret
  40a970:	bl	4019a0 <abort@plt>
  40a974:	nop
  40a978:	ldp	x5, x3, [x0]
  40a97c:	mov	x6, x0
  40a980:	cmp	x3, x5
  40a984:	b.ls	40a9d4 <__fxstatat@plt+0x8e34>  // b.plast
  40a988:	sub	x4, x1, #0x8
  40a98c:	mov	x0, #0x0                   	// #0
  40a990:	ldr	x1, [x5]
  40a994:	cbnz	x1, 40a9a8 <__fxstatat@plt+0x8e08>
  40a998:	add	x5, x5, #0x10
  40a99c:	cmp	x5, x3
  40a9a0:	b.cc	40a990 <__fxstatat@plt+0x8df0>  // b.lo, b.ul, b.last
  40a9a4:	ret
  40a9a8:	mov	x1, x5
  40a9ac:	nop
  40a9b0:	cmp	x2, x0
  40a9b4:	b.ls	40a9a4 <__fxstatat@plt+0x8e04>  // b.plast
  40a9b8:	add	x0, x0, #0x1
  40a9bc:	ldr	x3, [x1]
  40a9c0:	str	x3, [x4, x0, lsl #3]
  40a9c4:	ldr	x1, [x1, #8]
  40a9c8:	cbnz	x1, 40a9b0 <__fxstatat@plt+0x8e10>
  40a9cc:	ldr	x3, [x6, #8]
  40a9d0:	b	40a998 <__fxstatat@plt+0x8df8>
  40a9d4:	mov	x0, #0x0                   	// #0
  40a9d8:	ret
  40a9dc:	nop
  40a9e0:	stp	x29, x30, [sp, #-64]!
  40a9e4:	mov	x29, sp
  40a9e8:	stp	x21, x22, [sp, #32]
  40a9ec:	mov	x21, x1
  40a9f0:	stp	x23, x24, [sp, #48]
  40a9f4:	ldp	x23, x1, [x0]
  40a9f8:	stp	x19, x20, [sp, #16]
  40a9fc:	cmp	x1, x23
  40aa00:	b.ls	40aa6c <__fxstatat@plt+0x8ecc>  // b.plast
  40aa04:	mov	x24, x0
  40aa08:	mov	x22, x2
  40aa0c:	mov	x20, #0x0                   	// #0
  40aa10:	ldr	x0, [x23]
  40aa14:	cbnz	x0, 40aa3c <__fxstatat@plt+0x8e9c>
  40aa18:	add	x23, x23, #0x10
  40aa1c:	cmp	x23, x1
  40aa20:	b.cc	40aa10 <__fxstatat@plt+0x8e70>  // b.lo, b.ul, b.last
  40aa24:	mov	x0, x20
  40aa28:	ldp	x19, x20, [sp, #16]
  40aa2c:	ldp	x21, x22, [sp, #32]
  40aa30:	ldp	x23, x24, [sp, #48]
  40aa34:	ldp	x29, x30, [sp], #64
  40aa38:	ret
  40aa3c:	mov	x19, x23
  40aa40:	b	40aa48 <__fxstatat@plt+0x8ea8>
  40aa44:	ldr	x0, [x19]
  40aa48:	mov	x1, x22
  40aa4c:	blr	x21
  40aa50:	tst	w0, #0xff
  40aa54:	b.eq	40aa24 <__fxstatat@plt+0x8e84>  // b.none
  40aa58:	ldr	x19, [x19, #8]
  40aa5c:	add	x20, x20, #0x1
  40aa60:	cbnz	x19, 40aa44 <__fxstatat@plt+0x8ea4>
  40aa64:	ldr	x1, [x24, #8]
  40aa68:	b	40aa18 <__fxstatat@plt+0x8e78>
  40aa6c:	mov	x20, #0x0                   	// #0
  40aa70:	b	40aa24 <__fxstatat@plt+0x8e84>
  40aa74:	nop
  40aa78:	ldrb	w4, [x0]
  40aa7c:	mov	x2, #0x0                   	// #0
  40aa80:	cbz	w4, 40aaa4 <__fxstatat@plt+0x8f04>
  40aa84:	nop
  40aa88:	lsl	x3, x2, #5
  40aa8c:	sub	x2, x3, x2
  40aa90:	add	x2, x2, w4, uxtb
  40aa94:	ldrb	w4, [x0, #1]!
  40aa98:	udiv	x3, x2, x1
  40aa9c:	msub	x2, x3, x1, x2
  40aaa0:	cbnz	w4, 40aa88 <__fxstatat@plt+0x8ee8>
  40aaa4:	mov	x0, x2
  40aaa8:	ret
  40aaac:	nop
  40aab0:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  40aab4:	add	x1, x1, #0x6c0
  40aab8:	ldp	x2, x3, [x1]
  40aabc:	stp	x2, x3, [x0]
  40aac0:	ldr	w1, [x1, #16]
  40aac4:	str	w1, [x0, #16]
  40aac8:	ret
  40aacc:	nop
  40aad0:	stp	x29, x30, [sp, #-64]!
  40aad4:	cmp	x2, #0x0
  40aad8:	mov	x29, sp
  40aadc:	stp	x23, x24, [sp, #48]
  40aae0:	mov	x23, x2
  40aae4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40aae8:	add	x2, x2, #0x300
  40aaec:	stp	x19, x20, [sp, #16]
  40aaf0:	csel	x23, x2, x23, eq  // eq = none
  40aaf4:	cmp	x3, #0x0
  40aaf8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40aafc:	add	x2, x2, #0x310
  40ab00:	mov	x19, x0
  40ab04:	mov	x20, x4
  40ab08:	csel	x24, x2, x3, eq  // eq = none
  40ab0c:	mov	x0, #0x50                  	// #80
  40ab10:	stp	x21, x22, [sp, #32]
  40ab14:	mov	x22, x1
  40ab18:	bl	401890 <malloc@plt>
  40ab1c:	mov	x21, x0
  40ab20:	cbz	x0, 40abdc <__fxstatat@plt+0x903c>
  40ab24:	cbz	x22, 40abf4 <__fxstatat@plt+0x9054>
  40ab28:	str	x22, [x21, #40]
  40ab2c:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40ab30:	add	x0, x0, #0x6c0
  40ab34:	cmp	x22, x0
  40ab38:	b.eq	40ac00 <__fxstatat@plt+0x9060>  // b.none
  40ab3c:	mov	w0, #0xcccd                	// #52429
  40ab40:	ldr	s2, [x22, #8]
  40ab44:	movk	w0, #0x3dcc, lsl #16
  40ab48:	fmov	s1, w0
  40ab4c:	fcmpe	s2, s1
  40ab50:	b.le	40abd0 <__fxstatat@plt+0x9030>
  40ab54:	mov	w0, #0x6666                	// #26214
  40ab58:	movk	w0, #0x3f66, lsl #16
  40ab5c:	fmov	s0, w0
  40ab60:	fcmpe	s2, s0
  40ab64:	b.pl	40abd0 <__fxstatat@plt+0x9030>  // b.nfrst
  40ab68:	mov	w0, #0xcccd                	// #52429
  40ab6c:	ldr	s3, [x22, #12]
  40ab70:	movk	w0, #0x3f8c, lsl #16
  40ab74:	fmov	s0, w0
  40ab78:	fcmpe	s3, s0
  40ab7c:	b.le	40abd0 <__fxstatat@plt+0x9030>
  40ab80:	ldr	s0, [x22]
  40ab84:	fcmpe	s0, #0.0
  40ab88:	b.lt	40abd0 <__fxstatat@plt+0x9030>  // b.tstop
  40ab8c:	fadd	s1, s0, s1
  40ab90:	ldr	s0, [x22, #4]
  40ab94:	fcmpe	s1, s0
  40ab98:	b.pl	40abd0 <__fxstatat@plt+0x9030>  // b.nfrst
  40ab9c:	fmov	s3, #1.000000000000000000e+00
  40aba0:	fcmpe	s0, s3
  40aba4:	b.hi	40abd0 <__fxstatat@plt+0x9030>  // b.pmore
  40aba8:	fcmpe	s2, s1
  40abac:	b.le	40abd0 <__fxstatat@plt+0x9030>
  40abb0:	ldrb	w0, [x22, #16]
  40abb4:	cbnz	w0, 40ac28 <__fxstatat@plt+0x9088>
  40abb8:	ucvtf	s0, x19
  40abbc:	mov	w0, #0x5f800000            	// #1602224128
  40abc0:	fmov	s1, w0
  40abc4:	fdiv	s0, s0, s2
  40abc8:	fcmpe	s0, s1
  40abcc:	b.lt	40ac24 <__fxstatat@plt+0x9084>  // b.tstop
  40abd0:	mov	x0, x21
  40abd4:	mov	x21, #0x0                   	// #0
  40abd8:	bl	401a40 <free@plt>
  40abdc:	mov	x0, x21
  40abe0:	ldp	x19, x20, [sp, #16]
  40abe4:	ldp	x21, x22, [sp, #32]
  40abe8:	ldp	x23, x24, [sp, #48]
  40abec:	ldp	x29, x30, [sp], #64
  40abf0:	ret
  40abf4:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40abf8:	add	x0, x0, #0x6c0
  40abfc:	str	x0, [x21, #40]
  40ac00:	ucvtf	s0, x19
  40ac04:	mov	w0, #0xcccd                	// #52429
  40ac08:	movk	w0, #0x3f4c, lsl #16
  40ac0c:	fmov	s2, w0
  40ac10:	mov	w0, #0x5f800000            	// #1602224128
  40ac14:	fmov	s1, w0
  40ac18:	fdiv	s0, s0, s2
  40ac1c:	fcmpe	s0, s1
  40ac20:	b.ge	40abd0 <__fxstatat@plt+0x9030>  // b.tcont
  40ac24:	fcvtzu	x19, s0
  40ac28:	cmp	x19, #0xa
  40ac2c:	mov	x0, #0xa                   	// #10
  40ac30:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40ac34:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40ac38:	orr	x19, x19, #0x1
  40ac3c:	movk	x4, #0xaaab
  40ac40:	cmn	x19, #0x1
  40ac44:	b.eq	40abd0 <__fxstatat@plt+0x9030>  // b.none
  40ac48:	umulh	x1, x19, x4
  40ac4c:	cmp	x19, #0x9
  40ac50:	and	x0, x1, #0xfffffffffffffffe
  40ac54:	add	x1, x0, x1, lsr #1
  40ac58:	sub	x1, x19, x1
  40ac5c:	b.ls	40ac94 <__fxstatat@plt+0x90f4>  // b.plast
  40ac60:	cbz	x1, 40ac98 <__fxstatat@plt+0x90f8>
  40ac64:	mov	x3, #0x10                  	// #16
  40ac68:	mov	x2, #0x9                   	// #9
  40ac6c:	mov	x0, #0x3                   	// #3
  40ac70:	b	40ac78 <__fxstatat@plt+0x90d8>
  40ac74:	cbz	x1, 40ac98 <__fxstatat@plt+0x90f8>
  40ac78:	add	x0, x0, #0x2
  40ac7c:	add	x2, x2, x3
  40ac80:	cmp	x2, x19
  40ac84:	add	x3, x3, #0x8
  40ac88:	udiv	x1, x19, x0
  40ac8c:	msub	x1, x1, x0, x19
  40ac90:	b.cc	40ac74 <__fxstatat@plt+0x90d4>  // b.lo, b.ul, b.last
  40ac94:	cbnz	x1, 40aca8 <__fxstatat@plt+0x9108>
  40ac98:	add	x19, x19, #0x2
  40ac9c:	cmn	x19, #0x1
  40aca0:	b.ne	40ac48 <__fxstatat@plt+0x90a8>  // b.any
  40aca4:	b	40abd0 <__fxstatat@plt+0x9030>
  40aca8:	cmp	xzr, x19, lsr #61
  40acac:	cset	x0, ne  // ne = any
  40acb0:	tbnz	x19, #60, 40abd0 <__fxstatat@plt+0x9030>
  40acb4:	cbnz	x0, 40abd0 <__fxstatat@plt+0x9030>
  40acb8:	str	x19, [x21, #16]
  40acbc:	mov	x0, x19
  40acc0:	mov	x1, #0x10                  	// #16
  40acc4:	bl	401910 <calloc@plt>
  40acc8:	str	x0, [x21]
  40accc:	cbz	x0, 40abd0 <__fxstatat@plt+0x9030>
  40acd0:	add	x19, x0, x19, lsl #4
  40acd4:	str	x19, [x21, #8]
  40acd8:	stp	xzr, xzr, [x21, #24]
  40acdc:	mov	x0, x21
  40ace0:	stp	x23, x24, [x21, #48]
  40ace4:	stp	x20, xzr, [x21, #64]
  40ace8:	ldp	x19, x20, [sp, #16]
  40acec:	ldp	x21, x22, [sp, #32]
  40acf0:	ldp	x23, x24, [sp, #48]
  40acf4:	ldp	x29, x30, [sp], #64
  40acf8:	ret
  40acfc:	nop
  40ad00:	stp	x29, x30, [sp, #-48]!
  40ad04:	mov	x29, sp
  40ad08:	ldr	x1, [x0, #8]
  40ad0c:	str	x21, [sp, #32]
  40ad10:	ldr	x21, [x0]
  40ad14:	stp	x19, x20, [sp, #16]
  40ad18:	mov	x20, x0
  40ad1c:	cmp	x21, x1
  40ad20:	b.cc	40ad34 <__fxstatat@plt+0x9194>  // b.lo, b.ul, b.last
  40ad24:	b	40ad8c <__fxstatat@plt+0x91ec>
  40ad28:	add	x21, x21, #0x10
  40ad2c:	cmp	x1, x21
  40ad30:	b.ls	40ad8c <__fxstatat@plt+0x91ec>  // b.plast
  40ad34:	ldr	x0, [x21]
  40ad38:	cbz	x0, 40ad28 <__fxstatat@plt+0x9188>
  40ad3c:	ldr	x19, [x21, #8]
  40ad40:	ldr	x1, [x20, #64]
  40ad44:	cbz	x19, 40ad6c <__fxstatat@plt+0x91cc>
  40ad48:	cbz	x1, 40ada0 <__fxstatat@plt+0x9200>
  40ad4c:	ldr	x0, [x19]
  40ad50:	blr	x1
  40ad54:	ldr	x2, [x19, #8]
  40ad58:	ldp	x1, x0, [x20, #64]
  40ad5c:	stp	xzr, x0, [x19]
  40ad60:	str	x19, [x20, #72]
  40ad64:	mov	x19, x2
  40ad68:	cbnz	x2, 40ad48 <__fxstatat@plt+0x91a8>
  40ad6c:	cbz	x1, 40ad78 <__fxstatat@plt+0x91d8>
  40ad70:	ldr	x0, [x21]
  40ad74:	blr	x1
  40ad78:	stp	xzr, xzr, [x21]
  40ad7c:	add	x21, x21, #0x10
  40ad80:	ldr	x1, [x20, #8]
  40ad84:	cmp	x1, x21
  40ad88:	b.hi	40ad34 <__fxstatat@plt+0x9194>  // b.pmore
  40ad8c:	stp	xzr, xzr, [x20, #24]
  40ad90:	ldp	x19, x20, [sp, #16]
  40ad94:	ldr	x21, [sp, #32]
  40ad98:	ldp	x29, x30, [sp], #48
  40ad9c:	ret
  40ada0:	ldr	x0, [x20, #72]
  40ada4:	mov	x1, x19
  40ada8:	str	xzr, [x19]
  40adac:	ldr	x19, [x19, #8]
  40adb0:	str	x0, [x1, #8]
  40adb4:	str	x1, [x20, #72]
  40adb8:	mov	x0, x1
  40adbc:	cbnz	x19, 40ada4 <__fxstatat@plt+0x9204>
  40adc0:	b	40ad78 <__fxstatat@plt+0x91d8>
  40adc4:	nop
  40adc8:	stp	x29, x30, [sp, #-48]!
  40adcc:	mov	x29, sp
  40add0:	str	x21, [sp, #32]
  40add4:	mov	x21, x0
  40add8:	ldr	x0, [x0, #64]
  40addc:	stp	x19, x20, [sp, #16]
  40ade0:	ldp	x20, x1, [x21]
  40ade4:	cbz	x0, 40ae40 <__fxstatat@plt+0x92a0>
  40ade8:	ldr	x0, [x21, #32]
  40adec:	cbz	x0, 40ae40 <__fxstatat@plt+0x92a0>
  40adf0:	cmp	x20, x1
  40adf4:	b.cc	40ae08 <__fxstatat@plt+0x9268>  // b.lo, b.ul, b.last
  40adf8:	b	40ae70 <__fxstatat@plt+0x92d0>
  40adfc:	add	x20, x20, #0x10
  40ae00:	cmp	x20, x1
  40ae04:	b.cs	40ae3c <__fxstatat@plt+0x929c>  // b.hs, b.nlast
  40ae08:	ldr	x0, [x20]
  40ae0c:	cbz	x0, 40adfc <__fxstatat@plt+0x925c>
  40ae10:	mov	x19, x20
  40ae14:	b	40ae1c <__fxstatat@plt+0x927c>
  40ae18:	ldr	x0, [x19]
  40ae1c:	ldr	x1, [x21, #64]
  40ae20:	blr	x1
  40ae24:	ldr	x19, [x19, #8]
  40ae28:	cbnz	x19, 40ae18 <__fxstatat@plt+0x9278>
  40ae2c:	ldr	x1, [x21, #8]
  40ae30:	add	x20, x20, #0x10
  40ae34:	cmp	x20, x1
  40ae38:	b.cc	40ae08 <__fxstatat@plt+0x9268>  // b.lo, b.ul, b.last
  40ae3c:	ldr	x20, [x21]
  40ae40:	cmp	x1, x20
  40ae44:	b.ls	40ae70 <__fxstatat@plt+0x92d0>  // b.plast
  40ae48:	ldr	x19, [x20, #8]
  40ae4c:	cbz	x19, 40ae64 <__fxstatat@plt+0x92c4>
  40ae50:	mov	x0, x19
  40ae54:	ldr	x19, [x19, #8]
  40ae58:	bl	401a40 <free@plt>
  40ae5c:	cbnz	x19, 40ae50 <__fxstatat@plt+0x92b0>
  40ae60:	ldr	x1, [x21, #8]
  40ae64:	add	x20, x20, #0x10
  40ae68:	cmp	x20, x1
  40ae6c:	b.cc	40ae48 <__fxstatat@plt+0x92a8>  // b.lo, b.ul, b.last
  40ae70:	ldr	x19, [x21, #72]
  40ae74:	cbz	x19, 40ae88 <__fxstatat@plt+0x92e8>
  40ae78:	mov	x0, x19
  40ae7c:	ldr	x19, [x19, #8]
  40ae80:	bl	401a40 <free@plt>
  40ae84:	cbnz	x19, 40ae78 <__fxstatat@plt+0x92d8>
  40ae88:	ldr	x0, [x21]
  40ae8c:	bl	401a40 <free@plt>
  40ae90:	mov	x0, x21
  40ae94:	ldp	x19, x20, [sp, #16]
  40ae98:	ldr	x21, [sp, #32]
  40ae9c:	ldp	x29, x30, [sp], #48
  40aea0:	b	401a40 <free@plt>
  40aea4:	nop
  40aea8:	stp	x29, x30, [sp, #-128]!
  40aeac:	mov	x29, sp
  40aeb0:	str	x21, [sp, #32]
  40aeb4:	ldr	x21, [x0, #40]
  40aeb8:	stp	x19, x20, [sp, #16]
  40aebc:	mov	x20, x0
  40aec0:	ldrb	w0, [x21, #16]
  40aec4:	cbnz	w0, 40aee8 <__fxstatat@plt+0x9348>
  40aec8:	ucvtf	s0, x1
  40aecc:	ldr	s2, [x21, #8]
  40aed0:	mov	w0, #0x5f800000            	// #1602224128
  40aed4:	fmov	s1, w0
  40aed8:	fdiv	s0, s0, s2
  40aedc:	fcmpe	s0, s1
  40aee0:	fcvtzu	x1, s0
  40aee4:	b.ge	40af64 <__fxstatat@plt+0x93c4>  // b.tcont
  40aee8:	cmp	x1, #0xa
  40aeec:	mov	x19, #0xa                   	// #10
  40aef0:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40aef4:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40aef8:	orr	x19, x1, #0x1
  40aefc:	movk	x4, #0xaaab
  40af00:	cmn	x19, #0x1
  40af04:	b.eq	40af64 <__fxstatat@plt+0x93c4>  // b.none
  40af08:	umulh	x1, x19, x4
  40af0c:	cmp	x19, #0x9
  40af10:	and	x0, x1, #0xfffffffffffffffe
  40af14:	add	x1, x0, x1, lsr #1
  40af18:	sub	x1, x19, x1
  40af1c:	b.ls	40af54 <__fxstatat@plt+0x93b4>  // b.plast
  40af20:	cbz	x1, 40af58 <__fxstatat@plt+0x93b8>
  40af24:	mov	x3, #0x10                  	// #16
  40af28:	mov	x2, #0x9                   	// #9
  40af2c:	mov	x0, #0x3                   	// #3
  40af30:	b	40af3c <__fxstatat@plt+0x939c>
  40af34:	add	x3, x3, #0x8
  40af38:	cbz	x1, 40af58 <__fxstatat@plt+0x93b8>
  40af3c:	add	x0, x0, #0x2
  40af40:	add	x2, x2, x3
  40af44:	cmp	x2, x19
  40af48:	udiv	x1, x19, x0
  40af4c:	msub	x1, x1, x0, x19
  40af50:	b.cc	40af34 <__fxstatat@plt+0x9394>  // b.lo, b.ul, b.last
  40af54:	cbnz	x1, 40af7c <__fxstatat@plt+0x93dc>
  40af58:	add	x19, x19, #0x2
  40af5c:	cmn	x19, #0x1
  40af60:	b.ne	40af08 <__fxstatat@plt+0x9368>  // b.any
  40af64:	mov	w19, #0x0                   	// #0
  40af68:	mov	w0, w19
  40af6c:	ldp	x19, x20, [sp, #16]
  40af70:	ldr	x21, [sp, #32]
  40af74:	ldp	x29, x30, [sp], #128
  40af78:	ret
  40af7c:	cmp	xzr, x19, lsr #61
  40af80:	cset	x0, ne  // ne = any
  40af84:	tbnz	x19, #60, 40af64 <__fxstatat@plt+0x93c4>
  40af88:	cbnz	x0, 40af64 <__fxstatat@plt+0x93c4>
  40af8c:	ldr	x0, [x20, #16]
  40af90:	cmp	x0, x19
  40af94:	b.eq	40b038 <__fxstatat@plt+0x9498>  // b.none
  40af98:	mov	x0, x19
  40af9c:	mov	x1, #0x10                  	// #16
  40afa0:	bl	401910 <calloc@plt>
  40afa4:	str	x0, [sp, #48]
  40afa8:	cbz	x0, 40af64 <__fxstatat@plt+0x93c4>
  40afac:	ldp	x5, x4, [x20, #64]
  40afb0:	add	x3, x0, x19, lsl #4
  40afb4:	ldr	q0, [x20, #48]
  40afb8:	add	x0, sp, #0x30
  40afbc:	mov	x1, x20
  40afc0:	mov	w2, #0x0                   	// #0
  40afc4:	stp	x3, x19, [sp, #56]
  40afc8:	stp	xzr, xzr, [sp, #72]
  40afcc:	str	x21, [sp, #88]
  40afd0:	str	q0, [sp, #96]
  40afd4:	stp	x5, x4, [sp, #112]
  40afd8:	bl	40a470 <__fxstatat@plt+0x88d0>
  40afdc:	ands	w19, w0, #0xff
  40afe0:	b.ne	40b050 <__fxstatat@plt+0x94b0>  // b.any
  40afe4:	ldr	x0, [sp, #120]
  40afe8:	str	x0, [x20, #72]
  40afec:	add	x1, sp, #0x30
  40aff0:	mov	x0, x20
  40aff4:	mov	w2, #0x1                   	// #1
  40aff8:	bl	40a470 <__fxstatat@plt+0x88d0>
  40affc:	tst	w0, #0xff
  40b000:	b.eq	40b07c <__fxstatat@plt+0x94dc>  // b.none
  40b004:	add	x1, sp, #0x30
  40b008:	mov	x0, x20
  40b00c:	mov	w2, #0x0                   	// #0
  40b010:	bl	40a470 <__fxstatat@plt+0x88d0>
  40b014:	tst	w0, #0xff
  40b018:	b.eq	40b07c <__fxstatat@plt+0x94dc>  // b.none
  40b01c:	ldr	x0, [sp, #48]
  40b020:	bl	401a40 <free@plt>
  40b024:	mov	w0, w19
  40b028:	ldp	x19, x20, [sp, #16]
  40b02c:	ldr	x21, [sp, #32]
  40b030:	ldp	x29, x30, [sp], #128
  40b034:	ret
  40b038:	mov	w19, #0x1                   	// #1
  40b03c:	mov	w0, w19
  40b040:	ldp	x19, x20, [sp, #16]
  40b044:	ldr	x21, [sp, #32]
  40b048:	ldp	x29, x30, [sp], #128
  40b04c:	ret
  40b050:	ldr	x0, [x20]
  40b054:	bl	401a40 <free@plt>
  40b058:	ldp	q1, q0, [sp, #48]
  40b05c:	ldr	x0, [sp, #120]
  40b060:	str	x0, [x20, #72]
  40b064:	stp	q1, q0, [x20]
  40b068:	mov	w0, w19
  40b06c:	ldp	x19, x20, [sp, #16]
  40b070:	ldr	x21, [sp, #32]
  40b074:	ldp	x29, x30, [sp], #128
  40b078:	ret
  40b07c:	bl	4019a0 <abort@plt>
  40b080:	stp	x29, x30, [sp, #-64]!
  40b084:	mov	x29, sp
  40b088:	stp	x19, x20, [sp, #16]
  40b08c:	str	x21, [sp, #32]
  40b090:	cbz	x1, 40b200 <__fxstatat@plt+0x9660>
  40b094:	mov	w3, #0x0                   	// #0
  40b098:	mov	x21, x2
  40b09c:	mov	x19, x0
  40b0a0:	mov	x20, x1
  40b0a4:	add	x2, sp, #0x38
  40b0a8:	bl	40a320 <__fxstatat@plt+0x8780>
  40b0ac:	mov	x3, x0
  40b0b0:	cbz	x0, 40b0d0 <__fxstatat@plt+0x9530>
  40b0b4:	mov	w0, #0x0                   	// #0
  40b0b8:	cbz	x21, 40b0c0 <__fxstatat@plt+0x9520>
  40b0bc:	str	x3, [x21]
  40b0c0:	ldp	x19, x20, [sp, #16]
  40b0c4:	ldr	x21, [sp, #32]
  40b0c8:	ldp	x29, x30, [sp], #64
  40b0cc:	ret
  40b0d0:	ldr	x0, [x19, #16]
  40b0d4:	ldr	x1, [x19, #40]
  40b0d8:	ucvtf	s0, x0
  40b0dc:	ldr	x0, [x19, #24]
  40b0e0:	ldr	s2, [x1, #8]
  40b0e4:	ucvtf	s1, x0
  40b0e8:	fmul	s3, s2, s0
  40b0ec:	fcmpe	s1, s3
  40b0f0:	b.gt	40b13c <__fxstatat@plt+0x959c>
  40b0f4:	ldr	x21, [sp, #56]
  40b0f8:	ldr	x0, [x21]
  40b0fc:	cbz	x0, 40b238 <__fxstatat@plt+0x9698>
  40b100:	ldr	x0, [x19, #72]
  40b104:	cbz	x0, 40b264 <__fxstatat@plt+0x96c4>
  40b108:	ldr	x1, [x0, #8]
  40b10c:	str	x1, [x19, #72]
  40b110:	ldr	x2, [x21, #8]
  40b114:	ldr	x1, [x19, #32]
  40b118:	stp	x20, x2, [x0]
  40b11c:	str	x0, [x21, #8]
  40b120:	add	x1, x1, #0x1
  40b124:	str	x1, [x19, #32]
  40b128:	mov	w0, #0x1                   	// #1
  40b12c:	ldp	x19, x20, [sp, #16]
  40b130:	ldr	x21, [sp, #32]
  40b134:	ldp	x29, x30, [sp], #64
  40b138:	ret
  40b13c:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40b140:	add	x2, x2, #0x6c0
  40b144:	cmp	x1, x2
  40b148:	b.eq	40b284 <__fxstatat@plt+0x96e4>  // b.none
  40b14c:	mov	w0, #0xcccd                	// #52429
  40b150:	movk	w0, #0x3dcc, lsl #16
  40b154:	fmov	s3, w0
  40b158:	fcmpe	s2, s3
  40b15c:	b.le	40b204 <__fxstatat@plt+0x9664>
  40b160:	mov	w0, #0x6666                	// #26214
  40b164:	movk	w0, #0x3f66, lsl #16
  40b168:	fmov	s4, w0
  40b16c:	fcmpe	s2, s4
  40b170:	b.pl	40b204 <__fxstatat@plt+0x9664>  // b.nfrst
  40b174:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40b178:	ldr	s5, [x1, #12]
  40b17c:	ldr	s4, [x0, #1704]
  40b180:	fcmpe	s5, s4
  40b184:	b.le	40b204 <__fxstatat@plt+0x9664>
  40b188:	ldr	s4, [x1]
  40b18c:	fcmpe	s4, #0.0
  40b190:	b.lt	40b204 <__fxstatat@plt+0x9664>  // b.tstop
  40b194:	fadd	s3, s4, s3
  40b198:	ldr	s4, [x1, #4]
  40b19c:	fcmpe	s3, s4
  40b1a0:	b.pl	40b204 <__fxstatat@plt+0x9664>  // b.nfrst
  40b1a4:	fmov	s6, #1.000000000000000000e+00
  40b1a8:	fcmpe	s4, s6
  40b1ac:	b.hi	40b204 <__fxstatat@plt+0x9664>  // b.pmore
  40b1b0:	fcmpe	s2, s3
  40b1b4:	b.le	40b204 <__fxstatat@plt+0x9664>
  40b1b8:	ldrb	w0, [x1, #16]
  40b1bc:	fmul	s0, s0, s5
  40b1c0:	cbz	w0, 40b230 <__fxstatat@plt+0x9690>
  40b1c4:	mov	w0, #0x5f800000            	// #1602224128
  40b1c8:	fmov	s1, w0
  40b1cc:	fcmpe	s0, s1
  40b1d0:	b.ge	40b270 <__fxstatat@plt+0x96d0>  // b.tcont
  40b1d4:	fcvtzu	x1, s0
  40b1d8:	mov	x0, x19
  40b1dc:	bl	40aea8 <__fxstatat@plt+0x9308>
  40b1e0:	tst	w0, #0xff
  40b1e4:	b.eq	40b270 <__fxstatat@plt+0x96d0>  // b.none
  40b1e8:	add	x2, sp, #0x38
  40b1ec:	mov	x1, x20
  40b1f0:	mov	x0, x19
  40b1f4:	mov	w3, #0x0                   	// #0
  40b1f8:	bl	40a320 <__fxstatat@plt+0x8780>
  40b1fc:	cbz	x0, 40b0f4 <__fxstatat@plt+0x9554>
  40b200:	bl	4019a0 <abort@plt>
  40b204:	mov	w0, #0xcccd                	// #52429
  40b208:	str	x2, [x19, #40]
  40b20c:	movk	w0, #0x3f4c, lsl #16
  40b210:	fmov	s2, w0
  40b214:	fmul	s3, s0, s2
  40b218:	fcmpe	s1, s3
  40b21c:	b.le	40b0f4 <__fxstatat@plt+0x9554>
  40b220:	mov	w0, #0xfdf4                	// #65012
  40b224:	movk	w0, #0x3fb4, lsl #16
  40b228:	fmov	s1, w0
  40b22c:	fmul	s0, s0, s1
  40b230:	fmul	s0, s0, s2
  40b234:	b	40b1c4 <__fxstatat@plt+0x9624>
  40b238:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40b23c:	ldur	q0, [x19, #24]
  40b240:	str	x20, [x21]
  40b244:	ldr	q1, [x0, #1712]
  40b248:	mov	w0, #0x1                   	// #1
  40b24c:	ldr	x21, [sp, #32]
  40b250:	add	v0.2d, v0.2d, v1.2d
  40b254:	stur	q0, [x19, #24]
  40b258:	ldp	x19, x20, [sp, #16]
  40b25c:	ldp	x29, x30, [sp], #64
  40b260:	ret
  40b264:	mov	x0, #0x10                  	// #16
  40b268:	bl	401890 <malloc@plt>
  40b26c:	cbnz	x0, 40b110 <__fxstatat@plt+0x9570>
  40b270:	mov	w0, #0xffffffff            	// #-1
  40b274:	ldp	x19, x20, [sp, #16]
  40b278:	ldr	x21, [sp, #32]
  40b27c:	ldp	x29, x30, [sp], #64
  40b280:	ret
  40b284:	mov	w0, #0xfdf4                	// #65012
  40b288:	movk	w0, #0x3fb4, lsl #16
  40b28c:	fmov	s1, w0
  40b290:	mov	w0, #0xcccd                	// #52429
  40b294:	fmul	s0, s0, s1
  40b298:	movk	w0, #0x3f4c, lsl #16
  40b29c:	fmov	s2, w0
  40b2a0:	fmul	s0, s0, s2
  40b2a4:	b	40b1c4 <__fxstatat@plt+0x9624>
  40b2a8:	stp	x29, x30, [sp, #-64]!
  40b2ac:	mov	x29, sp
  40b2b0:	stp	x19, x20, [sp, #16]
  40b2b4:	stp	x21, x22, [sp, #32]
  40b2b8:	cbz	x1, 40b424 <__fxstatat@plt+0x9884>
  40b2bc:	mov	x19, x0
  40b2c0:	mov	x21, x1
  40b2c4:	add	x2, sp, #0x38
  40b2c8:	mov	w3, #0x0                   	// #0
  40b2cc:	bl	40a320 <__fxstatat@plt+0x8780>
  40b2d0:	mov	x20, x0
  40b2d4:	cbz	x0, 40b2ec <__fxstatat@plt+0x974c>
  40b2d8:	mov	x0, x20
  40b2dc:	ldp	x19, x20, [sp, #16]
  40b2e0:	ldp	x21, x22, [sp, #32]
  40b2e4:	ldp	x29, x30, [sp], #64
  40b2e8:	ret
  40b2ec:	ldr	x0, [x19, #16]
  40b2f0:	ldr	x1, [x19, #40]
  40b2f4:	ucvtf	s0, x0
  40b2f8:	ldr	x0, [x19, #24]
  40b2fc:	ldr	s2, [x1, #8]
  40b300:	ucvtf	s1, x0
  40b304:	fmul	s3, s2, s0
  40b308:	fcmpe	s1, s3
  40b30c:	b.gt	40b35c <__fxstatat@plt+0x97bc>
  40b310:	ldr	x22, [sp, #56]
  40b314:	ldr	x0, [x22]
  40b318:	cbz	x0, 40b45c <__fxstatat@plt+0x98bc>
  40b31c:	ldr	x0, [x19, #72]
  40b320:	cbz	x0, 40b48c <__fxstatat@plt+0x98ec>
  40b324:	ldr	x1, [x0, #8]
  40b328:	str	x1, [x19, #72]
  40b32c:	ldr	x2, [x22, #8]
  40b330:	mov	x20, x21
  40b334:	ldr	x1, [x19, #32]
  40b338:	stp	x21, x2, [x0]
  40b33c:	str	x0, [x22, #8]
  40b340:	add	x0, x1, #0x1
  40b344:	str	x0, [x19, #32]
  40b348:	mov	x0, x20
  40b34c:	ldp	x19, x20, [sp, #16]
  40b350:	ldp	x21, x22, [sp, #32]
  40b354:	ldp	x29, x30, [sp], #64
  40b358:	ret
  40b35c:	adrp	x2, 40d000 <__fxstatat@plt+0xb460>
  40b360:	add	x2, x2, #0x6c0
  40b364:	cmp	x1, x2
  40b368:	b.eq	40b49c <__fxstatat@plt+0x98fc>  // b.none
  40b36c:	mov	w0, #0xcccd                	// #52429
  40b370:	movk	w0, #0x3dcc, lsl #16
  40b374:	fmov	s3, w0
  40b378:	fcmpe	s2, s3
  40b37c:	b.le	40b428 <__fxstatat@plt+0x9888>
  40b380:	mov	w0, #0x6666                	// #26214
  40b384:	movk	w0, #0x3f66, lsl #16
  40b388:	fmov	s4, w0
  40b38c:	fcmpe	s2, s4
  40b390:	b.pl	40b428 <__fxstatat@plt+0x9888>  // b.nfrst
  40b394:	mov	w0, #0xcccd                	// #52429
  40b398:	ldr	s5, [x1, #12]
  40b39c:	movk	w0, #0x3f8c, lsl #16
  40b3a0:	fmov	s4, w0
  40b3a4:	fcmpe	s5, s4
  40b3a8:	b.le	40b428 <__fxstatat@plt+0x9888>
  40b3ac:	ldr	s4, [x1]
  40b3b0:	fcmpe	s4, #0.0
  40b3b4:	b.lt	40b428 <__fxstatat@plt+0x9888>  // b.tstop
  40b3b8:	fadd	s3, s4, s3
  40b3bc:	ldr	s4, [x1, #4]
  40b3c0:	fcmpe	s3, s4
  40b3c4:	b.pl	40b428 <__fxstatat@plt+0x9888>  // b.nfrst
  40b3c8:	fmov	s6, #1.000000000000000000e+00
  40b3cc:	fcmpe	s4, s6
  40b3d0:	b.hi	40b428 <__fxstatat@plt+0x9888>  // b.pmore
  40b3d4:	fcmpe	s2, s3
  40b3d8:	b.le	40b428 <__fxstatat@plt+0x9888>
  40b3dc:	ldrb	w0, [x1, #16]
  40b3e0:	fmul	s0, s0, s5
  40b3e4:	cbz	w0, 40b454 <__fxstatat@plt+0x98b4>
  40b3e8:	mov	w0, #0x5f800000            	// #1602224128
  40b3ec:	fmov	s1, w0
  40b3f0:	fcmpe	s0, s1
  40b3f4:	b.ge	40b2d8 <__fxstatat@plt+0x9738>  // b.tcont
  40b3f8:	fcvtzu	x1, s0
  40b3fc:	mov	x0, x19
  40b400:	bl	40aea8 <__fxstatat@plt+0x9308>
  40b404:	tst	w0, #0xff
  40b408:	b.eq	40b2d8 <__fxstatat@plt+0x9738>  // b.none
  40b40c:	add	x2, sp, #0x38
  40b410:	mov	x1, x21
  40b414:	mov	x0, x19
  40b418:	mov	w3, #0x0                   	// #0
  40b41c:	bl	40a320 <__fxstatat@plt+0x8780>
  40b420:	cbz	x0, 40b310 <__fxstatat@plt+0x9770>
  40b424:	bl	4019a0 <abort@plt>
  40b428:	mov	w0, #0xcccd                	// #52429
  40b42c:	str	x2, [x19, #40]
  40b430:	movk	w0, #0x3f4c, lsl #16
  40b434:	fmov	s2, w0
  40b438:	fmul	s3, s0, s2
  40b43c:	fcmpe	s1, s3
  40b440:	b.le	40b310 <__fxstatat@plt+0x9770>
  40b444:	mov	w0, #0xfdf4                	// #65012
  40b448:	movk	w0, #0x3fb4, lsl #16
  40b44c:	fmov	s1, w0
  40b450:	fmul	s0, s0, s1
  40b454:	fmul	s0, s0, s2
  40b458:	b	40b3e8 <__fxstatat@plt+0x9848>
  40b45c:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40b460:	mov	x20, x21
  40b464:	ldur	q0, [x19, #24]
  40b468:	str	x21, [x22]
  40b46c:	ldr	q1, [x0, #1712]
  40b470:	mov	x0, x20
  40b474:	ldp	x21, x22, [sp, #32]
  40b478:	add	v0.2d, v0.2d, v1.2d
  40b47c:	stur	q0, [x19, #24]
  40b480:	ldp	x19, x20, [sp, #16]
  40b484:	ldp	x29, x30, [sp], #64
  40b488:	ret
  40b48c:	mov	x0, #0x10                  	// #16
  40b490:	bl	401890 <malloc@plt>
  40b494:	cbz	x0, 40b2d8 <__fxstatat@plt+0x9738>
  40b498:	b	40b32c <__fxstatat@plt+0x978c>
  40b49c:	mov	w0, #0xfdf4                	// #65012
  40b4a0:	movk	w0, #0x3fb4, lsl #16
  40b4a4:	fmov	s1, w0
  40b4a8:	mov	w0, #0xcccd                	// #52429
  40b4ac:	fmul	s0, s0, s1
  40b4b0:	movk	w0, #0x3f4c, lsl #16
  40b4b4:	fmov	s2, w0
  40b4b8:	fmul	s0, s0, s2
  40b4bc:	b	40b3e8 <__fxstatat@plt+0x9848>
  40b4c0:	stp	x29, x30, [sp, #-64]!
  40b4c4:	mov	w3, #0x1                   	// #1
  40b4c8:	mov	x29, sp
  40b4cc:	add	x2, sp, #0x38
  40b4d0:	stp	x19, x20, [sp, #16]
  40b4d4:	mov	x19, x0
  40b4d8:	bl	40a320 <__fxstatat@plt+0x8780>
  40b4dc:	mov	x20, x0
  40b4e0:	cbz	x0, 40b4fc <__fxstatat@plt+0x995c>
  40b4e4:	ldr	x1, [sp, #56]
  40b4e8:	ldr	x0, [x19, #32]
  40b4ec:	ldr	x1, [x1]
  40b4f0:	sub	x0, x0, #0x1
  40b4f4:	str	x0, [x19, #32]
  40b4f8:	cbz	x1, 40b50c <__fxstatat@plt+0x996c>
  40b4fc:	mov	x0, x20
  40b500:	ldp	x19, x20, [sp, #16]
  40b504:	ldp	x29, x30, [sp], #64
  40b508:	ret
  40b50c:	ldr	x0, [x19, #16]
  40b510:	ldr	x1, [x19, #40]
  40b514:	ucvtf	s1, x0
  40b518:	ldr	x0, [x19, #24]
  40b51c:	ldr	s2, [x1]
  40b520:	sub	x0, x0, #0x1
  40b524:	str	x0, [x19, #24]
  40b528:	fmul	s3, s2, s1
  40b52c:	ucvtf	s0, x0
  40b530:	fcmpe	s0, s3
  40b534:	b.pl	40b4fc <__fxstatat@plt+0x995c>  // b.nfrst
  40b538:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40b53c:	add	x0, x0, #0x6c0
  40b540:	cmp	x1, x0
  40b544:	b.eq	40b620 <__fxstatat@plt+0x9a80>  // b.none
  40b548:	mov	w2, #0xcccd                	// #52429
  40b54c:	ldr	s3, [x1, #8]
  40b550:	movk	w2, #0x3dcc, lsl #16
  40b554:	fmov	s4, w2
  40b558:	fcmpe	s3, s4
  40b55c:	b.le	40b60c <__fxstatat@plt+0x9a6c>
  40b560:	mov	w2, #0x6666                	// #26214
  40b564:	movk	w2, #0x3f66, lsl #16
  40b568:	fmov	s5, w2
  40b56c:	fcmpe	s3, s5
  40b570:	b.pl	40b60c <__fxstatat@plt+0x9a6c>  // b.nfrst
  40b574:	mov	w2, #0xcccd                	// #52429
  40b578:	ldr	s6, [x1, #12]
  40b57c:	movk	w2, #0x3f8c, lsl #16
  40b580:	fmov	s5, w2
  40b584:	fcmpe	s6, s5
  40b588:	b.le	40b60c <__fxstatat@plt+0x9a6c>
  40b58c:	fcmpe	s2, #0.0
  40b590:	b.lt	40b60c <__fxstatat@plt+0x9a6c>  // b.tstop
  40b594:	fadd	s2, s2, s4
  40b598:	ldr	s4, [x1, #4]
  40b59c:	fcmpe	s2, s4
  40b5a0:	b.pl	40b60c <__fxstatat@plt+0x9a6c>  // b.nfrst
  40b5a4:	fmov	s5, #1.000000000000000000e+00
  40b5a8:	fcmpe	s4, s5
  40b5ac:	b.hi	40b60c <__fxstatat@plt+0x9a6c>  // b.pmore
  40b5b0:	fcmpe	s3, s2
  40b5b4:	b.le	40b60c <__fxstatat@plt+0x9a6c>
  40b5b8:	ldrb	w0, [x1, #16]
  40b5bc:	fmul	s1, s1, s4
  40b5c0:	cbnz	w0, 40b5cc <__fxstatat@plt+0x9a2c>
  40b5c4:	nop
  40b5c8:	fmul	s1, s1, s3
  40b5cc:	fcvtzu	x1, s1
  40b5d0:	mov	x0, x19
  40b5d4:	bl	40aea8 <__fxstatat@plt+0x9308>
  40b5d8:	tst	w0, #0xff
  40b5dc:	b.ne	40b4fc <__fxstatat@plt+0x995c>  // b.any
  40b5e0:	str	x21, [sp, #32]
  40b5e4:	ldr	x21, [x19, #72]
  40b5e8:	cbz	x21, 40b600 <__fxstatat@plt+0x9a60>
  40b5ec:	nop
  40b5f0:	mov	x0, x21
  40b5f4:	ldr	x21, [x21, #8]
  40b5f8:	bl	401a40 <free@plt>
  40b5fc:	cbnz	x21, 40b5f0 <__fxstatat@plt+0x9a50>
  40b600:	ldr	x21, [sp, #32]
  40b604:	str	xzr, [x19, #72]
  40b608:	b	40b4fc <__fxstatat@plt+0x995c>
  40b60c:	movi	v2.2s, #0x0
  40b610:	str	x0, [x19, #40]
  40b614:	fmul	s2, s1, s2
  40b618:	fcmpe	s0, s2
  40b61c:	b.pl	40b4fc <__fxstatat@plt+0x995c>  // b.nfrst
  40b620:	mov	w0, #0xcccd                	// #52429
  40b624:	movk	w0, #0x3f4c, lsl #16
  40b628:	fmov	s3, w0
  40b62c:	b	40b5c8 <__fxstatat@plt+0x9a28>
  40b630:	fmov	s0, w1
  40b634:	mov	w1, #0x1                   	// #1
  40b638:	stur	xzr, [x0, #20]
  40b63c:	dup	v1.4s, v0.s[0]
  40b640:	str	s0, [x0, #16]
  40b644:	strb	w1, [x0, #28]
  40b648:	str	q1, [x0]
  40b64c:	ret
  40b650:	ldrb	w0, [x0, #28]
  40b654:	ret
  40b658:	ldrb	w4, [x0, #28]
  40b65c:	mov	x2, x0
  40b660:	ldr	w3, [x0, #20]
  40b664:	eor	w4, w4, #0x1
  40b668:	add	w3, w4, w3
  40b66c:	and	x5, x3, #0x3
  40b670:	and	w3, w3, #0x3
  40b674:	ldr	w0, [x0, x5, lsl #2]
  40b678:	str	w1, [x2, x5, lsl #2]
  40b67c:	str	w3, [x2, #20]
  40b680:	ldr	w1, [x2, #24]
  40b684:	cmp	w1, w3
  40b688:	b.ne	40b698 <__fxstatat@plt+0x9af8>  // b.any
  40b68c:	add	w4, w4, w1
  40b690:	and	w4, w4, #0x3
  40b694:	str	w4, [x2, #24]
  40b698:	strb	wzr, [x2, #28]
  40b69c:	ret
  40b6a0:	mov	x1, x0
  40b6a4:	ldrb	w0, [x0, #28]
  40b6a8:	cbnz	w0, 40b6e4 <__fxstatat@plt+0x9b44>
  40b6ac:	ldp	w4, w2, [x1, #16]
  40b6b0:	mov	w3, w2
  40b6b4:	ldr	w0, [x1, x3, lsl #2]
  40b6b8:	str	w4, [x1, x3, lsl #2]
  40b6bc:	ldr	w3, [x1, #24]
  40b6c0:	cmp	w2, w3
  40b6c4:	b.eq	40b6d8 <__fxstatat@plt+0x9b38>  // b.none
  40b6c8:	add	w2, w2, #0x3
  40b6cc:	and	w2, w2, #0x3
  40b6d0:	str	w2, [x1, #20]
  40b6d4:	ret
  40b6d8:	mov	w2, #0x1                   	// #1
  40b6dc:	strb	w2, [x1, #28]
  40b6e0:	ret
  40b6e4:	stp	x29, x30, [sp, #-16]!
  40b6e8:	mov	x29, sp
  40b6ec:	bl	4019a0 <abort@plt>
  40b6f0:	stp	x29, x30, [sp, #-16]!
  40b6f4:	mov	w0, #0xe                   	// #14
  40b6f8:	mov	x29, sp
  40b6fc:	bl	401880 <nl_langinfo@plt>
  40b700:	cbz	x0, 40b720 <__fxstatat@plt+0x9b80>
  40b704:	ldrb	w2, [x0]
  40b708:	adrp	x1, 40d000 <__fxstatat@plt+0xb460>
  40b70c:	add	x1, x1, #0x6d8
  40b710:	cmp	w2, #0x0
  40b714:	csel	x0, x1, x0, eq  // eq = none
  40b718:	ldp	x29, x30, [sp], #16
  40b71c:	ret
  40b720:	ldp	x29, x30, [sp], #16
  40b724:	adrp	x0, 40d000 <__fxstatat@plt+0xb460>
  40b728:	add	x0, x0, #0x6d8
  40b72c:	ret
  40b730:	stp	x29, x30, [sp, #-64]!
  40b734:	mov	x29, sp
  40b738:	str	x3, [sp, #56]
  40b73c:	mov	w3, #0x0                   	// #0
  40b740:	tbnz	w2, #6, 40b754 <__fxstatat@plt+0x9bb4>
  40b744:	bl	401b30 <openat@plt>
  40b748:	bl	40b7f0 <__fxstatat@plt+0x9c50>
  40b74c:	ldp	x29, x30, [sp], #64
  40b750:	ret
  40b754:	mov	w3, #0xfffffff8            	// #-8
  40b758:	stp	w3, wzr, [sp, #40]
  40b75c:	ldr	w3, [sp, #56]
  40b760:	add	x4, sp, #0x30
  40b764:	add	x5, sp, #0x40
  40b768:	stp	x5, x5, [sp, #16]
  40b76c:	str	x4, [sp, #32]
  40b770:	bl	401b30 <openat@plt>
  40b774:	bl	40b7f0 <__fxstatat@plt+0x9c50>
  40b778:	ldp	x29, x30, [sp], #64
  40b77c:	ret
  40b780:	stp	x29, x30, [sp, #-48]!
  40b784:	mov	x29, sp
  40b788:	str	x21, [sp, #32]
  40b78c:	mov	x21, x3
  40b790:	mov	w3, #0x4900                	// #18688
  40b794:	stp	x19, x20, [sp, #16]
  40b798:	movk	w3, #0x8, lsl #16
  40b79c:	mov	x20, #0x0                   	// #0
  40b7a0:	orr	w2, w2, w3
  40b7a4:	bl	40b730 <__fxstatat@plt+0x9b90>
  40b7a8:	tbnz	w0, #31, 40b7c0 <__fxstatat@plt+0x9c20>
  40b7ac:	mov	w19, w0
  40b7b0:	bl	401990 <fdopendir@plt>
  40b7b4:	mov	x20, x0
  40b7b8:	cbz	x0, 40b7d4 <__fxstatat@plt+0x9c34>
  40b7bc:	str	w19, [x21]
  40b7c0:	mov	x0, x20
  40b7c4:	ldp	x19, x20, [sp, #16]
  40b7c8:	ldr	x21, [sp, #32]
  40b7cc:	ldp	x29, x30, [sp], #48
  40b7d0:	ret
  40b7d4:	bl	401b50 <__errno_location@plt>
  40b7d8:	mov	x21, x0
  40b7dc:	mov	w0, w19
  40b7e0:	ldr	w19, [x21]
  40b7e4:	bl	401960 <close@plt>
  40b7e8:	b	40b7bc <__fxstatat@plt+0x9c1c>
  40b7ec:	nop
  40b7f0:	stp	x29, x30, [sp, #-48]!
  40b7f4:	cmp	w0, #0x2
  40b7f8:	mov	x29, sp
  40b7fc:	stp	x19, x20, [sp, #16]
  40b800:	mov	w19, w0
  40b804:	b.ls	40b818 <__fxstatat@plt+0x9c78>  // b.plast
  40b808:	mov	w0, w19
  40b80c:	ldp	x19, x20, [sp, #16]
  40b810:	ldp	x29, x30, [sp], #48
  40b814:	ret
  40b818:	str	x21, [sp, #32]
  40b81c:	bl	40bc20 <__fxstatat@plt+0xa080>
  40b820:	mov	w21, w0
  40b824:	bl	401b50 <__errno_location@plt>
  40b828:	mov	x20, x0
  40b82c:	mov	w0, w19
  40b830:	mov	w19, w21
  40b834:	ldr	w21, [x20]
  40b838:	bl	401960 <close@plt>
  40b83c:	str	w21, [x20]
  40b840:	mov	w0, w19
  40b844:	ldp	x19, x20, [sp, #16]
  40b848:	ldr	x21, [sp, #32]
  40b84c:	ldp	x29, x30, [sp], #48
  40b850:	ret
  40b854:	nop
  40b858:	stp	x29, x30, [sp, #-32]!
  40b85c:	mov	x29, sp
  40b860:	stp	x19, x20, [sp, #16]
  40b864:	mov	x19, x0
  40b868:	bl	401860 <fileno@plt>
  40b86c:	tbnz	w0, #31, 40b8c8 <__fxstatat@plt+0x9d28>
  40b870:	mov	x0, x19
  40b874:	bl	401b10 <__freading@plt>
  40b878:	cbnz	w0, 40b8ac <__fxstatat@plt+0x9d0c>
  40b87c:	mov	x0, x19
  40b880:	bl	40bb40 <__fxstatat@plt+0x9fa0>
  40b884:	cbz	w0, 40b8c8 <__fxstatat@plt+0x9d28>
  40b888:	bl	401b50 <__errno_location@plt>
  40b88c:	mov	x20, x0
  40b890:	mov	x0, x19
  40b894:	ldr	w19, [x20]
  40b898:	bl	401870 <fclose@plt>
  40b89c:	cbnz	w19, 40b8d8 <__fxstatat@plt+0x9d38>
  40b8a0:	ldp	x19, x20, [sp, #16]
  40b8a4:	ldp	x29, x30, [sp], #32
  40b8a8:	ret
  40b8ac:	mov	x0, x19
  40b8b0:	bl	401860 <fileno@plt>
  40b8b4:	mov	w2, #0x1                   	// #1
  40b8b8:	mov	x1, #0x0                   	// #0
  40b8bc:	bl	401830 <lseek@plt>
  40b8c0:	cmn	x0, #0x1
  40b8c4:	b.ne	40b87c <__fxstatat@plt+0x9cdc>  // b.any
  40b8c8:	mov	x0, x19
  40b8cc:	ldp	x19, x20, [sp, #16]
  40b8d0:	ldp	x29, x30, [sp], #32
  40b8d4:	b	401870 <fclose@plt>
  40b8d8:	mov	w0, #0xffffffff            	// #-1
  40b8dc:	str	w19, [x20]
  40b8e0:	b	40b8a0 <__fxstatat@plt+0x9d00>
  40b8e4:	nop
  40b8e8:	stp	x29, x30, [sp, #-112]!
  40b8ec:	mov	w6, #0xffffffe0            	// #-32
  40b8f0:	mov	x29, sp
  40b8f4:	add	x7, sp, #0x50
  40b8f8:	stp	x19, x20, [sp, #16]
  40b8fc:	str	x7, [sp, #64]
  40b900:	stp	w6, wzr, [sp, #72]
  40b904:	stp	x2, x3, [sp, #80]
  40b908:	add	x2, sp, #0x70
  40b90c:	stp	x2, x2, [sp, #48]
  40b910:	stp	x4, x5, [sp, #96]
  40b914:	cbz	w1, 40b9d4 <__fxstatat@plt+0x9e34>
  40b918:	mov	w20, w0
  40b91c:	mov	w3, w1
  40b920:	cmp	w1, #0x406
  40b924:	b.eq	40b9f0 <__fxstatat@plt+0x9e50>  // b.none
  40b928:	cmp	w1, #0xb
  40b92c:	b.gt	40b978 <__fxstatat@plt+0x9dd8>
  40b930:	cmp	w1, #0x0
  40b934:	b.le	40b9a4 <__fxstatat@plt+0x9e04>
  40b938:	mov	x1, #0x1                   	// #1
  40b93c:	mov	x2, #0x514                 	// #1300
  40b940:	lsl	x1, x1, x3
  40b944:	tst	x1, x2
  40b948:	b.ne	40ba6c <__fxstatat@plt+0x9ecc>  // b.any
  40b94c:	mov	x2, #0xa0a                 	// #2570
  40b950:	tst	x1, x2
  40b954:	b.eq	40b9a4 <__fxstatat@plt+0x9e04>  // b.none
  40b958:	mov	w1, w3
  40b95c:	mov	w0, w20
  40b960:	bl	401a90 <fcntl@plt>
  40b964:	mov	w19, w0
  40b968:	mov	w0, w19
  40b96c:	ldp	x19, x20, [sp, #16]
  40b970:	ldp	x29, x30, [sp], #112
  40b974:	ret
  40b978:	sub	w0, w1, #0x400
  40b97c:	cmp	w0, #0xa
  40b980:	b.hi	40b9a4 <__fxstatat@plt+0x9e04>  // b.pmore
  40b984:	mov	x1, #0x1                   	// #1
  40b988:	mov	x2, #0x2c5                 	// #709
  40b98c:	lsl	x1, x1, x0
  40b990:	tst	x1, x2
  40b994:	b.ne	40ba6c <__fxstatat@plt+0x9ecc>  // b.any
  40b998:	mov	x2, #0x502                 	// #1282
  40b99c:	tst	x1, x2
  40b9a0:	b.ne	40b958 <__fxstatat@plt+0x9db8>  // b.any
  40b9a4:	ldr	w0, [sp, #72]
  40b9a8:	ldr	x1, [sp, #48]
  40b9ac:	tbnz	w0, #31, 40bb18 <__fxstatat@plt+0x9f78>
  40b9b0:	ldr	x2, [x1]
  40b9b4:	mov	w0, w20
  40b9b8:	mov	w1, w3
  40b9bc:	bl	401a90 <fcntl@plt>
  40b9c0:	mov	w19, w0
  40b9c4:	mov	w0, w19
  40b9c8:	ldp	x19, x20, [sp, #16]
  40b9cc:	ldp	x29, x30, [sp], #112
  40b9d0:	ret
  40b9d4:	ldr	w2, [sp, #80]
  40b9d8:	bl	401a90 <fcntl@plt>
  40b9dc:	mov	w19, w0
  40b9e0:	mov	w0, w19
  40b9e4:	ldp	x19, x20, [sp, #16]
  40b9e8:	ldp	x29, x30, [sp], #112
  40b9ec:	ret
  40b9f0:	stp	x21, x22, [sp, #32]
  40b9f4:	adrp	x21, 420000 <__fxstatat@plt+0x1e460>
  40b9f8:	mov	w2, #0xffffffe8            	// #-24
  40b9fc:	str	w2, [sp, #72]
  40ba00:	ldr	w2, [x21, #1096]
  40ba04:	ldr	w22, [sp, #80]
  40ba08:	tbnz	w2, #31, 40ba38 <__fxstatat@plt+0x9e98>
  40ba0c:	mov	w2, w22
  40ba10:	bl	401a90 <fcntl@plt>
  40ba14:	mov	w19, w0
  40ba18:	tbnz	w0, #31, 40ba9c <__fxstatat@plt+0x9efc>
  40ba1c:	mov	w0, #0x1                   	// #1
  40ba20:	str	w0, [x21, #1096]
  40ba24:	mov	w0, w19
  40ba28:	ldp	x19, x20, [sp, #16]
  40ba2c:	ldp	x21, x22, [sp, #32]
  40ba30:	ldp	x29, x30, [sp], #112
  40ba34:	ret
  40ba38:	mov	w2, w22
  40ba3c:	mov	w1, #0x0                   	// #0
  40ba40:	bl	401a90 <fcntl@plt>
  40ba44:	mov	w19, w0
  40ba48:	tbnz	w0, #31, 40ba58 <__fxstatat@plt+0x9eb8>
  40ba4c:	ldr	w0, [x21, #1096]
  40ba50:	cmn	w0, #0x1
  40ba54:	b.eq	40bacc <__fxstatat@plt+0x9f2c>  // b.none
  40ba58:	mov	w0, w19
  40ba5c:	ldp	x19, x20, [sp, #16]
  40ba60:	ldp	x21, x22, [sp, #32]
  40ba64:	ldp	x29, x30, [sp], #112
  40ba68:	ret
  40ba6c:	ldr	w0, [sp, #72]
  40ba70:	ldr	x1, [sp, #48]
  40ba74:	tbnz	w0, #31, 40bb2c <__fxstatat@plt+0x9f8c>
  40ba78:	ldr	w2, [x1]
  40ba7c:	mov	w0, w20
  40ba80:	mov	w1, w3
  40ba84:	bl	401a90 <fcntl@plt>
  40ba88:	mov	w19, w0
  40ba8c:	mov	w0, w19
  40ba90:	ldp	x19, x20, [sp, #16]
  40ba94:	ldp	x29, x30, [sp], #112
  40ba98:	ret
  40ba9c:	bl	401b50 <__errno_location@plt>
  40baa0:	ldr	w0, [x0]
  40baa4:	cmp	w0, #0x16
  40baa8:	b.ne	40ba1c <__fxstatat@plt+0x9e7c>  // b.any
  40baac:	mov	w2, w22
  40bab0:	mov	w0, w20
  40bab4:	mov	w1, #0x0                   	// #0
  40bab8:	bl	401a90 <fcntl@plt>
  40babc:	mov	w19, w0
  40bac0:	tbnz	w0, #31, 40ba58 <__fxstatat@plt+0x9eb8>
  40bac4:	mov	w0, #0xffffffff            	// #-1
  40bac8:	str	w0, [x21, #1096]
  40bacc:	mov	w0, w19
  40bad0:	mov	w1, #0x1                   	// #1
  40bad4:	bl	401a90 <fcntl@plt>
  40bad8:	tbnz	w0, #31, 40baf4 <__fxstatat@plt+0x9f54>
  40badc:	orr	w2, w0, #0x1
  40bae0:	mov	w1, #0x2                   	// #2
  40bae4:	mov	w0, w19
  40bae8:	bl	401a90 <fcntl@plt>
  40baec:	cmn	w0, #0x1
  40baf0:	b.ne	40ba58 <__fxstatat@plt+0x9eb8>  // b.any
  40baf4:	bl	401b50 <__errno_location@plt>
  40baf8:	mov	x20, x0
  40bafc:	mov	w0, w19
  40bb00:	mov	w19, #0xffffffff            	// #-1
  40bb04:	ldr	w21, [x20]
  40bb08:	bl	401960 <close@plt>
  40bb0c:	str	w21, [x20]
  40bb10:	ldp	x21, x22, [sp, #32]
  40bb14:	b	40b968 <__fxstatat@plt+0x9dc8>
  40bb18:	cmn	w0, #0x7
  40bb1c:	b.ge	40b9b0 <__fxstatat@plt+0x9e10>  // b.tcont
  40bb20:	ldr	x1, [sp, #56]
  40bb24:	add	x1, x1, w0, sxtw
  40bb28:	b	40b9b0 <__fxstatat@plt+0x9e10>
  40bb2c:	cmn	w0, #0x7
  40bb30:	b.ge	40ba78 <__fxstatat@plt+0x9ed8>  // b.tcont
  40bb34:	ldr	x1, [sp, #56]
  40bb38:	add	x1, x1, w0, sxtw
  40bb3c:	b	40ba78 <__fxstatat@plt+0x9ed8>
  40bb40:	stp	x29, x30, [sp, #-32]!
  40bb44:	mov	x29, sp
  40bb48:	str	x19, [sp, #16]
  40bb4c:	mov	x19, x0
  40bb50:	cbz	x0, 40bb64 <__fxstatat@plt+0x9fc4>
  40bb54:	bl	401b10 <__freading@plt>
  40bb58:	cbz	w0, 40bb64 <__fxstatat@plt+0x9fc4>
  40bb5c:	ldr	w0, [x19]
  40bb60:	tbnz	w0, #8, 40bb74 <__fxstatat@plt+0x9fd4>
  40bb64:	mov	x0, x19
  40bb68:	ldr	x19, [sp, #16]
  40bb6c:	ldp	x29, x30, [sp], #32
  40bb70:	b	401aa0 <fflush@plt>
  40bb74:	mov	x0, x19
  40bb78:	mov	w2, #0x1                   	// #1
  40bb7c:	mov	x1, #0x0                   	// #0
  40bb80:	bl	40bb98 <__fxstatat@plt+0x9ff8>
  40bb84:	mov	x0, x19
  40bb88:	ldr	x19, [sp, #16]
  40bb8c:	ldp	x29, x30, [sp], #32
  40bb90:	b	401aa0 <fflush@plt>
  40bb94:	nop
  40bb98:	stp	x29, x30, [sp, #-48]!
  40bb9c:	mov	x29, sp
  40bba0:	ldp	x3, x4, [x0, #8]
  40bba4:	str	x19, [sp, #16]
  40bba8:	mov	x19, x0
  40bbac:	cmp	x4, x3
  40bbb0:	b.eq	40bbc4 <__fxstatat@plt+0xa024>  // b.none
  40bbb4:	mov	x0, x19
  40bbb8:	ldr	x19, [sp, #16]
  40bbbc:	ldp	x29, x30, [sp], #48
  40bbc0:	b	401a30 <fseeko@plt>
  40bbc4:	ldp	x3, x4, [x0, #32]
  40bbc8:	cmp	x4, x3
  40bbcc:	b.ne	40bbb4 <__fxstatat@plt+0xa014>  // b.any
  40bbd0:	ldr	x3, [x0, #72]
  40bbd4:	cbnz	x3, 40bbb4 <__fxstatat@plt+0xa014>
  40bbd8:	str	x1, [sp, #32]
  40bbdc:	str	w2, [sp, #44]
  40bbe0:	bl	401860 <fileno@plt>
  40bbe4:	ldr	w2, [sp, #44]
  40bbe8:	ldr	x1, [sp, #32]
  40bbec:	bl	401830 <lseek@plt>
  40bbf0:	mov	x1, x0
  40bbf4:	cmn	x0, #0x1
  40bbf8:	b.eq	40bc10 <__fxstatat@plt+0xa070>  // b.none
  40bbfc:	ldr	w2, [x19]
  40bc00:	mov	w0, #0x0                   	// #0
  40bc04:	str	x1, [x19, #144]
  40bc08:	and	w1, w2, #0xffffffef
  40bc0c:	str	w1, [x19]
  40bc10:	ldr	x19, [sp, #16]
  40bc14:	ldp	x29, x30, [sp], #48
  40bc18:	ret
  40bc1c:	nop
  40bc20:	mov	w2, #0x3                   	// #3
  40bc24:	mov	w1, #0x0                   	// #0
  40bc28:	b	40b8e8 <__fxstatat@plt+0x9d48>
  40bc2c:	nop
  40bc30:	stp	x29, x30, [sp, #-64]!
  40bc34:	mov	x29, sp
  40bc38:	stp	x19, x20, [sp, #16]
  40bc3c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d460>
  40bc40:	add	x20, x20, #0xdf0
  40bc44:	stp	x21, x22, [sp, #32]
  40bc48:	adrp	x21, 41f000 <__fxstatat@plt+0x1d460>
  40bc4c:	add	x21, x21, #0xde8
  40bc50:	sub	x20, x20, x21
  40bc54:	mov	w22, w0
  40bc58:	stp	x23, x24, [sp, #48]
  40bc5c:	mov	x23, x1
  40bc60:	mov	x24, x2
  40bc64:	bl	401720 <mbrtowc@plt-0x40>
  40bc68:	cmp	xzr, x20, asr #3
  40bc6c:	b.eq	40bc98 <__fxstatat@plt+0xa0f8>  // b.none
  40bc70:	asr	x20, x20, #3
  40bc74:	mov	x19, #0x0                   	// #0
  40bc78:	ldr	x3, [x21, x19, lsl #3]
  40bc7c:	mov	x2, x24
  40bc80:	add	x19, x19, #0x1
  40bc84:	mov	x1, x23
  40bc88:	mov	w0, w22
  40bc8c:	blr	x3
  40bc90:	cmp	x20, x19
  40bc94:	b.ne	40bc78 <__fxstatat@plt+0xa0d8>  // b.any
  40bc98:	ldp	x19, x20, [sp, #16]
  40bc9c:	ldp	x21, x22, [sp, #32]
  40bca0:	ldp	x23, x24, [sp, #48]
  40bca4:	ldp	x29, x30, [sp], #64
  40bca8:	ret
  40bcac:	nop
  40bcb0:	ret
  40bcb4:	nop
  40bcb8:	adrp	x2, 420000 <__fxstatat@plt+0x1e460>
  40bcbc:	mov	x1, #0x0                   	// #0
  40bcc0:	ldr	x2, [x2, #560]
  40bcc4:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040bcc8 <.fini>:
  40bcc8:	stp	x29, x30, [sp, #-16]!
  40bccc:	mov	x29, sp
  40bcd0:	ldp	x29, x30, [sp], #16
  40bcd4:	ret
