
*** Running vivado
    with args -log ila_axis_1024.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_axis_1024.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Dec  4 08:58:02 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ila_axis_1024.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_axis_1024
Command: synth_design -top ila_axis_1024 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1895.035 ; gain = 200.621
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_axis_1024' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:3227]
INFO: [Synth 8-6155] done synthesizing module 'ila_axis_1024' (0#1) [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:48]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_axis_1024 does not have driver. [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/synth/ila_axis_1024.v:116]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[262] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[261] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[260] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[259] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[258] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[257] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[256] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[255] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[254] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[253] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[252] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[251] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[250] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[249] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[248] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[247] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[246] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[245] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[244] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[243] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[242] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[241] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[240] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[239] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[238] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[237] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[236] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[235] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[234] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[233] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[232] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[231] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[230] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[229] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[228] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[227] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[226] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[225] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[224] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[223] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[222] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[221] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[220] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[219] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[218] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[217] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[216] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[215] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[214] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[213] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[212] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[211] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[210] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[209] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[208] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[207] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[206] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[205] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[204] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[203] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[202] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[201] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[200] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[199] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[198] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[197] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[196] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[195] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[194] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[193] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[192] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[191] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[190] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[189] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[188] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[187] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[186] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[185] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[184] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[183] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[182] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[181] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[180] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[179] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[178] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[177] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[176] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[175] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[174] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[173] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[172] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[171] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[170] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[169] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[168] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[167] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[166] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[165] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[164] in module blk_mem_gen_v8_4_9_blk_mem_output_block__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2569.918 ; gain = 875.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2569.918 ; gain = 875.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2569.918 ; gain = 875.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2569.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/ila_axis_1024_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/ila_axis_1024_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/ila_axis_1024/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_axis_1024_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_axis_1024_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/sidejob/kitsum_1024B_xy_20231211/kits_prj.runs/ila_axis_1024_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/sidejob/kitsum_1024B_xy_20231211/kits_prj.runs/ila_axis_1024_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2671.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1222 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1208 instances
  CFGLUT5 => SRLC32E: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2672.781 ; gain = 1.137
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:18 . Memory (MB): peak = 2672.781 ; gain = 978.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:18 . Memory (MB): peak = 2672.781 ; gain = 978.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/sidejob/kitsum_1024B_xy_20231211/kits_prj.runs/ila_axis_1024_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:18 . Memory (MB): peak = 2672.781 ; gain = 978.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2672.781 ; gain = 978.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:56 . Memory (MB): peak = 2672.781 ; gain = 978.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:24 . Memory (MB): peak = 2970.816 ; gain = 1276.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:27 . Memory (MB): peak = 3027.395 ; gain = 1332.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:34 . Memory (MB): peak = 3058.371 ; gain = 1363.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:39 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:39 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:41 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:41 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   316|
|2     |CFGLUT5  |  1222|
|3     |LUT1     |    37|
|4     |LUT2     |  2341|
|5     |LUT3     |   118|
|6     |LUT4     |   164|
|7     |LUT5     |   117|
|8     |LUT6     |  1202|
|9     |MUXF7    |   292|
|10    |MUXF8    |   144|
|11    |RAMB18E2 |     5|
|12    |RAMB36E2 |    63|
|13    |SRL16E   |  2314|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     | 10738|
|17    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3212.020 ; gain = 1517.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4648 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3212.020 ; gain = 1414.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:42 . Memory (MB): peak = 3212.020 ; gain = 1517.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 3212.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1974 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3222.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1384 instances were transformed.
  (CARRY4) => CARRY8: 162 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1208 instances
  CFGLUT5 => SRLC32E: 14 instances

Synth Design complete | Checksum: 36884db0
INFO: [Common 17-83] Releasing license: Synthesis
202 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:03:48 . Memory (MB): peak = 3222.195 ; gain = 2760.895
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 3222.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/kitsum_1024B_xy_20231211/kits_prj.runs/ila_axis_1024_synth_1/ila_axis_1024.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_axis_1024, cache-ID = 7d07cb13894fbd21
INFO: [Coretcl 2-1174] Renamed 583 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 3222.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/kitsum_1024B_xy_20231211/kits_prj.runs/ila_axis_1024_synth_1/ila_axis_1024.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ila_axis_1024_utilization_synth.rpt -pb ila_axis_1024_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 09:02:15 2024...
