Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 12:15:47 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: generateClocks[0].clk/CLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: generateClocks[1].clk/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.221        0.000                      0                   73        0.104        0.000                      0                   73        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  CLK10MHZ_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  CLK10MHZ_clk_wiz_0       95.221        0.000                      0                   73        0.104        0.000                      0                   73       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0
  To Clock:  CLK10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.221ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.434%)  route 3.111ns (76.566%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.942     3.156    generateClocks[0].clk/CLK
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.496    98.475    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[21]/C
                         clock pessimism              0.480    98.956    
                         clock uncertainty           -0.149    98.806    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    98.377    generateClocks[0].clk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.377    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 95.221    

Slack (MET) :             95.221ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.434%)  route 3.111ns (76.566%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.942     3.156    generateClocks[0].clk/CLK
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.496    98.475    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
                         clock pessimism              0.480    98.956    
                         clock uncertainty           -0.149    98.806    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    98.377    generateClocks[0].clk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.377    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 95.221    

Slack (MET) :             95.369ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.952ns (23.644%)  route 3.074ns (76.356%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.906     3.120    generateClocks[0].clk/CLK
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511    98.491    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[5]/C
                         clock pessimism              0.576    99.067    
                         clock uncertainty           -0.149    98.918    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    98.489    generateClocks[0].clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.489    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 95.369    

Slack (MET) :             95.369ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.952ns (23.644%)  route 3.074ns (76.356%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.906     3.120    generateClocks[0].clk/CLK
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511    98.491    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[6]/C
                         clock pessimism              0.576    99.067    
                         clock uncertainty           -0.149    98.918    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    98.489    generateClocks[0].clk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.489    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 95.369    

Slack (MET) :             95.369ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.952ns (23.644%)  route 3.074ns (76.356%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.906     3.120    generateClocks[0].clk/CLK
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511    98.491    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[7]/C
                         clock pessimism              0.576    99.067    
                         clock uncertainty           -0.149    98.918    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    98.489    generateClocks[0].clk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.489    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 95.369    

Slack (MET) :             95.369ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.952ns (23.644%)  route 3.074ns (76.356%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 98.491 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.906     3.120    generateClocks[0].clk/CLK
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.511    98.491    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[8]/C
                         clock pessimism              0.576    99.067    
                         clock uncertainty           -0.149    98.918    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    98.489    generateClocks[0].clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.489    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 95.369    

Slack (MET) :             95.651ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.952ns (25.247%)  route 2.819ns (74.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.651     2.864    generateClocks[0].clk/CLK
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512    98.492    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[17]/C
                         clock pessimism              0.601    99.093    
                         clock uncertainty           -0.149    98.944    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    98.515    generateClocks[0].clk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 95.651    

Slack (MET) :             95.651ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.952ns (25.247%)  route 2.819ns (74.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.651     2.864    generateClocks[0].clk/CLK
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512    98.492    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
                         clock pessimism              0.601    99.093    
                         clock uncertainty           -0.149    98.944    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    98.515    generateClocks[0].clk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 95.651    

Slack (MET) :             95.651ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.952ns (25.247%)  route 2.819ns (74.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.651     2.864    generateClocks[0].clk/CLK
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512    98.492    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[19]/C
                         clock pessimism              0.601    99.093    
                         clock uncertainty           -0.149    98.944    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    98.515    generateClocks[0].clk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 95.651    

Slack (MET) :             95.651ns  (required time - arrival time)
  Source:                 generateClocks[0].clk/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.952ns (25.247%)  route 2.819ns (74.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.633    -0.907    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generateClocks[0].clk/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     0.420    generateClocks[0].clk/counter_reg_n_0_[18]
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.544 f  generateClocks[0].clk/counter[0]_i_5/O
                         net (fo=1, routed)           0.452     0.996    generateClocks[0].clk/counter[0]_i_5_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     1.120 f  generateClocks[0].clk/counter[0]_i_3/O
                         net (fo=1, routed)           0.664     1.784    generateClocks[0].clk/counter[0]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.908 f  generateClocks[0].clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     2.090    generateClocks[0].clk/counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.214 r  generateClocks[0].clk/counter[22]_i_1/O
                         net (fo=22, routed)          0.651     2.864    generateClocks[0].clk/CLK
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.512    98.492    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
                         clock pessimism              0.601    99.093    
                         clock uncertainty           -0.149    98.944    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    98.515    generateClocks[0].clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 95.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.566    -0.598    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  generateClocks[0].clk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.340    generateClocks[0].clk/counter_reg_n_0_[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.180 r  generateClocks[0].clk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.179    generateClocks[0].clk/counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.125 r  generateClocks[0].clk/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.125    generateClocks[0].clk/counter0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.830    -0.843    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[21]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    generateClocks[0].clk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.566    -0.598    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  generateClocks[0].clk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.340    generateClocks[0].clk/counter_reg_n_0_[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.180 r  generateClocks[0].clk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.179    generateClocks[0].clk/counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.089 r  generateClocks[0].clk/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.089    generateClocks[0].clk/counter0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.830    -0.843    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y100        FDRE                                         r  generateClocks[0].clk/counter_reg[22]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    generateClocks[0].clk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.570    -0.594    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y90         FDRE                                         r  generateClocks[1].clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  generateClocks[1].clk/counter_reg[5]/Q
                         net (fo=3, routed)           0.099    -0.354    generateClocks[1].clk/counter_reg_n_0_[5]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.309 r  generateClocks[1].clk/CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.309    generateClocks[1].clk/CLK_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  generateClocks[1].clk/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.841    -0.832    generateClocks[1].clk/CLK10MHZ
    SLICE_X30Y90         FDRE                                         r  generateClocks[1].clk/CLK_reg/C
                         clock pessimism              0.251    -0.581    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.120    -0.461    generateClocks[1].clk/CLK_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.599    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  generateClocks[0].clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.341    generateClocks[0].clk/counter_reg_n_0_[8]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  generateClocks[0].clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.233    generateClocks[0].clk/counter0_carry__0_n_4
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.838    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y96         FDRE                                         r  generateClocks[0].clk/counter_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.494    generateClocks[0].clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.570    -0.594    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y90         FDRE                                         r  generateClocks[1].clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  generateClocks[1].clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    generateClocks[1].clk/counter_reg_n_0_[8]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  generateClocks[1].clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.228    generateClocks[1].clk/counter0_carry__0_n_4
    SLICE_X31Y90         FDRE                                         r  generateClocks[1].clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.841    -0.832    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y90         FDRE                                         r  generateClocks[1].clk/counter_reg[8]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105    -0.489    generateClocks[1].clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.566    -0.598    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y98         FDRE                                         r  generateClocks[0].clk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  generateClocks[0].clk/counter_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.340    generateClocks[0].clk/counter_reg_n_0_[16]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  generateClocks[0].clk/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.232    generateClocks[0].clk/counter0_carry__2_n_4
    SLICE_X51Y98         FDRE                                         r  generateClocks[0].clk/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.836    -0.837    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y98         FDRE                                         r  generateClocks[0].clk/counter_reg[16]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.493    generateClocks[0].clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.566    -0.598    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  generateClocks[0].clk/counter_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.340    generateClocks[0].clk/counter_reg_n_0_[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  generateClocks[0].clk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.232    generateClocks[0].clk/counter0_carry__3_n_4
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.836    -0.837    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y99         FDRE                                         r  generateClocks[0].clk/counter_reg[20]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.493    generateClocks[0].clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[0].clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[0].clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.599    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y95         FDRE                                         r  generateClocks[0].clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  generateClocks[0].clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.338    generateClocks[0].clk/counter_reg_n_0_[4]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  generateClocks[0].clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.230    generateClocks[0].clk/counter0_carry_n_4
    SLICE_X51Y95         FDRE                                         r  generateClocks[0].clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.838    generateClocks[0].clk/CLK10MHZ
    SLICE_X51Y95         FDRE                                         r  generateClocks[0].clk/counter_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    generateClocks[0].clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.570    -0.594    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y91         FDRE                                         r  generateClocks[1].clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  generateClocks[1].clk/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.333    generateClocks[1].clk/counter_reg_n_0_[12]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  generateClocks[1].clk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.225    generateClocks[1].clk/counter0_carry__1_n_4
    SLICE_X31Y91         FDRE                                         r  generateClocks[1].clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.841    -0.832    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y91         FDRE                                         r  generateClocks[1].clk/counter_reg[12]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X31Y91         FDRE (Hold_fdre_C_D)         0.105    -0.489    generateClocks[1].clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generateClocks[1].clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            generateClocks[1].clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.569    -0.595    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y89         FDRE                                         r  generateClocks[1].clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  generateClocks[1].clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.334    generateClocks[1].clk/counter_reg_n_0_[4]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  generateClocks[1].clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.226    generateClocks[1].clk/counter0_carry_n_4
    SLICE_X31Y89         FDRE                                         r  generateClocks[1].clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    wiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    wiz/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840    -0.833    generateClocks[1].clk/CLK10MHZ
    SLICE_X31Y89         FDRE                                         r  generateClocks[1].clk/counter_reg[4]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.105    -0.490    generateClocks[1].clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10MHZ_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y96     generateClocks[0].clk/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y97     generateClocks[0].clk/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y97     generateClocks[0].clk/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y97     generateClocks[0].clk/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y98     generateClocks[0].clk/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y98     generateClocks[0].clk/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y98     generateClocks[0].clk/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y98     generateClocks[0].clk/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y100    generateClocks[0].clk/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y100    generateClocks[0].clk/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96     generateClocks[0].clk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96     generateClocks[0].clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y95     generateClocks[0].clk/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y95     generateClocks[0].clk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y100    generateClocks[0].clk/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y100    generateClocks[0].clk/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y95     generateClocks[0].clk/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y95     generateClocks[0].clk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y97     generateClocks[0].clk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y98     generateClocks[0].clk/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y98     generateClocks[0].clk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y98     generateClocks[0].clk/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y98     generateClocks[0].clk/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  wiz/inst/mmcm_adv_inst/CLKFBOUT



