Loading plugins phase: Elapsed time ==> 0s.195ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -d CY8C5287AXI-LP095 -s C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.602ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  pdp8.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 pdp8.v -verilog
======================================================================

======================================================================
Compiling:  pdp8.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 pdp8.v -verilog
======================================================================

======================================================================
Compiling:  pdp8.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 -verilog pdp8.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Aug 29 12:21:33 2015


======================================================================
Compiling:  pdp8.v
Program  :   vpp
Options  :    -yv2 -q10 pdp8.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Aug 29 12:21:33 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'pdp8.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  pdp8.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 -verilog pdp8.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Aug 29 12:21:33 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\codegentemp\pdp8.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\codegentemp\pdp8.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  pdp8.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 -verilog pdp8.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Aug 29 12:21:34 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\codegentemp\pdp8.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\codegentemp\pdp8.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3298
	Net_3295
	\Disp_BrtPWM:Net_114\
	\CSD:CompCH0:Net_9\
	\CSD:IdacCH0:Net_194\
	\CSD:ShieldSignal\
	\CSD:Net_1358\
	\CSD:ClockGen:ch1en\
	\CSD:Net_374\
	\CSD:Net_458\
	Net_1076
	Net_1074
	\USBUART:dma_nrq_0\
	\USBUART:dma_nrq_3\
	\USBUART:Net_1803\
	\USBUART:Net_1801\
	\USBUART:dma_nrq_1\
	\USBUART:Net_1800\
	\USBUART:dma_nrq_4\
	\USBUART:Net_1804\
	\USBUART:dma_nrq_5\
	\USBUART:Net_1805\
	\USBUART:dma_nrq_6\
	\USBUART:Net_1806\
	\USBUART:dma_nrq_7\
	\USBUART:Net_1807\
	\USBUART:dma_nrq_2\
	\USBUART:Net_1802\
	\SD_SPI:BSPIM:mosi_after_ld\
	\SD_SPI:BSPIM:so_send\
	\SD_SPI:BSPIM:mosi_fin\
	\SD_SPI:BSPIM:mosi_cpha_0\
	\SD_SPI:BSPIM:mosi_cpha_1\
	\SD_SPI:BSPIM:pre_mosi\
	\SD_SPI:BSPIM:dpcounter_zero\
	\SD_SPI:BSPIM:control_7\
	\SD_SPI:BSPIM:control_6\
	\SD_SPI:BSPIM:control_5\
	\SD_SPI:BSPIM:control_4\
	\SD_SPI:BSPIM:control_3\
	\SD_SPI:BSPIM:control_2\
	\SD_SPI:BSPIM:control_1\
	\SD_SPI:BSPIM:control_0\
	\SD_SPI:Net_294\
	Net_2358
	Net_2359
	Net_2360
	Net_2361
	Net_3310
	Net_3307
	\LED_BrtPWM:Net_114\
	\UART:BUART:reset_sr\
	Net_3286
	Net_3287
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3282
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\


Deleted 78 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Disp_COM_net_2 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__Disp_COM_net_1 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__Disp_COM_net_0 to tmpOE__Disp_COM_net_3
Aliasing one to tmpOE__Disp_COM_net_3
Aliasing \Disp_BrtPWM:Net_113\ to tmpOE__Disp_COM_net_3
Aliasing Net_1785 to zero
Aliasing \CSD:CompCH0:clock\ to zero
Aliasing \CSD:IdacCH0:Net_125\ to zero
Aliasing \CSD:IdacCH0:Net_195\ to zero
Aliasing \CSD:tmpOE__CmodCH0_net_0\ to tmpOE__Disp_COM_net_3
Aliasing \CSD:tmpOE__PortCH0_net_0\ to zero
Aliasing \CSD:Net_375\ to zero
Aliasing \CSD:Net_373\ to tmpOE__Disp_COM_net_3
Aliasing \CSD:Net_371\ to tmpOE__Disp_COM_net_3
Aliasing \CSD:ClockGen:cs_addr_2\ to zero
Aliasing \CSD:ClockGen:prs_cs_addr_2\ to \CSD:ClockGen:cs_addr_0\
Aliasing \CSD:ClockGen:prs_cs_addr_1\ to zero
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__Disp_COM_net_3
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SwLED_CLK_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SwLED_DAT_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SwLED_LAT_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SD_SCLK_net_0 to tmpOE__Disp_COM_net_3
Aliasing \SD_SPI:BSPIM:pol_supprt\ to zero
Aliasing \SD_SPI:BSPIM:tx_status_3\ to \SD_SPI:BSPIM:load_rx_data\
Aliasing \SD_SPI:BSPIM:tx_status_6\ to zero
Aliasing \SD_SPI:BSPIM:tx_status_5\ to zero
Aliasing \SD_SPI:BSPIM:rx_status_3\ to zero
Aliasing \SD_SPI:BSPIM:rx_status_2\ to zero
Aliasing \SD_SPI:BSPIM:rx_status_1\ to zero
Aliasing \SD_SPI:BSPIM:rx_status_0\ to zero
Aliasing \SD_SPI:Net_289\ to zero
Aliasing \Disp_COM_Sel:clk\ to zero
Aliasing \Disp_COM_Sel:rst\ to zero
Aliasing tmpOE__SD_CS_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SW_Panel_OnOff_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__SW_Input_Ext_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__ExtFP_DAT_net_0 to tmpOE__Disp_COM_net_3
Aliasing \LED_BrtPWM:Net_113\ to tmpOE__Disp_COM_net_3
Aliasing Net_2911 to zero
Aliasing tmpOE__SwLED_BRT_net_0 to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Disp_COM_net_3
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Disp_COM_net_3
Aliasing tmpOE__UART_RX_net_0 to tmpOE__Disp_COM_net_3
Aliasing tmpOE__UART_TX_net_0 to tmpOE__Disp_COM_net_3
Aliasing \CSD:ClockGen:tmp_ppulse_dly\\D\ to \CSD:ClockGen:prescaler\
Aliasing \SD_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD_SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SD_SPI:BSPIM:dpcounter_one_reg\\D\ to \SD_SPI:BSPIM:load_rx_data\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_3283D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire tmpOE__Disp_COM_net_2[4] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__Disp_COM_net_1[5] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__Disp_COM_net_0[6] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire one[21] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \Disp_BrtPWM:Net_107\[24] = zero[20]
Removing Lhs of wire \Disp_BrtPWM:Net_113\[25] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire Net_314[29] = \Disp_BrtPWM:Net_57\[27]
Removing Lhs of wire Net_1785[32] = zero[20]
Removing Lhs of wire \CSD:CompCH0:clock\[41] = zero[20]
Removing Rhs of wire \CSD:Cmp_CH0\[43] = \CSD:CompCH0:Net_1\[42]
Removing Lhs of wire \CSD:IdacCH0:Net_125\[46] = zero[20]
Removing Lhs of wire \CSD:IdacCH0:Net_158\[47] = zero[20]
Removing Rhs of wire \CSD:IdacCH0:Net_123\[48] = \CSD:IdacCH0:Net_157\[51]
Removing Lhs of wire \CSD:IdacCH0:Net_195\[54] = zero[20]
Removing Lhs of wire \CSD:tmpOE__CmodCH0_net_0\[57] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \CSD:tmpOE__PortCH0_net_0\[64] = zero[20]
Removing Rhs of wire \CSD:PreChargeClk\[95] = \CSD:ClockGen:tmp_pclk\[298]
Removing Lhs of wire \CSD:Net_375\[100] = zero[20]
Removing Rhs of wire \CSD:clk\[102] = \CSD:Net_1644\[307]
Removing Lhs of wire \CSD:Net_373\[103] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire \CSD:DigitalClk\[106] = \CSD:ClockGen:tmp_dpulse\[213]
Removing Rhs of wire \CSD:mrst\[184] = \CSD:ClockGen:cstate_1\[292]
Removing Lhs of wire \CSD:MeasureCH0:load_enable\[190] = \CSD:MeasureCH0:wndState_0\[187]
Removing Rhs of wire \CSD:Net_1603\[193] = \CSD:MeasureCH0:wndState_3\[183]
Removing Lhs of wire \CSD:Net_371\[195] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire \CSD:ClockGen:inter_reset\[212] = \CSD:ClockGen:cstate_0\[293]
Removing Lhs of wire \CSD:ClockGen:cs_addr_2\[215] = zero[20]
Removing Rhs of wire \CSD:ClockGen:cs_addr_1\[216] = \CSD:ClockGen:z0\[220]
Removing Lhs of wire \CSD:ClockGen:cs_addr_0\[217] = \CSD:ClockGen:inter_reset\[212]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_2\[251] = \CSD:ClockGen:inter_reset\[212]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_1\[252] = zero[20]
Removing Lhs of wire \CSD:ClockGen:prs_cs_addr_0\[253] = \CSD:ClockGen:clock_detect_reg\[200]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse\[289] = \CSD:ClockGen:tmp_ppulse_reg\[286]
Removing Lhs of wire \CSD:ClockGen:mesen\[294] = \CSD:ClockGen:control_1\[209]
Removing Lhs of wire \CSD:ClockGen:syncen\[295] = \CSD:ClockGen:control_0\[210]
Removing Lhs of wire \CSD:ClockGen:prescaler\[296] = \CSD:ClockGen:tmp_ppulse_reg\[286]
Removing Lhs of wire \CSD:ClockGen:bitstream\[297] = \CSD:ClockGen:cmsb_reg\[280]
Removing Lhs of wire \CSD:ClockGen:work_en\[300] = \CSD:ClockGen:cstate_2\[291]
Removing Lhs of wire \CSD:ClockGen:ch0en\[301] = \CSD:ClockGen:control_2\[208]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[381] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[388] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[410] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire Net_23[411] = \SD_SPI:BSPIM:mosi_reg\[461]
Removing Lhs of wire tmpOE__SwLED_CLK_net_0[417] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SwLED_DAT_net_0[423] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SwLED_LAT_net_0[429] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SD_MISO_net_0[435] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SD_SCLK_net_0[441] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire Net_313[447] = \Disp_COM_Sel:control_out_0\[551]
Removing Rhs of wire Net_313[447] = \Disp_COM_Sel:control_0\[574]
Removing Rhs of wire \SD_SPI:Net_276\[448] = \SD_SPI:Net_288\[449]
Removing Rhs of wire \SD_SPI:BSPIM:load_rx_data\[453] = \SD_SPI:BSPIM:dpcounter_one\[454]
Removing Lhs of wire \SD_SPI:BSPIM:pol_supprt\[455] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:miso_to_dp\[456] = \SD_SPI:Net_244\[457]
Removing Lhs of wire \SD_SPI:Net_244\[457] = Net_19[436]
Removing Rhs of wire \SD_SPI:BSPIM:tx_status_1\[483] = \SD_SPI:BSPIM:dpMOSI_fifo_empty\[484]
Removing Rhs of wire \SD_SPI:BSPIM:tx_status_2\[485] = \SD_SPI:BSPIM:dpMOSI_fifo_not_full\[486]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_3\[487] = \SD_SPI:BSPIM:load_rx_data\[453]
Removing Rhs of wire \SD_SPI:BSPIM:rx_status_4\[489] = \SD_SPI:BSPIM:dpMISO_fifo_full\[490]
Removing Rhs of wire \SD_SPI:BSPIM:rx_status_5\[491] = \SD_SPI:BSPIM:dpMISO_fifo_not_empty\[492]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_6\[494] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:tx_status_5\[495] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_3\[496] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_2\[497] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_1\[498] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:rx_status_0\[499] = zero[20]
Removing Lhs of wire \SD_SPI:Net_273\[509] = zero[20]
Removing Lhs of wire \SD_SPI:Net_289\[548] = zero[20]
Removing Lhs of wire \Disp_COM_Sel:clk\[549] = zero[20]
Removing Lhs of wire \Disp_COM_Sel:rst\[550] = zero[20]
Removing Rhs of wire Net_612[552] = \Disp_COM_Sel:control_out_1\[553]
Removing Rhs of wire Net_612[552] = \Disp_COM_Sel:control_1\[573]
Removing Rhs of wire Net_615[554] = \Disp_COM_Sel:control_out_2\[555]
Removing Rhs of wire Net_615[554] = \Disp_COM_Sel:control_2\[572]
Removing Rhs of wire Net_618[556] = \Disp_COM_Sel:control_out_3\[557]
Removing Rhs of wire Net_618[556] = \Disp_COM_Sel:control_3\[571]
Removing Lhs of wire tmpOE__SD_CS_net_0[576] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SW_Panel_OnOff_net_0[582] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__SW_Input_Ext_net_0[588] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__ExtFP_DAT_net_0[594] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \LED_BrtPWM:Net_107\[601] = zero[20]
Removing Lhs of wire \LED_BrtPWM:Net_113\[602] = tmpOE__Disp_COM_net_3[3]
Removing Rhs of wire Net_2323[606] = \LED_BrtPWM:Net_57\[604]
Removing Lhs of wire Net_2911[609] = zero[20]
Removing Lhs of wire tmpOE__SwLED_BRT_net_0[612] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:Net_61\[619] = \UART:Net_9\[618]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[623] = zero[20]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[624] = zero[20]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[625] = zero[20]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[626] = zero[20]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[627] = zero[20]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[628] = zero[20]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[629] = zero[20]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[630] = zero[20]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[642] = \UART:BUART:tx_bitclk_dp\[678]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[688] = \UART:BUART:tx_counter_dp\[679]
Removing Lhs of wire \UART:BUART:tx_status_6\[689] = zero[20]
Removing Lhs of wire \UART:BUART:tx_status_5\[690] = zero[20]
Removing Lhs of wire \UART:BUART:tx_status_4\[691] = zero[20]
Removing Lhs of wire \UART:BUART:tx_status_1\[693] = \UART:BUART:tx_fifo_empty\[656]
Removing Lhs of wire \UART:BUART:tx_status_3\[695] = \UART:BUART:tx_fifo_notfull\[655]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[755] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[763] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[774]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[765] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[775]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[766] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[767] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[805]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[768] = \UART:BUART:sRX:s23Poll:MODIN1_1\[769]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[769] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[770] = \UART:BUART:sRX:s23Poll:MODIN1_0\[771]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[771] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[777] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[778] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[779] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[780] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[781] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[782] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[783] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[784] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[785] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[786] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[787] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[788] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[793] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[794] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[795] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[796] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[797] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[798] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[799] = \UART:BUART:pollcount_1\[761]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[800] = \UART:BUART:pollcount_0\[764]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[801] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[802] = zero[20]
Removing Lhs of wire \UART:BUART:rx_status_1\[809] = zero[20]
Removing Rhs of wire \UART:BUART:rx_status_2\[810] = \UART:BUART:rx_parity_error_status\[811]
Removing Rhs of wire \UART:BUART:rx_status_3\[812] = \UART:BUART:rx_stop_bit_error\[813]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[823] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[872]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[827] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[894]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[828] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[829] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[830] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[831] = \UART:BUART:sRX:MODIN4_6\[832]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[832] = \UART:BUART:rx_count_6\[750]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[833] = \UART:BUART:sRX:MODIN4_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[834] = \UART:BUART:rx_count_5\[751]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[835] = \UART:BUART:sRX:MODIN4_4\[836]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[836] = \UART:BUART:rx_count_4\[752]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[837] = \UART:BUART:sRX:MODIN4_3\[838]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[838] = \UART:BUART:rx_count_3\[753]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[839] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[840] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[841] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[842] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[843] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[844] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[845] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[846] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[847] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[848] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[849] = \UART:BUART:rx_count_6\[750]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[850] = \UART:BUART:rx_count_5\[751]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[851] = \UART:BUART:rx_count_4\[752]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[852] = \UART:BUART:rx_count_3\[753]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[853] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[854] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[855] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[856] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[857] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[858] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[859] = zero[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[874] = \UART:BUART:rx_postpoll\[709]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[875] = \UART:BUART:rx_parity_bit\[826]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[876] = \UART:BUART:rx_postpoll\[709]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[877] = \UART:BUART:rx_parity_bit\[826]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[878] = \UART:BUART:rx_postpoll\[709]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[879] = \UART:BUART:rx_parity_bit\[826]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[881] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[882] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[880]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[883] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[880]
Removing Lhs of wire tmpOE__UART_RX_net_0[905] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire tmpOE__UART_TX_net_0[910] = tmpOE__Disp_COM_net_3[3]
Removing Lhs of wire \CSD:ClockGen:clock_detect_reg\\D\[920] = \CSD:ClockGen:clock_detect\[290]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse_reg\\D\[921] = \CSD:ClockGen:tmp_ppulse_udb\[287]
Removing Lhs of wire \CSD:ClockGen:tmp_ppulse_dly\\D\[922] = \CSD:ClockGen:tmp_ppulse_reg\[286]
Removing Lhs of wire \SD_SPI:BSPIM:so_send_reg\\D\[927] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:mosi_pre_reg\\D\[933] = zero[20]
Removing Lhs of wire \SD_SPI:BSPIM:dpcounter_one_reg\\D\[935] = \SD_SPI:BSPIM:load_rx_data\[453]
Removing Lhs of wire \SD_SPI:BSPIM:mosi_from_dp_reg\\D\[936] = \SD_SPI:BSPIM:mosi_from_dp\[467]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[939] = zero[20]
Removing Lhs of wire Net_3283D[944] = zero[20]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[954] = \UART:BUART:rx_bitclk_pre\[744]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[963] = \UART:BUART:rx_parity_error_pre\[821]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[964] = zero[20]

------------------------------------------------------
Aliased 0 equations, 192 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Disp_COM_net_3' (cost = 0):
tmpOE__Disp_COM_net_3 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CSD:Ioff_CH0\' (cost = 0):
\CSD:Ioff_CH0\ <= (not \CSD:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CSD:MeasureCH0:int\' (cost = 5):
\CSD:MeasureCH0:int\ <= ((\CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CSD:Net_1350\' (cost = 2):
\CSD:Net_1350\ <= ((\CSD:ClockGen:control_2\ and \CSD:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\SD_SPI:BSPIM:load_rx_data\' (cost = 1):
\SD_SPI:BSPIM:load_rx_data\ <= ((not \SD_SPI:BSPIM:count_4\ and not \SD_SPI:BSPIM:count_3\ and not \SD_SPI:BSPIM:count_2\ and not \SD_SPI:BSPIM:count_1\ and \SD_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CSD:MeasureCH0:win_enable\' (cost = 8):
\CSD:MeasureCH0:win_enable\ <= ((not \CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:wndState_2\)
	OR (not \CSD:MeasureCH0:zw1\ and \CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CSD:MeasureCH0:cnt_enable\' (cost = 6):
\CSD:MeasureCH0:cnt_enable\ <= ((not \CSD:MeasureCH0:cmp_in_reg\ and not \CSD:MeasureCH0:zw0\ and \CSD:MeasureCH0:wndState_2\)
	OR (not \CSD:MeasureCH0:cmp_in_reg\ and not \CSD:MeasureCH0:zw1\ and \CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_2654 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_2654 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2654 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_2654 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2654 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \CSD:IdacCH0:Net_123\[48] = \CSD:MeasureCH0:cmp_in_reg\[110]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[708] = \UART:BUART:rx_bitclk\[756]
Removing Lhs of wire \UART:BUART:rx_status_0\[807] = zero[20]
Removing Lhs of wire \UART:BUART:rx_status_6\[816] = zero[20]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[946] = \UART:BUART:tx_ctrl_mark_last\[699]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[958] = zero[20]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[959] = zero[20]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[961] = zero[20]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[962] = \UART:BUART:rx_markspace_pre\[820]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[967] = \UART:BUART:rx_parity_bit\[826]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_2654 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_2654 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -dcpsoc3 pdp8.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.447ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Saturday, 29 August 2015 12:21:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\pdp8-badge\firmware\cypress\PDP8_PSoC5\pdp8.cydsn\pdp8.cyprj -d CY8C5287AXI-LP095 pdp8.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_3283 from registered to combinatorial
    Converted constant MacroCell: \SD_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SD_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock CSD_Clock_tmp to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_SPI_IntClock'. Fanout=1, Signal=\SD_SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'CSD_IntClock'. Fanout=5, Signal=\CSD:clk\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CSD:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CSD:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CSD_IntClock, EnableOut: \CSD:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CSD:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CSD:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CSD:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CSD:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CSD_IntClock, EnableOut: \CSD:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CSD:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SD_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Disp_COM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Disp_COM(0)__PA ,
            input => Net_651 ,
            pad => Disp_COM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Disp_COM(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Disp_COM(1)__PA ,
            input => Net_652 ,
            pad => Disp_COM(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Disp_COM(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Disp_COM(2)__PA ,
            input => Net_653 ,
            pad => Disp_COM(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Disp_COM(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Disp_COM(3)__PA ,
            input => Net_654 ,
            pad => Disp_COM(3)_PAD );
        Properties:
        {
        }

    Pin : Name = ExtFP_DAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExtFP_DAT(0)__PA ,
            pad => ExtFP_DAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_19 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            input => Net_23 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_SCLK(0)__PA ,
            input => Net_25 ,
            pad => SD_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_Input_Ext(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_Input_Ext(0)__PA ,
            pad => SW_Input_Ext(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_Panel_OnOff(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_Panel_OnOff(0)__PA ,
            pad => SW_Panel_OnOff(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwLED_BRT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SwLED_BRT(0)__PA ,
            input => Net_2323 ,
            pad => SwLED_BRT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwLED_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SwLED_CLK(0)__PA ,
            pad => SwLED_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwLED_DAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SwLED_DAT(0)__PA ,
            pad => SwLED_DAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SwLED_LAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SwLED_LAT(0)__PA ,
            pad => SwLED_LAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_RX(0)__PA ,
            fb => Net_2654 ,
            pad => UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_TX(0)__PA ,
            input => Net_2649 ,
            pad => UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CSD:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:CmodCH0(0)\__PA ,
            analog_term => \CSD:Net_2149\ ,
            pad => \CSD:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(0)\
        Attributes:
            Alias: DataField_0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(0)\__PA ,
            pad => \CSD:PortCH0(0)_PAD\ ,
            analog_term => \CSD:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(1)\
        Attributes:
            Alias: DataField_1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(1)\__PA ,
            pad => \CSD:PortCH0(1)_PAD\ ,
            analog_term => \CSD:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(10)\
        Attributes:
            Alias: Bit_4__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(10)\__PA ,
            pad => \CSD:PortCH0(10)_PAD\ ,
            analog_term => \CSD:Net_1410_10\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(11)\
        Attributes:
            Alias: Bit_5__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(11)\__PA ,
            pad => \CSD:PortCH0(11)_PAD\ ,
            analog_term => \CSD:Net_1410_11\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(12)\
        Attributes:
            Alias: Bit_6__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(12)\__PA ,
            pad => \CSD:PortCH0(12)_PAD\ ,
            analog_term => \CSD:Net_1410_12\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(13)\
        Attributes:
            Alias: Bit_7__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(13)\__PA ,
            pad => \CSD:PortCH0(13)_PAD\ ,
            analog_term => \CSD:Net_1410_13\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(14)\
        Attributes:
            Alias: Bit_8__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(14)\__PA ,
            pad => \CSD:PortCH0(14)_PAD\ ,
            analog_term => \CSD:Net_1410_14\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(15)\
        Attributes:
            Alias: Bit_9__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(15)\__PA ,
            pad => \CSD:PortCH0(15)_PAD\ ,
            analog_term => \CSD:Net_1410_15\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(16)\
        Attributes:
            Alias: Bit_10__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(16)\__PA ,
            pad => \CSD:PortCH0(16)_PAD\ ,
            analog_term => \CSD:Net_1410_16\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(17)\
        Attributes:
            Alias: Bit_11__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(17)\__PA ,
            pad => \CSD:PortCH0(17)_PAD\ ,
            analog_term => \CSD:Net_1410_17\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(18)\
        Attributes:
            Alias: Start_M__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(18)\__PA ,
            pad => \CSD:PortCH0(18)_PAD\ ,
            analog_term => \CSD:Net_1410_18\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(19)\
        Attributes:
            Alias: LoadAdd_M__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(19)\__PA ,
            pad => \CSD:PortCH0(19)_PAD\ ,
            analog_term => \CSD:Net_1410_19\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(2)\
        Attributes:
            Alias: DataField_2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(2)\__PA ,
            pad => \CSD:PortCH0(2)_PAD\ ,
            analog_term => \CSD:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(20)\
        Attributes:
            Alias: Dep_MN__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(20)\__PA ,
            pad => \CSD:PortCH0(20)_PAD\ ,
            analog_term => \CSD:Net_1410_20\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(21)\
        Attributes:
            Alias: Exam_M__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(21)\__PA ,
            pad => \CSD:PortCH0(21)_PAD\ ,
            analog_term => \CSD:Net_1410_21\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(22)\
        Attributes:
            Alias: Cont_M__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(22)\__PA ,
            pad => \CSD:PortCH0(22)_PAD\ ,
            analog_term => \CSD:Net_1410_22\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(23)\
        Attributes:
            Alias: Stop_M__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(23)\__PA ,
            pad => \CSD:PortCH0(23)_PAD\ ,
            analog_term => \CSD:Net_1410_23\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(24)\
        Attributes:
            Alias: SingStep_T__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(24)\__PA ,
            pad => \CSD:PortCH0(24)_PAD\ ,
            analog_term => \CSD:Net_1410_24\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(25)\
        Attributes:
            Alias: SingInst_T__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(25)\__PA ,
            pad => \CSD:PortCH0(25)_PAD\ ,
            analog_term => \CSD:Net_1410_25\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(26)\
        Attributes:
            Alias: UI_Menu__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(26)\__PA ,
            pad => \CSD:PortCH0(26)_PAD\ ,
            analog_term => \CSD:Net_1410_26\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(27)\
        Attributes:
            Alias: UI_Up__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(27)\__PA ,
            pad => \CSD:PortCH0(27)_PAD\ ,
            analog_term => \CSD:Net_1410_27\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(28)\
        Attributes:
            Alias: UI_Down__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(28)\__PA ,
            pad => \CSD:PortCH0(28)_PAD\ ,
            analog_term => \CSD:Net_1410_28\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(29)\
        Attributes:
            Alias: UI_OK__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(29)\__PA ,
            pad => \CSD:PortCH0(29)_PAD\ ,
            analog_term => \CSD:Net_1410_29\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(3)\
        Attributes:
            Alias: InstField_0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(3)\__PA ,
            pad => \CSD:PortCH0(3)_PAD\ ,
            analog_term => \CSD:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(4)\
        Attributes:
            Alias: InstField_1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(4)\__PA ,
            pad => \CSD:PortCH0(4)_PAD\ ,
            analog_term => \CSD:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(5)\
        Attributes:
            Alias: InstField_2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(5)\__PA ,
            pad => \CSD:PortCH0(5)_PAD\ ,
            analog_term => \CSD:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(6)\
        Attributes:
            Alias: Bit_0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(6)\__PA ,
            pad => \CSD:PortCH0(6)_PAD\ ,
            analog_term => \CSD:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(7)\
        Attributes:
            Alias: Bit_1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(7)\__PA ,
            pad => \CSD:PortCH0(7)_PAD\ ,
            analog_term => \CSD:Net_1410_7\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(8)\
        Attributes:
            Alias: Bit_2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(8)\__PA ,
            pad => \CSD:PortCH0(8)_PAD\ ,
            analog_term => \CSD:Net_1410_8\ );
        Properties:
        {
        }

    Pin : Name = \CSD:PortCH0(9)\
        Attributes:
            Alias: Bit_3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLUP
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:PortCH0(9)\__PA ,
            pad => \CSD:PortCH0(9)_PAD\ ,
            analog_term => \CSD:Net_1410_9\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1804, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * !Net_1804
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !Net_1804
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * !Net_1804
        );
        Output = Net_1804 (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_from_dp\
            + !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_2649, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2649 (fanout=1)

    MacroCell: Name=Net_651, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_313
        );
        Output = Net_651 (fanout=1)

    MacroCell: Name=Net_652, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_612
        );
        Output = Net_652 (fanout=1)

    MacroCell: Name=Net_653, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_615
        );
        Output = Net_653 (fanout=1)

    MacroCell: Name=Net_654, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_618
        );
        Output = Net_654 (fanout=1)

    MacroCell: Name=\CSD:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\ * !\CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CSD:ClockGen:clock_detect_reg\ (fanout=1)

    MacroCell: Name=\CSD:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * \CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * \CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CSD:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:inter_reset\ (fanout=6)

    MacroCell: Name=\CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CSD:ClockGen:ppulse_equal\ * !\CSD:ClockGen:ppulse_less\
        );
        Output = \CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CSD:MeasureCH0:cmp_in_inv\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:Cmp_CH0\
        );
        Output = \CSD:MeasureCH0:cmp_in_inv\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:MeasureCH0:zw0\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:MeasureCH0:zw1\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CSD:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CSD:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw0\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * \CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CSD:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CSD:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              \CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:Net_1603\ (fanout=5)

    MacroCell: Name=\CSD:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:ClockGen:control_4\ * \CSD:ClockGen:tmp_ppulse_reg\
            + \CSD:ClockGen:control_4\ * \CSD:ClockGen:cmsb_reg\
        );
        Output = \CSD:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CSD:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:inter_reset\ * 
              !\CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * !\CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:mrst\ (fanout=7)

    MacroCell: Name=\SD_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
        );
        Output = \SD_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SD_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
        );
        Output = \SD_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\
        );
        Output = \SD_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:rx_status_4\
        );
        Output = \SD_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\
            + !\SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SD_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SD_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SD_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_2654_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_2654_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_2654_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              \UART:BUART:rx_last\ * !Net_2654_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CSD:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CSD:clk\ ,
            cs_addr_1 => \CSD:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CSD:ClockGen:inter_reset\ ,
            z0_comb => \CSD:ClockGen:cs_addr_1\ ,
            ce1_comb => \CSD:ClockGen:ppulse_equal\ ,
            cl1_comb => \CSD:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CSD:ClockGen:sC8:PRSdp:u0\
        PORT MAP (
            clock => \CSD:clk\ ,
            cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CSD:ClockGen:cmsb_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CSD:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CSD:clk\ ,
            cs_addr_2 => \CSD:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CSD:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CSD:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CSD:MeasureCH0:zc0\ ,
            z1_comb => \CSD:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CSD:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CSD:clk\ ,
            cs_addr_2 => \CSD:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CSD:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CSD:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CSD:MeasureCH0:zw0\ ,
            z1_comb => \CSD:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD_SPI:Net_276\ ,
            cs_addr_2 => \SD_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SD_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SD_SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SD_SPI:BSPIM:load_rx_data\ ,
            so_comb => \SD_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SD_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD_SPI:Net_276\ ,
            status_6 => \SD_SPI:BSPIM:rx_status_6\ ,
            status_5 => \SD_SPI:BSPIM:rx_status_5\ ,
            status_4 => \SD_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD_SPI:Net_276\ ,
            status_4 => \SD_SPI:BSPIM:tx_status_4\ ,
            status_3 => \SD_SPI:BSPIM:load_rx_data\ ,
            status_2 => \SD_SPI:BSPIM:tx_status_2\ ,
            status_1 => \SD_SPI:BSPIM:tx_status_1\ ,
            status_0 => \SD_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =UART_RX(0)_SYNC
        PORT MAP (
            in => Net_2654 ,
            out => Net_2654_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CSD:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CSD:clk\ ,
            in => \CSD:MeasureCH0:cmp_in_inv\ ,
            out => \CSD:IdacCH0:Net_123\ ,
            clk_en => \CSD:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CSD:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CSD:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CSD:clk\ ,
            control_7 => \CSD:ClockGen:control_7\ ,
            control_6 => \CSD:ClockGen:control_6\ ,
            control_5 => \CSD:ClockGen:control_5\ ,
            control_4 => \CSD:ClockGen:control_4\ ,
            control_3 => \CSD:ClockGen:control_3\ ,
            control_2 => \CSD:ClockGen:control_2\ ,
            control_1 => \CSD:ClockGen:control_1\ ,
            control_0 => \CSD:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Disp_COM_Sel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Disp_COM_Sel:control_7\ ,
            control_6 => \Disp_COM_Sel:control_6\ ,
            control_5 => \Disp_COM_Sel:control_5\ ,
            control_4 => \Disp_COM_Sel:control_4\ ,
            control_3 => Net_618 ,
            control_2 => Net_615 ,
            control_1 => Net_612 ,
            control_0 => Net_313 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CSD:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CSD:clk\ ,
            reset => \CSD:ClockGen:inter_reset\ ,
            tc => \CSD:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD_SPI:Net_276\ ,
            enable => \SD_SPI:BSPIM:cnt_enable\ ,
            count_6 => \SD_SPI:BSPIM:count_6\ ,
            count_5 => \SD_SPI:BSPIM:count_5\ ,
            count_4 => \SD_SPI:BSPIM:count_4\ ,
            count_3 => \SD_SPI:BSPIM:count_3\ ,
            count_2 => \SD_SPI:BSPIM:count_2\ ,
            count_1 => \SD_SPI:BSPIM:count_1\ ,
            count_0 => \SD_SPI:BSPIM:count_0\ ,
            tc => \SD_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBUART:ep1\
        PORT MAP (
            dmareq => \USBUART:dma_req_0\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART:ep2\
        PORT MAP (
            dmareq => \USBUART:dma_req_1\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART:ep3\
        PORT MAP (
            dmareq => \USBUART:dma_req_2\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CSD:IsrCH0\
        PORT MAP (
            interrupt => \CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3318 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    5 :    8 :  37.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   57 :   15 :   72 :  79.17%
UDB Macrocells                :   60 :  132 :  192 :  31.25%
UDB Unique Pterms             :  111 :  273 :  384 :  28.91%
UDB Total Pterms              :  126 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    4 
                   Sync Cells :    2 (in 1 status cell)
    Routed Count7 Load/Enable :    2 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    2 
                 Count7 Cells :    3 
DMA Channels                  :    3 :   21 :   24 :  12.50%
Interrupts                    :    9 :   23 :   32 :  28.13%
VIDAC Fixed Blocks            :    1 :    0 :    1 : 100.00%
Comparator Fixed Blocks       :    1 :    1 :    2 :  50.00%
CapSense Buffers              :    1 :    1 :    2 :  50.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.763ms
Tech mapping phase: Elapsed time ==> 0s.896ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
[IOP=(12)][IoId=(0)] : Disp_COM(0) (fixed)
[IOP=(12)][IoId=(1)] : Disp_COM(1) (fixed)
[IOP=(12)][IoId=(2)] : Disp_COM(2) (fixed)
[IOP=(12)][IoId=(3)] : Disp_COM(3) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Disp_COM_SIOREF_0 (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Disp_COM_SIOREF_1 (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Disp_COM_SIOREF_2 (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Disp_COM_SIOREF_3 (fixed)
IO_3@[IOP=(5)][IoId=(3)] : ExtFP_DAT(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SD_CS(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : SD_MISO(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : SD_MOSI(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SD_SCLK(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW_Input_Ext(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SW_Panel_OnOff(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SwLED_BRT(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SwLED_CLK(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SwLED_DAT(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SwLED_LAT(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : UART_RX(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : UART_TX(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \CSD:CmodCH0(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \CSD:PortCH0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \CSD:PortCH0(1)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CSD:PortCH0(10)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \CSD:PortCH0(11)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : \CSD:PortCH0(12)\ (fixed)
IO_3@[IOP=(4)][IoId=(3)] : \CSD:PortCH0(13)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \CSD:PortCH0(14)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \CSD:PortCH0(15)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \CSD:PortCH0(16)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \CSD:PortCH0(17)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \CSD:PortCH0(18)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \CSD:PortCH0(19)\ (fixed)
IO_0@[IOP=(4)][IoId=(0)] : \CSD:PortCH0(2)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \CSD:PortCH0(20)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \CSD:PortCH0(21)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CSD:PortCH0(22)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \CSD:PortCH0(23)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CSD:PortCH0(24)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CSD:PortCH0(25)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \CSD:PortCH0(26)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \CSD:PortCH0(27)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \CSD:PortCH0(28)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \CSD:PortCH0(29)\ (fixed)
IO_1@[IOP=(4)][IoId=(1)] : \CSD:PortCH0(3)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \CSD:PortCH0(4)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \CSD:PortCH0(5)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \CSD:PortCH0(6)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \CSD:PortCH0(7)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \CSD:PortCH0(8)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CSD:PortCH0(9)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CSD:BufCH0\
Comparator[2]@[FFB(Comparator,2)] : \CSD:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CSD:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 64% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Analog Placement Results:
[IOP=(12)][IoId=(0)] : Disp_COM(0) (fixed)
[IOP=(12)][IoId=(1)] : Disp_COM(1) (fixed)
[IOP=(12)][IoId=(2)] : Disp_COM(2) (fixed)
[IOP=(12)][IoId=(3)] : Disp_COM(3) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Disp_COM_SIOREF_0 (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Disp_COM_SIOREF_1 (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Disp_COM_SIOREF_2 (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Disp_COM_SIOREF_3 (fixed)
IO_3@[IOP=(5)][IoId=(3)] : ExtFP_DAT(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SD_CS(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : SD_MISO(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : SD_MOSI(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SD_SCLK(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW_Input_Ext(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SW_Panel_OnOff(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SwLED_BRT(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SwLED_CLK(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SwLED_DAT(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SwLED_LAT(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : UART_RX(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : UART_TX(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \CSD:CmodCH0(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \CSD:PortCH0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \CSD:PortCH0(1)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \CSD:PortCH0(10)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \CSD:PortCH0(11)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : \CSD:PortCH0(12)\ (fixed)
IO_3@[IOP=(4)][IoId=(3)] : \CSD:PortCH0(13)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \CSD:PortCH0(14)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \CSD:PortCH0(15)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \CSD:PortCH0(16)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \CSD:PortCH0(17)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \CSD:PortCH0(18)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \CSD:PortCH0(19)\ (fixed)
IO_0@[IOP=(4)][IoId=(0)] : \CSD:PortCH0(2)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \CSD:PortCH0(20)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \CSD:PortCH0(21)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CSD:PortCH0(22)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \CSD:PortCH0(23)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CSD:PortCH0(24)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CSD:PortCH0(25)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \CSD:PortCH0(26)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \CSD:PortCH0(27)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \CSD:PortCH0(28)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \CSD:PortCH0(29)\ (fixed)
IO_1@[IOP=(4)][IoId=(1)] : \CSD:PortCH0(3)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \CSD:PortCH0(4)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \CSD:PortCH0(5)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \CSD:PortCH0(6)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \CSD:PortCH0(7)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \CSD:PortCH0(8)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CSD:PortCH0(9)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[1]@[FFB(CsAbuf,1)] : \CSD:BufCH0\
Comparator[0]@[FFB(Comparator,0)] : \CSD:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CSD:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 33s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CSD:Net_2072\ {
    amuxbusr
  }
  Net: \CSD:Net_1410_0\ {
    p3_6
  }
  Net: \CSD:Net_1410_1\ {
    p3_7
  }
  Net: \CSD:Net_1410_2\ {
    p4_0
  }
  Net: \CSD:Net_1410_3\ {
    p4_1
  }
  Net: \CSD:Net_1410_4\ {
    p0_0
  }
  Net: \CSD:Net_1410_5\ {
    p0_1
  }
  Net: \CSD:Net_1410_6\ {
    p0_2
  }
  Net: \CSD:Net_1410_7\ {
    p0_3
  }
  Net: \CSD:Net_1410_8\ {
    p0_4
  }
  Net: \CSD:Net_1410_9\ {
    p0_5
  }
  Net: \CSD:Net_1410_10\ {
    p0_6
  }
  Net: \CSD:Net_1410_11\ {
    p0_7
  }
  Net: \CSD:Net_1410_12\ {
    p4_2
  }
  Net: \CSD:Net_1410_13\ {
    p4_3
  }
  Net: \CSD:Net_1410_14\ {
    p4_4
  }
  Net: \CSD:Net_1410_15\ {
    p4_5
  }
  Net: \CSD:Net_1410_16\ {
    p4_6
  }
  Net: \CSD:Net_1410_17\ {
    p4_7
  }
  Net: \CSD:Net_1410_18\ {
    p6_0
  }
  Net: \CSD:Net_1410_19\ {
    p6_1
  }
  Net: \CSD:Net_1410_20\ {
    p6_2
  }
  Net: \CSD:Net_1410_21\ {
    p6_3
  }
  Net: \CSD:Net_1410_22\ {
    p15_4
  }
  Net: \CSD:Net_1410_23\ {
    p15_5
  }
  Net: \CSD:Net_1410_24\ {
    p2_0
  }
  Net: \CSD:Net_1410_25\ {
    p2_1
  }
  Net: \CSD:Net_1410_26\ {
    p3_5
  }
  Net: \CSD:Net_1410_27\ {
    p3_4
  }
  Net: \CSD:Net_1410_28\ {
    p3_3
  }
  Net: \CSD:Net_1410_29\ {
    p3_2
  }
  Net: \CSD:Net_2149\ {
    p3_1
    agr5_x_p3_1
    agr5
    agr5_x_sar_1_vplus
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agr0_x_capsense_1_vin
    capsense_1_vin
  }
  Net: \CSD:Net_282\ {
    comp_0_vplus
  }
  Net: \CSD:Net_1425\ {
    vidac_0_iout
  }
  Net: \CSD:Net_2129\ {
    common_vref_1024
    capsense_1_vref_1024
    capsense_1_vref_x_capsense_1_vref_1024
    capsense_1_vref
    comp_02_vref_1024
    comp_0_vminus_x_comp_02_vref_1024
    comp_0_vminus
  }
  Net: \CSD:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CSD:AMuxCH0\ {
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_comp_0_vplus
    amuxbusr_x_p3_4
    amuxbusr_x_p3_3
    amuxbusl_x_p0_7
    amuxbusl_x_p4_7
    amuxbusl_x_p0_1
    amuxbusl_x_p0_6
    amuxbusr_x_p3_2
    amuxbusl_x_vidac_0_iout
    amuxbusl_x_p0_5
    amuxbusl_x_p0_3
    amuxbusr_x_p3_5
    amuxbusl_x_p0_4
    amuxbusr_x_p3_7
    amuxbusr_x_p3_6
    amuxbusl_x_p15_4
    amuxbusl_x_p2_0
    amuxbusl_x_p4_6
    amuxbusl_x_p4_4
    amuxbusl_x_p4_3
    amuxbusl_x_p6_0
    amuxbusl_x_p4_2
    amuxbusl_x_p4_0
    amuxbusl_x_p15_5
    amuxbusl_x_p2_1
    amuxbusl_x_p4_5
    amuxbusl_x_p0_2
    amuxbusl_x_p4_1
    amuxbusl_x_p6_1
    amuxbusl_x_p0_0
    amuxbusl_x_p6_2
    amuxbusl_x_p6_3
    amuxbusr_x_p3_1
    comp_0_vplus
    p3_4
    p3_3
    p0_7
    p4_7
    p0_1
    p0_6
    p3_2
    vidac_0_iout
    p0_5
    p0_3
    p3_5
    p0_4
    p3_7
    p3_6
    p15_4
    p2_0
    p4_6
    p4_4
    p4_3
    p6_0
    p4_2
    p4_0
    p15_5
    p2_1
    p4_5
    p0_2
    p4_1
    p6_1
    p0_0
    p6_2
    p6_3
    p3_1
  }
}
Map of item to net {
  p3_1                                             -> \CSD:Net_2149\
  agr5_x_p3_1                                      -> \CSD:Net_2149\
  agr5                                             -> \CSD:Net_2149\
  agr5_x_sar_1_vplus                               -> \CSD:Net_2149\
  sar_1_vplus                                      -> \CSD:Net_2149\
  agr0_x_sar_1_vplus                               -> \CSD:Net_2149\
  agr0                                             -> \CSD:Net_2149\
  agr0_x_capsense_1_vin                            -> \CSD:Net_2149\
  capsense_1_vin                                   -> \CSD:Net_2149\
  common_vref_1024                                 -> \CSD:Net_2129\
  capsense_1_vref_1024                             -> \CSD:Net_2129\
  capsense_1_vref_x_capsense_1_vref_1024           -> \CSD:Net_2129\
  capsense_1_vref                                  -> \CSD:Net_2129\
  comp_02_vref_1024                                -> \CSD:Net_2129\
  comp_0_vminus_x_comp_02_vref_1024                -> \CSD:Net_2129\
  comp_0_vminus                                    -> \CSD:Net_2129\
  amuxbusr                                         -> \CSD:Net_2072\
  p3_6                                             -> \CSD:Net_1410_0\
  p3_7                                             -> \CSD:Net_1410_1\
  p4_0                                             -> \CSD:Net_1410_2\
  p4_1                                             -> \CSD:Net_1410_3\
  p0_0                                             -> \CSD:Net_1410_4\
  p0_1                                             -> \CSD:Net_1410_5\
  p0_2                                             -> \CSD:Net_1410_6\
  p0_3                                             -> \CSD:Net_1410_7\
  p0_4                                             -> \CSD:Net_1410_8\
  p0_5                                             -> \CSD:Net_1410_9\
  p0_6                                             -> \CSD:Net_1410_10\
  p0_7                                             -> \CSD:Net_1410_11\
  p4_2                                             -> \CSD:Net_1410_12\
  p4_3                                             -> \CSD:Net_1410_13\
  p4_4                                             -> \CSD:Net_1410_14\
  p4_5                                             -> \CSD:Net_1410_15\
  p4_6                                             -> \CSD:Net_1410_16\
  p4_7                                             -> \CSD:Net_1410_17\
  p6_0                                             -> \CSD:Net_1410_18\
  p6_1                                             -> \CSD:Net_1410_19\
  p6_2                                             -> \CSD:Net_1410_20\
  p6_3                                             -> \CSD:Net_1410_21\
  p15_4                                            -> \CSD:Net_1410_22\
  p15_5                                            -> \CSD:Net_1410_23\
  p2_0                                             -> \CSD:Net_1410_24\
  p2_1                                             -> \CSD:Net_1410_25\
  p3_5                                             -> \CSD:Net_1410_26\
  p3_4                                             -> \CSD:Net_1410_27\
  p3_3                                             -> \CSD:Net_1410_28\
  p3_2                                             -> \CSD:Net_1410_29\
  comp_0_vplus                                     -> \CSD:Net_282\
  vidac_0_iout                                     -> \CSD:Net_1425\
  amuxbusl_x_amuxbusr                              -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl                                         -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_comp_0_vplus                          -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_4                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_3                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_7                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_7                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_1                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_6                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_2                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_vidac_0_iout                          -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_5                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_3                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_5                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_4                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_7                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_6                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p15_4                                 -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p2_0                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_6                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_4                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_3                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p6_0                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_2                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_0                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p15_5                                 -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p2_1                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_5                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_2                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p4_1                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p6_1                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p0_0                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p6_2                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusl_x_p6_3                                  -> AmuxNet::\CSD:AMuxCH0\
  amuxbusr_x_p3_1                                  -> AmuxNet::\CSD:AMuxCH0\
}
Mux Info {
  Mux: \CSD:AMuxCH0\ {
     Mouth: \CSD:Net_2072\
     Guts:  AmuxNet::\CSD:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CSD:Net_1410_0\
      Outer: amuxbusr_x_p3_6
      Inner: __open__
      Path {
        p3_6
        amuxbusr_x_p3_6
        amuxbusr
      }
    }
    Arm: 1 {
      Net:   \CSD:Net_1410_1\
      Outer: amuxbusr_x_p3_7
      Inner: __open__
      Path {
        p3_7
        amuxbusr_x_p3_7
        amuxbusr
      }
    }
    Arm: 2 {
      Net:   \CSD:Net_1410_2\
      Outer: amuxbusl_x_p4_0
      Inner: __open__
      Path {
        p4_0
        amuxbusl_x_p4_0
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 3 {
      Net:   \CSD:Net_1410_3\
      Outer: amuxbusl_x_p4_1
      Inner: __open__
      Path {
        p4_1
        amuxbusl_x_p4_1
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 4 {
      Net:   \CSD:Net_1410_4\
      Outer: amuxbusl_x_p0_0
      Inner: __open__
      Path {
        p0_0
        amuxbusl_x_p0_0
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 5 {
      Net:   \CSD:Net_1410_5\
      Outer: amuxbusl_x_p0_1
      Inner: __open__
      Path {
        p0_1
        amuxbusl_x_p0_1
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 6 {
      Net:   \CSD:Net_1410_6\
      Outer: amuxbusl_x_p0_2
      Inner: __open__
      Path {
        p0_2
        amuxbusl_x_p0_2
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 7 {
      Net:   \CSD:Net_1410_7\
      Outer: amuxbusl_x_p0_3
      Inner: __open__
      Path {
        p0_3
        amuxbusl_x_p0_3
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 8 {
      Net:   \CSD:Net_1410_8\
      Outer: amuxbusl_x_p0_4
      Inner: __open__
      Path {
        p0_4
        amuxbusl_x_p0_4
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 9 {
      Net:   \CSD:Net_1410_9\
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 10 {
      Net:   \CSD:Net_1410_10\
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 11 {
      Net:   \CSD:Net_1410_11\
      Outer: amuxbusl_x_p0_7
      Inner: __open__
      Path {
        p0_7
        amuxbusl_x_p0_7
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 12 {
      Net:   \CSD:Net_1410_12\
      Outer: amuxbusl_x_p4_2
      Inner: __open__
      Path {
        p4_2
        amuxbusl_x_p4_2
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 13 {
      Net:   \CSD:Net_1410_13\
      Outer: amuxbusl_x_p4_3
      Inner: __open__
      Path {
        p4_3
        amuxbusl_x_p4_3
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 14 {
      Net:   \CSD:Net_1410_14\
      Outer: amuxbusl_x_p4_4
      Inner: __open__
      Path {
        p4_4
        amuxbusl_x_p4_4
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 15 {
      Net:   \CSD:Net_1410_15\
      Outer: amuxbusl_x_p4_5
      Inner: __open__
      Path {
        p4_5
        amuxbusl_x_p4_5
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 16 {
      Net:   \CSD:Net_1410_16\
      Outer: amuxbusl_x_p4_6
      Inner: __open__
      Path {
        p4_6
        amuxbusl_x_p4_6
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 17 {
      Net:   \CSD:Net_1410_17\
      Outer: amuxbusl_x_p4_7
      Inner: __open__
      Path {
        p4_7
        amuxbusl_x_p4_7
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 18 {
      Net:   \CSD:Net_1410_18\
      Outer: amuxbusl_x_p6_0
      Inner: __open__
      Path {
        p6_0
        amuxbusl_x_p6_0
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 19 {
      Net:   \CSD:Net_1410_19\
      Outer: amuxbusl_x_p6_1
      Inner: __open__
      Path {
        p6_1
        amuxbusl_x_p6_1
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 20 {
      Net:   \CSD:Net_1410_20\
      Outer: amuxbusl_x_p6_2
      Inner: __open__
      Path {
        p6_2
        amuxbusl_x_p6_2
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 21 {
      Net:   \CSD:Net_1410_21\
      Outer: amuxbusl_x_p6_3
      Inner: __open__
      Path {
        p6_3
        amuxbusl_x_p6_3
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 22 {
      Net:   \CSD:Net_1410_22\
      Outer: amuxbusl_x_p15_4
      Inner: __open__
      Path {
        p15_4
        amuxbusl_x_p15_4
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 23 {
      Net:   \CSD:Net_1410_23\
      Outer: amuxbusl_x_p15_5
      Inner: __open__
      Path {
        p15_5
        amuxbusl_x_p15_5
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 24 {
      Net:   \CSD:Net_1410_24\
      Outer: amuxbusl_x_p2_0
      Inner: __open__
      Path {
        p2_0
        amuxbusl_x_p2_0
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 25 {
      Net:   \CSD:Net_1410_25\
      Outer: amuxbusl_x_p2_1
      Inner: __open__
      Path {
        p2_1
        amuxbusl_x_p2_1
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 26 {
      Net:   \CSD:Net_1410_26\
      Outer: amuxbusr_x_p3_5
      Inner: __open__
      Path {
        p3_5
        amuxbusr_x_p3_5
        amuxbusr
      }
    }
    Arm: 27 {
      Net:   \CSD:Net_1410_27\
      Outer: amuxbusr_x_p3_4
      Inner: __open__
      Path {
        p3_4
        amuxbusr_x_p3_4
        amuxbusr
      }
    }
    Arm: 28 {
      Net:   \CSD:Net_1410_28\
      Outer: amuxbusr_x_p3_3
      Inner: __open__
      Path {
        p3_3
        amuxbusr_x_p3_3
        amuxbusr
      }
    }
    Arm: 29 {
      Net:   \CSD:Net_1410_29\
      Outer: amuxbusr_x_p3_2
      Inner: __open__
      Path {
        p3_2
        amuxbusr_x_p3_2
        amuxbusr
      }
    }
    Arm: 30 {
      Net:   \CSD:Net_2149\
      Outer: amuxbusr_x_p3_1
      Inner: __open__
      Path {
        p3_1
        amuxbusr_x_p3_1
        amuxbusr
      }
    }
    Arm: 31 {
      Net:   \CSD:Net_282\
      Outer: amuxbusl_x_comp_0_vplus
      Inner: __open__
      Path {
        comp_0_vplus
        amuxbusl_x_comp_0_vplus
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
    Arm: 32 {
      Net:   \CSD:Net_1425\
      Outer: amuxbusl_x_vidac_0_iout
      Inner: __open__
      Path {
        vidac_0_iout
        amuxbusl_x_vidac_0_iout
        amuxbusl
        amuxbusl_x_amuxbusr
        amuxbusr
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.05
                   Pterms :            5.36
               Macrocells :            2.73
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.284ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 875, final cost is 875 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.50 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
            + \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              !\SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              \SD_SPI:BSPIM:load_cond\
        );
        Output = \SD_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\
        );
        Output = \SD_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SD_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD_SPI:Net_276\ ,
        cs_addr_2 => \SD_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SD_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SD_SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SD_SPI:BSPIM:load_rx_data\ ,
        so_comb => \SD_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD_SPI:Net_276\ ,
        status_6 => \SD_SPI:BSPIM:rx_status_6\ ,
        status_5 => \SD_SPI:BSPIM:rx_status_5\ ,
        status_4 => \SD_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:count_4\ * 
              !\SD_SPI:BSPIM:count_3\ * !\SD_SPI:BSPIM:count_2\ * 
              \SD_SPI:BSPIM:count_1\ * !\SD_SPI:BSPIM:count_0\ * 
              !\SD_SPI:BSPIM:ld_ident\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              \SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:ld_ident\
        );
        Output = \SD_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * \SD_SPI:BSPIM:count_1\ * 
              !\SD_SPI:BSPIM:count_0\ * !\SD_SPI:BSPIM:ld_ident\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:mosi_from_dp\
            + !\SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:count_4\ * !\SD_SPI:BSPIM:count_3\ * 
              !\SD_SPI:BSPIM:count_2\ * !\SD_SPI:BSPIM:count_1\ * 
              \SD_SPI:BSPIM:count_0\ * \SD_SPI:BSPIM:rx_status_4\
        );
        Output = \SD_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SD_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD_SPI:Net_276\ ,
        enable => \SD_SPI:BSPIM:cnt_enable\ ,
        count_6 => \SD_SPI:BSPIM:count_6\ ,
        count_5 => \SD_SPI:BSPIM:count_5\ ,
        count_4 => \SD_SPI:BSPIM:count_4\ ,
        count_3 => \SD_SPI:BSPIM:count_3\ ,
        count_2 => \SD_SPI:BSPIM:count_2\ ,
        count_1 => \SD_SPI:BSPIM:count_1\ ,
        count_0 => \SD_SPI:BSPIM:count_0\ ,
        tc => \SD_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1804, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * !Net_1804
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * !Net_1804
            + \SD_SPI:BSPIM:state_1\ * \SD_SPI:BSPIM:state_0\ * !Net_1804
        );
        Output = Net_1804 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:ClockGen:tmp_ppulse_reg\ * !\CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CSD:ClockGen:clock_detect_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CSD:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:ClockGen:control_4\ * \CSD:ClockGen:tmp_ppulse_reg\
            + \CSD:ClockGen:control_4\ * \CSD:ClockGen:cmsb_reg\
        );
        Output = \CSD:PreChargeClk\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:ClockGen:sC8:PRSdp:u0\
    PORT MAP (
        clock => \CSD:clk\ ,
        cs_addr_2 => \CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CSD:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CSD:ClockGen:cmsb_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD_SPI:Net_276\ ,
        status_4 => \SD_SPI:BSPIM:tx_status_4\ ,
        status_3 => \SD_SPI:BSPIM:load_rx_data\ ,
        status_2 => \SD_SPI:BSPIM:tx_status_2\ ,
        status_1 => \SD_SPI:BSPIM:tx_status_1\ ,
        status_0 => \SD_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CSD:ClockGen:ppulse_equal\ * !\CSD:ClockGen:ppulse_less\
        );
        Output = \CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * !\SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
            + \SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\ * 
              !\SD_SPI:BSPIM:state_0\ * \SD_SPI:BSPIM:cnt_enable\
        );
        Output = \SD_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPI:BSPIM:state_2\ * \SD_SPI:BSPIM:state_1\
            + \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\
            + !\SD_SPI:BSPIM:state_1\ * !\SD_SPI:BSPIM:state_0\ * 
              !\SD_SPI:BSPIM:tx_status_1\
        );
        Output = \SD_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPI:BSPIM:state_2\ * !\SD_SPI:BSPIM:state_1\ * 
              \SD_SPI:BSPIM:state_0\
        );
        Output = \SD_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CSD:clk\ ,
        cs_addr_1 => \CSD:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CSD:ClockGen:inter_reset\ ,
        z0_comb => \CSD:ClockGen:cs_addr_1\ ,
        ce1_comb => \CSD:ClockGen:ppulse_equal\ ,
        cl1_comb => \CSD:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:cmp_in_inv\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:Cmp_CH0\
        );
        Output = \CSD:MeasureCH0:cmp_in_inv\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\CSD:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CSD:clk\ ,
        in => \CSD:MeasureCH0:cmp_in_inv\ ,
        out => \CSD:IdacCH0:Net_123\ ,
        clk_en => \CSD:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CSD:DigitalClk\)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CSD:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw0\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * \CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:MeasureCH0:zw0\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =UART_RX(0)_SYNC
    PORT MAP (
        in => Net_2654 ,
        out => Net_2654_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\CSD:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CSD:clk\ ,
        reset => \CSD:ClockGen:inter_reset\ ,
        tc => \CSD:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2649, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2649 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CSD:Net_1603\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * !\CSD:mrst\ * 
              \CSD:MeasureCH0:wndState_2\ * !\CSD:MeasureCH0:wndState_1\ * 
              !\CSD:MeasureCH0:wndState_0\ * !\CSD:Net_1603\
            + !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              \CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\ * \CSD:ClockGen:control_2\ * 
              \CSD:ClockGen:cstate_2\
        );
        Output = \CSD:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CSD:DigitalClk\ * !\CSD:mrst\ * !\CSD:MeasureCH0:wndState_2\ * 
              \CSD:MeasureCH0:wndState_1\ * !\CSD:MeasureCH0:wndState_0\ * 
              !\CSD:Net_1603\
        );
        Output = \CSD:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CSD:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CSD:clk\ ,
        cs_addr_2 => \CSD:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CSD:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CSD:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CSD:MeasureCH0:zw0\ ,
        z1_comb => \CSD:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_654, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_618
        );
        Output = Net_654 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_652, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_612
        );
        Output = Net_652 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_651, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_313
        );
        Output = Net_651 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_2654_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_2654_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Disp_COM_Sel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Disp_COM_Sel:control_7\ ,
        control_6 => \Disp_COM_Sel:control_6\ ,
        control_5 => \Disp_COM_Sel:control_5\ ,
        control_4 => \Disp_COM_Sel:control_4\ ,
        control_3 => Net_618 ,
        control_2 => Net_615 ,
        control_1 => Net_612 ,
        control_0 => Net_313 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc1\ * \CSD:MeasureCH0:wndState_2\
            + \CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw0\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:IdacCH0:Net_123\ * !\CSD:MeasureCH0:zw1\ * 
              \CSD:MeasureCH0:zc0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CSD:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CSD:clk\ ,
        cs_addr_2 => \CSD:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CSD:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CSD:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CSD:MeasureCH0:zc0\ ,
        z1_comb => \CSD:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CSD:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CSD:clk\ ,
        control_7 => \CSD:ClockGen:control_7\ ,
        control_6 => \CSD:ClockGen:control_6\ ,
        control_5 => \CSD:ClockGen:control_5\ ,
        control_4 => \CSD:ClockGen:control_4\ ,
        control_3 => \CSD:ClockGen:control_3\ ,
        control_2 => \CSD:ClockGen:control_2\ ,
        control_1 => \CSD:ClockGen:control_1\ ,
        control_0 => \CSD:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_2654_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              \UART:BUART:rx_last\ * !Net_2654_SYNCOUT
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:rx_address_detected\ * 
              !Net_2654_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CSD:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * \CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * \CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CSD:mrst\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:mrst\ * \CSD:ClockGen:inter_reset\ * 
              !\CSD:ClockGen:cstate_2\
            + \CSD:mrst\ * !\CSD:ClockGen:control_1\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CSD:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CSD:mrst\ * \CSD:ClockGen:control_0\ * 
              !\CSD:ClockGen:inter_reset\ * !\CSD:ClockGen:cstate_2\
        );
        Output = \CSD:ClockGen:inter_reset\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_653, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314 * Net_615
        );
        Output = Net_653 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CSD:MeasureCH0:zw0\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
            + !\CSD:MeasureCH0:zw1\ * \CSD:MeasureCH0:wndState_2\ * 
              !\CSD:MeasureCH0:wndState_0\
        );
        Output = \CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\CSD:IsrCH0\
        PORT MAP (
            interrupt => \CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3318 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\USBUART:ep1\
        PORT MAP (
            dmareq => \USBUART:dma_req_0\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\USBUART:ep2\
        PORT MAP (
            dmareq => \USBUART:dma_req_1\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =\USBUART:ep3\
        PORT MAP (
            dmareq => \USBUART:dma_req_2\ ,
            termin => \USBUART:Net_824\ ,
            termout => \USBUART:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:PortCH0(4)\
    Attributes:
        Alias: InstField_1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(4)\__PA ,
        pad => \CSD:PortCH0(4)_PAD\ ,
        analog_term => \CSD:Net_1410_4\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CSD:PortCH0(5)\
    Attributes:
        Alias: InstField_2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(5)\__PA ,
        pad => \CSD:PortCH0(5)_PAD\ ,
        analog_term => \CSD:Net_1410_5\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:PortCH0(6)\
    Attributes:
        Alias: Bit_0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(6)\__PA ,
        pad => \CSD:PortCH0(6)_PAD\ ,
        analog_term => \CSD:Net_1410_6\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CSD:PortCH0(7)\
    Attributes:
        Alias: Bit_1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(7)\__PA ,
        pad => \CSD:PortCH0(7)_PAD\ ,
        analog_term => \CSD:Net_1410_7\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CSD:PortCH0(8)\
    Attributes:
        Alias: Bit_2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(8)\__PA ,
        pad => \CSD:PortCH0(8)_PAD\ ,
        analog_term => \CSD:Net_1410_8\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(9)\
    Attributes:
        Alias: Bit_3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(9)\__PA ,
        pad => \CSD:PortCH0(9)_PAD\ ,
        analog_term => \CSD:Net_1410_9\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CSD:PortCH0(10)\
    Attributes:
        Alias: Bit_4__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(10)\__PA ,
        pad => \CSD:PortCH0(10)_PAD\ ,
        analog_term => \CSD:Net_1410_10\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CSD:PortCH0(11)\
    Attributes:
        Alias: Bit_5__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(11)\__PA ,
        pad => \CSD:PortCH0(11)_PAD\ ,
        analog_term => \CSD:Net_1410_11\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = SwLED_BRT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SwLED_BRT(0)__PA ,
        input => Net_2323 ,
        pad => SwLED_BRT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW_Panel_OnOff(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_Panel_OnOff(0)__PA ,
        pad => SW_Panel_OnOff(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:PortCH0(24)\
    Attributes:
        Alias: SingStep_T__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(24)\__PA ,
        pad => \CSD:PortCH0(24)_PAD\ ,
        analog_term => \CSD:Net_1410_24\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CSD:PortCH0(25)\
    Attributes:
        Alias: SingInst_T__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(25)\__PA ,
        pad => \CSD:PortCH0(25)_PAD\ ,
        analog_term => \CSD:Net_1410_25\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW_Input_Ext(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_Input_Ext(0)__PA ,
        pad => SW_Input_Ext(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CSD:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:CmodCH0(0)\__PA ,
        analog_term => \CSD:Net_2149\ ,
        pad => \CSD:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:PortCH0(29)\
    Attributes:
        Alias: UI_OK__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(29)\__PA ,
        pad => \CSD:PortCH0(29)_PAD\ ,
        analog_term => \CSD:Net_1410_29\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CSD:PortCH0(28)\
    Attributes:
        Alias: UI_Down__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(28)\__PA ,
        pad => \CSD:PortCH0(28)_PAD\ ,
        analog_term => \CSD:Net_1410_28\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CSD:PortCH0(27)\
    Attributes:
        Alias: UI_Up__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(27)\__PA ,
        pad => \CSD:PortCH0(27)_PAD\ ,
        analog_term => \CSD:Net_1410_27\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(26)\
    Attributes:
        Alias: UI_Menu__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(26)\__PA ,
        pad => \CSD:PortCH0(26)_PAD\ ,
        analog_term => \CSD:Net_1410_26\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CSD:PortCH0(0)\
    Attributes:
        Alias: DataField_0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(0)\__PA ,
        pad => \CSD:PortCH0(0)_PAD\ ,
        analog_term => \CSD:Net_1410_0\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CSD:PortCH0(1)\
    Attributes:
        Alias: DataField_1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(1)\__PA ,
        pad => \CSD:PortCH0(1)_PAD\ ,
        analog_term => \CSD:Net_1410_1\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:PortCH0(2)\
    Attributes:
        Alias: DataField_2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(2)\__PA ,
        pad => \CSD:PortCH0(2)_PAD\ ,
        analog_term => \CSD:Net_1410_2\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CSD:PortCH0(3)\
    Attributes:
        Alias: InstField_0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(3)\__PA ,
        pad => \CSD:PortCH0(3)_PAD\ ,
        analog_term => \CSD:Net_1410_3\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:PortCH0(12)\
    Attributes:
        Alias: Bit_6__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(12)\__PA ,
        pad => \CSD:PortCH0(12)_PAD\ ,
        analog_term => \CSD:Net_1410_12\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CSD:PortCH0(13)\
    Attributes:
        Alias: Bit_7__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(13)\__PA ,
        pad => \CSD:PortCH0(13)_PAD\ ,
        analog_term => \CSD:Net_1410_13\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CSD:PortCH0(14)\
    Attributes:
        Alias: Bit_8__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(14)\__PA ,
        pad => \CSD:PortCH0(14)_PAD\ ,
        analog_term => \CSD:Net_1410_14\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(15)\
    Attributes:
        Alias: Bit_9__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(15)\__PA ,
        pad => \CSD:PortCH0(15)_PAD\ ,
        analog_term => \CSD:Net_1410_15\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CSD:PortCH0(16)\
    Attributes:
        Alias: Bit_10__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(16)\__PA ,
        pad => \CSD:PortCH0(16)_PAD\ ,
        analog_term => \CSD:Net_1410_16\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CSD:PortCH0(17)\
    Attributes:
        Alias: Bit_11__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(17)\__PA ,
        pad => \CSD:PortCH0(17)_PAD\ ,
        analog_term => \CSD:Net_1410_17\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SwLED_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SwLED_CLK(0)__PA ,
        pad => SwLED_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SwLED_LAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SwLED_LAT(0)__PA ,
        pad => SwLED_LAT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SwLED_DAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SwLED_DAT(0)__PA ,
        pad => SwLED_DAT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ExtFP_DAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExtFP_DAT(0)__PA ,
        pad => ExtFP_DAT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_SCLK(0)__PA ,
        input => Net_25 ,
        pad => SD_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        input => Net_23 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_19 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:PortCH0(18)\
    Attributes:
        Alias: Start_M__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(18)\__PA ,
        pad => \CSD:PortCH0(18)_PAD\ ,
        analog_term => \CSD:Net_1410_18\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CSD:PortCH0(19)\
    Attributes:
        Alias: LoadAdd_M__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(19)\__PA ,
        pad => \CSD:PortCH0(19)_PAD\ ,
        analog_term => \CSD:Net_1410_19\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:PortCH0(20)\
    Attributes:
        Alias: Dep_MN__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(20)\__PA ,
        pad => \CSD:PortCH0(20)_PAD\ ,
        analog_term => \CSD:Net_1410_20\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CSD:PortCH0(21)\
    Attributes:
        Alias: Exam_M__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(21)\__PA ,
        pad => \CSD:PortCH0(21)_PAD\ ,
        analog_term => \CSD:Net_1410_21\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_TX(0)__PA ,
        input => Net_2649 ,
        pad => UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_RX(0)__PA ,
        fb => Net_2654 ,
        pad => UART_RX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Disp_COM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Disp_COM(0)__PA ,
        input => Net_651 ,
        pad => Disp_COM(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Disp_COM(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Disp_COM(1)__PA ,
        input => Net_652 ,
        pad => Disp_COM(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Disp_COM(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Disp_COM(2)__PA ,
        input => Net_653 ,
        pad => Disp_COM(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Disp_COM(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Disp_COM(3)__PA ,
        input => Net_654 ,
        pad => Disp_COM(3)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Disp_COM_net_3 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Disp_COM_net_3 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = \CSD:PortCH0(22)\
    Attributes:
        Alias: Cont_M__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(22)\__PA ,
        pad => \CSD:PortCH0(22)_PAD\ ,
        analog_term => \CSD:Net_1410_22\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:PortCH0(23)\
    Attributes:
        Alias: Stop_M__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLUP
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:PortCH0(23)\__PA ,
        pad => \CSD:PortCH0(23)_PAD\ ,
        analog_term => \CSD:Net_1410_23\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CSD:PreChargeClk\ ,
            lft => \CSD:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SD_SPI:Net_276\ ,
            dclk_0 => \SD_SPI:Net_276_local\ ,
            dclk_glb_1 => \CSD:clk\ ,
            dclk_1 => \CSD:clk_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\CSD:CompCH0:ctComp\
        PORT MAP (
            vplus => \CSD:Net_282\ ,
            vminus => \CSD:Net_2129\ ,
            out => \CSD:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Disp_BrtPWM:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Disp_BrtPWM:Net_63\ ,
            cmp => Net_314 ,
            irq => \Disp_BrtPWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\LED_BrtPWM:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \LED_BrtPWM:Net_63\ ,
            cmp => Net_2323 ,
            irq => \LED_BrtPWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3318 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\CSD:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CSD:IdacCH0:Net_123\ ,
            vout => \CSD:IdacCH0:Net_124\ ,
            iout => \CSD:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
CapSense Buffer group 0: 
    CapSense Buffer @ [FFB(CsAbuf,1)]: 
    csabufcell: Name =\CSD:BufCH0\
        PORT MAP (
            vchan => \CSD:Net_2149\ ,
            vref => \CSD:Net_2129\ ,
            vout => \CSD:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CSD:VrefRefCH0\
        PORT MAP (
            vout => \CSD:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CSD:AMuxCH0\
        PORT MAP (
            muxin_32 => \CSD:Net_1425\ ,
            muxin_31 => \CSD:Net_282\ ,
            muxin_30 => \CSD:Net_2149\ ,
            muxin_29 => \CSD:Net_1410_29\ ,
            muxin_28 => \CSD:Net_1410_28\ ,
            muxin_27 => \CSD:Net_1410_27\ ,
            muxin_26 => \CSD:Net_1410_26\ ,
            muxin_25 => \CSD:Net_1410_25\ ,
            muxin_24 => \CSD:Net_1410_24\ ,
            muxin_23 => \CSD:Net_1410_23\ ,
            muxin_22 => \CSD:Net_1410_22\ ,
            muxin_21 => \CSD:Net_1410_21\ ,
            muxin_20 => \CSD:Net_1410_20\ ,
            muxin_19 => \CSD:Net_1410_19\ ,
            muxin_18 => \CSD:Net_1410_18\ ,
            muxin_17 => \CSD:Net_1410_17\ ,
            muxin_16 => \CSD:Net_1410_16\ ,
            muxin_15 => \CSD:Net_1410_15\ ,
            muxin_14 => \CSD:Net_1410_14\ ,
            muxin_13 => \CSD:Net_1410_13\ ,
            muxin_12 => \CSD:Net_1410_12\ ,
            muxin_11 => \CSD:Net_1410_11\ ,
            muxin_10 => \CSD:Net_1410_10\ ,
            muxin_9 => \CSD:Net_1410_9\ ,
            muxin_8 => \CSD:Net_1410_8\ ,
            muxin_7 => \CSD:Net_1410_7\ ,
            muxin_6 => \CSD:Net_1410_6\ ,
            muxin_5 => \CSD:Net_1410_5\ ,
            muxin_4 => \CSD:Net_1410_4\ ,
            muxin_3 => \CSD:Net_1410_3\ ,
            muxin_2 => \CSD:Net_1410_2\ ,
            muxin_1 => \CSD:Net_1410_1\ ,
            muxin_0 => \CSD:Net_1410_0\ ,
            vout => \CSD:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000000000000000000000000"
            muxin_width = 33
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(4)\ | Analog(\CSD:Net_1410_4\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(5)\ | Analog(\CSD:Net_1410_5\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(6)\ | Analog(\CSD:Net_1410_6\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(7)\ | Analog(\CSD:Net_1410_7\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(8)\ | Analog(\CSD:Net_1410_8\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(9)\ | Analog(\CSD:Net_1410_9\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(10)\ | Analog(\CSD:Net_1410_10\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(11)\ | Analog(\CSD:Net_1410_11\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      SwLED_BRT(0) | In(Net_2323)
     |   7 |     * |      NONE |         CMOS_OUT | SW_Panel_OnOff(0) | 
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(24)\ | Analog(\CSD:Net_1410_24\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(25)\ | Analog(\CSD:Net_1410_25\)
     |   2 |     * |      NONE |         CMOS_OUT |   SW_Input_Ext(0) | 
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |  \CSD:CmodCH0(0)\ | Analog(\CSD:Net_2149\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(29)\ | Analog(\CSD:Net_1410_29\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(28)\ | Analog(\CSD:Net_1410_28\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(27)\ | Analog(\CSD:Net_1410_27\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(26)\ | Analog(\CSD:Net_1410_26\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(0)\ | Analog(\CSD:Net_1410_0\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(1)\ | Analog(\CSD:Net_1410_1\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(2)\ | Analog(\CSD:Net_1410_2\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  \CSD:PortCH0(3)\ | Analog(\CSD:Net_1410_3\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(12)\ | Analog(\CSD:Net_1410_12\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(13)\ | Analog(\CSD:Net_1410_13\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(14)\ | Analog(\CSD:Net_1410_14\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(15)\ | Analog(\CSD:Net_1410_15\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(16)\ | Analog(\CSD:Net_1410_16\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(17)\ | Analog(\CSD:Net_1410_17\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      SwLED_CLK(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      SwLED_LAT(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      SwLED_DAT(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      ExtFP_DAT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          SD_CS(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        SD_SCLK(0) | In(Net_25)
     |   6 |     * |      NONE |         CMOS_OUT |        SD_MOSI(0) | In(Net_23)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        SD_MISO(0) | FB(Net_19)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
   6 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(18)\ | Analog(\CSD:Net_1410_18\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(19)\ | Analog(\CSD:Net_1410_19\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(20)\ | Analog(\CSD:Net_1410_20\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(21)\ | Analog(\CSD:Net_1410_21\)
     |   6 |     * |      NONE |         CMOS_OUT |        UART_TX(0) | In(Net_2649)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        UART_RX(0) | FB(Net_2654)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |       Disp_COM(0) | In(Net_651)
     |   1 |     * |      NONE |         CMOS_OUT |       Disp_COM(1) | In(Net_652)
     |   2 |     * |      NONE |         CMOS_OUT |       Disp_COM(2) | In(Net_653)
     |   3 |     * |      NONE |         CMOS_OUT |       Disp_COM(3) | In(Net_654)
-----+-----+-------+-----------+------------------+-------------------+---------------------------
  15 |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(22)\ | Analog(\CSD:Net_1410_22\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CSD:PortCH0(23)\ | Analog(\CSD:Net_1410_23\)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.010ms
Digital Placement phase: Elapsed time ==> 2s.277ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in pdp8_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.697ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 41s.072ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 41s.132ms
API generation phase: Elapsed time ==> 2s.581ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
