<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>data-logger: Defines and Type Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">data-logger
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">Defines and Type Definitions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Type definitions and defines for Cortex-M processor based devices.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Defines and Type Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="a00421.png" border="0" alt="" usemap="#a00421"/>
<map name="a00421" id="a00421">
<area shape="rect" id="node1" href="a00435.html" title="Type definitions for the Trace Port Interface (TPI) " alt="" coords="261,5,400,44"/>
<area shape="rect" id="node2" href="a00422.html" title="Core Register type definitions. " alt="" coords="265,68,397,107"/>
<area shape="rect" id="node3" href="a00428.html" title="Definitions for base addresses, unions, and structures. " alt="" coords="273,131,389,156"/>
<area shape="rect" id="node4" href="a00425.html" title="Type definitions for the System Timer Registers. " alt="" coords="264,180,398,219"/>
<area shape="rect" id="node5" href="a00423.html" title="Type definitions for the NVIC Registers. " alt="" coords="244,243,417,281"/>
<area shape="rect" id="node6" href="a00432.html" title="Type definitions for the System Control and ID Register not in the SCB. " alt="" coords="260,305,401,344"/>
<area shape="rect" id="node7" href="a00424.html" title="Type definitions for the System Control Block Registers. " alt="" coords="256,368,405,407"/>
<area shape="rect" id="node8" href="a00434.html" title="Type definitions for the Data Watchpoint and Trace (DWT) " alt="" coords="258,431,403,469"/>
<area shape="rect" id="node9" href="a00426.html" title="Cortex&#45;M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..." alt="" coords="254,493,407,532"/>
<area shape="rect" id="node10" href="a00433.html" title="Type definitions for the Instrumentation Trace Macrocell (ITM) " alt="" coords="256,556,406,595"/>
<area shape="rect" id="node12" href="a00427.html" title="Macros for use with bit field definitions (xxx_Pos, xxx_Msk). " alt="" coords="259,619,403,657"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:a00422"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00422.html">Status and Control Registers</a></td></tr>
<tr class="memdesc:a00422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Register type definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00423"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00423.html">Nested Vectored Interrupt Controller (NVIC)</a></td></tr>
<tr class="memdesc:a00423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the NVIC Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00424"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00424.html">System Control Block (SCB)</a></td></tr>
<tr class="memdesc:a00424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Control Block Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00425"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00425.html">System Tick Timer (SysTick)</a></td></tr>
<tr class="memdesc:a00425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Timer Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00426"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00426.html">Core Debug Registers (CoreDebug)</a></td></tr>
<tr class="memdesc:a00426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00427"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00427.html">Core register bit field macros</a></td></tr>
<tr class="memdesc:a00427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros for use with bit field definitions (xxx_Pos, xxx_Msk). <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00428"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00428.html">Core Definitions</a></td></tr>
<tr class="memdesc:a00428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for base addresses, unions, and structures. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00432"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00432.html">System Controls not in SCB (SCnSCB)</a></td></tr>
<tr class="memdesc:a00432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Control and ID Register not in the SCB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00433"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00433.html">Instrumentation Trace Macrocell (ITM)</a></td></tr>
<tr class="memdesc:a00433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Instrumentation Trace Macrocell (ITM) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00434"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00434.html">Data Watchpoint and Trace (DWT)</a></td></tr>
<tr class="memdesc:a00434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Data Watchpoint and Trace (DWT) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00435"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00435.html">Trace Port Interface (TPI)</a></td></tr>
<tr class="memdesc:a00435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Trace Port Interface (TPI) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Type definitions and defines for Cortex-M processor based devices. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
