

================================================================
== Vivado HLS Report for 'min'
================================================================
* Date:           Mon Nov 30 19:59:27 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.31ns
ST_1: second_priority_read [1/1] 7.31ns
:1  %second_priority_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %second_priority)

ST_1: first_priority_read [1/1] 7.31ns
:3  %first_priority_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %first_priority)


 <State 2>: 8.68ns
ST_2: second_data_read [1/1] 7.31ns
:0  %second_data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %second_data)

ST_2: first_data_read [1/1] 7.31ns
:2  %first_data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %first_data)

ST_2: tmp [1/1] 2.52ns
:4  %tmp = icmp slt i32 %first_priority_read, %second_priority_read

ST_2: agg_result_priority_write_assign [1/1] 1.37ns
:5  %agg_result_priority_write_assign = select i1 %tmp, i32 %first_priority_read, i32 %second_priority_read

ST_2: agg_result_data_write_assign [1/1] 1.37ns
:6  %agg_result_data_write_assign = select i1 %tmp, i32 %first_data_read, i32 %second_data_read

ST_2: mrv [1/1] 0.00ns
:7  %mrv = insertvalue { i32, i32 } undef, i32 %agg_result_priority_write_assign, 0

ST_2: mrv_1 [1/1] 0.00ns
:8  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %agg_result_data_write_assign, 1

ST_2: stg_12 [1/1] 0.00ns
:9  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
