#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 24 00:17:56 2020
# Process ID: 7896
# Current directory: C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivadosyn.tcl
# Log file: C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/vivado.log
# Journal file: C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 316.910 ; gain = 28.633
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_dadd_3_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_dcmp_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_ddiv_29_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_ddiv_29_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_dexp_16_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_dexp_16_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_dexp_16_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_dmul_4_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_dsub_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_dsub_3_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_faddfsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_sitodp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_sitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'ImgProcess_Top_ap_uitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ImgProcess_Top_ap_uitodp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ImgProcess_Top_ap_uitodp_4_no_dsp_32'...
[Tue Mar 24 00:19:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 426.391 ; gain = 11.875
[Tue Mar 24 00:19:18 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ImgProcess_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ImgProcess_Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ImgProcess_Top.tcl -notrace
Command: synth_design -top ImgProcess_Top -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 429.316 ; gain = 114.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.v:12]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/AXIvideo2Mat.v:85]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (1#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'YCrCb_GUASSIAN' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN.v:10]
INFO: [Synth 8-638] synthesizing module 'YCrCb_GUASSIAN_Block_2' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block_2.v:63]
INFO: [Synth 8-256] done synthesizing module 'YCrCb_GUASSIAN_Block_2' (2#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block_2.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state10 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:92]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_mubkb' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_mubkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_mubkb_DSP48_0' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_mubkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_mubkb_DSP48_0' (3#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_mubkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_mubkb' (4#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_mubkb.v:14]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_macud' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_macud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_macud_DSP48_1' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_macud.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_macud_DSP48_1' (5#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_macud.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_macud' (6#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_macud.v:34]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_madEe' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_madEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_madEe_DSP48_2' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_madEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_madEe_DSP48_2' (7#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_madEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_madEe' (8#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_madEe.v:34]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_maeOg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_maeOg.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_maeOg_DSP48_3' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_maeOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_maeOg_DSP48_3' (9#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_maeOg.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_maeOg' (10#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_maeOg.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:875]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (11#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'Split' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Split.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Split.v:87]
INFO: [Synth 8-256] done synthesizing module 'Split' (12#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Split.v:10]
INFO: [Synth 8-638] synthesizing module 'YCrCb_GUASSIAN_Loop_1' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state63 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v:66]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fpfYi' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fptrunc_0_no_dsp_64/synth/ImgProcess_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fptrunc_0_no_dsp_64/synth/ImgProcess_Top_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64' (26#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fptrunc_0_no_dsp_64/synth/ImgProcess_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fpfYi' (27#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_dag8j' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_dadd_3_full_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dadd_3_full_dsp_64/synth/ImgProcess_Top_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dadd_3_full_dsp_64/synth/ImgProcess_Top_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_dadd_3_full_dsp_64' (44#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dadd_3_full_dsp_64/synth/ImgProcess_Top_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_dag8j' (45#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_dmhbi' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_dmul_4_max_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dmul_4_max_dsp_64/synth/ImgProcess_Top_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dmul_4_max_dsp_64/synth/ImgProcess_Top_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_dmul_4_max_dsp_64' (52#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dmul_4_max_dsp_64/synth/ImgProcess_Top_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_dmhbi' (53#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_uiibs' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_uitodp_4_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_uitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_uitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_uitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_uitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_uitodp_4_no_dsp_32' (57#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_uitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_uitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_uiibs' (58#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_dejbC' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dejbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_dexp_16_full_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dexp_16_full_dsp_64/synth/ImgProcess_Top_ap_dexp_16_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dexp_16_full_dsp_64/synth/ImgProcess_Top_ap_dexp_16_full_dsp_64.vhd:199]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_dexp_16_full_dsp_64' (73#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dexp_16_full_dsp_64/synth/ImgProcess_Top_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_dejbC' (74#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dejbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'YCrCb_GUASSIAN_Loop_1' (75#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Duplicate349' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate349.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate349.v:81]
INFO: [Synth 8-256] done synthesizing module 'Duplicate349' (76#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate349.v:10]
INFO: [Synth 8-638] synthesizing module 'MinMaxLoc' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00100 
	Parameter ap_ST_fsm_state6 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:60]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fpkbM' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpkbM.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fpext_0_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fpext_0_no_dsp_32/synth/ImgProcess_Top_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fpext_0_no_dsp_32/synth/ImgProcess_Top_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fpext_0_no_dsp_32' (77#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fpext_0_no_dsp_32/synth/ImgProcess_Top_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fpkbM' (78#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fpkbM.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:475]
INFO: [Synth 8-256] done synthesizing module 'MinMaxLoc' (79#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:10]
INFO: [Synth 8-638] synthesizing module 'normalized' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized.v:10]
INFO: [Synth 8-638] synthesizing module 'normalized_Loop_loop' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state55 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:77]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_dslbW' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dslbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_dsub_3_full_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dsub_3_full_dsp_64/synth/ImgProcess_Top_ap_dsub_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dsub_3_full_dsp_64/synth/ImgProcess_Top_ap_dsub_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_dsub_3_full_dsp_64' (80#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dsub_3_full_dsp_64/synth/ImgProcess_Top_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_dslbW' (81#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dslbW.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ddmb6' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_ddmb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_ddiv_29_no_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_ddiv_29_no_dsp_64/synth/ImgProcess_Top_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_ddiv_29_no_dsp_64/synth/ImgProcess_Top_ap_ddiv_29_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_ddiv_29_no_dsp_64' (86#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_ddiv_29_no_dsp_64/synth/ImgProcess_Top_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ddmb6' (87#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_ddmb6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:1388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:1428]
INFO: [Synth 8-256] done synthesizing module 'normalized_Loop_loop' (88#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:10]
INFO: [Synth 8-256] done synthesizing module 'normalized' (89#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized.v:10]
INFO: [Synth 8-638] synthesizing module 'Duplicate' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate.v:81]
INFO: [Synth 8-256] done synthesizing module 'Duplicate' (90#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate.v:10]
INFO: [Synth 8-638] synthesizing module 'otsu_threshold' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:10]
	Parameter ap_ST_fsm_state1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state20 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state21 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state22 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state23 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state24 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state25 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state26 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 128'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 128'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 128'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 128'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 128'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 128'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 128'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 128'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 128'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 128'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 128'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 128'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 128'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 128'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 128'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 128'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 128'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 128'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 128'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 128'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 128'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 128'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 128'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 128'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 128'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 128'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 128'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 128'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 128'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 128'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 128'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 128'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 128'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 128'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 128'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 128'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 128'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 128'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 128'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 128'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 128'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 128'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 128'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 128'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 128'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 128'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 128'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 128'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 128'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 128'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 128'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:191]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fancg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fancg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_faddfsub_3_full_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_faddfsub_3_full_dsp_32/synth/ImgProcess_Top_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_faddfsub_3_full_dsp_32/synth/ImgProcess_Top_ap_faddfsub_3_full_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_faddfsub_3_full_dsp_32' (96#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_faddfsub_3_full_dsp_32/synth/ImgProcess_Top_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fancg' (97#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fancg.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fsocq' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fsocq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fsub_3_full_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fsub_3_full_dsp_32/synth/ImgProcess_Top_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fsub_3_full_dsp_32/synth/ImgProcess_Top_ap_fsub_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fsub_3_full_dsp_32' (98#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fsub_3_full_dsp_32/synth/ImgProcess_Top_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fsocq' (99#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fsocq.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fmpcA' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fmpcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fmul_2_max_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fmul_2_max_dsp_32/synth/ImgProcess_Top_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fmul_2_max_dsp_32/synth/ImgProcess_Top_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fmul_2_max_dsp_32' (102#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fmul_2_max_dsp_32/synth/ImgProcess_Top_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fmpcA' (103#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fmpcA.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fdqcK' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fdqcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fdiv_14_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fdiv_14_no_dsp_32/synth/ImgProcess_Top_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fdiv_14_no_dsp_32/synth/ImgProcess_Top_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fdiv_14_no_dsp_32' (104#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fdiv_14_no_dsp_32/synth/ImgProcess_Top_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fdqcK' (105#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fdqcK.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_sircU' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sircU.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_sitofp_4_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitofp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitofp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_sitofp_4_no_dsp_32' (106#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitofp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_sircU' (107#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sircU.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_fcsc4' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fcsc4.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_fcmp_0_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fcmp_0_no_dsp_32/synth/ImgProcess_Top_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fcmp_0_no_dsp_32/synth/ImgProcess_Top_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_fcmp_0_no_dsp_32' (109#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_fcmp_0_no_dsp_32/synth/ImgProcess_Top_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_fcsc4' (110#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_fcsc4.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_sitde' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sitde.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_sitodp_4_no_dsp_32' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_sitodp_4_no_dsp_32' (111#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_sitodp_4_no_dsp_32/synth/ImgProcess_Top_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_sitde' (112#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sitde.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_muudo' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muudo.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter din65_WIDTH bound to: 32 - type: integer 
	Parameter din66_WIDTH bound to: 32 - type: integer 
	Parameter din67_WIDTH bound to: 32 - type: integer 
	Parameter din68_WIDTH bound to: 32 - type: integer 
	Parameter din69_WIDTH bound to: 32 - type: integer 
	Parameter din70_WIDTH bound to: 32 - type: integer 
	Parameter din71_WIDTH bound to: 32 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter din73_WIDTH bound to: 32 - type: integer 
	Parameter din74_WIDTH bound to: 32 - type: integer 
	Parameter din75_WIDTH bound to: 32 - type: integer 
	Parameter din76_WIDTH bound to: 32 - type: integer 
	Parameter din77_WIDTH bound to: 32 - type: integer 
	Parameter din78_WIDTH bound to: 32 - type: integer 
	Parameter din79_WIDTH bound to: 32 - type: integer 
	Parameter din80_WIDTH bound to: 32 - type: integer 
	Parameter din81_WIDTH bound to: 32 - type: integer 
	Parameter din82_WIDTH bound to: 32 - type: integer 
	Parameter din83_WIDTH bound to: 32 - type: integer 
	Parameter din84_WIDTH bound to: 32 - type: integer 
	Parameter din85_WIDTH bound to: 32 - type: integer 
	Parameter din86_WIDTH bound to: 32 - type: integer 
	Parameter din87_WIDTH bound to: 32 - type: integer 
	Parameter din88_WIDTH bound to: 32 - type: integer 
	Parameter din89_WIDTH bound to: 32 - type: integer 
	Parameter din90_WIDTH bound to: 32 - type: integer 
	Parameter din91_WIDTH bound to: 32 - type: integer 
	Parameter din92_WIDTH bound to: 32 - type: integer 
	Parameter din93_WIDTH bound to: 32 - type: integer 
	Parameter din94_WIDTH bound to: 32 - type: integer 
	Parameter din95_WIDTH bound to: 32 - type: integer 
	Parameter din96_WIDTH bound to: 32 - type: integer 
	Parameter din97_WIDTH bound to: 32 - type: integer 
	Parameter din98_WIDTH bound to: 32 - type: integer 
	Parameter din99_WIDTH bound to: 32 - type: integer 
	Parameter din100_WIDTH bound to: 32 - type: integer 
	Parameter din101_WIDTH bound to: 32 - type: integer 
	Parameter din102_WIDTH bound to: 32 - type: integer 
	Parameter din103_WIDTH bound to: 32 - type: integer 
	Parameter din104_WIDTH bound to: 32 - type: integer 
	Parameter din105_WIDTH bound to: 32 - type: integer 
	Parameter din106_WIDTH bound to: 32 - type: integer 
	Parameter din107_WIDTH bound to: 32 - type: integer 
	Parameter din108_WIDTH bound to: 32 - type: integer 
	Parameter din109_WIDTH bound to: 32 - type: integer 
	Parameter din110_WIDTH bound to: 32 - type: integer 
	Parameter din111_WIDTH bound to: 32 - type: integer 
	Parameter din112_WIDTH bound to: 32 - type: integer 
	Parameter din113_WIDTH bound to: 32 - type: integer 
	Parameter din114_WIDTH bound to: 32 - type: integer 
	Parameter din115_WIDTH bound to: 32 - type: integer 
	Parameter din116_WIDTH bound to: 32 - type: integer 
	Parameter din117_WIDTH bound to: 32 - type: integer 
	Parameter din118_WIDTH bound to: 32 - type: integer 
	Parameter din119_WIDTH bound to: 32 - type: integer 
	Parameter din120_WIDTH bound to: 32 - type: integer 
	Parameter din121_WIDTH bound to: 32 - type: integer 
	Parameter din122_WIDTH bound to: 32 - type: integer 
	Parameter din123_WIDTH bound to: 32 - type: integer 
	Parameter din124_WIDTH bound to: 32 - type: integer 
	Parameter din125_WIDTH bound to: 32 - type: integer 
	Parameter din126_WIDTH bound to: 32 - type: integer 
	Parameter din127_WIDTH bound to: 32 - type: integer 
	Parameter din128_WIDTH bound to: 32 - type: integer 
	Parameter din129_WIDTH bound to: 32 - type: integer 
	Parameter din130_WIDTH bound to: 32 - type: integer 
	Parameter din131_WIDTH bound to: 32 - type: integer 
	Parameter din132_WIDTH bound to: 32 - type: integer 
	Parameter din133_WIDTH bound to: 32 - type: integer 
	Parameter din134_WIDTH bound to: 32 - type: integer 
	Parameter din135_WIDTH bound to: 32 - type: integer 
	Parameter din136_WIDTH bound to: 32 - type: integer 
	Parameter din137_WIDTH bound to: 32 - type: integer 
	Parameter din138_WIDTH bound to: 32 - type: integer 
	Parameter din139_WIDTH bound to: 32 - type: integer 
	Parameter din140_WIDTH bound to: 32 - type: integer 
	Parameter din141_WIDTH bound to: 32 - type: integer 
	Parameter din142_WIDTH bound to: 32 - type: integer 
	Parameter din143_WIDTH bound to: 32 - type: integer 
	Parameter din144_WIDTH bound to: 32 - type: integer 
	Parameter din145_WIDTH bound to: 32 - type: integer 
	Parameter din146_WIDTH bound to: 32 - type: integer 
	Parameter din147_WIDTH bound to: 32 - type: integer 
	Parameter din148_WIDTH bound to: 32 - type: integer 
	Parameter din149_WIDTH bound to: 32 - type: integer 
	Parameter din150_WIDTH bound to: 32 - type: integer 
	Parameter din151_WIDTH bound to: 32 - type: integer 
	Parameter din152_WIDTH bound to: 32 - type: integer 
	Parameter din153_WIDTH bound to: 32 - type: integer 
	Parameter din154_WIDTH bound to: 32 - type: integer 
	Parameter din155_WIDTH bound to: 32 - type: integer 
	Parameter din156_WIDTH bound to: 32 - type: integer 
	Parameter din157_WIDTH bound to: 32 - type: integer 
	Parameter din158_WIDTH bound to: 32 - type: integer 
	Parameter din159_WIDTH bound to: 32 - type: integer 
	Parameter din160_WIDTH bound to: 32 - type: integer 
	Parameter din161_WIDTH bound to: 32 - type: integer 
	Parameter din162_WIDTH bound to: 32 - type: integer 
	Parameter din163_WIDTH bound to: 32 - type: integer 
	Parameter din164_WIDTH bound to: 32 - type: integer 
	Parameter din165_WIDTH bound to: 32 - type: integer 
	Parameter din166_WIDTH bound to: 32 - type: integer 
	Parameter din167_WIDTH bound to: 32 - type: integer 
	Parameter din168_WIDTH bound to: 32 - type: integer 
	Parameter din169_WIDTH bound to: 32 - type: integer 
	Parameter din170_WIDTH bound to: 32 - type: integer 
	Parameter din171_WIDTH bound to: 32 - type: integer 
	Parameter din172_WIDTH bound to: 32 - type: integer 
	Parameter din173_WIDTH bound to: 32 - type: integer 
	Parameter din174_WIDTH bound to: 32 - type: integer 
	Parameter din175_WIDTH bound to: 32 - type: integer 
	Parameter din176_WIDTH bound to: 32 - type: integer 
	Parameter din177_WIDTH bound to: 32 - type: integer 
	Parameter din178_WIDTH bound to: 32 - type: integer 
	Parameter din179_WIDTH bound to: 32 - type: integer 
	Parameter din180_WIDTH bound to: 32 - type: integer 
	Parameter din181_WIDTH bound to: 32 - type: integer 
	Parameter din182_WIDTH bound to: 32 - type: integer 
	Parameter din183_WIDTH bound to: 32 - type: integer 
	Parameter din184_WIDTH bound to: 32 - type: integer 
	Parameter din185_WIDTH bound to: 32 - type: integer 
	Parameter din186_WIDTH bound to: 32 - type: integer 
	Parameter din187_WIDTH bound to: 32 - type: integer 
	Parameter din188_WIDTH bound to: 32 - type: integer 
	Parameter din189_WIDTH bound to: 32 - type: integer 
	Parameter din190_WIDTH bound to: 32 - type: integer 
	Parameter din191_WIDTH bound to: 32 - type: integer 
	Parameter din192_WIDTH bound to: 32 - type: integer 
	Parameter din193_WIDTH bound to: 32 - type: integer 
	Parameter din194_WIDTH bound to: 32 - type: integer 
	Parameter din195_WIDTH bound to: 32 - type: integer 
	Parameter din196_WIDTH bound to: 32 - type: integer 
	Parameter din197_WIDTH bound to: 32 - type: integer 
	Parameter din198_WIDTH bound to: 32 - type: integer 
	Parameter din199_WIDTH bound to: 32 - type: integer 
	Parameter din200_WIDTH bound to: 32 - type: integer 
	Parameter din201_WIDTH bound to: 32 - type: integer 
	Parameter din202_WIDTH bound to: 32 - type: integer 
	Parameter din203_WIDTH bound to: 32 - type: integer 
	Parameter din204_WIDTH bound to: 32 - type: integer 
	Parameter din205_WIDTH bound to: 32 - type: integer 
	Parameter din206_WIDTH bound to: 32 - type: integer 
	Parameter din207_WIDTH bound to: 32 - type: integer 
	Parameter din208_WIDTH bound to: 32 - type: integer 
	Parameter din209_WIDTH bound to: 32 - type: integer 
	Parameter din210_WIDTH bound to: 32 - type: integer 
	Parameter din211_WIDTH bound to: 32 - type: integer 
	Parameter din212_WIDTH bound to: 32 - type: integer 
	Parameter din213_WIDTH bound to: 32 - type: integer 
	Parameter din214_WIDTH bound to: 32 - type: integer 
	Parameter din215_WIDTH bound to: 32 - type: integer 
	Parameter din216_WIDTH bound to: 32 - type: integer 
	Parameter din217_WIDTH bound to: 32 - type: integer 
	Parameter din218_WIDTH bound to: 32 - type: integer 
	Parameter din219_WIDTH bound to: 32 - type: integer 
	Parameter din220_WIDTH bound to: 32 - type: integer 
	Parameter din221_WIDTH bound to: 32 - type: integer 
	Parameter din222_WIDTH bound to: 32 - type: integer 
	Parameter din223_WIDTH bound to: 32 - type: integer 
	Parameter din224_WIDTH bound to: 32 - type: integer 
	Parameter din225_WIDTH bound to: 32 - type: integer 
	Parameter din226_WIDTH bound to: 32 - type: integer 
	Parameter din227_WIDTH bound to: 32 - type: integer 
	Parameter din228_WIDTH bound to: 32 - type: integer 
	Parameter din229_WIDTH bound to: 32 - type: integer 
	Parameter din230_WIDTH bound to: 32 - type: integer 
	Parameter din231_WIDTH bound to: 32 - type: integer 
	Parameter din232_WIDTH bound to: 32 - type: integer 
	Parameter din233_WIDTH bound to: 32 - type: integer 
	Parameter din234_WIDTH bound to: 32 - type: integer 
	Parameter din235_WIDTH bound to: 32 - type: integer 
	Parameter din236_WIDTH bound to: 32 - type: integer 
	Parameter din237_WIDTH bound to: 32 - type: integer 
	Parameter din238_WIDTH bound to: 32 - type: integer 
	Parameter din239_WIDTH bound to: 32 - type: integer 
	Parameter din240_WIDTH bound to: 32 - type: integer 
	Parameter din241_WIDTH bound to: 32 - type: integer 
	Parameter din242_WIDTH bound to: 32 - type: integer 
	Parameter din243_WIDTH bound to: 32 - type: integer 
	Parameter din244_WIDTH bound to: 32 - type: integer 
	Parameter din245_WIDTH bound to: 32 - type: integer 
	Parameter din246_WIDTH bound to: 32 - type: integer 
	Parameter din247_WIDTH bound to: 32 - type: integer 
	Parameter din248_WIDTH bound to: 32 - type: integer 
	Parameter din249_WIDTH bound to: 32 - type: integer 
	Parameter din250_WIDTH bound to: 32 - type: integer 
	Parameter din251_WIDTH bound to: 32 - type: integer 
	Parameter din252_WIDTH bound to: 32 - type: integer 
	Parameter din253_WIDTH bound to: 32 - type: integer 
	Parameter din254_WIDTH bound to: 32 - type: integer 
	Parameter din255_WIDTH bound to: 32 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_muudo' (113#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muudo.v:11]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_sdvdy' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_sdvdy_div' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_sdvdy_div_u' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_sdvdy_div_u' (114#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:10]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_sdvdy_div' (115#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:90]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_sdvdy' (116#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6437]
INFO: [Synth 8-256] done synthesizing module 'otsu_threshold' (117#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:10]
INFO: [Synth 8-638] synthesizing module 'YCrCb_GUASSIAN_Block' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block.v:48]
INFO: [Synth 8-256] done synthesizing module 'YCrCb_GUASSIAN_Block' (118#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Block.v:10]
INFO: [Synth 8-638] synthesizing module 'YCrCb_GUASSIAN_Loop_s' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:66]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_dcwdI' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dcwdI.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_ap_dcmp_0_no_dsp_64' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/synth/ImgProcess_Top_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/synth/ImgProcess_Top_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_ap_dcmp_0_no_dsp_64' (119#1) [c:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.srcs/sources_1/ip/ImgProcess_Top_ap_dcmp_0_no_dsp_64/synth/ImgProcess_Top_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_dcwdI' (120#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dcwdI.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:477]
INFO: [Synth 8-256] done synthesizing module 'YCrCb_GUASSIAN_Loop_s' (121#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:10]
INFO: [Synth 8-638] synthesizing module 'erode_dilate' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/erode_dilate.v:10]
INFO: [Synth 8-638] synthesizing module 'Erode' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state10 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:60]
INFO: [Synth 8-638] synthesizing module 'Erode_k_buf_0_val_3' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 480 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Erode_k_buf_0_val_3_ram' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'Erode_k_buf_0_val_3_ram' (122#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'Erode_k_buf_0_val_3' (123#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode_k_buf_0_val_3.v:54]
INFO: [Synth 8-638] synthesizing module 'ImgProcess_Top_muxdS' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muxdS.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top_muxdS' (124#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_muxdS.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:992]
INFO: [Synth 8-256] done synthesizing module 'Erode' (125#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:10]
INFO: [Synth 8-638] synthesizing module 'Dilate' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state10 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:950]
INFO: [Synth 8-256] done synthesizing module 'Dilate' (126#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (127#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (128#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Dilate_U0' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Dilate_U0.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Dilate_U0_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Dilate_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Dilate_U0_shiftReg' (129#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Dilate_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Dilate_U0' (130#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Dilate_U0.v:45]
INFO: [Synth 8-256] done synthesizing module 'erode_dilate' (131#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/erode_dilate.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d6_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d6_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d6_A_shiftReg' (132#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d6_A' (133#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d6_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d6_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d6_A_shiftReg' (134#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d6_A' (135#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d3_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d3_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d3_A_shiftReg' (136#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d3_A' (137#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d3_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d3_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d3_A_shiftReg' (138#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d3_A' (139#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x_shiftReg' (140#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x' (141#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (142#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (143#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d1_A' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w64_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d1_A_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w64_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d1_A_shiftReg' (144#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w64_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d1_A' (145#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w64_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Split_U0' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Split_U0.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Split_U0_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Split_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Split_U0_shiftReg' (146#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Split_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Split_U0' (147#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_Split_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GBew' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GBew.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GBew_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GBew.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GBew_shiftReg' (148#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GBew.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GBew' (149#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GBew.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaCeG' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaCeG.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaCeG_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaCeG.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaCeG_shiftReg' (150#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaCeG.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaCeG' (151#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaCeG.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_MinMaxLDeQ' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_MinMaxLDeQ.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_MinMaxLDeQ_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_MinMaxLDeQ.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_MinMaxLDeQ_shiftReg' (152#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_MinMaxLDeQ.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_MinMaxLDeQ' (153#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_MinMaxLDeQ.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_normaliEe0' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normaliEe0_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normaliEe0_shiftReg' (154#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_normaliEe0' (155#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaFfa' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaFfa_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaFfa_shiftReg' (156#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaFfa' (157#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_otsu_thGfk' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_otsu_thGfk_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_otsu_thGfk_shiftReg' (158#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_otsu_thGfk' (159#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GHfu' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GHfu_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GHfu_shiftReg' (160#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GHfu' (161#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GIfE' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_YCrCb_GIfE_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GIfE_shiftReg' (162#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_YCrCb_GIfE' (163#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_erode_dJfO' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_erode_dJfO_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_erode_dJfO_shiftReg' (164#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_erode_dJfO' (165#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:45]
INFO: [Synth 8-256] done synthesizing module 'YCrCb_GUASSIAN' (166#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo_1' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:67]
WARNING: [Synth 8-6014] Unused sequential element output_V_dest_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:305]
WARNING: [Synth 8-6014] Unused sequential element output_V_id_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:331]
WARNING: [Synth 8-6014] Unused sequential element output_V_keep_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:357]
WARNING: [Synth 8-6014] Unused sequential element output_V_strb_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:419]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo_1' (167#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:67]
WARNING: [Synth 8-6014] Unused sequential element nor_output_V_dest_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:305]
WARNING: [Synth 8-6014] Unused sequential element nor_output_V_id_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:331]
WARNING: [Synth 8-6014] Unused sequential element nor_output_V_keep_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:357]
WARNING: [Synth 8-6014] Unused sequential element nor_output_V_strb_V_1_sel_rd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:419]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (168#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x_x' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_x_x_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x_x.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x_x_shiftReg' (169#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_x_x' (170#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w8_d1_A_x_x.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x_shiftReg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x_shiftReg' (171#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x' (172#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w32_d1_A_x.v:45]
INFO: [Synth 8-256] done synthesizing module 'ImgProcess_Top' (173#1) [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.v:12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[10]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[10]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[9]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port rows[10]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[10]
WARNING: [Synth 8-3331] design Mat2AXIvideo_1 has unconnected port cols[9]
WARNING: [Synth 8-3331] design Erode_k_buf_0_val_3 has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized247 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized247 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized247 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized247 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 848.480 ; gain = 533.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 848.480 ; gain = 533.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 17754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc]
Finished Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc]
Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  FDE => FDRE: 121 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1524.805 ; gain = 23.246
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:25 ; elapsed = 00:02:45 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:25 ; elapsed = 00:02:45 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/MinMaxLoc_U0/ImgProcess_Top_fpkbM_U69/ImgProcess_Top_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/MinMaxLoc_U0/ImgProcess_Top_fpkbM_U70/ImgProcess_Top_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dag8j_U41/ImgProcess_Top_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dag8j_U42/ImgProcess_Top_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dag8j_U43/ImgProcess_Top_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dag8j_U44/ImgProcess_Top_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dag8j_U45/ImgProcess_Top_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U46/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U47/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U48/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U49/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U50/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U51/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dmhbi_U52/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_fpfYi_U40/ImgProcess_Top_ap_fptrunc_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_uiibs_U53/ImgProcess_Top_ap_uitodp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_uiibs_U54/ImgProcess_Top_ap_uitodp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_fpkbM_U128/ImgProcess_Top_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_ddmb6_U80/ImgProcess_Top_ap_ddiv_29_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dmhbi_U79/ImgProcess_Top_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dslbW_U78/ImgProcess_Top_ap_dsub_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_fpfYi_U75/ImgProcess_Top_ap_fptrunc_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_fpkbM_U76/ImgProcess_Top_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_fpkbM_U77/ImgProcess_Top_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_ddmb6_U107/ImgProcess_Top_ap_ddiv_29_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fancg_U98/ImgProcess_Top_ap_faddfsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fmpcA_U101/ImgProcess_Top_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fmpcA_U102/ImgProcess_Top_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fsocq_U100/ImgProcess_Top_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fsocq_U99/ImgProcess_Top_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sircU_U104/ImgProcess_Top_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sircU_U105/ImgProcess_Top_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_16_reg_188_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/AXIvideo2Mat.v:483]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "Range1_all_ones_1_fu_494_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Range1_all_ones_fu_390_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Range1_all_zeros_1_fu_500_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Range1_all_zeros_fu_396_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_184_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/CvtColor.v:449]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_144_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_121_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Split.v:201]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_165_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_85_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v:1293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_14_reg_111_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate349.v:187]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond139_i_i_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_156_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_10_reg_109_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/MinMaxLoc.v:214]
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_164_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_130_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:933]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_15_reg_111_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Duplicate.v:187]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_3944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3950_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_5765_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_6308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_i_fu_6872_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs2_fu_7505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_7487_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_1674_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:3182]
WARNING: [Synth 8-6014] Unused sequential element invdar_i_reg_1662_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:3198]
WARNING: [Synth 8-6014] Unused sequential element nk_X_k2_i_reg_1793_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:3238]
WARNING: [Synth 8-6014] Unused sequential element nk_X_k_i_reg_1769_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:2966]
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_9397_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5330]
WARNING: [Synth 8-6014] Unused sequential element i_reg_9362_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5336]
WARNING: [Synth 8-6014] Unused sequential element j_reg_9426_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5350]
WARNING: [Synth 8-6014] Unused sequential element n0_k_reg_9407_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5380]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp3_read_reg_204_reg[63:0]' into 'scalar_tmp3_to_int_reg_209_reg[63:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:154]
WARNING: [Synth 8-6014] Unused sequential element tmp3_read_reg_204_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:154]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_120_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_170_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_114_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_87_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_s.v:241]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_835_reg[8:0]' into 'k_buf_0_val_3_addr_reg_829_reg[8:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:261]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_841_reg[8:0]' into 'k_buf_0_val_3_addr_reg_829_reg[8:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:277]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_835_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:261]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_841_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:277]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_142_2_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_266_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_5_reg_215_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Erode.v:475]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_835_reg[8:0]' into 'k_buf_0_val_3_addr_reg_829_reg[8:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:251]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_841_reg[8:0]' into 'k_buf_0_val_3_addr_reg_829_reg[8:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:267]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_835_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:251]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_841_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:267]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_226_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_249_2_fu_272_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_7_reg_215_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Dilate.v:453]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d6_A.v:87]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d6_A.v:87]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w11_d3_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/fifo_w10_d3_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_normaliEe0.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_DuplicaFfa.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_otsu_thGfk.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GHfu.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_YCrCb_GIfE.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/start_for_erode_dJfO.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_11_reg_162_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo_1.v:481]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_13_reg_158_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/Mat2AXIvideo.v:481]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:45 ; elapsed = 00:03:08 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'ImgProcess_Top_ap_fptrunc_0_no_dsp_64:/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dadd_3_full_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_dadd_3_full_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dadd_3_full_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_dadd_3_full_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized3) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized3) to 'flt_add_logic:/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'flt_add_logic:/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized3) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized4) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_uitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized16) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized118) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized118) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_1_U0/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_fpext_0_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dslbW_U78/ImgProcess_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dslbW_U78/ImgProcess_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dslbW_U78/ImgProcess_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/normalized_U0/normalized_Loop_loop_U0/ImgProcess_Top_dslbW_U78/ImgProcess_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'ImgProcess_Top_ap_ddiv_29_no_dsp_64:/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fancg_U98/ImgProcess_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fancg_U98/ImgProcess_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fancg_U98/ImgProcess_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fancg_U98/ImgProcess_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized3) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fsub_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_fsub_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fsub_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_fsub_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'ImgProcess_Top_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fdqcK_U103/ImgProcess_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'ImgProcess_Top_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_fcsc4_U106/ImgProcess_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'YCrCb_GUASSIAN_U0/otsu_threshold_U0/ImgProcess_Top_sitde_U108/ImgProcess_Top_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'YCrCb_GUASSIAN_U0/YCrCb_GUASSIAN_Loop_U0/ImgProcess_Top_dcwdI_U129/ImgProcess_Top_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |YCrCb_GUASSIAN_Loop_1__GB0           |           1|     29662|
|2     |YCrCb_GUASSIAN_Loop_1__GB1           |           1|     10041|
|3     |ImgProcess_Top_ap_ddiv_29_no_dsp_64  |           2|     20893|
|4     |ImgProcess_Top_ddmb6__xdcDup__1__GC0 |           1|       321|
|5     |normalized_Loop_loop__GC0            |           1|      7404|
|6     |normalized__GC0                      |           1|         9|
|7     |ImgProcess_Top_ddmb6__GC0            |           1|       321|
|8     |ImgProcess_Top_muudo                 |           4|      8160|
|9     |otsu_threshold__GC0                  |           1|     28647|
|10    |YCrCb_GUASSIAN__GC0                  |           1|      9375|
|11    |ImgProcess_Top__GC0                  |           1|      2473|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dag8j_U42/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dag8j_U43/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dag8j_U44/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dag8j_U45/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U46/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U47/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U48/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U48/din0_buf1_reg[63:0]' into 'ImgProcess_Top_dmhbi_U46/din0_buf1_reg[63:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:55]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U48/din1_buf1_reg[63:0]' into 'ImgProcess_Top_dmhbi_U47/din1_buf1_reg[63:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:57]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U49/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U49/din0_buf1_reg[63:0]' into 'ImgProcess_Top_dmhbi_U47/din0_buf1_reg[63:0]' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:55]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U50/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U51/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_uiibs_U53/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:46]
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_uiibs_U54/ce_r_reg' into 'ImgProcess_Top_dag8j_U41/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:46]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dag8j_U42/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dag8j_U43/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dag8j_U44/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dag8j_U45/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dag8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U46/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U47/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U48/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U48/din0_buf1_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:55]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U48/din1_buf1_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:57]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U49/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U49/din0_buf1_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:55]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U50/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U51/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_uiibs_U53/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:46]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_uiibs_U54/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_uiibs.v:46]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'ImgProcess_Top_dmhbi_U52/ce_r_reg' into 'ImgProcess_Top_dejbC_U55/ce_r_reg' [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_dmhbi_U52/ce_r_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_dmhbi.v:53]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_85_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/YCrCb_GUASSIAN_Loop_1.v:1293]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_130_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/normalized_Loop_loop.v:933]
WARNING: [Synth 8-6014] Unused sequential element ImgProcess_Top_sdvdy_div_U/remd_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'ImgProcess_Top_sdvdy_div_U/ImgProcess_Top_sdvdy_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top_sdvdy.v:45]
INFO: [Synth 8-5545] ROM "exitcond_i_fu_6872_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6489]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6479]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6501]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_i_reg_9372_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5455]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_i_reg_9437_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5443]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_reg_9412_reg was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:5473]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6489]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/otsu_threshold.v:6489]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "notrhs_fu_170_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_114_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U42/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (YCrCb_GUASSIAN_Loop_1_U0i_2_0/\ImgProcess_Top_dag8j_U41/din1_buf1_reg[35] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized5__2.
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[1]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[2]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[3]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[4]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[5]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[6]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[7]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[8]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[9]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[10]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[11]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[12]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[13]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[14]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[15]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[16]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[17]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[18]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[19]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[20]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[21]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[22]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[23]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[24]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[25]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[26]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[27]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[28]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[29]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[30]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[31]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[32]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[33]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[34]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[35]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[36]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[37]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[38]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[39]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[40]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[41]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[42]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[43]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[44]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[45]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[46]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[47]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[48]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[49]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[50]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[51]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[52]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[53]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[54]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[55]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[56]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[57]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[58]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[59]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[60]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[61]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dmhbi_U52/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[62]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[63]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[64]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[65]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[30]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[31]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[32]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[23]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[13]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[14]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[15]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[16]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[17]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[18]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[19]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'YCrCb_GUASSIAN_Loop_1_U0i_2_1/ImgProcess_Top_dejbC_U55/ImgProcess_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[66]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/invalid_op_i_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/overflow_i_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]) is unused and will be removed from module flt_exp_e2zmzm1.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_recombination/divide_by_zero_delay/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_recombination/divide_by_zero_delay/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[12]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[11]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[10]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[9]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[8]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[7]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[6]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[5]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[4]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[3]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[2]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[1]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/d1.dout_i_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:54 ; elapsed = 00:05:32 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |YCrCb_GUASSIAN_Loop_1__GB0           |           1|     26144|
|2     |YCrCb_GUASSIAN_Loop_1__GB1           |           1|      8005|
|3     |ImgProcess_Top_ap_ddiv_29_no_dsp_64  |           2|     16517|
|4     |ImgProcess_Top_ddmb6__xdcDup__1__GC0 |           1|       385|
|5     |normalized_Loop_loop__GC0            |           1|      5973|
|6     |normalized__GC0                      |           1|        10|
|7     |ImgProcess_Top_ddmb6__GC0            |           1|        64|
|8     |ImgProcess_Top_muudo                 |           4|      8480|
|9     |otsu_threshold__GC0                  |           1|     23418|
|10    |YCrCb_GUASSIAN__GC0                  |           1|      9380|
|11    |ImgProcess_Top__GC0                  |           1|      1732|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:15 ; elapsed = 00:05:52 . Memory (MB): peak = 1525.816 ; gain = 1210.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:28 ; elapsed = 00:06:06 . Memory (MB): peak = 1588.469 ; gain = 1273.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |YCrCb_GUASSIAN_Loop_1__GB0           |           1|     26144|
|2     |YCrCb_GUASSIAN_Loop_1__GB1           |           1|      8005|
|3     |ImgProcess_Top_ap_ddiv_29_no_dsp_64  |           2|     16517|
|4     |ImgProcess_Top_ddmb6__xdcDup__1__GC0 |           1|       385|
|5     |normalized_Loop_loop__GC0            |           1|      5973|
|6     |normalized__GC0                      |           1|        10|
|7     |ImgProcess_Top_ddmb6__GC0            |           1|        64|
|8     |ImgProcess_Top_muudo                 |           4|      8480|
|9     |otsu_threshold__GC0                  |           1|     23418|
|10    |YCrCb_GUASSIAN__GC0                  |           1|      9380|
|11    |ImgProcess_Top__GC0                  |           1|      1732|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Dilate_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Dilate_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance YCrCb_GUASSIAN_U0/erode_dilate_U0/Dilate_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:19 ; elapsed = 00:06:59 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:20 ; elapsed = 00:07:00 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:39 ; elapsed = 00:07:20 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:39 ; elapsed = 00:07:20 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:41 ; elapsed = 00:07:22 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:41 ; elapsed = 00:07:23 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   305|
|2     |DSP48E1    |    28|
|3     |DSP48E1_1  |     9|
|4     |DSP48E1_10 |     8|
|5     |DSP48E1_11 |     8|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     2|
|9     |DSP48E1_15 |     1|
|10    |DSP48E1_16 |     1|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_18 |     2|
|13    |DSP48E1_19 |     1|
|14    |DSP48E1_2  |     8|
|15    |DSP48E1_20 |     1|
|16    |DSP48E1_21 |     1|
|17    |DSP48E1_22 |     1|
|18    |DSP48E1_23 |     1|
|19    |DSP48E1_24 |     1|
|20    |DSP48E1_25 |     3|
|21    |DSP48E1_26 |     2|
|22    |DSP48E1_27 |     2|
|23    |DSP48E1_28 |     3|
|24    |DSP48E1_3  |     8|
|25    |DSP48E1_31 |     1|
|26    |DSP48E1_32 |     1|
|27    |DSP48E1_33 |     1|
|28    |DSP48E1_34 |     2|
|29    |DSP48E1_35 |     4|
|30    |DSP48E1_4  |     8|
|31    |DSP48E1_5  |     8|
|32    |DSP48E1_6  |    11|
|33    |DSP48E1_7  |     8|
|34    |DSP48E1_8  |     8|
|35    |DSP48E1_9  |     8|
|36    |LUT1       |   352|
|37    |LUT2       |  2214|
|38    |LUT3       |  9196|
|39    |LUT4       |  2929|
|40    |LUT5       |  2912|
|41    |LUT6       | 14115|
|42    |MUXCY      |  9074|
|43    |MUXF7      |  4852|
|44    |MUXF8      |  2189|
|45    |RAMB18E1   |     6|
|46    |SRL16E     |   608|
|47    |SRLC32E    |    81|
|48    |XORCY      |  7851|
|49    |FDE        |   121|
|50    |FDRE       | 28756|
|51    |FDSE       |   228|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:41 ; elapsed = 00:07:23 . Memory (MB): peak = 1627.207 ; gain = 1312.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 546 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:25 ; elapsed = 00:06:16 . Memory (MB): peak = 1627.207 ; gain = 634.969
Synthesis Optimization Complete : Time (s): cpu = 00:06:42 ; elapsed = 00:07:23 . Memory (MB): peak = 1627.207 ; gain = 1312.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2698 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2577 instances
  FDE => FDRE: 121 instances

INFO: [Common 17-83] Releasing license: Synthesis
930 Infos, 253 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:30 ; elapsed = 00:08:17 . Memory (MB): peak = 1732.141 ; gain = 1429.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/project.runs/synth_1/ImgProcess_Top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1732.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ImgProcess_Top_utilization_synth.rpt -pb ImgProcess_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1732.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 00:28:13 2020...
[Tue Mar 24 00:28:25 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:08 . Memory (MB): peak = 426.391 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 10085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc]
Finished Parsing XDC File [C:/Users/hongzc/Desktop/hls_YCrCbGuass/YCrCbGuass/solution1/impl/verilog/ImgProcess_Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.863 ; gain = 631.473
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1057.863 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1714.629 ; gain = 656.766


Implementation tool: Xilinx Vivado v.2017.4
Project:             YCrCbGuass
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Tue Mar 24 00:29:37 +0800 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          29993
FF:           29105
DSP:            156
BRAM:             6
SRL:            689
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.962
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 00:29:37 2020...
