cocci_test_suite() {
	struct mtk_drm_private *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 387 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 385 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 328 */;
	const struct mtk_ddp_comp_funcs *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 324 */;
	enum mtk_ddp_comp_id cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 323 */;
	struct device *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 322 */;
	enum mtk_ddp_comp_type cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 308 */;
	struct device_node *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 307 */;
	int cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 307 */;
	const struct mtk_ddp_comp_match cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 275 */[DDP_COMPONENT_ID_MAX];
	struct mtk_ddp_comp_match {
		enum mtk_ddp_comp_type type;
		int alias_id;
		const struct mtk_ddp_comp_funcs *funcs;
	} cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 269 */;
	const char *const cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 250 */[MTK_DDP_COMP_TYPE_MAX];
	const struct mtk_ddp_comp_funcs cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 215 */;
	u32 cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 198 */;
	void __iomem *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 197 */;
	struct drm_color_lut *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 196 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 193 */;
	struct mtk_ddp_comp *cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 121 */;
	unsigned int cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 121 */;
	void cocci_id/* drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c 121 */;
}
