Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar  6 13:16:01 2024
| Host         : HackerbookAce running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.718        0.000                      0                  359        0.103        0.000                      0                  359        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.718        0.000                      0                  359        0.103        0.000                      0                  359        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.304ns (24.832%)  route 3.947ns (75.168%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.701     9.297    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.421 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.968    10.388    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124    10.512 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.512    mouse/Inst_Ps2Interface_n_4
    SLICE_X9Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.616    14.957    mouse/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.029    15.231    mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.536ns (31.139%)  route 3.397ns (68.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.850     9.446    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.153     9.599 f  mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_3/O
                         net (fo=1, routed)           0.268     9.867    mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_3_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.327    10.194 r  mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000    10.194    mouse/Inst_Ps2Interface_n_3
    SLICE_X9Y102         FDRE                                         r  mouse/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.616    14.957    mouse/clk_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  mouse/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y102         FDRE (Setup_fdre_C_D)        0.031    15.233    mouse/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.180ns (25.172%)  route 3.508ns (74.828%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.850     9.446    mouse/Inst_Ps2Interface/periodic_check_cnt_reg[10]
    SLICE_X9Y102         LUT5 (Prop_lut5_I2_O)        0.124     9.570 r  mouse/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.379     9.949    mouse/Inst_Ps2Interface_n_20
    SLICE_X9Y102         FDRE                                         r  mouse/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.616    14.957    mouse/clk_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  mouse/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y102         FDRE (Setup_fdre_C_D)       -0.062    15.140    mouse/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.272ns (29.554%)  route 3.032ns (70.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.779 r  mouse/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.545     6.325    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.449 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_4/O
                         net (fo=1, routed)           0.454     6.903    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_4_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.027 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.692     7.719    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.150     7.869 f  mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          0.862     8.731    mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I3_O)        0.356     9.087 r  mouse/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.479     9.565    mouse/Inst_Ps2Interface_n_13
    SLICE_X9Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.616    14.957    mouse/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.280    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)       -0.255    14.947    mouse/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 mouse/timeout_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.989ns (25.425%)  route 2.901ns (74.575%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.809     5.330    mouse/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  mouse/timeout_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     5.749 r  mouse/timeout_cnt_reg[23]/Q
                         net (fo=2, routed)           0.803     6.552    mouse/timeout_cnt_reg_n_0_[23]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.296     6.848 f  mouse/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.781     7.629    mouse/FSM_onehot_state[36]_i_8_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  mouse/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.665     8.418    mouse/FSM_onehot_state[36]_i_2_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.150     8.568 r  mouse/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.652     9.220    mouse/timeout_cnt[0]
    SLICE_X5Y96          FDRE                                         r  mouse/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.507    14.848    mouse/clk_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  mouse/timeout_cnt_reg[0]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.307    14.692    mouse/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.180ns (26.843%)  route 3.216ns (73.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.938     9.533    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.124     9.657 r  mouse/periodic_check_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.657    mouse/periodic_check_cnt[19]
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.615    14.956    mouse/clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.079    15.267    mouse/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.212ns (27.372%)  route 3.216ns (72.628%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.938     9.533    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.156     9.689 r  mouse/periodic_check_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.689    mouse/periodic_check_cnt[25]
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.615    14.956    mouse/clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[25]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.118    15.306    mouse/periodic_check_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.180ns (26.960%)  route 3.197ns (73.040%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.919     9.514    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.124     9.638 r  mouse/periodic_check_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.638    mouse/periodic_check_cnt[17]
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.615    14.956    mouse/clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[17]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.079    15.267    mouse/periodic_check_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 mouse/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.209ns (27.440%)  route 3.197ns (72.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/clk_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  mouse/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     5.717 f  mouse/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.248     6.965    mouse/periodic_check_cnt_reg_n_0_[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.150     7.115 r  mouse/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.436     7.552    mouse/FSM_onehot_state[34]_i_5_n_0
    SLICE_X9Y103         LUT5 (Prop_lut5_I4_O)        0.326     7.878 r  mouse/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.594     8.471    mouse/FSM_onehot_state[34]_i_3_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.595 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.919     9.514    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.153     9.667 r  mouse/periodic_check_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.667    mouse/periodic_check_cnt[22]
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.615    14.956    mouse/clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  mouse/periodic_check_cnt_reg[22]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.118    15.306    mouse/periodic_check_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.274ns (29.993%)  route 2.974ns (70.007%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.261    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.779 r  mouse/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.545     6.325    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.124     6.449 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_4/O
                         net (fo=1, routed)           0.454     6.903    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_4_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.027 f  mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.692     7.719    mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.150     7.869 f  mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          1.282     9.151    mouse/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.358     9.509 r  mouse/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.509    mouse/Inst_Ps2Interface_n_8
    SLICE_X4Y101         FDRE                                         r  mouse/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.683    15.024    mouse/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mouse/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.075    15.331    mouse/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.403ns (70.590%)  route 0.168ns (29.410%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.560%)  route 0.241ns (56.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.647     1.531    mouse/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  mouse/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.241     1.913    mouse/Inst_Ps2Interface/out[0]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  mouse/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.958    mouse/Inst_Ps2Interface_n_25
    SLICE_X8Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.834     1.962    mouse/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.120     1.833    mouse/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.073 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.073    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.431ns (71.965%)  route 0.168ns (28.035%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[8]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.442ns (72.471%)  route 0.168ns (27.529%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.785    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.830    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.982 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.983    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.087 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.087    mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.010%)  route 0.100ns (34.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.563     1.446    clk6p25m/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk6p25m/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk6p25m/counter_reg[0]/Q
                         net (fo=7, routed)           0.100     1.687    clk6p25m/counter[0]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  clk6p25m/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.732    clk6p25m/clk_out_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  clk6p25m/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.832     1.959    clk6p25m/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clk6p25m/clk_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120     1.579    clk6p25m/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.675     1.559    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  mouse/Inst_Ps2Interface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.076     1.776    mouse/Inst_Ps2Interface/data_count_reg[3]
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  mouse/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mouse/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.950     2.078    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     1.663    mouse/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.676     1.560    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  mouse/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.109     1.810    mouse/Inst_Ps2Interface/delay_20us_done
    SLICE_X2Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  mouse/Inst_Ps2Interface/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.855    mouse/Inst_Ps2Interface/FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.503     1.576    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.697    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk6p25m/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk6p25m/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk6p25m/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk6p25m/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk6p25m/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   clk6p25m/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y100  mouse/FSM_onehot_state_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y100  mouse/FSM_onehot_state_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y102   mouse/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101   mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102   mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102   mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y104   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C



