#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,181,81,193,78,194,64,16,157,45,165,32,81,225,11,
    140,199,198,68,214,152,112,51,70,132,120,67,77,241,98,47,
    77,217,174,180,100,151,98,119,155,208,51,254,183,206,20,1,
    189,120,115,219,125,153,55,155,204,188,55,35,224,251,52,240,
    222,157,3,152,49,6,9,254,12,20,192,11,69,14,40,6,
    218,129,208,1,70,188,1,170,1,218,133,208,69,238,130,116,
    225,141,65,210,132,15,128,13,192,107,216,132,196,131,169,223,
    194,66,217,39,30,159,97,100,9,46,182,225,17,194,52,211,
    79,179,133,20,118,155,58,69,8,202,89,53,202,151,182,200,
    149,146,69,157,26,79,134,209,33,37,126,138,189,39,177,3,
    12,36,64,200,72,50,234,67,213,97,131,20,45,154,164,123,
    131,212,171,105,139,100,83,6,109,180,33,152,250,46,53,164,
    58,230,12,65,75,205,87,69,110,115,145,43,254,187,105,63,
    77,45,245,204,60,4,159,164,219,54,66,20,45,99,45,163,
    200,118,106,162,243,164,84,68,169,174,173,86,178,206,139,245,
    58,74,101,156,160,155,38,210,231,184,136,181,61,222,250,154,
    202,247,82,46,5,62,157,208,196,117,28,153,125,134,90,141,
    42,161,164,177,93,12,11,122,48,54,82,177,197,247,202,39,
    57,7,48,15,8,60,205,181,228,38,141,51,197,133,86,151,
    98,94,196,252,186,127,197,231,82,15,248,172,204,84,194,135,
    193,132,255,101,116,85,213,3,33,165,134,44,122,140,190,46,
    123,244,189,221,214,244,160,191,34,19,166,118,129,108,191,198,
    160,94,35,153,62,84,12,156,221,144,255,79,114,189,140,155,
    237,248,111,73,131,33,177,29,214,99,61,231,11,15,98,164,
    239,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/shail/cml-cgra/2.0/gem5/build/ARM/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    385,
    733);

} // anonymous namespace
