verilog xil_defaultlib --include "/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ec67/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ee60/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1" \
"../../../bd/zynq7010/ip/zynq7010_processing_system7_0_0/sim/zynq7010_processing_system7_0_0.v" \
"../../../bd/zynq7010/ip/zynq7010_xlslice_0_0/sim/zynq7010_xlslice_0_0.v" \
"../../../bd/zynq7010/ip/zynq7010_audio_shift_1/sim/zynq7010_audio_shift_1.v" \
"../../../bd/zynq7010/ip/zynq7010_audio_en_0/sim/zynq7010_audio_en_0.v" \
"../../../bd/zynq7010/ip/zynq7010_audio_type_0/sim/zynq7010_audio_type_0.v" \
"../../../bd/zynq7010/ip/zynq7010_fb_use_alt_0/sim/zynq7010_fb_use_alt_0.v" \
"../../../bd/zynq7010/ip/zynq7010_fb_use_alt1_0/sim/zynq7010_fb_use_alt1_0.v" \
"../../../bd/zynq7010/ip/zynq7010_xlconcat_0_1/sim/zynq7010_xlconcat_0_1.v" \
"../../../bd/zynq7010/ip/zynq7010_xlconcat_1_0/sim/zynq7010_xlconcat_1_0.v" \
"../../../bd/zynq7010/ip/zynq7010_fb0_use_alt_0/sim/zynq7010_fb0_use_alt_0.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/event_fifo_1/sim/event_fifo.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/channel_fifo_1/sim/channel_fifo.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../bd/zynq7010/ipshared/17c3/hdl/encode.v" \
"../../../bd/zynq7010/ipshared/17c3/hdl/hdmi_tx_v1_0.v" \
"../../../bd/zynq7010/ipshared/17c3/hdl/serdes_10_to_1.v" \
"../../../bd/zynq7010/ipshared/17c3/hdl/srldelay.v" \

sv xil_defaultlib --include "/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ec67/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ee60/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1" \
"../../../bd/zynq7010/ipshared/17c3/hdl/VGA_controller.sv" \
"../../../bd/zynq7010/ipshared/17c3/hdl/axi4_fbreader_to_hdmi_v1_0_M00_AXI.sv" \
"../../../bd/zynq7010/ipshared/17c3/hdl/pwm_driver.sv" \

verilog xil_defaultlib --include "/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ec67/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/ee60/hdl" --include "../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/src/clk_wiz_0_1" \
"../../../bd/zynq7010/ipshared/17c3/hdl/axi4_fbreader_to_hdmi_v1_0.v" \
"../../../bd/zynq7010/ip/zynq7010_zynq7010_axi4_fbread_0_0/sim/zynq7010_zynq7010_axi4_fbread_0_0.v" \
"../../../bd/zynq7010/ip/zynq7010_inverter_0_0/sim/zynq7010_inverter_0_0.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_bucket_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_bullet_sprite_V_RAM_1WNR_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_enemy_bullet_V_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_flow_control_loop_pipe_sequential_init.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_grid_info_enemy_bullets_V_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_grid_info_player_bullets_V_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_mux_164_32_1_1.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_player_bullet_V_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_render_2d_Pipeline_clear_tile_y_clear_tile_x.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_render_2d_Pipeline_render_player_bullets_render_player_bullets_x.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_tile_fb_V_RAM_AUTO_1R1W.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d_vram_m_axi.v" \
"../../../../ZYNQ7010_2022.gen/sources_1/bd/zynq7010/ipshared/046e/hdl/verilog/render_2d.v" \
"../../../bd/zynq7010/ip/zynq7010_render_2d_0_1/sim/zynq7010_render_2d_0_1.v" \
"../../../bd/zynq7010/ip/zynq7010_auto_pc_0/sim/zynq7010_auto_pc_0.v" \
"../../../bd/zynq7010/ip/zynq7010_auto_pc_1/sim/zynq7010_auto_pc_1.v" \
"../../../bd/zynq7010/sim/zynq7010.v" \

verilog xil_defaultlib "glbl.v"

nosort
