LIBRARY IEEE;
use ieee.std_logic_1164.all;

entity RegW is
	port( clock: in std_logic;
		  D: in std_logic;
	      Q: out std_logic
	    );
end RegW;

architecture RTL of RegW is
begin

	Q <= D when(clock='1' and clock'event);

end RTL;