0.6
2018.3
Mar 26 2019
04:57:32
D:/Demo/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Demo/cpu/cpu.srcs/sim_1/new/Storage_sim.v,1570801378,verilog,,,,Storage_sim,,,,,,,,
D:/Demo/cpu/cpu.srcs/sim_1/new/alu32_sim.v,1570783293,verilog,,,,alu32_sim,,,,,,,,
D:/Demo/cpu/cpu.srcs/sources_1/new/Storage.v,1570800872,verilog,,D:/Demo/cpu/cpu.srcs/sim_1/new/Storage_sim.v,,Storage,,,,,,,,
D:/Demo/cpu/cpu.srcs/sources_1/new/alu32.v,1570770748,verilog,,D:/Demo/cpu/cpu.srcs/sim_1/new/alu32_sim.v,,alu32,,,,,,,,
