Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Jun  8 02:38:21 2022
| Host         : Mubarak-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL2_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.029        0.000                      0                 2405        0.073        0.000                      0                 2405        4.500        0.000                       0                   889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.029        0.000                      0                 2405        0.073        0.000                      0                 2405        4.500        0.000                       0                   889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.773ns (36.187%)  route 4.890ns (63.813%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.329    12.309 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.169    12.478    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.792    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.821    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.773ns (36.187%)  route 4.890ns (63.813%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.329    12.309 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.169    12.478    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.792    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.821    state_machine/word_exist_block/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.773ns (36.187%)  route 4.890ns (63.813%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.329    12.309 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.169    12.478    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.792    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.821    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.773ns (36.187%)  route 4.890ns (63.813%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.329    12.309 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.169    12.478    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.602 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.792    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_CE)      -0.205    14.821    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.644ns (34.965%)  route 4.918ns (65.035%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.324    12.304 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2__0/O
                         net (fo=1, routed)           0.387    12.691    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2__0_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.269    14.757    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.773ns (35.740%)  route 4.986ns (64.260%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.329    12.309 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.455    12.763    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.887 r  state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.887    state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)        0.029    15.055    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 2.643ns (36.840%)  route 4.531ns (63.160%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.608     5.129    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     6.011 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.925     7.936    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[8]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.060    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     8.274 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.592     9.866    state_machine/word_exist_block/douta_0[12]
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.297    10.163 r  state_machine/word_exist_block/next_state1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.163    state_machine/word_exist_block/next_state1_carry__0_i_4_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.809    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.966 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.014    11.980    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.323    12.303 r  state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.303    state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)        0.075    15.101    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.780ns (42.707%)  route 3.729ns (57.293%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.552     5.073    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  receiver/Rx_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  receiver/Rx_Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.248     6.778    receiver/Q[3]
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.152     6.930 f  receiver/word_chars_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.451     7.380    receiver/word_chars_reg[4][5]_i_2_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.326     7.706 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.582     8.288    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.412 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          1.103     9.516    state_machine/word_loader/word_size1__0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.640 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.336     9.976    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.556 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.556    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.670 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.679    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.907    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.021    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.249    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.583 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.583    state_machine/word_loader/next_char_index_reg[28]_i_1_n_6
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.062    15.068    state_machine/word_loader/next_char_index_reg[29]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 2.759ns (42.521%)  route 3.729ns (57.479%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.552     5.073    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  receiver/Rx_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  receiver/Rx_Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.248     6.778    receiver/Q[3]
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.152     6.930 f  receiver/word_chars_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.451     7.380    receiver/word_chars_reg[4][5]_i_2_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.326     7.706 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.582     8.288    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.412 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          1.103     9.516    state_machine/word_loader/word_size1__0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.640 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.336     9.976    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.556 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.556    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.670 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.679    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.907    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.021    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.249    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.562 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.562    state_machine/word_loader/next_char_index_reg[28]_i_1_n_4
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.062    15.068    state_machine/word_loader/next_char_index_reg[31]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 receiver/Rx_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/next_char_index_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.685ns (41.858%)  route 3.729ns (58.142%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.552     5.073    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  receiver/Rx_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  receiver/Rx_Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.248     6.778    receiver/Q[3]
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.152     6.930 f  receiver/word_chars_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.451     7.380    receiver/word_chars_reg[4][5]_i_2_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I4_O)        0.326     7.706 f  receiver/FSM_onehot_current_state[26]_i_7/O
                         net (fo=2, routed)           0.582     8.288    receiver/state_machine/word_loader/is_valid_alpha
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.412 f  receiver/word_size[2]_i_2/O
                         net (fo=41, routed)          1.103     9.516    state_machine/word_loader/word_size1__0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.640 r  state_machine/word_loader/next_char_index[0]_i_4/O
                         net (fo=1, routed)           0.336     9.976    state_machine/word_loader/next_char_index[0]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.556 r  state_machine/word_loader/next_char_index_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.556    state_machine/word_loader/next_char_index_reg[0]_i_3_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.670 r  state_machine/word_loader/next_char_index_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.679    state_machine/word_loader/next_char_index_reg[4]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.793 r  state_machine/word_loader/next_char_index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    state_machine/word_loader/next_char_index_reg[8]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  state_machine/word_loader/next_char_index_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.907    state_machine/word_loader/next_char_index_reg[12]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  state_machine/word_loader/next_char_index_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.021    state_machine/word_loader/next_char_index_reg[16]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  state_machine/word_loader/next_char_index_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    state_machine/word_loader/next_char_index_reg[20]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  state_machine/word_loader/next_char_index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.249    state_machine/word_loader/next_char_index_reg[24]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.488 r  state_machine/word_loader/next_char_index_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.488    state_machine/word_loader/next_char_index_reg[28]_i_1_n_5
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.440    14.781    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  state_machine/word_loader/next_char_index_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.062    15.068    state_machine/word_loader/next_char_index_reg[30]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  3.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.559     1.442    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_exist_block/counter_a_signal_reg[9]/Q
                         net (fo=17, routed)          0.172     1.755    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.086%)  route 0.172ns (54.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.561     1.444    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  state_machine/word_exist_block/counter_a_signal_reg[1]/Q
                         net (fo=17, routed)          0.172     1.757    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.249ns (55.691%)  route 0.198ns (44.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.555     1.438    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  transmitter/Shift_Reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  transmitter/Shift_Reg_reg[8]/Q
                         net (fo=1, routed)           0.198     1.784    transmitter/Shift_Reg_reg_n_0_[8]
    SLICE_X36Y18         LUT3 (Prop_lut3_I2_O)        0.101     1.885 r  transmitter/Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    transmitter/Shift_Reg[7]
    SLICE_X36Y18         FDRE                                         r  transmitter/Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.823     1.950    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  transmitter/Shift_Reg_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.107     1.808    transmitter/Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[5]/Q
                         net (fo=17, routed)          0.189     1.774    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.994%)  route 0.291ns (61.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.556     1.439    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  transmitter/Shift_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmitter/Shift_Reg_reg[2]/Q
                         net (fo=1, routed)           0.291     1.871    transmitter/Shift_Reg_reg_n_0_[2]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.916 r  transmitter/Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    transmitter/Shift_Reg[1]
    SLICE_X34Y18         FDRE                                         r  transmitter/Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.822     1.949    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  transmitter/Shift_Reg_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.120     1.820    transmitter/Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 state_machine/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.183ns (37.771%)  route 0.301ns (62.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.554     1.437    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  state_machine/FSM_onehot_current_state_reg[3]/Q
                         net (fo=3, routed)           0.301     1.880    state_machine/guess_checker/Q[2]
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.042     1.922 r  state_machine/guess_checker/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    state_machine/guess_checker_n_13
    SLICE_X33Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.821     1.948    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.107     1.806    state_machine/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 state_machine/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.496%)  route 0.310ns (62.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.553     1.436    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.310     1.887    receiver/FSM_onehot_current_state_reg[3][0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  receiver/FSM_onehot_current_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.932    state_machine/FSM_onehot_current_state_reg[3]_0[0]
    SLICE_X41Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091     1.791    state_machine/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.117%)  route 0.239ns (62.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.560     1.443    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_machine/word_exist_block/counter_a_signal_reg[6]/Q
                         net (fo=17, routed)          0.239     1.823    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.869     1.997    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.682    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 state_machine/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.345%)  route 0.312ns (62.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.553     1.436    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.312     1.889    receiver/FSM_onehot_current_state_reg[3][0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  receiver/FSM_onehot_current_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.934    state_machine/FSM_onehot_current_state_reg[3]_0[1]
    SLICE_X41Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.092     1.792    state_machine/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 state_machine/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_current_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.184ns (34.106%)  route 0.355ns (65.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.554     1.437    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  state_machine/FSM_onehot_current_state_reg[12]/Q
                         net (fo=2, routed)           0.355     1.934    state_machine/FSM_onehot_current_state_reg_n_0_[12]
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.043     1.977 r  state_machine/FSM_onehot_current_state[20]_i_1/O
                         net (fo=1, routed)           0.000     1.977    state_machine/FSM_onehot_current_state[20]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  state_machine/FSM_onehot_current_state_reg[20]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.133     1.833    state_machine/FSM_onehot_current_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  state_machine/solution_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  state_machine/solution_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  state_machine/solution_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  state_machine/solution_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  state_machine/solution_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  state_machine/solution_sig_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  state_machine/num_tries_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  state_machine/num_tries_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  state_machine/num_tries_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  state_machine/num_tries_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y27  transmitter/q_size_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22  transmitter/q_size_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y32  receiver/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y32  receiver/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y31  receiver/Rx_Data_Out_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22  transmitter/q_size_reg[3]/C



