{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642375814020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642375814021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 16 18:30:13 2022 " "Processing started: Sun Jan 16 18:30:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642375814021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375814021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistro " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375814021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642375814414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642375814414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642375822846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375822846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642375822848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375822848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/BancoRegistro.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642375822850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375822850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04.v 1 1 " "Found 1 design units, including 1 entities, in source file lab04.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab04 " "Found entity 1: Lab04" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642375822851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375822851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led display.v(22) " "Verilog HDL Implicit Net warning at display.v(22): created implicit net for \"led\"" {  } { { "display.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/display.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrRa Lab04.v(25) " "Verilog HDL Implicit Net warning at Lab04.v(25): created implicit net for \"addrRa\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrRb Lab04.v(26) " "Verilog HDL Implicit Net warning at Lab04.v(26): created implicit net for \"addrRb\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datOutRa Lab04.v(27) " "Verilog HDL Implicit Net warning at Lab04.v(27): created implicit net for \"datOutRa\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datOutRb Lab04.v(28) " "Verilog HDL Implicit Net warning at Lab04.v(28): created implicit net for \"datOutRb\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite Lab04.v(31) " "Verilog HDL Implicit Net warning at Lab04.v(31): created implicit net for \"RegWrite\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab04 " "Elaborating entity \"Lab04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642375822880 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sseg Lab04.v(12) " "Output port \"sseg\" at Lab04.v(12) has no driver" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642375822881 "|Lab04"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "an Lab04.v(13) " "Output port \"an\" at Lab04.v(13) has no driver" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642375822881 "|Lab04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:bancoregistro " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:bancoregistro\"" {  } { { "Lab04.v" "bancoregistro" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375822894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642375823158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[6\] GND " "Pin \"sseg\[6\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[5\] GND " "Pin \"sseg\[5\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[4\] GND " "Pin \"sseg\[4\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[3\] GND " "Pin \"sseg\[3\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[2\] GND " "Pin \"sseg\[2\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[1\] GND " "Pin \"sseg\[1\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[0\] GND " "Pin \"sseg\[0\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|sseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[0\] GND " "Pin \"an\[0\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|an[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[1\] GND " "Pin \"an\[1\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|an[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] GND " "Pin \"an\[2\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] GND " "Pin \"an\[3\]\" is stuck at GND" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642375823172 "|Lab04|an[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642375823172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642375823291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642375823291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrA\[0\] " "No output dependent on input pin \"addrA\[0\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrA\[1\] " "No output dependent on input pin \"addrA\[1\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrA\[2\] " "No output dependent on input pin \"addrA\[2\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrA\[3\] " "No output dependent on input pin \"addrA\[3\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrB\[0\] " "No output dependent on input pin \"addrB\[0\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrB\[1\] " "No output dependent on input pin \"addrB\[1\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrB\[2\] " "No output dependent on input pin \"addrB\[2\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrB\[3\] " "No output dependent on input pin \"addrB\[3\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrW\[0\] " "No output dependent on input pin \"addrW\[0\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrW\[1\] " "No output dependent on input pin \"addrW\[1\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrW\[2\] " "No output dependent on input pin \"addrW\[2\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrW\[3\] " "No output dependent on input pin \"addrW\[3\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|addrW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datW\[0\] " "No output dependent on input pin \"datW\[0\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|datW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datW\[1\] " "No output dependent on input pin \"datW\[1\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|datW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datW\[2\] " "No output dependent on input pin \"datW\[2\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|datW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datW\[3\] " "No output dependent on input pin \"datW\[3\]\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|datW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Lab04.v" "" { Text "C:/Users/Santiago/Documents/GitHub/lab04-2021-2-grupo06-2021-2/src/Lab04.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642375823331 "|Lab04|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642375823331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642375823332 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642375823332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642375823332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642375823355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 16 18:30:23 2022 " "Processing ended: Sun Jan 16 18:30:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642375823355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642375823355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642375823355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642375823355 ""}
