# ğŸ‘‹ Hey there! I'm a passionate RTL Design Engineer

ğŸ“ Graduated with a B.Tech. in Electronics and Communication Engineering from [PES University](https://www.pes.edu/), India.  
ğŸ’» Self-taught hardware developer with a love for digital design and VLSI.  
ğŸ§ Tinkerer at heart â€” exploring various Linux distros, working on RISC-V architectures, and building custom SoCs.  
ğŸ”§ I thrive on turning ideas into silicon and making peopleâ€™s lives better through the hardware I build.

---

## ğŸš€ Areas of Interest
- RTL Design (VHDL/Verilog/SystemVerilog)
- VLSI & Digital Logic Design
- Communication Systems
- RISC-V based System Architectures
- SoC Design & Integration
---

## ğŸ“« Letâ€™s Connect
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/kiranreddykalakota/)  
- ğŸ“§ [Email](mailto:kiranreddykalakota2003@gmail.com)  

---

Thanks for stopping by! Feel free to explore the repos below ğŸ‘‡
