// Seed: 3603458459
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_4;
  logic id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18
  );
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[-1] = id_1;
  assign id_7 = -1;
endmodule
