# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/ARTIN/Documents/GitHub/Computer_Arcitecture/Assignment1/SystemVerilog Files/Adder.sv} 
