<profile>

<section name = "Vitis HLS Report for 'filt'" level="0">
<item name = "Date">Thu Apr 11 01:03:44 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FIR_Test_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_filt_Pipeline_VITIS_LOOP_29_2_fu_609">filt_Pipeline_VITIS_LOOP_29_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2102, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 18, 1270, 1371, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2401, -</column>
<column name="Register">-, -, 5841, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 8, 6, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_29_2_fu_609">filt_Pipeline_VITIS_LOOP_29_2, 0, 0, 340, 349, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_32s_32s_32_1_1_U13">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U14">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U15">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U16">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U17">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U18">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="signal_shift_reg_U">signal_shift_reg_RAM_AUTO_1R1W, 2, 0, 0, 0, 99, 32, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_10_fu_1205_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_15_fu_1178_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_1_fu_1194_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_21_fu_1183_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_22_fu_1210_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_33_fu_1168_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_38_fu_1157_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_41_fu_1140_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_43_fu_1146_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_44_fu_1152_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_45_fu_1163_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_46_fu_1173_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_47_fu_1215_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_4_fu_1199_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_52_fu_1075_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_57_fu_1035_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_58_fu_1081_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_63_fu_978_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_65_fu_984_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_66_fu_990_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_68_fu_995_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_69_fu_1001_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_70_fu_1007_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_71_fu_1121_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_74_fu_1013_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_75_fu_1017_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_76_fu_1023_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_77_fu_1029_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln54_78_fu_1041_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_79_fu_1046_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_80_fu_1051_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_81_fu_1057_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_82_fu_1125_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_87_fu_1086_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_88_fu_1063_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln54_89_fu_1092_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_90_fu_1097_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_92_fu_1103_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_93_fu_1109_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_94_fu_1115_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_95_fu_1129_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_96_fu_1134_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln54_fu_1189_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_fu_961_p2">+, 0, 0, 39, 32, 2</column>
<column name="grp_fu_701_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_707_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_713_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_719_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_851_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_857_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_863_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_869_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_875_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_881_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_887_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_893_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_915_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_921_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_4_fu_1238_p2">+, 0, 0, 39, 32, 1</column>
<column name="y_TDATA_int_regslice">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_state114_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1510">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln70_fu_1069_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="read_coefs_2_fu_956_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="ap_block_state114">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op179_readreq_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op787_write_state114">or, 0, 0, 2, 1, 1</column>
<column name="i_3_fu_966_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln70_fu_1226_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">580, 115, 1, 115</column>
<column name="ap_phi_mux_output_signal_1313319_phi_fu_600_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_spec_select287320_phi_fu_588_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 32, 64</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_634_p0">265, 62, 32, 1984</column>
<column name="grp_fu_634_p1">81, 17, 32, 544</column>
<column name="grp_fu_639_p0">65, 15, 32, 480</column>
<column name="grp_fu_639_p1">65, 14, 32, 448</column>
<column name="grp_fu_643_p0">48, 9, 32, 288</column>
<column name="grp_fu_643_p1">53, 10, 32, 320</column>
<column name="grp_fu_647_p0">25, 5, 32, 160</column>
<column name="grp_fu_647_p1">31, 6, 32, 192</column>
<column name="grp_fu_654_p0">25, 5, 32, 160</column>
<column name="grp_fu_654_p1">25, 5, 32, 160</column>
<column name="grp_fu_658_p0">14, 3, 32, 96</column>
<column name="grp_fu_658_p1">20, 4, 32, 128</column>
<column name="grp_load_fu_697_p1">14, 3, 32, 96</column>
<column name="i_fu_310">20, 4, 32, 128</column>
<column name="output_signal_reg_495">9, 2, 1, 2</column>
<column name="read_coefs_reg_483">9, 2, 1, 2</column>
<column name="signal_shift_reg_address0">221, 51, 7, 357</column>
<column name="signal_shift_reg_address1">217, 50, 7, 350</column>
<column name="signal_shift_reg_d0">221, 51, 32, 1632</column>
<column name="signal_shift_reg_d1">217, 50, 32, 1600</column>
<column name="spec_select287320_reg_584">9, 2, 1, 2</column>
<column name="tmp_data_1311_reg_507">9, 2, 32, 64</column>
<column name="tmp_dest_1304_reg_573">9, 2, 1, 2</column>
<column name="tmp_id_1305_reg_562">9, 2, 1, 2</column>
<column name="tmp_keep_1310_reg_518">9, 2, 4, 8</column>
<column name="tmp_last_1306_reg_551">9, 2, 1, 2</column>
<column name="tmp_strb_1309_reg_529">9, 2, 4, 8</column>
<column name="tmp_user_1308_reg_540">9, 2, 1, 2</column>
<column name="x_TDATA_blk_n">9, 2, 1, 2</column>
<column name="x_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="y_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln54_12_reg_2130">32, 0, 32, 0</column>
<column name="add_ln54_21_reg_2135">32, 0, 32, 0</column>
<column name="add_ln54_27_reg_2120">32, 0, 32, 0</column>
<column name="add_ln54_43_reg_2105">32, 0, 32, 0</column>
<column name="add_ln54_44_reg_2110">32, 0, 32, 0</column>
<column name="add_ln54_45_reg_2115">32, 0, 32, 0</column>
<column name="add_ln54_46_reg_2125">32, 0, 32, 0</column>
<column name="add_ln54_4_reg_2145">32, 0, 32, 0</column>
<column name="add_ln54_57_reg_2002">32, 0, 32, 0</column>
<column name="add_ln54_58_reg_2090">32, 0, 32, 0</column>
<column name="add_ln54_70_reg_1917">32, 0, 32, 0</column>
<column name="add_ln54_76_reg_1965">32, 0, 32, 0</column>
<column name="add_ln54_77_reg_1970">32, 0, 32, 0</column>
<column name="add_ln54_81_reg_2019">32, 0, 32, 0</column>
<column name="add_ln54_88_reg_2058">32, 0, 32, 0</column>
<column name="add_ln54_94_reg_2095">32, 0, 32, 0</column>
<column name="add_ln54_96_reg_2100">32, 0, 32, 0</column>
<column name="add_ln54_reg_2140">32, 0, 32, 0</column>
<column name="ap_CS_fsm">114, 0, 114, 0</column>
<column name="c_read_reg_1258">64, 0, 64, 0</column>
<column name="gmem_addr_read_10_reg_1471">32, 0, 32, 0</column>
<column name="gmem_addr_read_12_reg_1500">32, 0, 32, 0</column>
<column name="gmem_addr_read_13_reg_1517">32, 0, 32, 0</column>
<column name="gmem_addr_read_15_reg_1546">32, 0, 32, 0</column>
<column name="gmem_addr_read_18_reg_1587">32, 0, 32, 0</column>
<column name="gmem_addr_read_19_reg_1604">32, 0, 32, 0</column>
<column name="gmem_addr_read_21_reg_1633">32, 0, 32, 0</column>
<column name="gmem_addr_read_22_reg_1650">32, 0, 32, 0</column>
<column name="gmem_addr_read_25_reg_1691">32, 0, 32, 0</column>
<column name="gmem_addr_read_27_reg_1720">32, 0, 32, 0</column>
<column name="gmem_addr_read_29_reg_1749">32, 0, 32, 0</column>
<column name="gmem_addr_read_31_reg_1778">32, 0, 32, 0</column>
<column name="gmem_addr_read_33_reg_1807">32, 0, 32, 0</column>
<column name="gmem_addr_read_34_reg_1824">32, 0, 32, 0</column>
<column name="gmem_addr_read_35_reg_1841">32, 0, 32, 0</column>
<column name="gmem_addr_read_4_reg_1374">32, 0, 32, 0</column>
<column name="gmem_addr_read_6_reg_1403">32, 0, 32, 0</column>
<column name="gmem_addr_read_7_reg_1420">32, 0, 32, 0</column>
<column name="gmem_addr_read_8_reg_1437">32, 0, 32, 0</column>
<column name="gmem_addr_read_9_reg_1454">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1263">64, 0, 64, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_29_2_fu_609_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_1306">32, 0, 32, 0</column>
<column name="i_fu_310">32, 0, 32, 0</column>
<column name="icmp_ln70_reg_2074">1, 0, 1, 0</column>
<column name="mul_ln51_68_reg_1891">32, 0, 32, 0</column>
<column name="mul_ln51_76_reg_1934">32, 0, 32, 0</column>
<column name="mul_ln51_77_reg_1944">32, 0, 32, 0</column>
<column name="mul_ln51_83_reg_1991">32, 0, 32, 0</column>
<column name="mul_ln54_reg_1357">32, 0, 32, 0</column>
<column name="output_signal_1313319_reg_595">1, 0, 1, 0</column>
<column name="output_signal_reg_495">1, 0, 1, 0</column>
<column name="read_coefs_reg_483">1, 0, 1, 0</column>
<column name="reg_725">32, 0, 32, 0</column>
<column name="reg_733">32, 0, 32, 0</column>
<column name="reg_739">32, 0, 32, 0</column>
<column name="reg_745">32, 0, 32, 0</column>
<column name="reg_751">32, 0, 32, 0</column>
<column name="reg_758">32, 0, 32, 0</column>
<column name="reg_765">32, 0, 32, 0</column>
<column name="reg_771">32, 0, 32, 0</column>
<column name="reg_777">32, 0, 32, 0</column>
<column name="reg_783">32, 0, 32, 0</column>
<column name="reg_788">32, 0, 32, 0</column>
<column name="reg_793">32, 0, 32, 0</column>
<column name="reg_799">32, 0, 32, 0</column>
<column name="reg_804">32, 0, 32, 0</column>
<column name="reg_809">32, 0, 32, 0</column>
<column name="reg_815">32, 0, 32, 0</column>
<column name="reg_819">32, 0, 32, 0</column>
<column name="reg_823">32, 0, 32, 0</column>
<column name="reg_827">32, 0, 32, 0</column>
<column name="reg_831">32, 0, 32, 0</column>
<column name="reg_835">32, 0, 32, 0</column>
<column name="reg_839">32, 0, 32, 0</column>
<column name="reg_843">32, 0, 32, 0</column>
<column name="reg_847">32, 0, 32, 0</column>
<column name="reg_899">32, 0, 32, 0</column>
<column name="reg_903">32, 0, 32, 0</column>
<column name="reg_907">32, 0, 32, 0</column>
<column name="reg_911">32, 0, 32, 0</column>
<column name="reg_927">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_10_reg_1442">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_11_reg_1448">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_12_reg_1459">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_13_reg_1465">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_14_reg_1476">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_15_reg_1482">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_16_reg_1488">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_17_reg_1494">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_18_reg_1505">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_19_reg_1511">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_1_reg_1368">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_20_reg_1522">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_21_reg_1528">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_22_reg_1534">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_23_reg_1540">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_24_reg_1551">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_25_reg_1557">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_26_reg_1563">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_27_reg_1569">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_28_reg_1575">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_29_reg_1581">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_2_reg_1379">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_30_reg_1592">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_31_reg_1598">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_32_reg_1609">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_33_reg_1615">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_34_reg_1621">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_35_reg_1627">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_36_reg_1638">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_37_reg_1644">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_38_reg_1655">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_39_reg_1661">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_3_reg_1385">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_40_reg_1667">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_41_reg_1673">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_42_reg_1679">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_43_reg_1685">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_44_reg_1696">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_45_reg_1702">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_46_reg_1708">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_47_reg_1714">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_48_reg_1725">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_49_reg_1731">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_4_reg_1391">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_50_reg_1737">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_51_reg_1743">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_52_reg_1754">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_53_reg_1760">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_54_reg_1766">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_55_reg_1772">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_56_reg_1783">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_57_reg_1789">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_58_reg_1795">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_59_reg_1801">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_5_reg_1397">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_60_reg_1812">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_61_reg_1818">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_62_reg_1829">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_63_reg_1835">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_64_reg_1846">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_65_reg_1852">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_66_reg_1858">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_67_reg_1863">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_68_reg_1869">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_69_reg_1874">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_6_reg_1408">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_70_reg_1880">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_71_reg_1885">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_72_reg_1896">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_73_reg_1901">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_74_reg_1907">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_75_reg_1912">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_76_reg_1922">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_77_reg_1928">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_78_reg_1939">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_79_reg_1949">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_7_reg_1414">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_80_reg_1955">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_81_reg_1960">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_82_reg_1975">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_83_reg_1980">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_84_reg_1986">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_85_reg_1996">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_86_reg_2007">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_87_reg_2013">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_88_reg_2024">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_89_reg_2030">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_8_reg_1425">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_90_reg_2036">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_91_reg_2042">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_92_reg_2048">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_93_reg_2053">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_94_reg_2063">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_95_reg_2069">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_96_reg_2080">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_97_reg_2085">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_9_reg_1431">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_reg_1362">32, 0, 32, 0</column>
<column name="spec_select287320_reg_584">1, 0, 1, 0</column>
<column name="targetBlock_reg_1313">1, 0, 1, 0</column>
<column name="tmp_data_1311_reg_507">32, 0, 32, 0</column>
<column name="tmp_data_reg_1269">32, 0, 32, 0</column>
<column name="tmp_dest_1304_reg_573">1, 0, 1, 0</column>
<column name="tmp_dest_reg_1301">1, 0, 1, 0</column>
<column name="tmp_id_1305_reg_562">1, 0, 1, 0</column>
<column name="tmp_id_reg_1296">1, 0, 1, 0</column>
<column name="tmp_keep_1310_reg_518">4, 0, 4, 0</column>
<column name="tmp_keep_reg_1276">4, 0, 4, 0</column>
<column name="tmp_last_1306_reg_551">1, 0, 1, 0</column>
<column name="tmp_last_reg_1291">1, 0, 1, 0</column>
<column name="tmp_strb_1309_reg_529">4, 0, 4, 0</column>
<column name="tmp_strb_reg_1281">4, 0, 4, 0</column>
<column name="tmp_user_1308_reg_540">1, 0, 1, 0</column>
<column name="tmp_user_reg_1286">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, filt, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, filt, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="y_TDATA">out, 32, axis, y_V_data_V, pointer</column>
<column name="y_TVALID">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TREADY">in, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TDEST">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TKEEP">out, 4, axis, y_V_keep_V, pointer</column>
<column name="y_TSTRB">out, 4, axis, y_V_strb_V, pointer</column>
<column name="y_TUSER">out, 1, axis, y_V_user_V, pointer</column>
<column name="y_TLAST">out, 1, axis, y_V_last_V, pointer</column>
<column name="y_TID">out, 1, axis, y_V_id_V, pointer</column>
<column name="x_TDATA">in, 32, axis, x_V_data_V, pointer</column>
<column name="x_TVALID">in, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TREADY">out, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TDEST">in, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TKEEP">in, 4, axis, x_V_keep_V, pointer</column>
<column name="x_TSTRB">in, 4, axis, x_V_strb_V, pointer</column>
<column name="x_TUSER">in, 1, axis, x_V_user_V, pointer</column>
<column name="x_TLAST">in, 1, axis, x_V_last_V, pointer</column>
<column name="x_TID">in, 1, axis, x_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
