/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [18:0] _03_;
  wire [18:0] _04_;
  wire [18:0] _05_;
  reg [6:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[5] ^ in_data[13];
  assign celloutsig_0_38z = celloutsig_0_15z ^ celloutsig_0_6z;
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[22];
  assign celloutsig_0_45z = celloutsig_0_27z ^ celloutsig_0_19z;
  assign celloutsig_0_27z = celloutsig_0_26z ^ celloutsig_0_23z;
  assign celloutsig_0_56z = celloutsig_0_1z ^ celloutsig_0_11z;
  assign celloutsig_0_64z = celloutsig_0_15z ^ celloutsig_0_46z;
  assign celloutsig_0_69z = celloutsig_0_31z ^ celloutsig_0_34z;
  assign celloutsig_0_73z = celloutsig_0_31z ^ celloutsig_0_29z;
  assign celloutsig_0_82z = celloutsig_0_73z ^ celloutsig_0_55z;
  assign celloutsig_0_83z = celloutsig_0_77z ^ _01_;
  assign celloutsig_0_94z = celloutsig_0_26z ^ celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[145] ^ in_data[190];
  assign celloutsig_1_5z = celloutsig_1_1z ^ in_data[185];
  assign celloutsig_1_9z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_12z = celloutsig_1_7z ^ celloutsig_1_9z;
  assign celloutsig_0_12z = celloutsig_0_11z ^ celloutsig_0_10z;
  assign celloutsig_0_14z = celloutsig_0_10z ^ celloutsig_0_0z;
  assign celloutsig_0_21z = in_data[39] ^ celloutsig_0_19z;
  assign celloutsig_0_23z = celloutsig_0_7z ^ celloutsig_0_8z;
  assign celloutsig_0_24z = celloutsig_0_0z ^ celloutsig_0_17z;
  reg [18:0] _28_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 19'h00000;
    else _28_ <= { _02_, _01_, _04_[16:14], celloutsig_0_15z, _02_, _01_, _04_[16:14], celloutsig_0_8z, celloutsig_0_41z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_13z };
  assign { _05_[18:2], _00_, _05_[0] } = _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 7'h00;
    else _06_ <= { _03_[17:14], celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_12z };
  reg [15:0] _30_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 16'h0000;
    else _30_ <= { celloutsig_0_83z, celloutsig_0_84z, celloutsig_0_77z, celloutsig_0_11z, celloutsig_0_71z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_66z, celloutsig_0_39z, celloutsig_0_69z, celloutsig_0_56z, celloutsig_0_82z, celloutsig_0_29z, celloutsig_0_80z, celloutsig_0_64z, celloutsig_0_49z };
  assign out_data[15:0] = _30_;
  reg [4:0] _31_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 5'h00;
    else _31_ <= { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z };
  assign { _02_, _01_, _04_[16:14] } = _31_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 19'h00000;
    else _03_ <= { in_data[50:34], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_27z & ~(celloutsig_0_16z);
  assign celloutsig_0_33z = celloutsig_0_10z & ~(celloutsig_0_7z);
  assign celloutsig_0_34z = celloutsig_0_23z & ~(celloutsig_0_8z);
  assign celloutsig_0_35z = celloutsig_0_25z & ~(celloutsig_0_28z);
  assign celloutsig_0_39z = celloutsig_0_13z & ~(celloutsig_0_35z);
  assign celloutsig_0_41z = celloutsig_0_32z & ~(celloutsig_0_23z);
  assign celloutsig_0_46z = celloutsig_0_45z & ~(_05_[10]);
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_49z = celloutsig_0_46z & ~(celloutsig_0_21z);
  assign celloutsig_0_55z = _03_[2] & ~(_06_[0]);
  assign celloutsig_0_66z = celloutsig_0_0z & ~(celloutsig_0_39z);
  assign celloutsig_0_6z = in_data[53] & ~(celloutsig_0_0z);
  assign celloutsig_0_71z = celloutsig_0_38z & ~(celloutsig_0_19z);
  assign celloutsig_0_7z = _03_[2] & ~(celloutsig_0_3z);
  assign celloutsig_0_77z = celloutsig_0_14z & ~(celloutsig_0_19z);
  assign celloutsig_0_80z = celloutsig_0_24z & ~(_03_[13]);
  assign celloutsig_0_84z = celloutsig_0_39z & ~(celloutsig_0_31z);
  assign celloutsig_0_8z = celloutsig_0_3z & ~(celloutsig_0_4z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[188] & ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_5z & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = 1'h0 & ~(in_data[121]);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(in_data[15]);
  assign celloutsig_1_16z = celloutsig_1_4z & ~(celloutsig_1_5z);
  assign celloutsig_0_11z = celloutsig_0_10z & ~(celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_8z & ~(celloutsig_1_7z);
  assign celloutsig_1_19z = celloutsig_1_16z & ~(celloutsig_1_12z);
  assign celloutsig_0_1z = in_data[54] & ~(in_data[84]);
  assign celloutsig_0_13z = celloutsig_0_3z & ~(in_data[46]);
  assign celloutsig_0_15z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_11z & ~(celloutsig_0_6z);
  assign celloutsig_0_17z = celloutsig_0_15z & ~(celloutsig_0_16z);
  assign celloutsig_0_18z = celloutsig_0_17z & ~(celloutsig_0_1z);
  assign celloutsig_0_19z = _03_[0] & ~(1'h0);
  assign celloutsig_0_20z = celloutsig_0_19z & ~(celloutsig_0_1z);
  assign celloutsig_0_25z = celloutsig_0_7z & ~(in_data[52]);
  assign celloutsig_0_26z = celloutsig_0_12z & ~(celloutsig_0_24z);
  assign celloutsig_0_28z = _04_[14] & ~(celloutsig_0_4z);
  assign celloutsig_0_29z = celloutsig_0_17z & ~(celloutsig_0_28z);
  assign celloutsig_0_31z = celloutsig_0_27z & ~(_03_[14]);
  assign { _04_[18:17], _04_[13:0] } = { _02_, _01_, celloutsig_0_15z, _02_, _01_, _04_[16:14], celloutsig_0_8z, celloutsig_0_41z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_13z };
  assign _05_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z };
endmodule
