# ğŸ‘‹ Hey there, I'm Ahiraj!
 
ğŸ“ Electronics & Communication Engineering Undergraduate  
ğŸ“ Rajiv Gandhi Institute of Technology (RIT)  
ğŸ› ï¸ Exploring Embedded Systems | Web Dev | VLSI | Verilog  

---

## ğŸš€ What I'm Working On
- Uploading daily C programming exercises to GitHubâ€”aiming for consistency.
- Organizing and expanding my Git & GitHub.
- Contributing to open-source projects to sharpen collaboration skills.
- Exploring Verilog for advanced digital system design and VLSI fundamentals.
- Enhancing my front-end development workflow with Figma, Photoshop, and modern web technologies.

---

## ğŸ’» Tech I'm Learning
- **Languages:** C/C++, Python, MATLAB, Embedded C, HTML, CSS, Verilog
- **Tools:** Git, GitHub, VS Code, Arduino IDE, Keil uVision, TINA, Xilinx Vivado, Proteus, Tinkercad, Photoshop, Illustrator, Figma
- **Topics:** Digital Electronics,Front-End Basics

---

## ğŸ“ Featured Projects
- ğŸŒ [Personal Portfolio](https://ahiraj.xyz/)
- ğŸ“˜ [Digital Lock Using Verilog](https://github.com/AHIRAJ-K/digital-lock-verilog)

---

## ğŸ“„ Resume
- [View My Resume (PDF)](https://ahiraj-k.github.io/resume/Ahiraj-Resume.pdf)

---

## ğŸ“« Let's Connect
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/ahiraj-k/)
- ğŸ“§ Email: Ahiraj.me@gmail.com

---

> "Exploring, experimenting, and sharing my journey as I grow." ğŸš€

