[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenScopeFullName/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 101
LIB: work
FILE: ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv
n<> u<100> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<100> s<99> l<1:1>
  n<> u<99> t<Source_text> p<100> c<82> l<1:1> el<14:10>
    n<> u<82> t<Description> p<99> c<81> s<98> l<1:1> el<10:10>
      n<> u<81> t<Module_declaration> p<82> c<6> l<1:1> el<10:10>
        n<> u<6> t<Module_nonansi_header> p<81> c<2> s<29> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<29> t<Module_item> p<81> c<28> s<79> l<2:4> el<2:18>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:4> el<2:18>
            n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:18>
              n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:18>
                n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:18>
                  n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:18>
                    n<> u<23> t<Data_declaration> p<24> c<22> l<2:4> el<2:18>
                      n<> u<22> t<Variable_declaration> p<23> c<18> l<2:4> el<2:18>
                        n<> u<18> t<Data_type> p<22> c<7> s<21> l<2:4> el<2:15>
                          n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:4> el<2:9>
                          n<> u<17> t<Packed_dimension> p<18> c<16> l<2:10> el<2:15>
                            n<> u<16> t<Constant_range> p<17> c<11> l<2:11> el<2:14>
                              n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:11> el<2:12>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<2:11> el<2:12>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<2:11> el<2:12>
                                    n<1> u<8> t<INT_CONST> p<9> l<2:11> el<2:12>
                              n<> u<15> t<Constant_expression> p<16> c<14> l<2:13> el<2:14>
                                n<> u<14> t<Constant_primary> p<15> c<13> l<2:13> el<2:14>
                                  n<> u<13> t<Primary_literal> p<14> c<12> l<2:13> el<2:14>
                                    n<0> u<12> t<INT_CONST> p<13> l<2:13> el<2:14>
                        n<> u<21> t<Variable_decl_assignment_list> p<22> c<20> l<2:16> el<2:17>
                          n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<2:16> el<2:17>
                            n<a> u<19> t<STRING_CONST> p<20> l<2:16> el<2:17>
        n<> u<79> t<Module_item> p<81> c<78> s<80> l<4:4> el<8:7>
          n<> u<78> t<Non_port_module_item> p<79> c<77> l<4:4> el<8:7>
            n<> u<77> t<Module_or_generate_item> p<78> c<76> l<4:4> el<8:7>
              n<> u<76> t<Module_common_item> p<77> c<75> l<4:4> el<8:7>
                n<> u<75> t<Loop_generate_construct> p<76> c<35> l<4:4> el<8:7>
                  n<> u<35> t<Genvar_initialization> p<75> c<30> s<45> l<4:8> el<4:20>
                    n<i> u<30> t<STRING_CONST> p<35> s<34> l<4:15> el<4:16>
                    n<> u<34> t<Constant_expression> p<35> c<33> l<4:19> el<4:20>
                      n<> u<33> t<Constant_primary> p<34> c<32> l<4:19> el<4:20>
                        n<> u<32> t<Primary_literal> p<33> c<31> l<4:19> el<4:20>
                          n<0> u<31> t<INT_CONST> p<32> l<4:19> el<4:20>
                  n<> u<45> t<Constant_expression> p<75> c<39> s<48> l<4:22> el<4:27>
                    n<> u<39> t<Constant_expression> p<45> c<38> s<44> l<4:22> el<4:23>
                      n<> u<38> t<Constant_primary> p<39> c<37> l<4:22> el<4:23>
                        n<> u<37> t<Primary_literal> p<38> c<36> l<4:22> el<4:23>
                          n<i> u<36> t<STRING_CONST> p<37> l<4:22> el<4:23>
                    n<> u<44> t<BinOp_Less> p<45> s<43> l<4:24> el<4:25>
                    n<> u<43> t<Constant_expression> p<45> c<42> l<4:26> el<4:27>
                      n<> u<42> t<Constant_primary> p<43> c<41> l<4:26> el<4:27>
                        n<> u<41> t<Primary_literal> p<42> c<40> l<4:26> el<4:27>
                          n<1> u<40> t<INT_CONST> p<41> l<4:26> el<4:27>
                  n<> u<48> t<Genvar_iteration> p<75> c<46> s<74> l<4:29> el<4:32>
                    n<i> u<46> t<STRING_CONST> p<48> s<47> l<4:29> el<4:30>
                    n<> u<47> t<IncDec_PlusPlus> p<48> l<4:30> el<4:32>
                  n<> u<74> t<Generate_item> p<75> c<73> l<4:34> el<8:7>
                    n<> u<73> t<Generate_begin_end_block> p<74> c<49> l<4:34> el<8:7>
                      n<gen_modules> u<49> t<STRING_CONST> p<73> s<71> l<4:42> el<4:53>
                      n<> u<71> t<Generate_item> p<73> c<70> s<72> l<5:7> el<5:49>
                        n<> u<70> t<Module_or_generate_item> p<71> c<69> l<5:7> el<5:49>
                          n<> u<69> t<Module_instantiation> p<70> c<50> l<5:7> el<5:49>
                            n<ibex_counter> u<50> t<STRING_CONST> p<69> s<68> l<5:7> el<5:19>
                            n<> u<68> t<Hierarchical_instance> p<69> c<52> l<5:20> el<5:48>
                              n<> u<52> t<Name_of_instance> p<68> c<51> s<67> l<5:20> el<5:38>
                                n<module_in_genscope> u<51> t<STRING_CONST> p<52> l<5:20> el<5:38>
                              n<> u<67> t<Port_connection_list> p<68> c<66> l<5:39> el<5:47>
                                n<> u<66> t<Named_port_connection> p<67> c<53> l<5:39> el<5:47>
                                  n<b> u<53> t<STRING_CONST> p<66> s<64> l<5:40> el<5:41>
                                  n<> u<64> t<OPEN_PARENS> p<66> s<63> l<5:41> el<5:42>
                                  n<> u<63> t<Expression> p<66> c<62> s<65> l<5:42> el<5:46>
                                    n<> u<62> t<Primary> p<63> c<61> l<5:42> el<5:46>
                                      n<> u<61> t<Complex_func_call> p<62> c<54> l<5:42> el<5:46>
                                        n<a> u<54> t<STRING_CONST> p<61> s<60> l<5:42> el<5:43>
                                        n<> u<60> t<Select> p<61> c<59> l<5:43> el<5:46>
                                          n<> u<59> t<Bit_select> p<60> c<58> l<5:43> el<5:46>
                                            n<> u<58> t<Expression> p<59> c<57> l<5:44> el<5:45>
                                              n<> u<57> t<Primary> p<58> c<56> l<5:44> el<5:45>
                                                n<> u<56> t<Primary_literal> p<57> c<55> l<5:44> el<5:45>
                                                  n<i> u<55> t<STRING_CONST> p<56> l<5:44> el<5:45>
                                  n<> u<65> t<CLOSE_PARENS> p<66> l<5:46> el<5:47>
                      n<> u<72> t<END> p<73> l<8:4> el<8:7>
        n<> u<80> t<ENDMODULE> p<81> l<10:1> el<10:10>
    n<> u<98> t<Description> p<99> c<97> l<12:1> el<14:10>
      n<> u<97> t<Module_declaration> p<98> c<95> l<12:1> el<14:10>
        n<> u<95> t<Module_ansi_header> p<97> c<83> s<96> l<12:1> el<12:36>
          n<module> u<83> t<Module_keyword> p<95> s<84> l<12:1> el<12:7>
          n<ibex_counter> u<84> t<STRING_CONST> p<95> s<85> l<12:8> el<12:20>
          n<> u<85> t<Package_import_declaration_list> p<95> s<94> l<12:20> el<12:20>
          n<> u<94> t<Port_declaration_list> p<95> c<93> l<12:20> el<12:35>
            n<> u<93> t<Ansi_port_declaration> p<94> c<91> l<12:21> el<12:34>
              n<> u<91> t<Net_port_header> p<93> c<86> s<92> l<12:21> el<12:32>
                n<> u<86> t<PortDir_Inp> p<91> s<90> l<12:21> el<12:26>
                n<> u<90> t<Net_port_type> p<91> c<89> l<12:27> el<12:32>
                  n<> u<89> t<Data_type_or_implicit> p<90> c<88> l<12:27> el<12:32>
                    n<> u<88> t<Data_type> p<89> c<87> l<12:27> el<12:32>
                      n<> u<87> t<IntVec_TypeLogic> p<88> l<12:27> el<12:32>
              n<b> u<92> t<STRING_CONST> p<93> l<12:33> el<12:34>
        n<> u<96> t<ENDMODULE> p<97> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv:12:1: No timescale set for "ibex_counter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv:12:1: Compile module "work@ibex_counter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
BitSelect                                              1
Constant                                               4
Design                                                 1
GenFor                                                 1
LogicNet                                               2
LogicTypespec                                          3
Module                                                 2
ModuleTypespec                                         1
Operation                                              2
Port                                                   2
Range                                                  1
RefModule                                              1
RefObj                                                 3
RefTypespec                                            3
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeFullName/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiInternalScope:
  \_GenFor: (work@dut), line:4:4, endln:8:7
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:1:1, endln:10:10
    |vpiFullName:work@dut
    |vpiVariables:
    \_RefVar: (work@dut.i), line:4:15, endln:4:16
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiName:i
      |vpiFullName:work@dut.i
    |vpiInternalScope:
    \_Begin: (work@dut.gen_modules), line:4:34, endln:8:7
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiName:gen_modules
      |vpiFullName:work@dut.gen_modules
      |vpiTypedef:
      \_ModuleTypespec: (ibex_counter), line:5:7, endln:5:19
        |vpiParent:
        \_Begin: (work@dut.gen_modules), line:4:34, endln:8:7
        |vpiName:ibex_counter
      |vpiImportTypespec:
      \_ModuleTypespec: (ibex_counter), line:5:7, endln:5:19
      |vpiImportTypespec:
      \_LogicNet: (work@dut.gen_modules.i), line:5:44, endln:5:45
        |vpiParent:
        \_Begin: (work@dut.gen_modules), line:4:34, endln:8:7
        |vpiName:i
        |vpiFullName:work@dut.gen_modules.i
        |vpiNetType:1
      |vpiStmt:
      \_RefModule: work@ibex_counter (module_in_genscope), line:5:7, endln:5:19
        |vpiParent:
        \_Begin: (work@dut.gen_modules), line:4:34, endln:8:7
        |vpiName:module_in_genscope
        |vpiDefName:work@ibex_counter
        |vpiActual:
        \_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
        |vpiPort:
        \_Port: (b), line:5:40, endln:5:41
          |vpiParent:
          \_RefModule: work@ibex_counter (module_in_genscope), line:5:7, endln:5:19
          |vpiName:b
          |vpiHighConn:
          \_BitSelect: (work@dut.gen_modules.module_in_genscope.a), line:5:43, endln:5:46
            |vpiParent:
            \_Port: (b), line:5:40, endln:5:41
            |vpiName:a
            |vpiFullName:work@dut.gen_modules.module_in_genscope.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:2:16, endln:2:17
            |vpiIndex:
            \_RefObj: (work@dut.gen_modules.module_in_genscope.i), line:5:44, endln:5:45
              |vpiParent:
              \_BitSelect: (work@dut.gen_modules.module_in_genscope.a), line:5:43, endln:5:46
              |vpiName:i
              |vpiFullName:work@dut.gen_modules.module_in_genscope.i
              |vpiActual:
              \_LogicNet: (work@dut.gen_modules.i), line:5:44, endln:5:45
    |vpiImportTypespec:
    \_RefVar: (work@dut.i), line:4:15, endln:4:16
    |vpiImportTypespec:
    \_LogicNet: (work@dut.i), line:4:22, endln:4:23
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@dut.i), line:4:29, endln:4:30
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:4:8, endln:4:20
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiRhs:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_Assignment: , line:4:8, endln:4:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@dut.i), line:4:15, endln:4:16
    |vpiCondition:
    \_Operation: , line:4:22, endln:4:27
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@dut.i), line:4:22, endln:4:23
        |vpiParent:
        \_Operation: , line:4:22, endln:4:27
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:4:22, endln:4:23
      |vpiOperand:
      \_Constant: , line:4:26, endln:4:27
        |vpiParent:
        \_Operation: , line:4:22, endln:4:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:4:29, endln:4:32
      |vpiParent:
      \_GenFor: (work@dut), line:4:4, endln:8:7
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@dut.i), line:4:29, endln:4:30
        |vpiParent:
        \_Operation: , line:4:29, endln:4:32
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:4:29, endln:4:30
    |vpiStmt:
    \_Begin: (work@dut.gen_modules), line:4:34, endln:8:7
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:4, endln:2:15
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:15
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:2:16, endln:2:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:2:4, endln:2:15
      |vpiParent:
      \_LogicNet: (work@dut.a), line:2:16, endln:2:17
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:15
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:2:16, endln:2:17
|vpiAllModules:
\_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_counter
  |vpiTypedef:
  \_LogicTypespec: , line:12:27, endln:12:32
    |vpiParent:
    \_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
  |vpiTypedef:
  \_LogicTypespec: , line:12:27, endln:12:32
    |vpiParent:
    \_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:27, endln:12:32
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_counter.b), line:12:33, endln:12:34
    |vpiParent:
    \_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_counter.b), line:12:27, endln:12:32
      |vpiParent:
      \_LogicNet: (work@ibex_counter.b), line:12:33, endln:12:34
      |vpiFullName:work@ibex_counter.b
      |vpiActual:
      \_LogicTypespec: , line:12:27, endln:12:32
    |vpiName:b
    |vpiFullName:work@ibex_counter.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:27, endln:12:32
  |vpiDefName:work@ibex_counter
  |vpiNet:
  \_LogicNet: (work@ibex_counter.b), line:12:33, endln:12:34
  |vpiPort:
  \_Port: (b), line:12:33, endln:12:34
    |vpiParent:
    \_Module: work@ibex_counter (work@ibex_counter), file:${SURELOG_DIR}/tests/GenScopeFullName/dut.sv, line:12:1, endln:14:10
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_counter.b), line:12:27, endln:12:32
      |vpiParent:
      \_Port: (b), line:12:33, endln:12:34
      |vpiFullName:work@ibex_counter.b
      |vpiActual:
      \_LogicTypespec: , line:12:27, endln:12:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
