{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.BAK.vhd " "Backing up file \"../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd\" to \"../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1618987600561 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd " "Started upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987600565 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.BAK.vhd " "Backing up file \"../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd\" to \"../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1618987603594 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd " "Started upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987603596 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../../PiLC VHDL Lib/SDRam/ODDR.vhd ../../PiLC VHDL Lib/SDRam/ODDR.BAK.vhd " "Backing up file \"../../PiLC VHDL Lib/SDRam/ODDR.vhd\" to \"../../PiLC VHDL Lib/SDRam/ODDR.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1618987606414 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTDDIO_OUT ../../PiLC VHDL Lib/SDRam/ODDR.vhd " "Started upgrading IP component ALTDDIO_OUT with file \"../../PiLC VHDL Lib/SDRam/ODDR.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987606415 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../../PiLC VHDL Lib/SDRam/IOBUF.vhd ../../PiLC VHDL Lib/SDRam/IOBUF.BAK.vhd " "Backing up file \"../../PiLC VHDL Lib/SDRam/IOBUF.vhd\" to \"../../PiLC VHDL Lib/SDRam/IOBUF.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1618987611571 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTIOBUF ../../PiLC VHDL Lib/SDRam/IOBUF.vhd " "Started upgrading IP component ALTIOBUF with file \"../../PiLC VHDL Lib/SDRam/IOBUF.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987611573 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.BAK.vhd " "Backing up file \"../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd\" to \"../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1618987612829 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd " "Started upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987612829 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd " "Completed upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987615719 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd " "Completed upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987615720 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTDDIO_OUT ../../PiLC VHDL Lib/SDRam/ODDR.vhd " "Completed upgrading IP component ALTDDIO_OUT with file \"../../PiLC VHDL Lib/SDRam/ODDR.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987615721 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTIOBUF ../../PiLC VHDL Lib/SDRam/IOBUF.vhd " "Completed upgrading IP component ALTIOBUF with file \"../../PiLC VHDL Lib/SDRam/IOBUF.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987615721 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd " "Completed upgrading IP component FIFO with file \"../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1618987615723 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618987616143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618987616143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:46:56 2021 " "Processing ended: Wed Apr 21 08:46:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618987616143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618987616143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618987616143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618987616143 ""}
