Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 24 18:40:00 2023
| Host         : LAPTOP-IKSDAQTG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           20 |
| No           | No                    | Yes                    |              41 |           16 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+--------------+
|  light/Data_reg[12]_LDC_i_1_n_0     |                            | div/CLR                            |                1 |              1 |         1.00 |
|  light/SubLight_reg[2]_LDC_i_1_n_0  |                            | light/SubLight_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  light/SubLight_reg[2]_LDC_i_2_n_0  |                            | light/SubLight_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  light/MainLight_reg[2]_LDC_i_2_n_0 |                            | light/MainLight_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  light/MainLight_reg[2]_LDC_i_1_n_0 |                            | light/MainLight_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  show/utt/CLK                       |                            |                                    |                1 |              2 |         2.00 |
|  clk_1K_BUFG                        |                            | light/SubLight_reg[2]_LDC_i_1_n_0  |                1 |              2 |         2.00 |
|  clk_1K_BUFG                        |                            | light/SubLight_reg[2]_LDC_i_2_n_0  |                2 |              2 |         1.00 |
|  clk_1K_BUFG                        |                            | light/MainLight_reg[2]_LDC_i_2_n_0 |                2 |              2 |         1.00 |
|  clk_1K_BUFG                        |                            | light/MainLight_reg[2]_LDC_i_1_n_0 |                2 |              2 |         1.00 |
|  clk_1K_BUFG                        | light/MainLight[1]_i_1_n_0 | light/MainLight[1]_i_3_n_0         |                1 |              2 |         2.00 |
|  clk_1K_BUFG                        | light/clock[7]_i_1_n_0     | div/CLR                            |                1 |              4 |         4.00 |
|  clk_1K_BUFG                        | light/clock[7]_i_1_n_0     | light/Data_reg[12]_LDC_i_1_n_0     |                2 |              4 |         2.00 |
|  bin_bcd1/out_reg[7]_i_2_n_0        |                            |                                    |                4 |             15 |         3.75 |
|  light/E[0]                         |                            |                                    |                6 |             15 |         2.50 |
|  clk_1K_BUFG                        | light/clock[7]_i_1_n_0     | light/clock[7]_i_3_n_0             |               11 |             20 |         1.82 |
|  CLK_IBUF_BUFG                      |                            |                                    |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG                      |                            | div/CLR                            |                9 |             33 |         3.67 |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+--------------+


