{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702748705493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702748705493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 12:45:05 2023 " "Processing started: Sat Dec 16 12:45:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702748705493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748705493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_toplevel -c soc_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_toplevel -c soc_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748705493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702748707399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702748707399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/soc_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_calc/synthesis/soc_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_calc-rtl " "Found design unit 1: soc_calc-rtl" {  } { { "soc_calc/synthesis/soc_calc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715914 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_calc " "Found entity 1: soc_calc" {  } { { "soc_calc/synthesis/soc_calc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_calc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_calc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0 " "Found entity 1: soc_calc_mm_interconnect_0" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_calc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748715978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748715978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_calc_mm_interconnect_0_rsp_mux" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716020 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_calc_mm_interconnect_0_rsp_demux" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_calc_mm_interconnect_0_cmd_mux" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_calc_mm_interconnect_0_cmd_demux" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716089 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716089 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716089 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716089 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_calc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_calc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_calc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_calc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_calc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_calc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_calc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_calc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_calc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_calc_mm_interconnect_0_router_002_default_decode" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716187 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_calc_mm_interconnect_0_router_002 " "Found entity 2: soc_calc_mm_interconnect_0_router_002" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_calc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_calc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_calc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_calc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702748716198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_calc_mm_interconnect_0_router_default_decode" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716199 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_calc_mm_interconnect_0_router " "Found entity 2: soc_calc_mm_interconnect_0_router" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_calc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_calc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_hps_0 " "Found entity 1: soc_calc_hps_0" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_hps_0_hps_io " "Found entity 1: soc_calc_hps_0_hps_io" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_calc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_calc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_hps_0_hps_io_border " "Found entity 1: soc_calc_hps_0_hps_io_border" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/soc_calc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_calc/synthesis/submodules/soc_calc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_calc_hps_0_fpga_interfaces " "Found entity 1: soc_calc_hps_0_fpga_interfaces" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0_fpga_interfaces.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg (soc_calc) " "Found design unit 1: seven_seg_driver_pkg (soc_calc)" {  } { { "soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716609 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/seven_seg_driver_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_calc/synthesis/submodules/seven_seg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_calc/synthesis/submodules/seven_seg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_agent-behave " "Found design unit 1: seven_segment_agent-behave" {  } { { "soc_calc/synthesis/submodules/seven_seg_top.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/seven_seg_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716616 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_agent " "Found entity 1: seven_segment_agent" {  } { { "soc_calc/synthesis/submodules/seven_seg_top.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/seven_seg_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_toplevel-arch " "Found design unit 1: soc_toplevel-arch" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716624 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_toplevel " "Found entity 1: soc_toplevel" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748716624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_toplevel " "Elaborating entity \"soc_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702748716709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc soc_calc:u0 " "Elaborating entity \"soc_calc\" for hierarchy \"soc_calc:u0\"" {  } { { "soc_toplevel.vhd" "u0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_agent soc_calc:u0\|seven_segment_agent:ads_seven_segment_0 " "Elaborating entity \"seven_segment_agent\" for hierarchy \"soc_calc:u0\|seven_segment_agent:ads_seven_segment_0\"" {  } { { "soc_calc/synthesis/soc_calc.vhd" "ads_seven_segment_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_hps_0 soc_calc:u0\|soc_calc_hps_0:hps_0 " "Elaborating entity \"soc_calc_hps_0\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\"" {  } { { "soc_calc/synthesis/soc_calc.vhd" "hps_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_hps_0_fpga_interfaces soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_calc_hps_0_fpga_interfaces\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0.v" "fpga_interfaces" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_hps_0_hps_io soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io " "Elaborating entity \"soc_calc_hps_0_hps_io\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0.v" "hps_io" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_hps_0_hps_io_border soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border " "Elaborating entity \"soc_calc_hps_0_hps_io_border\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v" "border" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_hps_0_hps_io_border.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_calc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702748716900 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748716900 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716911 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748716914 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748716965 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1702748716969 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748716969 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702748716978 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748716978 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702748717104 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702748717104 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717118 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748717132 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748717132 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748717132 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702748717132 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702748717556 ""}  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702748717556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702748717637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748717637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748717682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718159 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1702748718160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718279 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718280 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718280 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718280 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718280 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702748718280 "|soc_toplevel|soc_calc:u0|soc_calc_hps_0:hps_0|soc_calc_hps_0_hps_io:hps_io|soc_calc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_calc:u0\|soc_calc_hps_0:hps_0\|soc_calc_hps_0_hps_io:hps_io\|soc_calc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_calc/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0 soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_calc_mm_interconnect_0\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_calc/synthesis/soc_calc.vhd" "mm_interconnect_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ads_seven_segment_0_avalon_agent_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ads_seven_segment_0_avalon_agent_1_translator\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "ads_seven_segment_0_avalon_agent_1_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748718982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ads_seven_segment_0_avalon_agent_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ads_seven_segment_0_avalon_agent_1_agent\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "ads_seven_segment_0_avalon_agent_1_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ads_seven_segment_0_avalon_agent_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ads_seven_segment_0_avalon_agent_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ads_seven_segment_0_avalon_agent_1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ads_seven_segment_0_avalon_agent_1_agent_rdata_fifo\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "ads_seven_segment_0_avalon_agent_1_agent_rdata_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_router soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router:router " "Elaborating entity \"soc_calc_mm_interconnect_0_router\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router:router\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "router" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_router_default_decode soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router:router\|soc_calc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_calc_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router:router\|soc_calc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_router_002 soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_calc_mm_interconnect_0_router_002\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_router_002_default_decode soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router_002:router_002\|soc_calc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_calc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_router_002:router_002\|soc_calc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "ads_seven_segment_0_avalon_agent_1_burst_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ads_seven_segment_0_avalon_agent_1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_cmd_demux soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_calc_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_cmd_mux soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_calc_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_rsp_demux soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_calc_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_rsp_mux soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_calc_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_avalon_st_adapter soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_calc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_calc:u0\|soc_calc_mm_interconnect_0:mm_interconnect_0\|soc_calc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_calc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/soc_calc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_calc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_calc:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_calc/synthesis/soc_calc.vhd" "rst_controller" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/soc_calc.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_calc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_calc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_calc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_calc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_calc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_calc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748719459 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702748722222 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "soc_toplevel.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/soc_toplevel.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702748723780 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702748723780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748723909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702748724895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_calc_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_calc_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748725047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/output_files/soc_toplevel.map.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/projects/soc_toplevel/output_files/soc_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748725513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702748873907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702748873907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1546 " "Implemented 1546 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702748874199 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702748874199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702748874199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702748874199 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1702748874199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702748874199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702748874242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 12:47:54 2023 " "Processing ended: Sat Dec 16 12:47:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702748874242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702748874242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702748874242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702748874242 ""}
