module sign_extend (
    input  logic [15:0] imm16,
    output logic [31:0] imm32
);

    assign imm32 = {{16{imm16[15]}}, imm16};

endmodule