/*
 * Copyright (c) 2023, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <stdint.h>
#include <stddef.h>
#include <cpg_regs.h>
#include <lib/mmio.h>
#include <common/debug.h>
#include "cpudrv.h"


#define	CPG_OFF							(0)
#define	CPG_ON							(1)

#define CPG_T_CLK						(0)
#define CPG_T_RST						(1)

/*
 * Write given MSTOP register to remove module stops of bits in given 'val'. Corrosponding MSTOP bit
 * enable in top word needs to be set and just zero to MSTOP bits, therefore **no** Read-Modify-Write is required.
 */
#define REMOVE_MSTOPS_W(reg, val)		mmio_write_32((reg), ((val) << 16U))


typedef struct {
	uintptr_t addr;
	uint32_t  val;
} CPG_REG_SETTING;

typedef struct {
	CPG_REG_SETTING reg;
	CPG_REG_SETTING mon;
	uint32_t  type;
} CPG_SETUP_DATA;

typedef struct {
	CPG_REG_SETTING stby;
	CPG_REG_SETTING clk1;
	CPG_REG_SETTING clk2;
	CPG_REG_SETTING mon;
} CPG_PLL_SETTINGS;


static CPG_PLL_SETTINGS cpg_pll_tbl[] = {
	{	/* CM33 */
		.stby = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.clk1 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},


		.clk2 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLCM33_MON,
				.val  = 0,
				},
	},

	{	/* CLN */
		.stby = {
				.addr = (uintptr_t)CPG_PLLCLN_STBY,
				.val  = 0,
				},

		.clk1 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},


		.clk2 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLCLN_MON,
				.val  = 0,
				},
	},

	{	/* DTY */
		.stby = {
				.addr = (uintptr_t)CPG_PLLDTY_STBY,
				.val  = 0,
				},

		.clk1 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},


		.clk2 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLDTY_MON,
				.val  = 0,
				},
	},
#if 0
	{	/* CA55 */
		.stby = {
				.addr = (uintptr_t)CPG_PLLCA55_STBY,
				.val  = 0,
				},

		.clk1 = {
				.addr = (uintptr_t)CPG_PLLCA55_CLK1,
				.val  = 0,
				},

		.clk2 = {
				.addr = (uintptr_t)CPG_PLLCA55_CLK2,
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLCA55_MON,
				.val  = 0,
				},
	},
#endif	/* 0 */
	{	/* VDO */
		.stby = {
				.addr = (uintptr_t)CPG_PLLVDO_STBY,
				.val  = 0,
				},

		.clk1 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},


		.clk2 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLVDO_MON,
				.val  = 0,
				},
	},

	{	/* ETH */
		.stby = {
				.addr = (uintptr_t)CPG_PLLETH_STBY,
				.val  = 0x00010001,
				},

		.clk1 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},


		.clk2 = {
				.addr = (uintptr_t)NULL,			/* Reserved */
				.val  = 0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLETH_MON,
				.val  = 0,
				},
	},

	{	/* DSI0 */
		.stby = {
				.addr = (uintptr_t)CPG_PLLDSI0_STBY,
				.val  = 0x00050005,
				},

		.clk1 = {
				.addr = (uintptr_t)CPG_PLLDSI0_CLK1,
				.val  = 0x00003182,
				},


		.clk2 = {
				.addr = (uintptr_t)CPG_PLLDSI0_CLK2,
				.val  = 0x000C1803,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLDSI0_MON,
				.val  = 0,
				},
	},

	/* CPG_PLLDDR0 is set in DDR setup routine */

	{	/* DSI1 */
		.stby = {
				.addr = (uintptr_t)CPG_PLLDSI1_STBY,		/* Auto turn-on */
				.val  = 0x00050005,
				},

		.clk1 = {
				.addr = (uintptr_t)CPG_PLLDSI1_CLK1,
				.val  = 0x00003182,
				},


		.clk2 = {
				.addr = (uintptr_t)CPG_PLLDSI1_CLK2,
				.val  = 0x000C1803,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_PLLDSI1_MON,
				.val  = 0,
				},
	},
};

static CPG_SETUP_DATA cpg_clk_on_tbl[] = {
	{	/* MHU */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_3,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_1,
				.val  = 0x00010000,
				},

		.type = CPG_T_CLK
	},

	{	/* DMAC Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_0,
				.val  = 0x0000001F,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_0,
				.val  = 0x0000001F,
				},

		.type = CPG_T_CLK
	},

	{	/* DMAC Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x00000100,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x01000000,
				},

		.type = CPG_T_CLK
	},

	{	/* OSTM */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_4,
				.val  = 0x000007F8,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x000007F8,
				},

		.type = CPG_T_CLK
	},

	{	/* GPT */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_3,
				.val  = 0x00000006,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_1,
				.val  = 0x00060000,
				},

		.type = CPG_T_CLK
	},

	{	/* POEG */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_3,
				.val  = 0x000007F8,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_1,
				.val  = 0x07F80000,
				},

		.type = CPG_T_CLK
	},

	{	/* WDT Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_4,
				.val  = 0x000F800,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x000F800,
				},

		.type = CPG_T_CLK
	},

	{	/* WDT Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_5,
				.val  = 0x00000007,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x00070000,
				},

		.type = CPG_T_CLK
	},

	{	/* SPI Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_5,
				.val  = 0x00001FF0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x1FF00000,
				},

		.type = CPG_T_CLK
	},

	{	/* SPI Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_9,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x80000000,
				},

		.type = CPG_T_CLK
	},

	{	/* SPI Part 3 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_10,
				.val  = 0x00000003,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x00000007,
				},

		.type = CPG_T_CLK
	},

	{	/* SDHI */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_10,
				.val  = 0x00007FF8,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x00007FF8,
				},

		.type = CPG_T_CLK
	},

	{	/* GE3D */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x00000007,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00070000,
				},

		.type = CPG_T_CLK
	},

	{	/* Camera Data Receive Unit (CRU) Part 1*/
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_13,
				.val  = 0x0000001C,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_6,
				.val  = 0x001C0000,
				},

		.type = CPG_T_CLK
	},

	{	/* DSI0 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_14,
				.val  = 0x00001F00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00001F00,
				},

		.type = CPG_T_CLK
	},

	{	/* DSI1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_14,
				.val  = 0x00001F00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00001F00,
				},

		.type = CPG_T_CLK
	},

	{	/* LCDC */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_14,
				.val  = 0x0000E000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x0000E000,
				},

		.type = CPG_T_CLK
	},

	{	/* Serial Sound Interface (SSI) Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x00000020,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00200000,
				},

		.type = CPG_T_CLK
	},

	{	/* Serial Sound Interface (SSI) Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_24,
				.val  = 0x000007FF,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				/* No monitor for the above clocks */
				.val  = 0x00000000,
				},

		.type = CPG_T_CLK
	},

	{	/* USB2.0 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_11,
				.val  = 0x000000F8,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x00F80000,
				},

		.type = CPG_T_CLK
	},

	{	/* USB3 Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_10,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x00008000,
				},

		.type = CPG_T_CLK
	},

	{	/* USB3 Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_11,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x00010000,
				},

		.type = CPG_T_CLK
	},

	{	/* I2C (IIC) */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_9,
				.val  = 0x00000FF8,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x0FF80000,
				},

		.type = CPG_T_CLK
	},

	{	/* SCIF */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_8,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x00008000,
				},

		.type = CPG_T_CLK
	},

	{	/* SCI Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_5,
				.val  = 0x0000E000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0xE0000000,
				},

		.type = CPG_T_CLK
	},

	{	/* SCI Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_6,
				.val  = 0x0000FFFF,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_3,
				.val  = 0x0000FFFF,
				},

		.type = CPG_T_CLK
	},

	{	/* SCI Part 3 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_7,
				.val  = 0x0000FFFF,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_3,
				.val  = 0xFFFF0000,
				},

		.type = CPG_T_CLK
	},

	{	/* SCI Part 4 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_8,
				.val  = 0x00007FFF,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x00007FFF,
				},

		.type = CPG_T_CLK
	},

	{	/* CAN */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_9,
				.val  = 0x00007000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x70000000,
				},

		.type = CPG_T_CLK
	},

	{	/* ADC Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_16,
				.val  = 0x00000180,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_8,
				.val  = 0x00000180,
				},

		.type = CPG_T_CLK
	},

	{	/* CRC*/
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_0,
				.val  = 0x00000040,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_0,
				.val  = 0x00000040,
				},

		.type = CPG_T_CLK
	},

	{	/* CMTW Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_3,
				.val  = 0x0000F800,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_1,
				.val  = 0xF8000000,
				},

		.type = CPG_T_CLK
	},

	{	/* CMTW Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_4,
				.val  = 0x00000007,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x00000007,
				},

		.type = CPG_T_CLK
	},

	{	/* RTC */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_5,
				.val  = 0x00000008,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_2,
				.val  = 0x00080000,
				},

		.type = CPG_T_CLK
	},

	{	/* I3C */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_9,
				.val  = 0x00000007,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_4,
				.val  = 0x00070000,
				},

		.type = CPG_T_CLK
	},

	{	/* GBETH Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_11,
				.val  = 0x0000FF00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_5,
				.val  = 0x75000000,
				},

		.type = CPG_T_CLK
	},

	{	/* GBETH Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_12,
				.val  = 0x0000000F,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_6,
				.val  = 0x0000000D,
				},

		.type = CPG_T_CLK
	},

	{	/* PCIE Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_12,
				.val  = 0x00000030,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_6,
				.val  = 0x00000030,
				},

		.type = CPG_T_CLK
	},

	{	/* VCD */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x00000018,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00180000,
				},

		.type = CPG_T_CLK
	},

	{	/* SCU */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x000000C0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x00C00000,
				},

		.type = CPG_T_CLK
	},

	{	/* ADG */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x00003E00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0x06000000
				},

		.type = CPG_T_CLK
	},

	{	/* SPDIF Part 1  */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_15,
				.val  = 0x0000C000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_7,
				.val  = 0xC0000000,
				},

		.type = CPG_T_CLK
	},

	{	/* SPDIF Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_16,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_8,
				.val  = 0x00000001,
				},

		.type = CPG_T_CLK
	},

	{	/* PDM */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_16,
				.val  = 0x0000007E,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_8,
				.val  = 0x0000007E,
				},

		.type = CPG_T_CLK
	},

	{	/* TSU */
		.reg =	{
				.addr = (uintptr_t)CPG_CLKON_16,
				.val  = 0x00000400,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_CLKMON_8,
				.val  = 0x00000400,
				},

		.type = CPG_T_CLK
	}
};

static CPG_SETUP_DATA cpg_reset_tbl[] = {
	{	/* MHU */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_5,
				.val  = 0x00000100,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0x00000200,
				},

		.type = CPG_T_RST
	},

	{	/* DMAC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_3,
				.val  = 0x0000003E,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_1,
				.val  = 0x0000007C,
				},

		.type = CPG_T_RST
	},

	{	/* OSTM Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_6,
				.val  = 0x00006000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0xC0000000,
				},

		.type = CPG_T_RST
	},

	{	/* OSTM Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_6,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x00000001,
				},

		.type = CPG_T_RST
	},

	{	/* OSTM Part 3 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_7,
				.val  = 0x0000001F,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x0000003E,
				},

		.type = CPG_T_RST
	},

	{	/* GPT */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_5,
				.val  = 0x00001E00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0x00003C00,
				},

		.type = CPG_T_RST
	},

	{	/* POEG Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_5,
				.val  = 0x0000E000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0x0001C000,
				},

		.type = CPG_T_RST
	},

	{	/* POEG Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_6,
				.val  = 0x0000001F,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0x003E0000,
				},

		.type = CPG_T_RST
	},

	{	/* WDT */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_7,
				.val  = 0x000001E0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x000003C0,
				},

		.type = CPG_T_RST
	},

	{	/* SPI Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_7,
				.val  = 0x0000F800,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x0001F000,
				},

		.type = CPG_T_RST
	},

	{	/* SPI Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_8,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x00020000,
				},

		.type = CPG_T_RST
	},

	{	/* SPI Part 3 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00000018,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x00300000,
				},

		.type = CPG_T_RST
	},

	{	/* SDHI */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00000380,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x07000000,
				},

		.type = CPG_T_RST
	},

	{	/* GE3D */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_13,
				.val  = 0x0000E000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x0001C000,
				},

		.type = CPG_T_RST
	},

	{	/* Camera Data Receive Unit (CRU) Part 1*/
		.reg =	{
				.addr = (uintptr_t)CPG_RST_12,
				.val  = 0x000000E0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_5,
				.val  = 0x01C00000,
				},

		.type = CPG_T_RST
	},
	
	{	/* DSI */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_13,
				.val  = 0x00000180,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x00000300,
				},

		.type = CPG_T_RST
	},

	{	/* LCDC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_13,
				.val  = 0x00001000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x00002000,
				},

		.type = CPG_T_RST
	},

	{	/* Serial Sound Interface (SSI) */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00000FFE,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x1FFC0000,
				},

		.type = CPG_T_RST
	},

	{	/* USB2.0 Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00007000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0xE0000000,
				},

		.type = CPG_T_RST
	},

	{	/* USB2.0 Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_5,
				.val  = 0x00000001,
				},

		.type = CPG_T_RST
	},

	{	/* USB3 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00000400,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x08000000,
				},

		.type = CPG_T_RST
	},

	{	/* I2C (IIC) Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_9,
				.val  = 0x0000FF00,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x0001FE00,
				},

		.type = CPG_T_RST
	},

	{	/* I2C (IIC) Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x00020000,
				},

		.type = CPG_T_RST
	},

	{	/* SCIF */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_9,
				.val  = 0x00000020,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x00000040,
				},

		.type = CPG_T_RST
	},

	{	/* SCI Part 1 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_8,
				.val  = 0x00007FFE,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0xFFFC0000,
				},

		.type = CPG_T_RST
	},

	{	/* SCI Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_8,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x00000001,
				},

		.type = CPG_T_RST
	},

	{	/* SCI Part 3 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_9,
				.val  = 0x0000001F,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x0000003E,
				},

		.type = CPG_T_RST
	},

	{	/* CAN */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_10,
				.val  = 0x00000006,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x000C0000,
				},

		.type = CPG_T_RST
	},

	{	/* ADC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_15,
				.val  = 0x00000040,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_7,
				.val  = 0x00000080,
				},

		.type = CPG_T_RST
	},

	{	/* ICU */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_3,
				.val  = 0x00000040,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_1,
				.val  = 0x00000080,
				},

		.type = CPG_T_RST
	},

	{	/* CRC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_3,
				.val  = 0x00000080,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_1,
				.val  = 0x00000100,
				},

		.type = CPG_T_RST
	},

	{	/* CMTW */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_6,
				.val  = 0x00001FE0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_2,
				.val  = 0x3FC00000,
				},

		.type = CPG_T_RST
	},

	{	/* RTC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_7,
				.val  = 0x00000600,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_3,
				.val  = 0x00000C00,
				},

		.type = CPG_T_RST
	},

	{	/* I3C */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_9,
				.val  = 0x000000C0,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_4,
				.val  = 0x00000180,
				},

		.type = CPG_T_RST
	},

	{	/* GBETH */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_11,
				.val  = 0x00000003,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_5,
				.val  = 0x00000006,
				},

		.type = CPG_T_RST
	},

	{	/* PCIE */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_11,
				.val  = 0x00000004,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_5,
				.val  = 0x00000008,
				},

		.type = CPG_T_RST
	},


	{	/* VCD*/
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00000001,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x00020000,
				},

		.type = CPG_T_RST
	},

	{	/* SCU */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00001000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x20000000,
				},

		.type = CPG_T_RST
	},

	{	/* DMAC */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00002000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x40000000,
				},

		.type = CPG_T_RST
	},

	{	/* ADG */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00004000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_6,
				.val  = 0x80000000,
				},

		.type = CPG_T_RST
	},

	{	/* SDPDIF Part 1*/
		.reg =	{
				.addr = (uintptr_t)CPG_RST_14,
				.val  = 0x00008000,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_7,
				.val  = 0x00000001,
				},

		.type = CPG_T_RST
	},

	{	/* SPDIF Part 2 */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_15,
				.val  = 0x00000003,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_7,
				.val  = 0x00000006,
				},

		.type = CPG_T_RST
	},

	{	/* PDM */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_15,
				.val  = 0x0000003C,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_7,
				.val  = 0x00000078,
				},

		.type = CPG_T_RST
	},

	{	/* TSU */
		.reg =	{
				.addr = (uintptr_t)CPG_RST_15,
				.val  = 0x00000100,
				},

		.mon =	{
				.addr = (uintptr_t)CPG_RSTMON_7,
				.val  = 0x00000200,
				},

		.type = CPG_T_RST
	}
};

static CPG_REG_SETTING cpg_static_select_tbl[] = {
	{ (uintptr_t)CPG_CSDIV0,				0x00000000 },
	{ (uintptr_t)CPG_CSDIV1,				0x00000000 },
};

static CPG_REG_SETTING cpg_dynamic_select_tbl[] = {
	{ (uintptr_t)CPG_CDDIV0,				0x00000000 },
	{ (uintptr_t)CPG_CDDIV1,				0x00000000 },
	{ (uintptr_t)CPG_CDDIV2,				0x00000000 },
	{ (uintptr_t)CPG_CDDIV3,				0x10001000 },
	{ (uintptr_t)CPG_CDDIV4,				0x00000000 },
	{ (uintptr_t)CPG_CDDIV5,				0x00000000 },
};

static void cpg_ctrl_clkrst(CPG_SETUP_DATA const *array, uint32_t num)
{
	for (int i = 0; i < num; i++, array++) {
		/*
		 * Upper 16bits are enables for lower 16bits so write the upper 16bits with same value as lower value
		 */
		uint32_t val = (array->reg.val & 0xFFFF) | ((array->reg.val & 0xFFFF) << 16);

		mmio_write_32(array->reg.addr, val);

		/*
		 * This generic function needs to handle case where Montitor for clock
		 * is looking for a HIGH as clock active whereas  Montitoring a reset
		 * it is looking for a LOW to indicate reset release.
		 */
		uint32_t mask;
		uint32_t expected_monitor_value;
		uint32_t actual_monitor_value;
		mask = array->mon.val;
		if (array->type == CPG_T_RST)
		{
			/* The reset monitored bits should read 0 if released. The other bits are masked to 0.*/
			expected_monitor_value = 0;
		}
		else
		{
			expected_monitor_value	= mask;
		}
		
		do
		{
			actual_monitor_value = (mmio_read_32(array->mon.addr) & mask);
		} while (actual_monitor_value != expected_monitor_value);
		
	}
}

/* It is assumed that the PLL has stopped by the time this function is executed. */
static void cpg_pll_setup(void)
{
	int i;
	int pll_num = ARRAY_SIZE(cpg_pll_tbl);
	CPG_PLL_SETTINGS const *p_pll = &cpg_pll_tbl[0];
	uint32_t val;

	for (i = 0; i < pll_num; i++, p_pll++) {
		if (p_pll->clk1.addr != (uintptr_t)NULL) {
			mmio_write_32(p_pll->clk1.addr, p_pll->clk1.val);
		}

		if (p_pll->clk2.addr != (uintptr_t)NULL) {
			mmio_write_32(p_pll->clk2.addr, p_pll->clk2.val);
		}

		if (p_pll->stby.addr != (uintptr_t)NULL) {
			mmio_write_32(p_pll->stby.addr, p_pll->stby.val);
		}

		/* PLL active confirmation */
		do {
			val = mmio_read_32(p_pll->mon.addr);
		} while ((val & (CPG_PLL_MON_PLLn_RESETB | CPG_PLL_MON_PLLn_LOCK))
					!= (CPG_PLL_MON_PLLn_RESETB | CPG_PLL_MON_PLLn_LOCK));
	}
}

static void cpg_div_sel_setup(CPG_REG_SETTING *tbl, uint32_t size)
{
	int cnt;

	for (cnt = 0; cnt < size; cnt++, tbl++) {
		mmio_write_32(tbl->addr, tbl->val);
	}
}

static void cpg_div_sel_static_setup(void)
{
	cpg_div_sel_setup(cpg_static_select_tbl, ARRAY_SIZE(cpg_static_select_tbl));
}

static void cpg_div_sel_dynamic_setup(void)
{
	cpg_div_sel_setup(cpg_dynamic_select_tbl, ARRAY_SIZE(cpg_dynamic_select_tbl));
}

/* TODO: Determine which mstops are necessary. MSTOP 13 not yet implemented. */
static void cpg_mstop_setup(void)
{
	/* Remove all MSTOPS apart from reserved and those already removed at TF-A entry */
	REMOVE_MSTOPS_W(CPG_BUS_1_MSTOP,	  CPG_BUS_1_MSTOP_WDT1
										| CPG_BUS_1_MSTOP_RIIC0
										| CPG_BUS_1_MSTOP_RIIC1
										| CPG_BUS_1_MSTOP_RIIC2
										| CPG_BUS_1_MSTOP_RIIC3
										| CPG_BUS_1_MSTOP_RIIC4
										| CPG_BUS_1_MSTOP_RIIC5
										| CPG_BUS_1_MSTOP_RIIC6
										| CPG_BUS_1_MSTOP_RIIC7
										| CPG_BUS_1_MSTOP_SPDIF0
										| CPG_BUS_1_MSTOP_SPDIF1
										| CPG_BUS_1_MSTOP_SPDIF2
										| CPG_BUS_1_MSTOP_PCIE);

	REMOVE_MSTOPS_W(CPG_BUS_2_MSTOP,	  CPG_BUS_2_MSTOP_SCU
										| CPG_BUS_2_MSTOP_SCU_DMAC
										| CPG_BUS_2_MSTOP_ADG
										| CPG_BUS_2_MSTOP_SSIU
										| CPG_BUS_2_MSTOP_SSIU_DMAC
										| CPG_BUS_2_MSTOP_ADMAC
										| CPG_BUS_2_MSTOP_GTM2
										| CPG_BUS_2_MSTOP_GTM3
										| CPG_BUS_2_MSTOP_TSU1);

	REMOVE_MSTOPS_W(CPG_BUS_3_MSTOP,	  CPG_BUS_3_MSTOP_DMAC1
										| CPG_BUS_3_MSTOP_DMAC2
										| CPG_BUS_3_MSTOP_GE3D
										| CPG_BUS_3_MSTOP_GIC
										| CPG_BUS_3_MSTOP_ADC
										| CPG_BUS_3_MSTOP_WDT0
										| CPG_BUS_3_MSTOP_RTC_P0
										| CPG_BUS_3_MSTOP_RTC_P1
										| CPG_BUS_3_MSTOP_RIIC8
										| CPG_BUS_3_MSTOP_SCIF
										| CPG_BUS_3_MSTOP_CMTW0);

	REMOVE_MSTOPS_W(CPG_BUS_4_MSTOP,	  CPG_BUS_4_MSTOP_CMTW1
										| CPG_BUS_4_MSTOP_CMTW2
										| CPG_BUS_4_MSTOP_CMTW3
										| CPG_BUS_4_MSTOP_XSPI
										| CPG_BUS_4_MSTOP_OTP
										| CPG_BUS_4_MSTOP_MHU);

	REMOVE_MSTOPS_W(CPG_BUS_5_MSTOP,	  CPG_BUS_5_MSTOP_XSPI_REG
										| CPG_BUS_5_MSTOP_PDM0
										| CPG_BUS_5_MSTOP_PDM1
										| CPG_BUS_5_MSTOP_DMAC0
										| CPG_BUS_5_MSTOP_GTM0
										| CPG_BUS_5_MSTOP_GTM1
										| CPG_BUS_5_MSTOP_WDT2
										| CPG_BUS_5_MSTOP_WDT3
										| CPG_BUS_5_MSTOP_CRC
										| CPG_BUS_5_MSTOP_CMTW4);

	REMOVE_MSTOPS_W(CPG_BUS_6_MSTOP,	  CPG_BUS_6_MSTOP_CMTW5
										| CPG_BUS_6_MSTOP_CMTW6
										| CPG_BUS_6_MSTOP_CMTW7
										| CPG_BUS_6_MSTOP_POEG0A
										| CPG_BUS_6_MSTOP_POEG0B
										| CPG_BUS_6_MSTOP_POEG0C
										| CPG_BUS_6_MSTOP_POEG0D
										| CPG_BUS_6_MSTOP_POEG1A
										| CPG_BUS_6_MSTOP_POEG1B
										| CPG_BUS_6_MSTOP_POEG1C
										| CPG_BUS_6_MSTOP_POEG1D
										| CPG_BUS_6_MSTOP_GPT0
										| CPG_BUS_6_MSTOP_GPT1
										| CPG_BUS_6_MSTOP_DDR0_P0
										| CPG_BUS_6_MSTOP_DDR0_P1
										| CPG_BUS_6_MSTOP_DDR0_P2);

	REMOVE_MSTOPS_W(CPG_BUS_7_MSTOP,	  CPG_BUS_7_MSTOP_DDR_0_P3
										| CPG_BUS_7_MSTOP_DDR_0_P4
										| CPG_BUS_7_MSTOP_USB20_HOST
										| CPG_BUS_7_MSTOP_USB21_HOST
										| CPG_BUS_7_MSTOP_USB2_FUNC
										| CPG_BUS_7_MSTOP_USB20_PHY
										| CPG_BUS_7_MSTOP_USB21_PHY
										| CPG_BUS_7_MSTOP_USB30_HOST
										| CPG_BUS_7_MSTOP_USB30_PHY);

	REMOVE_MSTOPS_W(CPG_BUS_8_MSTOP,	  CPG_BUS_8_MSTOP_PCIE_PHY
										| CPG_BUS_8_MSTOP_SD0
										| CPG_BUS_8_MSTOP_SD1
										| CPG_BUS_8_MSTOP_SD2
										| CPG_BUS_8_MSTOP_GBETH0
										| CPG_BUS_8_MSTOP_GBETH1);

	REMOVE_MSTOPS_W(CPG_BUS_9_MSTOP,	  CPG_BUS_9_MSTOP_CRU0
										| CPG_BUS_9_MSTOP_VCD_P0
										| CPG_BUS_9_MSTOP_VCD_P1
										| CPG_BUS_9_MSTOP_VCD_P2
										| CPG_BUS_9_MSTOP_DSI_LINK
										| CPG_BUS_9_MSTOP_DSI_PHY);

	REMOVE_MSTOPS_W(CPG_BUS_10_MSTOP,	  CPG_BUS_10_MSTOP_LCDC_0_DU
										| CPG_BUS_10_MSTOP_LCDC_0_FCPVD
										| CPG_BUS_10_MSTOP_LCDC_0_VSPD
										| CPG_BUS_10_MSTOP_DDR0_PHY
										| CPG_BUS_10_MSTOP_DDR0_CTRL
										| CPG_BUS_10_MSTOP_DMAC3
										| CPG_BUS_10_MSTOP_DMAC4
										| CPG_BUS_10_MSTOP_CANFD
										| CPG_BUS_10_MSTOP_I3C0);

	REMOVE_MSTOPS_W(CPG_BUS_11_MSTOP,	  CPG_BUS_11_MSTOP_RSPI0
										| CPG_BUS_11_MSTOP_RSPI1
										| CPG_BUS_11_MSTOP_RSPI2
										| CPG_BUS_11_MSTOP_RSCI0
										| CPG_BUS_11_MSTOP_RSCI1
										| CPG_BUS_11_MSTOP_RSCI2
										| CPG_BUS_11_MSTOP_RSCI3
										| CPG_BUS_11_MSTOP_RSCI4
										| CPG_BUS_11_MSTOP_RSCI5
										| CPG_BUS_11_MSTOP_RSCI6
										| CPG_BUS_11_MSTOP_RSCI7
										| CPG_BUS_11_MSTOP_RSCI8
										| CPG_BUS_11_MSTOP_RSCI9
										| CPG_BUS_11_MSTOP_GTM4
										| CPG_BUS_11_MSTOP_GTM5
										| CPG_BUS_11_MSTOP_GTM6);

	REMOVE_MSTOPS_W(CPG_BUS_12_MSTOP,	  CPG_BUS_12_MSTOP_GTM7
										| CPG_BUS_12_MSTOP_MCPU_TO_ACPU);
}

static void cpg_clk_on_setup(void)
{
	cpg_ctrl_clkrst(&cpg_clk_on_tbl[0], ARRAY_SIZE(cpg_clk_on_tbl));
}

static void cpg_reset_setup(void)
{
	cpg_ctrl_clkrst(&cpg_reset_tbl[0], ARRAY_SIZE(cpg_reset_tbl));
}

static void cpg_wdtrst_sel_setup(void)
{
	/* Clear the state flags for factors of error interrupts */
	mmio_write_32(RZG3E_ELC_ERINTM33CLR(0), 0x10000000);
	/* Generates a CA55 cold reset */
	mmio_write_32(CPG_ERRORRST_SEL1, 0x000A000A);
	/* Execute error system reset */
	mmio_write_32(CPG_ERRORRST_SEL2, 0x00020002);
}

void cpg_ddr_part1(void)
{
	/* 11.2 */
	mmio_write_32(CPG_RST_11, 0x0FF80000);	/* DDR0 */

	/*
	 *	TODO: Check the PwrOkIn setting is done here.
	 *	The DDR APN requires the PwrOkIn bit to be cleared here.
	 *	PwrOkIn but is set in CPG_LP_DDR_CTL1, however the manual does not include this register.
	 *	This misalignment must then be resolved.
	 */
	mmio_write_32(CPG_LP_DDR_CTL1, mmio_read_32(CPG_LP_DDR_CTL1) & ~0x00000001);	/* DDR0 */

	/* 11.3 */
	mmio_write_32(CPG_PLLDDR0_STBY, 0x00010001);	/* PLLDDR0 clock start */
	while ((mmio_read_32(CPG_PLLDDR0_MON) & 0x00000011) != 0x00000011)
		;

	mmio_write_32(CPG_CLKON_12, 0x0FC00FC0);

	/* 11.4 */
	udelay(1);

	mmio_write_32(CPG_RST_11, 0x00080008);
	mmio_write_32(CPG_LP_DDR_CTL1, mmio_read_32(CPG_LP_DDR_CTL1) | 0x00000001);

	udelay(1);

	mmio_write_32(CPG_RST_11, 0x03F003F0);

	udelay(1);
}

void cpg_ddr_part2(void)
{
	mmio_write_32(CPG_RST_11, 0x08000800);

	udelay(10);

	mmio_write_32(CPG_RST_11, 0x04000400);

	udelay(10);
}

void cpg_early_setup(void)
{
	/* CGC_SYC_0_CNT_CLK and SYC_0_RESETN are 'forcibly modified by hardware' so do not need setting here */
}

void cpg_setup(void)
{
	cpg_div_sel_static_setup();
	cpg_pll_setup();
	cpg_mstop_setup();
	cpg_clk_on_setup();
	cpg_reset_setup();
	cpg_div_sel_dynamic_setup();
	cpg_wdtrst_sel_setup();
}

#if 1
/**********************************************************************************************************************
 * Function Name: cpg_clkrst_setup
 * Description	: Setup CPG registers..
 * Arguments	: array:  CPG setup data array.
 *						cpg_clkrst_data_t[].reg:	set register.
 *						cpg_clkrst_data_t[].mon:	monitor register,
 *						cpg_clkrst_data_t[].setval: set value.
 *						cpg_clkrst_data_t[].monval: monitor mask value.
 *						cpg_clkrst_data_t[].clkrst: 1:CLK, 0:RST
 *						cpg_clkrst_data_t[].onoff:	1:ON, 0:OFF
 *				  num:	  array count.
 * Return Value : none.
 *********************************************************************************************************************/
void cpg_clkrst_setup(st_cpg_clkrst_data_t const * array, uint32_t num)
{
	uint32_t i;
	uint32_t val;

	for (i = 0; i < num; i++, array++)
	{
		/* set CLK/RST on/off */
		mmio_write_32(array->p_reg, array->setval);

		while (1)
		{
			/* check monter regiter */
			val = mmio_read_32(array->p_mon) & array->monval;

			if (CPG_CLKRST_ON == array->onoff)
			{
				if (val == array->monval)
				{
					break;
				}
			}
			else /* CPG_CLKRST_OFF */
			{
				if (val != array->monval)
				{
					break;
				}
			}
		}
	}
}

/**********************************************************************************************************************
 * Function Name : cpg_init_mstop
 * Description	 : Initialize MSTOP registers.
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_init_mstop(void)
{
	mmio_write_32(CPG_REG_BUS_1_MSTOP, CPG_BUS_1_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_2_MSTOP, CPG_BUS_2_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_3_MSTOP, CPG_BUS_3_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_4_MSTOP, CPG_BUS_4_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_5_MSTOP, CPG_BUS_5_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_6_MSTOP, CPG_BUS_6_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_7_MSTOP, CPG_BUS_7_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_8_MSTOP, CPG_BUS_8_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_9_MSTOP, CPG_BUS_9_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_10_MSTOP, CPG_BUS_10_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_11_MSTOP, CPG_BUS_11_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_12_MSTOP, CPG_BUS_12_MSTOP_INIT);
	mmio_write_32(CPG_REG_BUS_13_MSTOP, CPG_BUS_13_MSTOP_INIT);
}
/**********************************************************************************************************************
 * End of function cpg_init_mstop
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_set_mstop
 * Description	 : Set MSTOP on/off
 * Argument 	 : p_reg	   : MSTOP register address
 *				   mstop_val   : MSTOP bit
 *				   mstop_onoff : MSTOP ON/OFF
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_set_mstop(uintptr_t addr, const uint32_t mstop_val, const uint32_t mstop_onoff)
{
	uint32_t reg_val = 0;

	/* setup MSTOP bits */
	if (CPG_MSTOP_RUN == mstop_onoff)
	{
		reg_val = (mstop_val << CPG_MSTOP_WEN_SHIFT);
	}
	else
	{
		reg_val = mstop_val | (mstop_val << CPG_MSTOP_WEN_SHIFT);
	}

	/* set MSTOP register */
	mmio_write_32(addr, reg_val);
}
/**********************************************************************************************************************
 * End of function cpg_set_mstop
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_sdhi0
 * Description	 : CPG clk and reset start setting for SDHI0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_sdhi0(void)
{
	/* release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_8_MSTOP, CPG_MSTOP8_SD0, CPG_MSTOP_RUN);

	/* Release SDHI0 module standby */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_sdhi[] =
			{
					{
							(CPG_REG_CLKON10),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_SDHI0_WEN | CPG_CLKON_SDHI0_ON),
							(CPG_CLKMON_SDHI0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SDHI0_WEN | CPG_RSTON_SDHI0_OFF),
							(CPG_RSTMON_SDHI0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_sdhi, ARRAY_SIZE(s_cpg_clkrst_sdhi));
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_sdhi0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_sdhi0
 * Description	 : CPG clk and reset stop setting for SDHI0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_sdhi0(void)
{
	/* SDHI0 module standby */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_sdhi[] =
			{
					{
							(CPG_REG_CLKON10),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_SDHI0_WEN | CPG_CLKON_SDHI0_OFF),
							(CPG_CLKMON_SDHI0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SDHI0_WEN | CPG_RSTON_SDHI0_ON),
							(CPG_RSTMON_SDHI0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_sdhi, ARRAY_SIZE(s_cpg_clkrst_sdhi));

	/* set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_8_MSTOP, CPG_MSTOP8_SD0, CPG_MSTOP_STOP);
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_sdhi0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_init_xspi
 * Description	 : Initial CPG setting for XSPI
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_init_xspi(void)
{
	uint32_t cpg_csdiv0_val;
	uint32_t cpg_ssel1_val;
	/* setup serial clock */

	cpg_csdiv0_val = mmio_read_32(CPG_REG_CSDIV0) & ( ~CPG_CSDIV0_DIVCTL3_MASK);
	mmio_write_32(CPG_REG_CSDIV0, (cpg_csdiv0_val | CPG_CSDIV0_DIVCTL3WEN | CPG_CSDIV0_DIVCTL3_DIV8));

	cpg_ssel1_val = mmio_read_32(CPG_REG_SSEL1) & ( ~(CPG_SSEL1_SELCTL3_MASK));
	mmio_write_32(CPG_REG_SSEL1, (cpg_ssel1_val | CPG_SSEL1_SELCTL3WEN | CPG_SSEL1_SELCTL3_CLK320));
}
/**********************************************************************************************************************
 * End of function cpg_init_xspi
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_xspi
 * Description	 : CPG clk and reset start setting for XSPI
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_xspi(void)
{
	/* Release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_5_MSTOP, CPG_MSTOP5_XSPI_REG, CPG_MSTOP_RUN);
	cpg_set_mstop(CPG_REG_BUS_4_MSTOP, CPG_MSTOP4_TZC_XSPI, CPG_MSTOP_RUN);

	/* Release xSPI(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_xspi[] =
			{
					{
							(CPG_REG_CLKON9),
							(CPG_REG_CLKMON4),
							(CPG_CLKON_SPI0_HCLK_WEN | CPG_CLKON_SPI0_HCLK_ON),
							(CPG_CLKMON_SPI0_HCLK_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_CLKON10),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_SPI0_WEN | CPG_CLKON_SPI0_ON),
							(CPG_CLKMON_SPI0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SPI0_WEN | CPG_RSTON_SPI0_OFF),
							(CPG_RSTMON_SPI0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_xspi, ARRAY_SIZE(s_cpg_clkrst_xspi));
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_xspi
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_xspi
 * Description	 : CPG clk and reset stop setting for XSPI
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_xspi(void)
{
	/* xSPI(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_xspi[] =
			{
					{
							(CPG_REG_CLKON9),
							(CPG_REG_CLKMON4),
							(CPG_CLKON_SPI0_HCLK_WEN | CPG_CLKON_SPI0_HCLK_OFF),
							(CPG_CLKMON_SPI0_HCLK_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_CLKON10),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_SPI0_WEN | CPG_CLKON_SPI0_OFF),
							(CPG_CLKMON_SPI0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SPI0_WEN | CPG_RSTON_SPI0_ON),
							(CPG_RSTMON_SPI0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_xspi, ARRAY_SIZE(s_cpg_clkrst_xspi));

	/* Set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_5_MSTOP, CPG_MSTOP5_XSPI_REG, CPG_MSTOP_STOP);
	cpg_set_mstop(CPG_REG_BUS_4_MSTOP, CPG_MSTOP4_TZC_XSPI, CPG_MSTOP_STOP);
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_xspi
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_scif0
 * Description	 : CPG clk and reset start setting for SCIF0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_scif0(void)
{
	/* Release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_3_MSTOP, CPG_MSTOP3_SCIF, CPG_MSTOP_RUN);

	/* Release SCIF(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_scif0[] =
			{
					{
							(CPG_REG_CLKON8),
							(CPG_REG_CLKMON4),
							(CPG_CLKON_SCIF0_WEN | CPG_CLKON_SCIF0_ON),
							(CPG_CLKMON_SCIF0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST9),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SCIF0_WEN | CPG_RSTON_SCIF0_OFF),
							(CPG_RSTMON_SCIF0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_scif0, ARRAY_SIZE(s_cpg_clkrst_scif0));
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_scif0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_scif0
 * Description	 : CPG clk and reset stop setting for SCIF0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_scif0(void)
{
	/* Release SCIF(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_scif0[] =
			{
					{
							(CPG_REG_CLKON8),
							(CPG_REG_CLKMON4),
							(CPG_CLKON_SCIF0_WEN | CPG_CLKON_SCIF0_OFF),
							(CPG_CLKMON_SCIF0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST9),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_SCIF0_WEN | CPG_RSTON_SCIF0_ON),
							(CPG_RSTMON_SCIF0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_scif0, ARRAY_SIZE(s_cpg_clkrst_scif0));

	/* Set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_3_MSTOP, CPG_MSTOP3_SCIF, CPG_MSTOP_STOP);
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_scif0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_acpu_ostm0
 * Description	 : CPG clk and reset start setting for ACPU OSTM0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_acpu_ostm0(void)
{
	/* Release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_2_MSTOP, CPG_MSTOP2_ACPU_OSTM0, CPG_MSTOP_RUN);

	/* Release ACPU OSTM(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_ostm0[] =
			{
					{
							(CPG_REG_CLKON4),
							(CPG_REG_CLKMON2),
							(CPG_CLKON_ACPU_OSTM0_WEN | CPG_CLKON_ACPU_OSTM0_ON),
							(CPG_CLKMON_ACPU_OSTM0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST6),
							(CPG_REG_RSTMON3),
							(CPG_RSTON_ACPU_OSTM0_WEN | CPG_RSTON_ACPU_OSTM0_OFF),
							(CPG_RSTMON_ACPU_OSTM0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_ostm0, ARRAY_SIZE(s_cpg_clkrst_ostm0));

	return;
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_acpu_ostm0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_acpu_ostm0
 * Description	 : CPG clk and reset stop setting for ACPU OSTM0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_acpu_ostm0(void)
{
	/* Release ACPU OSTM(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_ostm0[] =
			{
					{
							(CPG_REG_CLKON4),
							(CPG_REG_CLKMON2),
							(CPG_CLKON_ACPU_OSTM0_WEN | CPG_CLKON_ACPU_OSTM0_OFF),
							(CPG_CLKMON_ACPU_OSTM0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST6),
							(CPG_REG_RSTMON3),
							(CPG_RSTON_ACPU_OSTM0_WEN | CPG_RSTON_ACPU_OSTM0_ON),
							(CPG_RSTMON_ACPU_OSTM0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_ostm0, ARRAY_SIZE(s_cpg_clkrst_ostm0));

	/* Set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_2_MSTOP, CPG_MSTOP2_ACPU_OSTM0, CPG_MSTOP_STOP);

	return;
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_acpu_ostm0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_mcpu_ostm0
 * Description	 : CPG clk and reset start setting for MCPU OSTM0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_mcpu_ostm0(void)
{
	/* Release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_5_MSTOP, CPG_MSTOP5_MCPU_OSTM0, CPG_MSTOP_RUN);

	/* Release MCPU OSTM(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_ostm0[] =
			{
					{
							(CPG_REG_CLKON4),
							(CPG_REG_CLKMON2),
							(CPG_CLKON_MCPU_OSTM0_WEN | CPG_CLKON_MCPU_OSTM0_ON),
							(CPG_CLKMON_MCPU_OSTM0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST6),
							(CPG_REG_RSTMON2),
							(CPG_RSTON_MCPU_OSTM0_WEN | CPG_RSTON_MCPU_OSTM0_OFF),
							(CPG_RSTMON_MCPU_OSTM0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_ostm0, ARRAY_SIZE(s_cpg_clkrst_ostm0));

	return;
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_mcpu_ostm0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_mcpu_ostm0
 * Description	 : CPG clk and reset stop setting for MCPU OSTM0
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_mcpu_ostm0(void)
{
	/* Release OSTM(ch0) module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_ostm0[] =
			{
					{
							(CPG_REG_CLKON4),
							(CPG_REG_CLKMON2),
							(CPG_CLKON_MCPU_OSTM0_WEN | CPG_CLKON_MCPU_OSTM0_OFF),
							(CPG_CLKMON_MCPU_OSTM0_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST6),
							(CPG_REG_RSTMON2),
							(CPG_RSTON_MCPU_OSTM0_WEN | CPG_RSTON_MCPU_OSTM0_ON),
							(CPG_RSTMON_MCPU_OSTM0_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_ostm0, ARRAY_SIZE(s_cpg_clkrst_ostm0));

	/* Set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_5_MSTOP, CPG_MSTOP5_MCPU_OSTM0, CPG_MSTOP_STOP);

	return;
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_mcpu_ostm0
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_start_rsip
 * Description	 : CPG clk and reset start setting for RSIP
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_start_rsip(void)
{
	/* setup MSTOP */
	cpg_set_mstop(CPG_REG_BUS_13_MSTOP, (CPG_MSTOP13_SHIPG | CPG_MSTOP13_SHIP), CPG_MSTOP_RUN);

	static const st_cpg_clkrst_data_t s_cpg_clkrst_rsip[] =
			{
					{
							(CPG_REG_CLKON26),
							(CPG_REG_CLKMON11),
							(CPG_CLKON_RSIPG_WEN | CPG_CLKON_RSIPG_ON),
							(CPG_CLKMON_RSIPG_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST18),
							(CPG_REG_RSTMON9),
							(CPG_RSTON_RSIPG_WEN | CPG_RSTON_RSIPG_OFF),
							(CPG_RSTMON_RSIPG_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_rsip, ARRAY_SIZE(s_cpg_clkrst_rsip));
}
/**********************************************************************************************************************
 * End of function cpg_clkrst_start_rsip
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Function Name : cpg_clkrst_stop_rsip
 * Description	 : CPG clk and reset stop setting for RSIP
 * Argument 	 : none.
 * Return Value  : none.
 *********************************************************************************************************************/
void cpg_clkrst_stop_rsip(void)
{
	static const st_cpg_clkrst_data_t s_cpg_clkrst_rsip[] =
			{
					{
							(CPG_REG_RST18),
							(CPG_REG_RSTMON9),
							(CPG_RSTON_RSIPG_WEN | CPG_RSTON_RSIPG_ON),
							(CPG_RSTMON_RSIPG_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_rsip, ARRAY_SIZE(s_cpg_clkrst_rsip));

	/* setup MSTOP */
	cpg_set_mstop(CPG_REG_BUS_13_MSTOP, (CPG_MSTOP13_SHIPG | CPG_MSTOP13_SHIP), CPG_MSTOP_STOP);

}
/**********************************************************************************************************************
 * End of function cpg_clkrst_stop_rsip
 *********************************************************************************************************************/

/***********************************************************************************************************************
 * Function Name: cpg_clkrst_start_usb
 * Description	: Module start of USBF
 * Arguments	: None
 * Return Value : None
 ***********************************************************************************************************************/
void cpg_clkrst_start_usb(void)
{
	/* Release MSTOP */
	cpg_set_mstop(CPG_REG_BUS_7_MSTOP, CPG_MSTOP7_USB2, CPG_MSTOP_RUN);

	/* Release USB2.0 module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_usb2[] =
			{
					{
							(CPG_REG_CLKON11),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_USB2_WEN | CPG_CLKON_USB2_ON),
							(CPG_CLKMON_USB2_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_USB2_WEN | CPG_RSTON_USB2_OFF),
							(CPG_RSTMON_USB2_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON5),
							(CPG_RSTON_USB2_2_WEN | CPG_RSTON_USB2_2_OFF),
							(CPG_RSTMON_USB2_2_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_usb2, ARRAY_SIZE(s_cpg_clkrst_usb2));
} /* End of function cpg_clkrst_start_usb() */

/***********************************************************************************************************************
 * Function Name: cpg_clkrst_stop_usb
 * Description	: Module stop of USBF
 * Arguments	: None
 * Return Value : None
 ***********************************************************************************************************************/
void cpg_clkrst_stop_usb(void)
{
	/* Release USB2.0 module standby  */
	static const st_cpg_clkrst_data_t s_cpg_clkrst_usb2[] =
			{
					{
							(CPG_REG_CLKON11),
							(CPG_REG_CLKMON5),
							(CPG_CLKON_USB2_WEN | CPG_CLKON_USB2_OFF),
							(CPG_CLKMON_USB2_MASK),
							(CPG_CLKRST_OFF),
							(CPG_CTRL_CLK)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON4),
							(CPG_RSTON_USB2_WEN | CPG_RSTON_USB2_ON),
							(CPG_RSTMON_USB2_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
					{
							(CPG_REG_RST10),
							(CPG_REG_RSTMON5),
							(CPG_RSTON_USB2_2_WEN | CPG_RSTON_USB2_2_ON),
							(CPG_RSTMON_USB2_2_MASK),
							(CPG_CLKRST_ON),
							(CPG_CTRL_RST)
					},
			};

	cpg_clkrst_setup(s_cpg_clkrst_usb2, ARRAY_SIZE(s_cpg_clkrst_usb2));

	/* Set MSTOP */
	cpg_set_mstop(CPG_REG_BUS_7_MSTOP, CPG_MSTOP7_USB2, CPG_MSTOP_STOP);
} /* End of function cpg_clkrst_stop_usb() */

#endif
