# This is a Makefile
# It contains rules for building a project

# Variables
CC = gcc
CFLAGS = -Wall -O2
SOURCES = main.c helper.c
OBJECTS = $(SOURCES:.c=.o)
EXECUTABLE = project

# Rule for building the executable
$(EXECUTABLE): $(OBJECTS)
	$(CC) $(OBJECTS) -o $(EXECUTABLE)

# Rule for converting .c files to .o files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Rule for cleaning up object files and executable
clean:
	rm -f $(EXECUTABLE) $(OBJECTS)

# Phony targets
.PHONY: all clean

# Default target
all: $(EXECUTABLE)