
@InProceedings{	  Bai2016,
  author	= {Bai, Yu and Hu, Bo and Kuang, Weidong and Lin, Mingjie},
  booktitle	= {Proc. 26th Ed. Gt. Lakes Symp. VLSI - GLSVLSI '16},
  doi		= {10.1145/2902961.2903019},
  isbn		= {9781450342742},
  title		= {{Ultra-Robust Null Convention Logic Circuit with Emerging
		  Domain Wall Devices}},
  year		= {2016}
}

@Misc{		  Balasubramanian,
  author	= {Balasubramanian, P. and Edwards, D. A.},
  booktitle	= {Proc. 19 th Int. Work. Log. Synth.},
  title		= {{Self-timed realization of combinational logic}},
  url		= {http://citeseerx.ist.psu.edu/viewdoc/citations;jsessionid=925611691BD39FCC86389C42996D76F6?doi=10.1.1.685.3778}
}

@Article{	  Chang2017,
  author	= {Chang, Meng Chou and Yang, Po Hung and Pan, Ze Gang},
  doi		= {10.1109/TCSII.2016.2557812},
  isbn		= {978-1-4338-0446-5},
  issn		= {15497747},
  journal	= {IEEE Trans. Circuits Syst. II Express Briefs},
  keywords	= {Asynchronous circuits,NULL Convention Logic
		  (NCL),low-power electronics,power gating},
  title		= {{Register-Less NULL Convention Logic}},
  year		= {2017}
}

@TechReport{	  Chelcea,
  author	= {Chelcea, Tiberiu and Venkataramani, Girish and Goldstein,
		  Seth C},
  title		= {{Area Optimizations for Dual-Rail Circuits Using
		  Relative-Timing Analysis}}
}

@InProceedings{	  Dabholkar2016,
  author	= {Dabholkar, Prashant and Beckett, Paul},
  booktitle	= {2016, 10th Int. Conf. Signal Process. Commun. Syst. ICSPCS
		  2016 - Proc.},
  doi		= {10.1109/ICSPCS.2016.7843357},
  isbn		= {9781509009411},
  title		= {{A high throughput, low latency null convention logic
		  16×16-bit multiplier}},
  year		= {2016}
}

@InProceedings{	  Dobkin,
  author	= {Dobkin, R. and Ginosar, R. and Kolodny, A.},
  booktitle	= {12th IEEE Int. Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2006.17},
  isbn		= {0-7695-2498-2},
  pages		= {117--127},
  publisher	= {IEEE},
  title		= {{Fast Asynchronous Shift Register for Bit-Serial
		  Communication}},
  url		= {http://ieeexplore.ieee.org/document/1595695/}
}

@InProceedings{	  Huemer2018,
  author	= {Huemer, Florian and Steininger, Andreas},
  booktitle	= {2018 Austrochip Work. Microelectron.},
  doi		= {10.1109/Austrochip.2018.8520702},
  isbn		= {978-1-5386-8200-5},
  month		= sep,
  pages		= {50--55},
  publisher	= {IEEE},
  title		= {{Advanced Delay-Insensitive 4-Phase Protocols}},
  url		= {https://ieeexplore.ieee.org/document/8520702/},
  year		= {2018}
}

@InProceedings{	  Lin2012a,
  author	= {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and
		  Gwee, Bah-Hwee and Shu, Wei},
  booktitle	= {2012 IEEE Subthreshold Microelectron. Conf.},
  doi		= {10.1109/SubVT.2012.6404298},
  isbn		= {978-1-4673-1587-6},
  month		= oct,
  pages		= {1--3},
  publisher	= {IEEE},
  title		= {{A robust asynchronous approach for realizing ultra-low
		  power digital Self-Adaptive VDD Scaling system}},
  url		= {http://ieeexplore.ieee.org/document/6404298/},
  year		= {2012}
}

@InProceedings{	  Moreira2014,
  author	= {Moreira, Matheus and Neutzling, Augusto and Martins,
		  Mayler and Reis, Andre and Ribas, Renato and Calazans,
		  Ney},
  booktitle	= {2014 20th IEEE Int. Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2014.15},
  isbn		= {978-1-4799-3789-9},
  month		= may,
  pages		= {53--60},
  publisher	= {IEEE},
  title		= {{Semi-custom NCL Design with Commercial EDA Frameworks: Is
		  it Possible?}},
  url		= {http://ieeexplore.ieee.org/document/6835811/},
  year		= {2014}
}

@Article{	  Moreira2018,
  author	= {Moreira, Matheus T. and Beerel, Peter A. and Sartori,
		  Marcos L. L. and Calazans, Ney L. V.},
  doi		= {10.1109/TCSI.2017.2772206},
  issn		= {1549-8328},
  journal	= {IEEE Trans. Circuits Syst. I Regul. Pap.},
  month		= jun,
  number	= {6},
  pages		= {1981--1993},
  title		= {{NCL Synthesis With Conventional EDA Tools: Technology
		  Mapping and Optimization}},
  url		= {https://ieeexplore.ieee.org/document/8241815/},
  volume	= {65},
  year		= {2018}
}

@InProceedings{	  Toms2003,
  author	= {Toms, W.B.},
  booktitle	= {Proc. 14th UK Asynchronous Forum},
  title		= {{QDI Implementations of Boolean Graphs}},
  url		= {http://async.org.uk/ukasyncforum14/forum14-papers/forum14-toms.pdf},
  year		= {2003}
}

@InProceedings{	  Tran2017,
  author	= {Tran, Linh Duc and Matthews, Glenn I. and Beckett, Paul
		  and Stojcevski, Alex},
  booktitle	= {2017 Int. Conf. Recent Adv. Signal Process. Telecommun.
		  Comput.},
  doi		= {10.1109/SIGTELCOM.2017.7849815},
  isbn		= {978-1-5090-2291-5},
  month		= jan,
  pages		= {158--163},
  publisher	= {IEEE},
  title		= {{Null convention logic (NCL) based asynchronous design —
		  fundamentals and recent advances}},
  url		= {http://ieeexplore.ieee.org/document/7849815/},
  year		= {2017}
}

@InProceedings{	  Zhou2006a,
  author	= {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  booktitle	= {IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD},
  doi		= {10.1109/ICCAD.2006.320080},
  isbn		= {1595933891},
  issn		= {10923152},
  pages		= {158--163},
  title		= {{Cost-aware synthesis of asynchronous circuits based on
		  partial acknowledgement}},
  year		= {2006}
}
