;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-721, 103
	ADD @127, 106
	SUB @121, 103
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 103
	JMP <127, 106
	SUB @127, 106
	MOV -7, <-20
	MOV @0, @2
	ADD @-127, 100
	CMP @127, 106
	JMP -4, @-20
	SUB @-127, 102
	SPL 0, <332
	JMP -207, @-120
	SUB @121, 103
	SPL @12, #200
	SUB @121, 103
	SUB @127, 106
	SUB -207, <-120
	ADD -207, <-120
	SLT 221, 600
	SUB @127, 106
	SUB -7, <-26
	ADD -207, <-120
	ADD <-30, 9
	SPL 0, <332
	MOV 221, 600
	MOV -7, <-20
	MOV @127, 100
	MOV @127, 100
	MOV -7, <-20
	SUB @-127, 102
	SUB @121, 103
	JMP <127, 106
	DJN -1, @-20
	ADD 270, 66
	ADD #270, <1
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, <1
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
