Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Sep  3 14:39:06 2024
| Host         : HWLAB79 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             281 |           80 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal    | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  clk_out_IBUF_BUFG |               | u_secure_router/d_out0[6]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_out_IBUF_BUFG |               | u_secure_router/d_out3[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_out_IBUF_BUFG |               | d_in_IBUF[4]                      |                2 |              7 |         3.50 |
|  clk_out_IBUF_BUFG |               | d_in_IBUF[5]                      |                2 |              7 |         3.50 |
|  clk_out_IBUF_BUFG |               | c6/ct[0]_i_1__5_n_0               |               13 |             32 |         2.46 |
|  clk_out_IBUF_BUFG |               | c7/ct[0]_i_1__6_n_0               |                7 |             32 |         4.57 |
|  clk_out_IBUF_BUFG |               | c0/clear                          |                9 |             32 |         3.56 |
|  clk_out_IBUF_BUFG |               | c1/ct[0]_i_1__0_n_0               |               10 |             32 |         3.20 |
|  clk_out_IBUF_BUFG |               | c2/ct[0]_i_1__1_n_0               |                7 |             32 |         4.57 |
|  clk_out_IBUF_BUFG |               | c3/ct[0]_i_1__2_n_0               |                8 |             32 |         4.00 |
|  clk_out_IBUF_BUFG |               | c4/ct[0]_i_1__3_n_0               |                8 |             32 |         4.00 |
|  clk_out_IBUF_BUFG |               | c5/ct[0]_i_1__4_n_0               |                9 |             32 |         3.56 |
|  clk_out_IBUF_BUFG |               |                                   |               34 |            103 |         3.03 |
+--------------------+---------------+-----------------------------------+------------------+----------------+--------------+


