m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/simulation/modelsim
vECEN3002_Lab1
Z1 !s110 1598575279
!i10b 1
!s100 _d17C]F[R9DaeQOn3VGjR3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IFb7dcenTUCJi=b@]n4>YM1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1598572521
8C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v
FC:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v
!i122 0
L0 6 61
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1598575278.000000
!s107 C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1|C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1}
Z7 tCvgOpt 0
n@e@c@e@n3002_@lab1
vECEN3002_Lab1_ClockDivider
R1
!i10b 1
!s100 ^gdmlKAN<kd=;m8La7k>l1
R2
In:__4bd`T@FO7ja4>YYPj2
R3
R0
w1598568303
8C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v
FC:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v
!i122 1
L0 1 38
R4
r1
!s85 0
31
Z8 !s108 1598575279.000000
!s107 C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1|C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/ecen3002_lab1_clockdivider.v|
!i113 1
R5
R6
R7
n@e@c@e@n3002_@lab1_@clock@divider
vtb
R1
!i10b 1
!s100 Xh_8gWWmeHZEHEj2SJJDE0
R2
ILllNdbBZ63]goh=4i49Z?0
R3
R0
w1598574079
8C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v
FC:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v
!i122 2
L0 2 38
R4
r1
!s85 0
31
R8
!s107 C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1|C:/Users/Matt Hartnett/Documents/FPGA-Design/ECEN3002_Lab1/tb.v|
!i113 1
R5
R6
R7
