OB_ID=4567

CAM_END=
CAM_START=
CAM_SEEK=0 # optional
CAM_STREAM='https://stream-a.fosdem.org/'

PRES_END=
PRES_SEEK=0 #optional
PRES_START=
PRES_STREAM='https://stream-a.fosdem.org/'

ROOM='aw1121'

TITLE='A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs'
SPEAKERS='Clifford Wolf'

