Model {
  Name			  "sampleModel797"
  System {
    Name		    "sampleModel797"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "16"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      DiscreteZeroPole
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Poles		      "[0 0.5]"
      Gain		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Tapped Delay"
      SourceType	      "Tapped Delay Line"
      SourceProductBaseCode   "SL"
      MultithreadedSim	      "auto"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "1"
      DelayOrder	      "Oldest"
      includeCurrent	      off
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sqrt
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Operator		      "rSqrt"
      AlgorithmType	      "Newton-Raphson"
    }
    Block {
      BlockType		      Ground
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1, 5]
      Position		      [990, 34, 1050, 96]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk4"
	  SID			  "11"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  Value			  "[-253841542.655452]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk5"
	  SID			  "12"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Value			  "[-913921683.256298]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk6"
	  SID			  "13"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk7"
	  SID			  "14"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "15"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "4"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "5"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [85, 0; 0, -35; 635, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 470, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [75, 0; 0, -35; 485, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    7
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk4"
      SrcPort		      1
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 155, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 45; -560, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [70, 0; 0, -45; 490, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
  }
}
