

================================================================
== Vitis HLS Report for 'clear_message_table'
================================================================
* Date:           Sat Oct 30 13:57:53 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.610 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1977|     1977|  19.770 us|  19.770 us|  1977|  1977|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_clear_message_table_one_node_fu_38  |clear_message_table_one_node  |      102|      102|  1.020 us|  1.020 us|  102|  102|     none|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_226_1  |     1976|     1976|       104|          -|          -|    19|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_tb, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln226 = br void" [GIN_compute.cpp:226]   --->   Operation 5 'br' 'br_ln226' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%n = phi i5 %add_ln226, void %.split, i5 0, void" [GIN_compute.cpp:226]   --->   Operation 6 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.70ns)   --->   "%add_ln226 = add i5 %n, i5 1" [GIN_compute.cpp:226]   --->   Operation 7 'add' 'add_ln226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.63ns)   --->   "%icmp_ln226 = icmp_eq  i5 %n, i5 19" [GIN_compute.cpp:226]   --->   Operation 8 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 9 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %.split, void" [GIN_compute.cpp:226]   --->   Operation 10 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.55ns)   --->   "%call_ln227 = call void @clear_message_table_one_node, i32 %message_tb, i5 %n" [GIN_compute.cpp:227]   --->   Operation 11 'call' 'call_ln227' <Predicate = (!icmp_ln226)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [GIN_compute.cpp:229]   --->   Operation 12 'ret' 'ret_ln229' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [GIN_compute.cpp:226]   --->   Operation 13 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln227 = call void @clear_message_table_one_node, i32 %message_tb, i5 %n" [GIN_compute.cpp:227]   --->   Operation 14 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ message_tb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 0000]
br_ln226              (br               ) [ 0111]
n                     (phi              ) [ 0011]
add_ln226             (add              ) [ 0111]
icmp_ln226            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln226              (br               ) [ 0000]
ret_ln229             (ret              ) [ 0000]
specloopname_ln226    (specloopname     ) [ 0000]
call_ln227            (call             ) [ 0000]
br_ln0                (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="message_tb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_tb"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clear_message_table_one_node"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="26" class="1005" name="n_reg_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="5" slack="1"/>
<pin id="28" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="30" class="1004" name="n_phi_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="5" slack="0"/>
<pin id="32" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="33" dir="0" index="2" bw="1" slack="1"/>
<pin id="34" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="35" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_clear_message_table_one_node_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="5" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln227/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="add_ln226_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln226_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="add_ln226_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln226 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="36"><net_src comp="26" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="37"><net_src comp="30" pin="4"/><net_sink comp="26" pin=0"/></net>

<net id="43"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="30" pin="4"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="30" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="30" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="46" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="30" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: message_tb | {2 3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln226 : 1
		icmp_ln226 : 1
		br_ln226 : 2
		call_ln227 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_clear_message_table_one_node_fu_38 |    0    |    26   |    83   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             add_ln226_fu_46            |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln226_fu_52            |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    0    |    26   |   104   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln226_reg_58|    5   |
|    n_reg_26    |    5   |
+----------------+--------+
|      Total     |   10   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| n_reg_26 |  p0  |   2  |   5  |   10   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   10   ||  0.387  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   26   |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   10   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   36   |   113  |
+-----------+--------+--------+--------+--------+
