#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 13 04:13:35 2020
# Process ID: 16772
# Current directory: Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1
# Command line: vivado.exe -log KC705_Gen2x8If128.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_Gen2x8If128.tcl
# Log file: Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1/KC705_Gen2x8If128.vds
# Journal file: Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/Vivado/2019.2/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/Vivado/2019.2/scripts/init.tcl'
source KC705_Gen2x8If128.tcl -notrace
Command: synth_design -top KC705_Gen2x8If128 -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20416 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tlp.vh:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 821.250 ; gain = 244.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'KC705_Gen2x8If128' [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/imports/kc705/KC705_Gen2x8If128/hdl/KC705_Gen2x8If128.v:48]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chnl_tester' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/chnl_tester.v:50]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chnl_tester' (1#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/chnl_tester.v:50]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
INFO: [Synth 8-6157] synthesizing module 'PCIeGen2x8If128' [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1/.Xil/Vivado-16772-MAGI/realtime/PCIeGen2x8If128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PCIeGen2x8If128' (4#1) [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1/.Xil/Vivado-16772-MAGI/realtime/PCIeGen2x8If128_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tx_tuser' does not match port width (4) of module 'PCIeGen2x8If128' [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/imports/kc705/KC705_Gen2x8If128/hdl/KC705_Gen2x8If128.v:223]
WARNING: [Synth 8-7023] instance 'PCIeGen1x8If64_i' of module 'PCIeGen2x8If128' has 87 connections declared, but only 71 given [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/imports/kc705/KC705_Gen2x8If128/hdl/KC705_Gen2x8If128.v:198]
INFO: [Synth 8-6157] synthesizing module 'riffa_wrapper_kc705' [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/imports/kc705/riffa_wrapper_kc705.v:48]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 8 - type: integer 
	Parameter C_FPGA_ID bound to: K705 - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'translation_xilinx' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/translation_xilinx.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-3848] Net S_AXIS_TX_TUSER in module/entity translation_xilinx does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/translation_xilinx.v:75]
WARNING: [Synth 8-3848] Net RX_TLP_BAR_DECODE in module/entity translation_xilinx does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/translation_xilinx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'translation_xilinx' (5#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/translation_xilinx.v:51]
INFO: [Synth 8-6157] synthesizing module 'engine_layer' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 8 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'rx_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_engine_classic.v:48]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 8 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rxr_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rxr_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_COMPUTATION_CYCLE bound to: 3 - type: integer 
	Parameter C_RX_DATA_CYCLE bound to: 3 - type: integer 
	Parameter C_RX_ADDRDW0_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_ADDRDW1_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_ADDRDW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_ADDRDW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_ADDRDW1_RESET_INDEX bound to: 157 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_ABLANK_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_START_OFFSET bound to: 5 - type: integer 
	Parameter C_STD_START_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (6#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline' (7#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (8#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'offset_to_mask' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_to_mask' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized0' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (9#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (10#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rxr_engine_classic' (11#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rxr_engine_classic.v:47]
INFO: [Synth 8-6157] synthesizing module 'rxc_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rxc_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_RX_DATA_STAGES bound to: 1 - type: integer 
	Parameter C_RX_META_STAGES bound to: 0 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_COMPUTATION_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_DATA_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW2_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_METADW2_INDEX bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_ABLANK_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_START_OFFSET bound to: 5 - type: integer 
	Parameter C_STD_START_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (11#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (11#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized1' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized1' (11#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (11#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'rxc_engine_classic' (12#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rxc_engine_classic.v:47]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (12#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (12#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_classic' (13#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_engine_classic.v:48]
INFO: [Synth 8-6157] synthesizing module 'tx_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:54]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txc_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txc_engine_classic.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txc_formatter_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txc_engine_classic.v:209]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized2' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized2' (13#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (13#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized3' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized3' (13#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (13#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txc_formatter_classic' (14#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txc_engine_classic.v:209]
INFO: [Synth 8-6157] synthesizing module 'tx_engine' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_data_pipeline' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'tx_data_shift' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 1 - type: integer 
	Parameter C_NUM_MUXES bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rotate' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate' (15#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized4' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized4' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized5' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized5' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'rotate__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate__parameterized0' (16#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'offset_flag_to_one_hot' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_flag_to_one_hot' (17#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_shift' (18#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-6157] synthesizing module 'tx_data_fifo' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_PAYLOAD_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 704 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_INOUT_REG_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized6' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized6' (18#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (18#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 704 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram' (19#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (19#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (20#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter_v2' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_fifo.v:288]
	Parameter C_MAX_VALUE bound to: 22 - type: integer 
	Parameter C_SAT_VALUE bound to: 23 - type: integer 
	Parameter C_FLR_VALUE bound to: 0 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_v2' (21#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized7' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized7' (21#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (21#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_fifo' (22#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_pipeline' (23#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-6157] synthesizing module 'tx_hdr_fifo' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized8' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized8' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized8' (23#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized8' (23#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram__parameterized0' (23#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (23#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_hdr_fifo' (24#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'tx_alignment_pipeline' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 192 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 2 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 4 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized9' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized9' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized9' (24#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized9' (24#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select' (25#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux' (26#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:45]
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:274]
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:287]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (1) of module 'offset_to_mask' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:290]
WARNING: [Synth 8-689] width (4) of port connection 'WR_DATA' does not match port width (2) of module 'rotate__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:302]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized10' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized10' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized10' (26#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized10' (26#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized11' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized11' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized11' (26#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized11' (26#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 3 - type: integer 
	Parameter C_SAT_VALUE bound to: 3 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (27#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (27#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:417]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized12' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized12' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized12' (27#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized12' (27#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Synth 8-6155] done synthesizing module 'tx_alignment_pipeline' (28#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine' (29#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-6155] done synthesizing module 'txc_engine_classic' (30#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txc_engine_classic.v:52]
INFO: [Synth 8-6157] synthesizing module 'txr_engine_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txr_engine_classic.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txr_formatter_classic' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txr_engine_classic.v:207]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6155] done synthesizing module 'txr_formatter_classic' (31#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txr_engine_classic.v:207]
INFO: [Synth 8-6155] done synthesizing module 'txr_engine_classic' (32#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/txr_engine_classic.v:51]
INFO: [Synth 8-6157] synthesizing module 'tx_mux' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:436]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized13' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized13' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized13' (32#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized13' (32#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'tx_arbiter' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:656]
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
	Parameter S_TXARB_IDLE bound to: 0 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXR bound to: 1 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXC bound to: 2 - type: integer 
	Parameter S_TXARB_PRIORITY bound to: 2 - type: integer 
	Parameter C_NUM_STATES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx_arbiter' (33#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:656]
INFO: [Synth 8-6157] synthesizing module 'tx_phi' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:836]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_MUX_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select__parameterized0' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select__parameterized0' (33#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (33#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_phi' (34#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:836]
INFO: [Synth 8-6155] done synthesizing module 'tx_mux' (35#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:436]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[10].rDataShift_reg[10] was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (35#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'reset_controller' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/reset_controller.v:50]
	Parameter C_RST_COUNT bound to: 10 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 4 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 16 - type: integer 
	Parameter C_SAT_VALUE bound to: 16 - type: integer 
	Parameter C_RST_VALUE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (35#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'reset_controller' (36#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_classic' (37#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_classic.v:54]
INFO: [Synth 8-6155] done synthesizing module 'engine_layer' (38#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-6157] synthesizing module 'riffa' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_FPGA_ID bound to: K705 - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_64' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/channel_64.v:45]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx_port_64' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_64.v:45]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_packer_64' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo_packer_64.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (39#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo_packer_64.v:47]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_fwft' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (40#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-6157] synthesizing module 'async_cmp' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (41#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_empty' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (42#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-6157] synthesizing module 'wr_ptr_full' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full' (43#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (44#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_fwft' (45#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r' (46#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (47#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-6157] synthesizing module 'sg_list_requester' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_requester.v:57]
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_requester' (48#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-6157] synthesizing module 'rx_port_requester_mux' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_requester_mux' (49#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_requester_mux.v:52]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_reader_64.v:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_reader_64.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_reader_64' (50#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/sg_list_reader_64.v:52]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_WORDS bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_reader' (51#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ff' (52#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/ff.v:44]
INFO: [Synth 8-6155] done synthesizing module 'syncff' (53#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/syncff.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cross_domain_signal' (54#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_channel_gate' (55#1) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v:77]
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
	Parameter C_RAM_WIDTH bound to: 65 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_port_monitor_64.v:88]
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_port_writer.v:117]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_RST_COUNT bound to: 8 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 3 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 8 - type: integer 
	Parameter C_RST_SHIFTREG_DEPTH bound to: 4 - type: integer 
	Parameter C_MAX_VALUE bound to: 8 - type: integer 
	Parameter C_SAT_VALUE bound to: 8 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:73]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 256 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 16384 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 14 - type: integer 
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 256 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 8 - type: integer 
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 256 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 8 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 256 - type: integer 
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 256 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 8 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 256 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 128 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 139 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 183 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_OUTPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[30] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[29] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[25] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[24] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[23] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[22] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[21] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[20] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[19] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[18] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[17] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[16] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[7] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[6] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[5] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[4] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[3] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[2] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[1] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[0] in module/entity registers does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/registers.v:160]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 8 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_DELAY bound to: 6'b000110 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:162]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rCapAddr64_reg was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:235]
WARNING: [Synth 8-6014] Unused sequential element rWnR_reg was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:382]
WARNING: [Synth 8-6014] Unused sequential element rTag_reg was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:384]
WARNING: [Synth 8-6014] Unused sequential element rAddr_reg was removed.  [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '70' to '54' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '70' to '54' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:396]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net LED in module/entity KC705_Gen2x8If128 does not have driver. [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/imports/kc705/KC705_Gen2x8If128/hdl/KC705_Gen2x8If128.v:63]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_LAST
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[30]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[29]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[28]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[27]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[26]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[25]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[24]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[23]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[22]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[21]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[20]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[19]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[18]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[17]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[16]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[15]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[14]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[13]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[12]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[11]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[10]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[9]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[8]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[7]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[6]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[5]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[4]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[3]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[2]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[1]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[0]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_TX_ACK
WARNING: [Synth 8-3331] design shiftreg__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design shiftreg__parameterized2 has unconnected port RST_IN
WARNING: [Synth 8-3331] design tx_multiplexer_64 has unconnected port TXR_DATA_READY
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[7]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[6]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[5]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[4]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[3]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[2]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[1]
WARNING: [Synth 8-3331] design registers has unconnected port RXR_META_BAR_DECODED[0]
WARNING: [Synth 8-3331] design registers has unconnected port TXC_META_READY
WARNING: [Synth 8-3331] design reorder_queue_input has unconnected port DATA_END_FLAG
WARNING: [Synth 8-3331] design reorder_queue_input has unconnected port DATA_END_OFFSET[0]
WARNING: [Synth 8-3331] design riffa has unconnected port DONE_TXR_RST
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_LDWBE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_FDWBE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[6]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[5]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[4]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_ADDR[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TYPE[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TYPE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_TYPE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_BYTES_REMAINING[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_BYTES_REMAINING[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[15]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[14]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[13]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[12]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[11]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[10]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[9]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[8]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[7]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[6]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[5]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[4]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[3]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[2]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXC_META_COMPLETER_ID[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXR_DATA_WORD_ENABLE[1]
WARNING: [Synth 8-3331] design riffa has unconnected port RXR_DATA_WORD_ENABLE[0]
WARNING: [Synth 8-3331] design riffa has unconnected port RXR_META_EP
WARNING: [Synth 8-3331] design riffa has unconnected port TXC_SENT
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[15]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[14]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[13]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[12]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[11]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[10]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[9]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[8]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[7]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[6]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[5]
WARNING: [Synth 8-3331] design riffa has unconnected port CONFIG_COMPLETER_ID[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 922.777 ; gain = 345.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 922.777 ; gain = 345.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 922.777 ; gain = 345.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.714 . Memory (MB): peak = 922.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/ip/PCIeGen2x8If128/PCIeGen2x8If128/PCIeGen2x8If128_in_context.xdc] for cell 'PCIeGen1x8If64_i'
Finished Parsing XDC File [y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/sources_1/ip/PCIeGen2x8If128/PCIeGen2x8If128/PCIeGen2x8If128_in_context.xdc] for cell 'PCIeGen1x8If64_i'
Parsing XDC File [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/constrs_1/new/nereid_riffa.xdc]
Finished Parsing XDC File [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/constrs_1/new/nereid_riffa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.srcs/constrs_1/new/nereid_riffa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_Gen2x8If128_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_Gen2x8If128_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1091.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1091.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PCIeGen1x8If64_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_data_fifo.v:315]
INFO: [Synth 8-802] inferred FSM for state register 'rArbState_reg' in module 'tx_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reset_controller'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/reorder_queue_input.v:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/reorder_queue_input.v:203]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reorder_queue_output'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt_controller'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt'
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:233]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'sg_list_requester'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'rx_port_requester_mux'
INFO: [Synth 8-802] inferred FSM for state register 'rRdState_reg' in module 'sg_list_reader_64'
INFO: [Synth 8-802] inferred FSM for state register 'rCapState_reg' in module 'sg_list_reader_64'
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rRxState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_channel_gate_64'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_monitor_64'
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rTxState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'chnl_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
    S_TXARB_TRANSMIT_TXC |                               10 |                               10
    S_TXARB_TRANSMIT_TXR |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rArbState_reg' in module 'tx_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              100 |                              100
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'reset_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'reorder_queue_output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'interrupt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE1 |                         00000100 |                         00000100
                 iSTATE2 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE3 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE4 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'sg_list_requester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'rx_port_requester_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               01
                 iSTATE0 |                              010 |                               11
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rRdState_reg' using encoding 'one-hot' in module 'sg_list_reader_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCapState_reg' using encoding 'one-hot' in module 'sg_list_reader_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                 iSTATE5 |                         00000100 |                         00000100
                 iSTATE0 |                         00001000 |                         00001000
                 iSTATE1 |                         00010000 |                         00010000
                 iSTATE4 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rRxState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE3 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                 iSTATE2 |                           000100 |                           000100
                 iSTATE4 |                           001000 |                           001000
                 iSTATE0 |                           010000 |                           010000
                 iSTATE1 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'tx_port_channel_gate_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                           000001 |                           000001
                 iSTATE0 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE2 |                           001000 |                           001000
                 iSTATE3 |                           010000 |                           010000
                 iSTATE4 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'tx_port_monitor_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE4 |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                  iSTATE |                         00000100 |                         00000100
                 iSTATE5 |                         00001000 |                         00001000
                 iSTATE0 |                         00010000 |                         00010000
                 iSTATE1 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTxState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE4 |                         00000100 |                         00000100
                 iSTATE1 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE2 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
                 iSTATE0 |                               11 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'chnl_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 14    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
	   5 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 9     
	   4 Input      2 Bit       Adders := 4     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 9     
+---XORs : 
	   2 Input     10 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 9     
	              183 Bit    Registers := 1     
	              166 Bit    Registers := 2     
	              158 Bit    Registers := 8     
	              139 Bit    Registers := 1     
	              132 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              100 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               71 Bit    Registers := 1     
	               68 Bit    Registers := 5     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 33    
	               62 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               34 Bit    Registers := 12    
	               32 Bit    Registers := 47    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 39    
	               10 Bit    Registers := 32    
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 330   
+---RAMs : 
	             512K Bit         RAMs := 2     
	              64K Bit         RAMs := 3     
	              34K Bit         RAMs := 4     
	              32K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
	               2K Bit         RAMs := 3     
	               1K Bit         RAMs := 1     
	              520 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     69 Bit        Muxes := 1     
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 11    
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 18    
	   6 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 54    
	   3 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 17    
	   9 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KC705_Gen2x8If128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module translation_xilinx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module rxr_engine_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rxc_engine_classic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module reg_pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txc_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module one_hot_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module counter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module txr_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
Module tx_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module mux_select__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module tx_engine_classic 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 5     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              183 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 17    
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module fifo_packer_64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
Module sg_list_reader_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module rx_port_64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module tx_port_channel_gate_64 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
Module tx_port_monitor_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 12    
Module tx_port_64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module chnl_tester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:263]
INFO: [Synth 8-4471] merging register 'rShift_reg[5:0]' into 'rShift_reg[5:0]' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/reorder_queue_output.v:155]
INFO: [Synth 8-4471] merging register 'rChnlNextNextOn_reg' into 'rReq_reg' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_engine_selector.v:88]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '51' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_multiplexer_64.v:386]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[1:0]' into 'rDataInEn_reg[1:0]' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/fifo_packer_64.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '6' to '5' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/tx_port_buffer_64.v:136]
INFO: [Synth 8-4471] merging register 'engine_layer_inst/rx_engine_classic_inst/valid_shiftreg_inst/rDataShift_reg[0][0:0]' into 'trans/rRxTlpValid_reg' [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '100' to '84' bits. [Y:/dev/open-ephys/ONI/riffa/fpga/riffa_hdl/pipeline.v:263]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo/mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[0]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[1]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[6]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[5]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[4]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[3]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[2]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[1]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[7]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[7]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reorderQueue/data_input/rPrevCount_reg[0]' (FD) to 'riffa/riffa_inst/reorderQueue/data_input/rWords_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[6] )
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][0]' (FDE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[2]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[3]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[4]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[5]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[6]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[7]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[7]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[8]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[8]'
INFO: [Synth 8-3886] merging instance 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_length_register/rData_reg[9]' (FDRE) to 'riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata_DW0_register/rData_reg[9]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][41]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][66]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][65]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][64]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][63]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][42]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][37]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][38]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][39]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][40]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][33]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][72]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][71]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][70]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][69]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][34]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][35]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][36]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][0]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][31]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][32]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][52]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][51]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][50]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][49]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][48]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][47]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][46]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][45]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][55]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][54]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][53]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][43]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][44]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[4]' (FDRE) to 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[3]' (FDRE) to 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[2]' (FDRE) to 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[1]' (FDRE) to 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[0]' (FDRE) to 'riffa/riffa_inst/tx_mux_inst/req_ack_fifo/rRdPtr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][113]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][114]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][131]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][132]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][133]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][134]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][135]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][136]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][137]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][123]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][124]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][125]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][126]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][127]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][128]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][129]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][115]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][116]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][117]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][118]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][119]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][120]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][121]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][107]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][108]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][109]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][110]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][111]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]' (FDE) to 'riffa/riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][41]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][63]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][64]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][65]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][66]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][42]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][37]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][38]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][39]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][40]' (FDE) to 'riffa/riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /data_input/\rBaseAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[0].rMuxSelect_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[0].rMuxSelect_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sg_list_requester:/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\riffa_inst/txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus10_inferred /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rWrPtrPlus1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (riffa_inst/intr/intrCtlr/FSM_onehot_rState_reg[4]) is unused and will be removed from module riffa_wrapper_kc705.
WARNING: [Synth 8-3332] Sequential element (riffa_inst/intr/intrCtlr/FSM_onehot_rState_reg[3]) is unused and will be removed from module riffa_wrapper_kc705.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                         | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|ram_1clk_1w_1r__parameterized2:                                     | rRAM_reg                                                                                                     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|riffa/\riffa_inst/reorderQueue /mapRam                              | rRAM_reg                                                                                                     | 256 x 6(READ_FIRST)    | W |   | 256 x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|riffa/\riffa_inst/reorderQueue /data_input/countRam                 | rRAM_reg                                                                                                     | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_1clk_1w_1r__parameterized2:                                     | rRAM_reg                                                                                                     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_1clk_1w_1r__parameterized1:                                     | rRAM_reg                                                                                                     | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|ram_1clk_1w_1r__parameterized1:                                     | rRAM_reg                                                                                                     | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|riffa/\riffa_inst/channels[0].channel/channel/rxPort /mainFifo      | fifo/mem/rRAM_reg                                                                                            | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sync_fifo:/mem                                                      | rRAM_reg                                                                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sync_fifo:/mem                                                      | rRAM_reg                                                                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|riffa/\riffa_inst/channels[0].channel/channel/txPort /\buffer/fifo  | mem/rRAM_reg                                                                                                 | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                       | RTL Object                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+
|riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/fifo  | mem/rRAM_reg                                        | Implied   | 8 x 65               | RAM32M x 11	  | 
|riffa                                                             | riffa_inst/tx_mux_inst/req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 1               | RAM32X1D x 1	 | 
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1091.742 ; gain = 514.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "riffa/\riffa_inst/reorderQueue /data_input/countRam/rRAM_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "riffa/\riffa_inst/reorderQueue /data_input/countRam/rRAM_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1092.254 ; gain = 515.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                         | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|riffa/\engine_layer_inst/tx_engine_classic_inst                     | txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|ram_1clk_1w_1r__parameterized2:                                     | rRAM_reg                                                                                                     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|riffa/\riffa_inst/reorderQueue /mapRam                              | rRAM_reg                                                                                                     | 256 x 6(READ_FIRST)    | W |   | 256 x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_1clk_1w_1r__parameterized2:                                     | rRAM_reg                                                                                                     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_1clk_1w_1r__parameterized1:                                     | rRAM_reg                                                                                                     | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|ram_1clk_1w_1r__parameterized1:                                     | rRAM_reg                                                                                                     | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|riffa/\riffa_inst/channels[0].channel/channel/rxPort /mainFifo      | fifo/mem/rRAM_reg                                                                                            | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sync_fifo:/mem                                                      | rRAM_reg                                                                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sync_fifo:/mem                                                      | rRAM_reg                                                                                                     | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|riffa/\riffa_inst/channels[0].channel/channel/txPort /\buffer/fifo  | mem/rRAM_reg                                                                                                 | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                       | RTL Object                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+
|riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/fifo  | mem/rRAM_reg                                        | Implied   | 8 x 65               | RAM32M x 11	  | 
|riffa                                                             | riffa_inst/tx_mux_inst/req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 1               | RAM32X1D x 1	 | 
+------------------------------------------------------------------+-----------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/pktRam/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/mapRam/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/data_input/posRam/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 1155.691 ; gain = 578.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \riffa/riffa_inst/reorderQueue/wWrDataEn [1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \riffa/riffa_inst/reorderQueue/wWrDataEn [0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|KC705_Gen2x8If128 | riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/reorderQueue/data_input/rDE_reg[4]                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[319]                                                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[287]                                                     | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/tx_mux_inst/tx_mux/rValid_reg[5]                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/tx_mux_inst/tx_mux/rStart_reg[5]                                                           | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/tx_mux_inst/tx_mux/rDone_reg[5]                                                            | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/tx_mux_inst/tx_mux/rLen_reg[50]                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|KC705_Gen2x8If128 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|KC705_Gen2x8If128 | riffa/engine_layer_inst/rx_engine_classic_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][31] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |PCIeGen2x8If128 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |PCIeGen2x8If128 |     1|
|2     |CARRY4          |   377|
|3     |IBUFDS_GTE2     |     1|
|4     |LUT1            |   111|
|5     |LUT2            |   645|
|6     |LUT3            |  2417|
|7     |LUT4            |  1281|
|8     |LUT5            |  1041|
|9     |LUT6            |  1640|
|10    |MUXF7           |   172|
|11    |MUXF8           |    67|
|12    |RAM32M          |    11|
|13    |RAM32X1D        |     1|
|14    |RAM64M          |     8|
|15    |RAM64X1D        |     8|
|16    |RAMB18E1_1      |     3|
|17    |RAMB18E1_2      |     2|
|18    |RAMB36E1        |    10|
|19    |RAMB36E1_1      |     1|
|20    |RAMB36E1_2      |    32|
|21    |RAMB36E1_3      |     4|
|22    |SRL16E          |    83|
|23    |FDCE            |   223|
|24    |FDPE            |     5|
|25    |FDRE            |  9106|
|26    |FDSE            |    75|
|27    |IBUF            |    11|
|28    |OBUF            |     9|
|29    |OBUFT           |     3|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+---------------------------------+------+
|      |Instance                                                     |Module                           |Cells |
+------+-------------------------------------------------------------+---------------------------------+------+
|1     |top                                                          |                                 | 17695|
|2     |  riffa                                                      |riffa_wrapper_kc705              | 17027|
|3     |    engine_layer_inst                                        |engine_layer                     |  3227|
|4     |      rx_engine_classic_inst                                 |rx_engine_classic                |   430|
|5     |        data_shiftreg_inst                                   |shiftreg__parameterized0         |   219|
|6     |        eop_shiftreg_inst                                    |shiftreg                         |     3|
|7     |        rxc_engine_inst                                      |rxc_engine_classic               |    88|
|8     |          dw_enable                                          |register_101                     |     7|
|9     |          meta_DW1_register                                  |register__parameterized0_102     |    10|
|10    |          meta_DW2_register                                  |register__parameterized0_103     |     8|
|11    |          metadata_DW0_register                              |register__parameterized0_104     |    13|
|12    |          output_pipeline                                    |pipeline__parameterized1         |    43|
|13    |            pipeline_inst                                    |reg_pipeline__parameterized1     |    43|
|14    |          sop_shiftreg_inst                                  |shiftreg_105                     |     4|
|15    |          start_flag_register                                |register__parameterized5         |     1|
|16    |        rxr_engine_inst                                      |rxr_engine_classic               |   119|
|17    |          addr_DW0_register                                  |register__parameterized0         |     7|
|18    |          addr_DW1_register                                  |register__parameterized0_97      |     7|
|19    |          meta_DW1_register                                  |register__parameterized0_98      |    24|
|20    |          metadata_4DWH_register                             |register                         |     1|
|21    |          metadata_DW0_register                              |register__parameterized0_99      |    13|
|22    |          output_pipeline                                    |pipeline__parameterized0         |    47|
|23    |            pipeline_inst                                    |reg_pipeline__parameterized0     |    47|
|24    |          sop_shiftreg_inst                                  |shiftreg_100                     |     6|
|25    |        valid_shiftreg_inst                                  |shiftreg_96                      |     1|
|26    |      tx_engine_classic_inst                                 |tx_engine_classic                |  2788|
|27    |        output_reg_inst                                      |pipeline__parameterized4_23      |    72|
|28    |          pipeline_inst                                      |reg_pipeline__parameterized4_95  |    72|
|29    |        rc_inst                                              |reset_controller                 |    21|
|30    |          rst_counter                                        |counter__parameterized1          |    16|
|31    |        rst_shiftreg                                         |shiftreg__parameterized3         |     7|
|32    |        tx_mux_inst                                          |tx_mux                           |    91|
|33    |          tx_arbiter_inst                                    |tx_arbiter                       |    22|
|34    |          tx_output_inst                                     |pipeline__parameterized4_93      |    69|
|35    |            pipeline_inst                                    |reg_pipeline__parameterized4_94  |    69|
|36    |        txc_engine_inst                                      |txc_engine_classic               |  1090|
|37    |          txc_engine_inst                                    |tx_engine_45                     |   972|
|38    |            tx_alignment_inst                                |tx_alignment_pipeline_48         |   535|
|39    |              compute_reg                                    |pipeline__parameterized10_73     |   180|
|40    |                pipeline_inst                                |reg_pipeline__parameterized10_92 |   180|
|41    |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized9_74      |    33|
|42    |                pipeline_inst                                |reg_pipeline__parameterized9_91  |    33|
|43    |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized7_75      |     5|
|44    |                pipeline_inst                                |reg_pipeline__parameterized7_90  |     5|
|45    |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized9_76      |    33|
|46    |                pipeline_inst                                |reg_pipeline__parameterized9_89  |    33|
|47    |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized7_77      |     3|
|48    |                pipeline_inst                                |reg_pipeline__parameterized7_88  |     3|
|49    |              hdr_input_reg                                  |pipeline__parameterized8_78      |     1|
|50    |                pipeline_inst                                |reg_pipeline__parameterized8_87  |     1|
|51    |              output_register_inst                           |pipeline__parameterized12_79     |    69|
|52    |                pipeline_inst                                |reg_pipeline__parameterized12_86 |    69|
|53    |              pktctr_inst                                    |counter__parameterized0_80       |    47|
|54    |              ready_reg                                      |pipeline__parameterized8_81      |   132|
|55    |                pipeline_inst                                |reg_pipeline__parameterized8_85  |   132|
|56    |              satctr_inst                                    |counter_82                       |     4|
|57    |              select_reg                                     |pipeline__parameterized11_83     |    21|
|58    |                pipeline_inst                                |reg_pipeline__parameterized11_84 |    21|
|59    |            tx_data_pipeline_inst                            |tx_data_pipeline_49              |   325|
|60    |              tx_shift_inst                                  |tx_data_shift_55                 |    33|
|61    |                input_register                               |pipeline__parameterized4_71      |    33|
|62    |                  pipeline_inst                              |reg_pipeline__parameterized4_72  |    33|
|63    |              txdf_inst                                      |tx_data_fifo_56                  |   292|
|64    |                \gen_regs_fifos[0].fifo_inst_                |fifo_57                          |   102|
|65    |                  mem                                        |scsdpram_70                      |     6|
|66    |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized6_58      |    37|
|67    |                  pipeline_inst                              |reg_pipeline__parameterized6_69  |    37|
|68    |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized6_59      |    37|
|69    |                  pipeline_inst                              |reg_pipeline__parameterized6_68  |    37|
|70    |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2_60                    |    13|
|71    |                \gen_regs_fifos[1].fifo_inst_                |fifo_61                          |    51|
|72    |                  mem                                        |scsdpram_67                      |     6|
|73    |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized6_62      |    38|
|74    |                  pipeline_inst                              |reg_pipeline__parameterized6_66  |    38|
|75    |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_63                    |    12|
|76    |                packet_valid_reg                             |pipeline__parameterized7_64      |     2|
|77    |                  pipeline_inst                              |reg_pipeline__parameterized7_65  |     2|
|78    |            txhf_inst                                        |tx_hdr_fifo_50                   |   112|
|79    |              fifo_inst                                      |fifo__parameterized0_51          |    54|
|80    |                mem                                          |scsdpram__parameterized0_54      |    10|
|81    |              input_pipeline_inst                            |pipeline__parameterized8_52      |    58|
|82    |                pipeline_inst                                |reg_pipeline__parameterized8_53  |    58|
|83    |          txc_formatter_inst                                 |txc_formatter_classic            |    54|
|84    |            input_inst                                       |pipeline__parameterized2_46      |    54|
|85    |              pipeline_inst                                  |reg_pipeline__parameterized2_47  |    54|
|86    |        txr_engine_inst                                      |txr_engine_classic               |  1497|
|87    |          txr_engine_inst                                    |tx_engine                        |  1238|
|88    |            tx_alignment_inst                                |tx_alignment_pipeline            |   604|
|89    |              compute_reg                                    |pipeline__parameterized10        |   180|
|90    |                pipeline_inst                                |reg_pipeline__parameterized10    |   180|
|91    |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized9         |    33|
|92    |                pipeline_inst                                |reg_pipeline__parameterized9_44  |    33|
|93    |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized7_35      |     1|
|94    |                pipeline_inst                                |reg_pipeline__parameterized7_43  |     1|
|95    |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized9_36      |    33|
|96    |                pipeline_inst                                |reg_pipeline__parameterized9     |    33|
|97    |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized7_37      |     1|
|98    |                pipeline_inst                                |reg_pipeline__parameterized7_42  |     1|
|99    |              hdr_input_reg                                  |pipeline__parameterized8_38      |     1|
|100   |                pipeline_inst                                |reg_pipeline__parameterized8_41  |     1|
|101   |              output_register_inst                           |pipeline__parameterized12        |   145|
|102   |                pipeline_inst                                |reg_pipeline__parameterized12    |   145|
|103   |              pktctr_inst                                    |counter__parameterized0          |    47|
|104   |              ready_reg                                      |pipeline__parameterized8_39      |   131|
|105   |                pipeline_inst                                |reg_pipeline__parameterized8_40  |   131|
|106   |              satctr_inst                                    |counter                          |     4|
|107   |              select_reg                                     |pipeline__parameterized11        |    21|
|108   |                pipeline_inst                                |reg_pipeline__parameterized11    |    21|
|109   |            tx_data_pipeline_inst                            |tx_data_pipeline                 |   449|
|110   |              tx_shift_inst                                  |tx_data_shift                    |    71|
|111   |                input_register                               |pipeline__parameterized4_33      |    71|
|112   |                  pipeline_inst                              |reg_pipeline__parameterized4_34  |    71|
|113   |              txdf_inst                                      |tx_data_fifo                     |   378|
|114   |                \gen_regs_fifos[0].fifo_inst_                |fifo                             |   102|
|115   |                  mem                                        |scsdpram_32                      |     6|
|116   |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized6         |    37|
|117   |                  pipeline_inst                              |reg_pipeline__parameterized6_31  |    37|
|118   |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized6_24      |    37|
|119   |                  pipeline_inst                              |reg_pipeline__parameterized6_30  |    37|
|120   |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2                       |    14|
|121   |                \gen_regs_fifos[1].fifo_inst_                |fifo_25                          |    98|
|122   |                  mem                                        |scsdpram                         |     6|
|123   |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized6_26      |    37|
|124   |                  pipeline_inst                              |reg_pipeline__parameterized6_29  |    37|
|125   |                \gen_regs_fifos[1].input_pipeline_inst_      |pipeline__parameterized6_27      |    36|
|126   |                  pipeline_inst                              |reg_pipeline__parameterized6     |    36|
|127   |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_28                    |    15|
|128   |                packet_valid_reg                             |pipeline__parameterized7         |     2|
|129   |                  pipeline_inst                              |reg_pipeline__parameterized7     |     2|
|130   |            txhf_inst                                        |tx_hdr_fifo                      |   185|
|131   |              fifo_inst                                      |fifo__parameterized0             |    55|
|132   |                mem                                          |scsdpram__parameterized0         |    10|
|133   |              input_pipeline_inst                            |pipeline__parameterized8         |   130|
|134   |                pipeline_inst                                |reg_pipeline__parameterized8     |   130|
|135   |          txr_formatter_inst                                 |txr_formatter_classic            |   195|
|136   |            input_inst                                       |pipeline__parameterized2         |   192|
|137   |              pipeline_inst                                  |reg_pipeline__parameterized2     |   192|
|138   |    riffa_inst                                               |riffa                            | 13795|
|139   |      \channels[0].channel                                   |channel                          |  6544|
|140   |        channel                                              |channel_64                       |  6544|
|141   |          rxPort                                             |rx_port_64                       |  4127|
|142   |            mainFifo                                         |async_fifo_fwft                  |   388|
|143   |              fifo                                           |async_fifo                       |   253|
|144   |                asyncCompare                                 |async_cmp                        |     6|
|145   |                mem                                          |ram_2clk_1w_1r                   |    66|
|146   |                rdPtrEmpty                                   |rd_ptr_empty                     |    85|
|147   |                wrPtrFull                                    |wr_ptr_full                      |    96|
|148   |            gate                                             |rx_port_channel_gate             |   123|
|149   |              countSync                                      |cross_domain_signal              |     6|
|150   |                sigAtoB                                      |syncff_17                        |     2|
|151   |                  metaFF                                     |ff_21                            |     1|
|152   |                  syncFF                                     |ff_22                            |     1|
|153   |                sigBtoA                                      |syncff_18                        |     4|
|154   |                  metaFF                                     |ff_19                            |     3|
|155   |                  syncFF                                     |ff_20                            |     1|
|156   |              rxAckSig                                       |syncff                           |     2|
|157   |                metaFF                                       |ff_15                            |     1|
|158   |                syncFF                                       |ff_16                            |     1|
|159   |              rxSig                                          |cross_domain_signal_9            |     5|
|160   |                sigAtoB                                      |syncff_10                        |     3|
|161   |                  metaFF                                     |ff_13                            |     2|
|162   |                  syncFF                                     |ff_14                            |     1|
|163   |                sigBtoA                                      |syncff_11                        |     2|
|164   |                  metaFF                                     |ff                               |     1|
|165   |                  syncFF                                     |ff_12                            |     1|
|166   |            mainFifoPacker                                   |fifo_packer_64                   |   336|
|167   |            reader                                           |rx_port_reader                   |  1152|
|168   |            requesterMux                                     |rx_port_requester_mux            |   186|
|169   |            sgListReader                                     |sg_list_reader_64_3              |   197|
|170   |            sgRxFifo                                         |sync_fifo                        |   108|
|171   |              mem                                            |ram_1clk_1w_1r_8                 |     2|
|172   |            sgRxFifoPacker                                   |fifo_packer_64_4                 |   272|
|173   |            sgRxReq                                          |sg_list_requester                |   466|
|174   |            sgTxFifo                                         |sync_fifo_5                      |   108|
|175   |              mem                                            |ram_1clk_1w_1r                   |     2|
|176   |            sgTxFifoPacker                                   |fifo_packer_64_6                 |   272|
|177   |            sgTxReq                                          |sg_list_requester_7              |   479|
|178   |          txPort                                             |tx_port_64                       |  2403|
|179   |            buffer                                           |tx_port_buffer_64                |   484|
|180   |              fifo                                           |sync_fifo__parameterized0        |   103|
|181   |                mem                                          |ram_1clk_1w_1r__parameterized0   |     1|
|182   |            gate                                             |tx_port_channel_gate_64          |   317|
|183   |              fifo                                           |async_fifo__parameterized0       |   146|
|184   |                asyncCompare                                 |async_cmp__parameterized0        |     5|
|185   |                mem                                          |ram_2clk_1w_1r__parameterized0   |    77|
|186   |                rdPtrEmpty                                   |rd_ptr_empty__parameterized0     |    23|
|187   |                wrPtrFull                                    |wr_ptr_full__parameterized0      |    41|
|188   |            monitor                                          |tx_port_monitor_64               |   308|
|189   |            sgListReader                                     |sg_list_reader_64                |   193|
|190   |            writer                                           |tx_port_writer                   |  1095|
|191   |      intr                                                   |interrupt                        |    19|
|192   |        intrCtlr                                             |interrupt_controller             |    11|
|193   |      rc_fc                                                  |recv_credit_flow_ctrl            |   104|
|194   |      reg_inst                                               |registers                        |   335|
|195   |        chnl_output_register                                 |pipeline__parameterized16        |    49|
|196   |          pipeline_inst                                      |reg_pipeline__parameterized16    |    49|
|197   |        rxr_input_register                                   |pipeline__parameterized15        |   183|
|198   |          pipeline_inst                                      |reg_pipeline__parameterized15    |   183|
|199   |        txc_output_register                                  |pipeline__parameterized17        |    71|
|200   |          pipeline_inst                                      |reg_pipeline__parameterized17    |    71|
|201   |      reorderQueue                                           |reorder_queue                    |  6177|
|202   |        data_input                                           |reorder_queue_input              |  3637|
|203   |          countRam                                           |ram_1clk_1w_1r__parameterized4   |    54|
|204   |          posRam                                             |ram_1clk_1w_1r__parameterized2_2 |    55|
|205   |        data_output                                          |reorder_queue_output             |  1197|
|206   |        mapRam                                               |ram_1clk_1w_1r__parameterized3   |     1|
|207   |        pktRam                                               |ram_1clk_1w_1r__parameterized2   |     8|
|208   |        \rams[0].ram                                         |ram_1clk_1w_1r__parameterized1   |    16|
|209   |        \rams[1].ram                                         |ram_1clk_1w_1r__parameterized1_1 |    16|
|210   |      reset_extender_inst                                    |reset_extender                   |    16|
|211   |        rst_counter                                          |counter__parameterized2          |     9|
|212   |        rst_shiftreg                                         |shiftreg__parameterized4         |     7|
|213   |      tx_mux_inst                                            |tx_multiplexer                   |   527|
|214   |        req_ack_fifo                                         |fifo__parameterized1             |    58|
|215   |          mem                                                |scsdpram__parameterized1         |     9|
|216   |        tx_mux                                               |tx_multiplexer_64                |   457|
|217   |          selRd                                              |tx_engine_selector               |     3|
|218   |          selWr                                              |tx_engine_selector_0             |     3|
|219   |      txc_data_hold                                          |pipeline__parameterized4         |    33|
|220   |        pipeline_inst                                        |reg_pipeline__parameterized4     |    33|
|221   |      txc_meta_hold                                          |pipeline__parameterized14        |    38|
|222   |        pipeline_inst                                        |reg_pipeline__parameterized14    |    38|
|223   |    trans                                                    |translation_xilinx               |     5|
|224   |  \test_channels[0].module1                                  |chnl_tester                      |   285|
+------+-------------------------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1159.762 ; gain = 582.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 1159.762 ; gain = 413.914
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1159.762 ; gain = 582.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1167.813 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1171.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
531 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1171.250 ; gain = 873.707
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1171.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/dev/open-ephys/ONI/riffa/fpga/devel/test-nereid/test-nereid.runs/synth_1/KC705_Gen2x8If128.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KC705_Gen2x8If128_utilization_synth.rpt -pb KC705_Gen2x8If128_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 04:15:24 2020...
