--
--	Conversion of Roadrunner Control System.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Oct 12 11:34:03 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \QuadDecSteer:Net_1129\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_43\ : bit;
SIGNAL \QuadDecSteer:Net_1275\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_49\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_82\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_89\ : bit;
SIGNAL \QuadDecSteer:Net_1251\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_95\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_91\ : bit;
SIGNAL \QuadDecSteer:Cnt16:Net_102\ : bit;
SIGNAL Net_29 : bit;
SIGNAL one : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL zero : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDecSteer:Net_1260\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDecSteer:Net_1264\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDecSteer:Net_1203\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Net_1290\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:sync_clock\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:A_j\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:A_k\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:B_j\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:B_k\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDecSteer:Net_1232\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_2\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:error\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_3\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_1\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_0\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_0\ : bit;
SIGNAL \QuadDecSteer:Net_530\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_1\ : bit;
SIGNAL \QuadDecSteer:Net_611\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_2\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_3\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_4\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_5\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:status_6\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \QuadDecSteer:Net_1151\ : bit;
SIGNAL \QuadDecSteer:Net_1248\ : bit;
SIGNAL \QuadDecSteer:Net_1229\ : bit;
SIGNAL \QuadDecSteer:Net_1272\ : bit;
SIGNAL \QuadDecSteer:Net_1287\ : bit;
SIGNAL \QuadDecDrive:Net_1129\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_43\ : bit;
SIGNAL \QuadDecDrive:Net_1275\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_49\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_82\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_89\ : bit;
SIGNAL \QuadDecDrive:Net_1251\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_95\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_91\ : bit;
SIGNAL \QuadDecDrive:Cnt16:Net_102\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDecDrive:Net_1260\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDecDrive:Net_1264\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDecDrive:Net_1203\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDecDrive:Net_1290\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:sync_clock\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:A_j\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:A_k\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:B_j\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:B_k\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDecDrive:Net_1232\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_2\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:error\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_3\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_1\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_0\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_0\ : bit;
SIGNAL \QuadDecDrive:Net_530\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_1\ : bit;
SIGNAL \QuadDecDrive:Net_611\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_2\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_3\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_4\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_5\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:status_6\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \QuadDecDrive:Net_1151\ : bit;
SIGNAL \QuadDecDrive:Net_1248\ : bit;
SIGNAL \QuadDecDrive:Net_1229\ : bit;
SIGNAL \QuadDecDrive:Net_1272\ : bit;
SIGNAL \QuadDecDrive:Net_1287\ : bit;
SIGNAL tmpOE__SENCA_net_0 : bit;
SIGNAL tmpIO_0__SENCA_net_0 : bit;
TERMINAL tmpSIOVREF__SENCA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SENCA_net_0 : bit;
SIGNAL tmpOE__SENCB_net_0 : bit;
SIGNAL tmpIO_0__SENCB_net_0 : bit;
TERMINAL tmpSIOVREF__SENCB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SENCB_net_0 : bit;
SIGNAL tmpOE__DENCA_net_0 : bit;
SIGNAL tmpIO_0__DENCA_net_0 : bit;
TERMINAL tmpSIOVREF__DENCA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DENCA_net_0 : bit;
SIGNAL tmpOE__DENCB_net_0 : bit;
SIGNAL tmpIO_0__DENCB_net_0 : bit;
TERMINAL tmpSIOVREF__DENCB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DENCB_net_0 : bit;
SIGNAL \USBFS:dma_request_1\ : bit;
SIGNAL \USBFS:dma_terminate\ : bit;
SIGNAL \USBFS:Net_1498\ : bit;
SIGNAL \USBFS:dma_request_0\ : bit;
SIGNAL \USBFS:Net_1495\ : bit;
SIGNAL \USBFS:Net_1010\ : bit;
SIGNAL \USBFS:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBFS:Net_597\ : bit;
SIGNAL \USBFS:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBFS:Net_1000\ : bit;
SIGNAL \USBFS:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_2674 : bit;
SIGNAL \USBFS:Net_1889\ : bit;
SIGNAL \USBFS:Net_1876\ : bit;
SIGNAL \USBFS:ep_int_8\ : bit;
SIGNAL \USBFS:ep_int_7\ : bit;
SIGNAL \USBFS:ep_int_6\ : bit;
SIGNAL \USBFS:ep_int_5\ : bit;
SIGNAL \USBFS:ep_int_4\ : bit;
SIGNAL \USBFS:ep_int_3\ : bit;
SIGNAL \USBFS:ep_int_2\ : bit;
SIGNAL \USBFS:ep_int_1\ : bit;
SIGNAL \USBFS:ep_int_0\ : bit;
SIGNAL \USBFS:Net_95\ : bit;
SIGNAL \USBFS:dma_request_7\ : bit;
SIGNAL \USBFS:dma_request_6\ : bit;
SIGNAL \USBFS:dma_request_5\ : bit;
SIGNAL \USBFS:dma_request_4\ : bit;
SIGNAL \USBFS:dma_request_3\ : bit;
SIGNAL \USBFS:dma_request_2\ : bit;
SIGNAL \USBFS:dma_complete_0\ : bit;
SIGNAL \USBFS:Net_1922\ : bit;
SIGNAL \USBFS:dma_complete_1\ : bit;
SIGNAL \USBFS:Net_1921\ : bit;
SIGNAL \USBFS:dma_complete_2\ : bit;
SIGNAL \USBFS:Net_1920\ : bit;
SIGNAL \USBFS:dma_complete_3\ : bit;
SIGNAL \USBFS:Net_1919\ : bit;
SIGNAL \USBFS:dma_complete_4\ : bit;
SIGNAL \USBFS:Net_1918\ : bit;
SIGNAL \USBFS:dma_complete_5\ : bit;
SIGNAL \USBFS:Net_1917\ : bit;
SIGNAL \USBFS:dma_complete_6\ : bit;
SIGNAL \USBFS:Net_1916\ : bit;
SIGNAL \USBFS:dma_complete_7\ : bit;
SIGNAL \USBFS:Net_1915\ : bit;
SIGNAL \DVDAC:Net_1\ : bit;
SIGNAL \DVDAC:Net_12\ : bit;
SIGNAL \DVDAC:Net_19\ : bit;
SIGNAL \DVDAC:VDAC8:Net_83\ : bit;
SIGNAL \DVDAC:VDAC8:Net_81\ : bit;
SIGNAL \DVDAC:VDAC8:Net_82\ : bit;
TERMINAL Net_155 : bit;
TERMINAL \DVDAC:VDAC8:Net_77\ : bit;
SIGNAL \DVDAC:Net_21\ : bit;
SIGNAL \DVDAC:Net_80\ : bit;
SIGNAL \DVDAC:Net_9\ : bit;
SIGNAL tmpOE__DVDACOUT_net_0 : bit;
SIGNAL tmpFB_0__DVDACOUT_net_0 : bit;
SIGNAL tmpIO_0__DVDACOUT_net_0 : bit;
TERMINAL tmpSIOVREF__DVDACOUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DVDACOUT_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_157 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_186 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_187 : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_182 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Rx_net_0 : bit;
SIGNAL Net_162 : bit;
SIGNAL tmpIO_0__Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_0 : bit;
SIGNAL tmpOE__Tx_net_0 : bit;
SIGNAL tmpFB_0__Tx_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_0 : bit;
TERMINAL Net_194 : bit;
TERMINAL Net_195 : bit;
SIGNAL tmpOE__STEERPOT_net_0 : bit;
SIGNAL tmpFB_0__STEERPOT_net_0 : bit;
TERMINAL Net_1918 : bit;
SIGNAL tmpIO_0__STEERPOT_net_0 : bit;
TERMINAL tmpSIOVREF__STEERPOT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEERPOT_net_0 : bit;
SIGNAL tmpOE__BRAKEPOT_net_0 : bit;
SIGNAL tmpFB_0__BRAKEPOT_net_0 : bit;
TERMINAL Net_1919 : bit;
SIGNAL tmpIO_0__BRAKEPOT_net_0 : bit;
TERMINAL tmpSIOVREF__BRAKEPOT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BRAKEPOT_net_0 : bit;
SIGNAL tmpOE__RLY_REVERSE_net_0 : bit;
SIGNAL tmpFB_0__RLY_REVERSE_net_0 : bit;
SIGNAL tmpIO_0__RLY_REVERSE_net_0 : bit;
TERMINAL tmpSIOVREF__RLY_REVERSE_net_0 : bit;
TERMINAL Net_752 : bit;
SIGNAL tmpINTERRUPT_0__RLY_REVERSE_net_0 : bit;
SIGNAL tmpOE__RLY_COAST_net_0 : bit;
SIGNAL tmpFB_0__RLY_COAST_net_0 : bit;
SIGNAL tmpIO_0__RLY_COAST_net_0 : bit;
TERMINAL tmpSIOVREF__RLY_COAST_net_0 : bit;
TERMINAL Net_656 : bit;
SIGNAL tmpINTERRUPT_0__RLY_COAST_net_0 : bit;
SIGNAL tmpOE__ESTOP_net_0 : bit;
SIGNAL tmpFB_0__ESTOP_net_0 : bit;
SIGNAL tmpIO_0__ESTOP_net_0 : bit;
TERMINAL tmpSIOVREF__ESTOP_net_0 : bit;
TERMINAL Net_585 : bit;
SIGNAL tmpINTERRUPT_0__ESTOP_net_0 : bit;
TERMINAL Net_749 : bit;
TERMINAL Net_746 : bit;
TERMINAL Net_750 : bit;
TERMINAL Net_747 : bit;
TERMINAL Net_751 : bit;
TERMINAL Net_748 : bit;
TERMINAL Net_745 : bit;
TERMINAL Net_544 : bit;
TERMINAL Net_744 : bit;
TERMINAL Net_754 : bit;
TERMINAL Net_753 : bit;
TERMINAL Net_758 : bit;
TERMINAL Net_755 : bit;
TERMINAL Net_759 : bit;
TERMINAL Net_756 : bit;
TERMINAL Net_760 : bit;
TERMINAL Net_757 : bit;
TERMINAL Net_580 : bit;
TERMINAL Net_586 : bit;
TERMINAL \POTADC:Net_248\ : bit;
TERMINAL Net_2626 : bit;
SIGNAL Net_2585 : bit;
SIGNAL \POTADC:vp_ctl_0\ : bit;
SIGNAL \POTADC:vp_ctl_2\ : bit;
SIGNAL \POTADC:vn_ctl_1\ : bit;
SIGNAL \POTADC:vn_ctl_3\ : bit;
SIGNAL \POTADC:vp_ctl_1\ : bit;
SIGNAL \POTADC:vp_ctl_3\ : bit;
SIGNAL \POTADC:vn_ctl_0\ : bit;
SIGNAL \POTADC:vn_ctl_2\ : bit;
SIGNAL \POTADC:Net_376\ : bit;
SIGNAL \POTADC:Net_188\ : bit;
SIGNAL \POTADC:Net_221\ : bit;
TERMINAL Net_2530 : bit;
TERMINAL \POTADC:Net_126\ : bit;
TERMINAL \POTADC:Net_215\ : bit;
TERMINAL \POTADC:Net_257\ : bit;
SIGNAL \POTADC:soc\ : bit;
SIGNAL \POTADC:Net_252\ : bit;
SIGNAL Net_2627 : bit;
SIGNAL \POTADC:Net_207_11\ : bit;
SIGNAL \POTADC:Net_207_10\ : bit;
SIGNAL \POTADC:Net_207_9\ : bit;
SIGNAL \POTADC:Net_207_8\ : bit;
SIGNAL \POTADC:Net_207_7\ : bit;
SIGNAL \POTADC:Net_207_6\ : bit;
SIGNAL \POTADC:Net_207_5\ : bit;
SIGNAL \POTADC:Net_207_4\ : bit;
SIGNAL \POTADC:Net_207_3\ : bit;
SIGNAL \POTADC:Net_207_2\ : bit;
SIGNAL \POTADC:Net_207_1\ : bit;
SIGNAL \POTADC:Net_207_0\ : bit;
TERMINAL \POTADC:Net_209\ : bit;
TERMINAL \POTADC:Net_149\ : bit;
TERMINAL \POTADC:Net_255\ : bit;
TERMINAL \POTADC:Net_368\ : bit;
SIGNAL \POTADC:Net_381\ : bit;
SIGNAL POTMUX_Decoder_enable : bit;
SIGNAL POTMUX_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL Net_2619 : bit;
SIGNAL POTMUX_Decoder_old_id_0 : bit;
SIGNAL Net_2618 : bit;
SIGNAL POTMUX_Decoder_one_hot_0 : bit;
SIGNAL POTMUX_Decoder_one_hot_1 : bit;
SIGNAL Net_2629 : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL Net_2620 : bit;
SIGNAL tmpOE__PWR_net_0 : bit;
SIGNAL tmpFB_0__PWR_net_0 : bit;
SIGNAL tmpIO_0__PWR_net_0 : bit;
TERMINAL tmpSIOVREF__PWR_net_0 : bit;
TERMINAL Net_2677 : bit;
SIGNAL tmpINTERRUPT_0__PWR_net_0 : bit;
TERMINAL Net_2678 : bit;
SIGNAL \MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \QuadDecSteer:Net_1251\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDecSteer:Net_1203\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDecSteer:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDecDrive:Net_1251\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDecDrive:Net_1203\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDecDrive:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_182D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL POTMUX_Decoder_old_id_0D : bit;
SIGNAL POTMUX_Decoder_one_hot_0D : bit;
SIGNAL POTMUX_Decoder_one_hot_1D : bit;
SIGNAL cy_tff_1D : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\QuadDecSteer:Cnt16:CounterUDB:reload\ <= (\QuadDecSteer:Cnt16:CounterUDB:overflow\
	OR \QuadDecSteer:Cnt16:CounterUDB:status_1\
	OR \QuadDecSteer:Net_1260\);

\QuadDecSteer:Cnt16:CounterUDB:status_0\ <= ((not \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ and \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\));

\QuadDecSteer:Cnt16:CounterUDB:status_2\ <= ((not \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDecSteer:Cnt16:CounterUDB:overflow\));

\QuadDecSteer:Cnt16:CounterUDB:status_3\ <= ((not \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDecSteer:Cnt16:CounterUDB:status_1\));

\QuadDecSteer:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ and \QuadDecSteer:Cnt16:CounterUDB:control_7\ and \QuadDecSteer:Net_1203\));

\QuadDecSteer:Cnt16:CounterUDB:reload_tc\ <= (\QuadDecSteer:Cnt16:CounterUDB:status_1\
	OR \QuadDecSteer:Cnt16:CounterUDB:overflow\);

\QuadDecSteer:bQuadDec:quad_A_filt\\D\ <= ((\QuadDecSteer:bQuadDec:quad_A_delayed_0\ and \QuadDecSteer:bQuadDec:quad_A_delayed_1\ and \QuadDecSteer:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDecSteer:bQuadDec:quad_A_delayed_2\ and \QuadDecSteer:bQuadDec:quad_A_filt\)
	OR (\QuadDecSteer:bQuadDec:quad_A_delayed_1\ and \QuadDecSteer:bQuadDec:quad_A_filt\)
	OR (\QuadDecSteer:bQuadDec:quad_A_delayed_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\));

\QuadDecSteer:bQuadDec:quad_B_filt\\D\ <= ((\QuadDecSteer:bQuadDec:quad_B_delayed_0\ and \QuadDecSteer:bQuadDec:quad_B_delayed_1\ and \QuadDecSteer:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDecSteer:bQuadDec:quad_B_delayed_2\ and \QuadDecSteer:bQuadDec:quad_B_filt\)
	OR (\QuadDecSteer:bQuadDec:quad_B_delayed_1\ and \QuadDecSteer:bQuadDec:quad_B_filt\)
	OR (\QuadDecSteer:bQuadDec:quad_B_delayed_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\));

\QuadDecSteer:bQuadDec:state_3\\D\ <= ((not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\));

\QuadDecSteer:bQuadDec:state_2\\D\ <= ((\QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (\QuadDecSteer:Net_1260\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (\QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (\QuadDecSteer:Net_1260\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (\QuadDecSteer:Net_1260\ and \QuadDecSteer:bQuadDec:error\));

\QuadDecSteer:bQuadDec:state_1\\D\ <= ((not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:error\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:state_1\));

\QuadDecSteer:bQuadDec:state_0\\D\ <= ((not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:error\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_0\));

\QuadDecSteer:Net_1251\\D\ <= ((not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:Net_1251\ and \QuadDecSteer:bQuadDec:error\)
	OR (not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:Net_1251\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:Net_1251\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:Net_1251\ and \QuadDecSteer:bQuadDec:quad_B_filt\)
	OR (not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:Net_1251\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:Net_1251\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:Net_1251\ and \QuadDecSteer:bQuadDec:quad_B_filt\));

\QuadDecSteer:Net_1203\\D\ <= ((not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:Net_1203\ and \QuadDecSteer:bQuadDec:error\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_1\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:Net_1260\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and \QuadDecSteer:bQuadDec:quad_A_filt\ and \QuadDecSteer:bQuadDec:quad_B_filt\ and \QuadDecSteer:bQuadDec:state_0\)
	OR (not \QuadDecSteer:bQuadDec:quad_B_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_A_filt\)
	OR (not \QuadDecSteer:bQuadDec:quad_A_filt\ and not \QuadDecSteer:bQuadDec:error\ and not \QuadDecSteer:bQuadDec:state_1\ and not \QuadDecSteer:bQuadDec:state_0\ and \QuadDecSteer:bQuadDec:quad_B_filt\));

\QuadDecSteer:Net_530\ <= ((not \QuadDecSteer:Net_1264\ and \QuadDecSteer:Net_1275\ and \QuadDecSteer:Net_1251\));

\QuadDecSteer:Net_611\ <= ((not \QuadDecSteer:Net_1251\ and not \QuadDecSteer:Net_1264\ and \QuadDecSteer:Net_1275\));

\QuadDecDrive:Cnt16:CounterUDB:reload\ <= (\QuadDecDrive:Cnt16:CounterUDB:overflow\
	OR \QuadDecDrive:Cnt16:CounterUDB:status_1\
	OR \QuadDecDrive:Net_1260\);

\QuadDecDrive:Cnt16:CounterUDB:status_0\ <= ((not \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ and \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\));

\QuadDecDrive:Cnt16:CounterUDB:status_2\ <= ((not \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDecDrive:Cnt16:CounterUDB:overflow\));

\QuadDecDrive:Cnt16:CounterUDB:status_3\ <= ((not \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDecDrive:Cnt16:CounterUDB:status_1\));

\QuadDecDrive:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ and \QuadDecDrive:Cnt16:CounterUDB:control_7\ and \QuadDecDrive:Net_1203\));

\QuadDecDrive:Cnt16:CounterUDB:reload_tc\ <= (\QuadDecDrive:Cnt16:CounterUDB:status_1\
	OR \QuadDecDrive:Cnt16:CounterUDB:overflow\);

\QuadDecDrive:bQuadDec:quad_A_filt\\D\ <= ((\QuadDecDrive:bQuadDec:quad_A_delayed_0\ and \QuadDecDrive:bQuadDec:quad_A_delayed_1\ and \QuadDecDrive:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDecDrive:bQuadDec:quad_A_delayed_2\ and \QuadDecDrive:bQuadDec:quad_A_filt\)
	OR (\QuadDecDrive:bQuadDec:quad_A_delayed_1\ and \QuadDecDrive:bQuadDec:quad_A_filt\)
	OR (\QuadDecDrive:bQuadDec:quad_A_delayed_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\));

\QuadDecDrive:bQuadDec:quad_B_filt\\D\ <= ((\QuadDecDrive:bQuadDec:quad_B_delayed_0\ and \QuadDecDrive:bQuadDec:quad_B_delayed_1\ and \QuadDecDrive:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDecDrive:bQuadDec:quad_B_delayed_2\ and \QuadDecDrive:bQuadDec:quad_B_filt\)
	OR (\QuadDecDrive:bQuadDec:quad_B_delayed_1\ and \QuadDecDrive:bQuadDec:quad_B_filt\)
	OR (\QuadDecDrive:bQuadDec:quad_B_delayed_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\));

\QuadDecDrive:bQuadDec:state_3\\D\ <= ((not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\));

\QuadDecDrive:bQuadDec:state_2\\D\ <= ((\QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (\QuadDecDrive:Net_1260\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (\QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (\QuadDecDrive:Net_1260\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (\QuadDecDrive:Net_1260\ and \QuadDecDrive:bQuadDec:error\));

\QuadDecDrive:bQuadDec:state_1\\D\ <= ((not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:error\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:state_1\));

\QuadDecDrive:bQuadDec:state_0\\D\ <= ((not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:error\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_0\));

\QuadDecDrive:Net_1251\\D\ <= ((not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:Net_1251\ and \QuadDecDrive:bQuadDec:error\)
	OR (not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:Net_1251\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:Net_1251\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:Net_1251\ and \QuadDecDrive:bQuadDec:quad_B_filt\)
	OR (not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:Net_1251\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:Net_1251\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:Net_1251\ and \QuadDecDrive:bQuadDec:quad_B_filt\));

\QuadDecDrive:Net_1203\\D\ <= ((not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:Net_1203\ and \QuadDecDrive:bQuadDec:error\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_1\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:Net_1260\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and \QuadDecDrive:bQuadDec:quad_A_filt\ and \QuadDecDrive:bQuadDec:quad_B_filt\ and \QuadDecDrive:bQuadDec:state_0\)
	OR (not \QuadDecDrive:bQuadDec:quad_B_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_A_filt\)
	OR (not \QuadDecDrive:bQuadDec:quad_A_filt\ and not \QuadDecDrive:bQuadDec:error\ and not \QuadDecDrive:bQuadDec:state_1\ and not \QuadDecDrive:bQuadDec:state_0\ and \QuadDecDrive:bQuadDec:quad_B_filt\));

\QuadDecDrive:Net_530\ <= ((not \QuadDecDrive:Net_1264\ and \QuadDecDrive:Net_1275\ and \QuadDecDrive:Net_1251\));

\QuadDecDrive:Net_611\ <= ((not \QuadDecDrive:Net_1251\ and not \QuadDecDrive:Net_1264\ and \QuadDecDrive:Net_1275\));

Net_157 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_182D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

POTMUX_Decoder_one_hot_0D <= ((not POTMUX_Decoder_old_id_0 and not Net_2618));

POTMUX_Decoder_one_hot_1D <= ((POTMUX_Decoder_old_id_0 and Net_2618));

\QuadDecSteer:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecSteer:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDecSteer:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDecSteer:Cnt16:CounterUDB:control_7\, \QuadDecSteer:Cnt16:CounterUDB:control_6\, \QuadDecSteer:Cnt16:CounterUDB:control_5\, \QuadDecSteer:Cnt16:CounterUDB:control_4\,
			\QuadDecSteer:Cnt16:CounterUDB:control_3\, \QuadDecSteer:Cnt16:CounterUDB:control_2\, \QuadDecSteer:Cnt16:CounterUDB:control_1\, \QuadDecSteer:Cnt16:CounterUDB:control_0\));
\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDecSteer:Net_1260\,
		clock=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDecSteer:Cnt16:CounterUDB:status_6\, \QuadDecSteer:Cnt16:CounterUDB:status_5\, zero, \QuadDecSteer:Cnt16:CounterUDB:status_3\,
			\QuadDecSteer:Cnt16:CounterUDB:status_2\, \QuadDecSteer:Cnt16:CounterUDB:status_1\, \QuadDecSteer:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDecSteer:Cnt16:Net_43\);
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDecSteer:Net_1251\, \QuadDecSteer:Cnt16:CounterUDB:count_enable\, \QuadDecSteer:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDecSteer:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDecSteer:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDecSteer:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDecSteer:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDecSteer:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDecSteer:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDecSteer:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDecSteer:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDecSteer:Net_1251\, \QuadDecSteer:Cnt16:CounterUDB:count_enable\, \QuadDecSteer:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDecSteer:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDecSteer:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDecSteer:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDecSteer:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDecSteer:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDecSteer:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDecSteer:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDecSteer:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecSteer:bQuadDec:sync_clock\);
\QuadDecSteer:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_21,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_A_delayed_0\);
\QuadDecSteer:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_A_delayed_1\);
\QuadDecSteer:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_A_delayed_2\);
\QuadDecSteer:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_22,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_B_delayed_0\);
\QuadDecSteer:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_B_delayed_1\);
\QuadDecSteer:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_B_delayed_2\);
\QuadDecSteer:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDecSteer:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDecSteer:bQuadDec:error\,
			\QuadDecSteer:Net_1260\, \QuadDecSteer:Net_611\, \QuadDecSteer:Net_530\),
		interrupt=>Net_25);
\QuadDecDrive:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecDrive:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDecDrive:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDecDrive:Cnt16:CounterUDB:control_7\, \QuadDecDrive:Cnt16:CounterUDB:control_6\, \QuadDecDrive:Cnt16:CounterUDB:control_5\, \QuadDecDrive:Cnt16:CounterUDB:control_4\,
			\QuadDecDrive:Cnt16:CounterUDB:control_3\, \QuadDecDrive:Cnt16:CounterUDB:control_2\, \QuadDecDrive:Cnt16:CounterUDB:control_1\, \QuadDecDrive:Cnt16:CounterUDB:control_0\));
\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDecDrive:Net_1260\,
		clock=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDecDrive:Cnt16:CounterUDB:status_6\, \QuadDecDrive:Cnt16:CounterUDB:status_5\, zero, \QuadDecDrive:Cnt16:CounterUDB:status_3\,
			\QuadDecDrive:Cnt16:CounterUDB:status_2\, \QuadDecDrive:Cnt16:CounterUDB:status_1\, \QuadDecDrive:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDecDrive:Cnt16:Net_43\);
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDecDrive:Net_1251\, \QuadDecDrive:Cnt16:CounterUDB:count_enable\, \QuadDecDrive:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDecDrive:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDecDrive:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDecDrive:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDecDrive:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDecDrive:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDecDrive:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDecDrive:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDecDrive:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDecDrive:Net_1251\, \QuadDecDrive:Cnt16:CounterUDB:count_enable\, \QuadDecDrive:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDecDrive:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDecDrive:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDecDrive:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDecDrive:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDecDrive:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDecDrive:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDecDrive:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDecDrive:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>one,
		clock_out=>\QuadDecDrive:bQuadDec:sync_clock\);
\QuadDecDrive:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_26,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_A_delayed_0\);
\QuadDecDrive:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_A_delayed_1\);
\QuadDecDrive:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_A_delayed_2\);
\QuadDecDrive:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_27,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_B_delayed_0\);
\QuadDecDrive:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_B_delayed_1\);
\QuadDecDrive:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_B_delayed_2\);
\QuadDecDrive:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDecDrive:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDecDrive:bQuadDec:error\,
			\QuadDecDrive:Net_1260\, \QuadDecDrive:Net_611\, \QuadDecDrive:Net_530\),
		interrupt=>Net_30);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fbd06214-2bcd-470a-900c-858c4263c172",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_29,
		dig_domain_out=>open);
SENCA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_21,
		analog=>(open),
		io=>(tmpIO_0__SENCA_net_0),
		siovref=>(tmpSIOVREF__SENCA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SENCA_net_0);
SENCB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c793e7f-06fd-4659-ae0a-09c9d4c8ccfc",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_22,
		analog=>(open),
		io=>(tmpIO_0__SENCB_net_0),
		siovref=>(tmpSIOVREF__SENCB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SENCB_net_0);
DENCA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2ef577d-cb00-47fb-b3bf-933bcbee3c9f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_26,
		analog=>(open),
		io=>(tmpIO_0__DENCA_net_0),
		siovref=>(tmpSIOVREF__DENCA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DENCA_net_0);
DENCB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adacf3eb-a612-4652-a375-58ba6b437a43",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_27,
		analog=>(open),
		io=>(tmpIO_0__DENCB_net_0),
		siovref=>(tmpSIOVREF__DENCB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DENCB_net_0);
\USBFS:ep2\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_request_1\,
		trq=>\USBFS:dma_terminate\,
		nrq=>\USBFS:Net_1498\);
\USBFS:ep1\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_request_0\,
		trq=>\USBFS:dma_terminate\,
		nrq=>\USBFS:Net_1495\);
\USBFS:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1010\);
\USBFS:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"641048dc-d4dc-4972-b7e8-aead58798ae0/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dm_net_0\),
		analog=>\USBFS:Net_597\,
		io=>(\USBFS:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__Dm_net_0\);
\USBFS:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"641048dc-d4dc-4972-b7e8-aead58798ae0/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dp_net_0\),
		analog=>\USBFS:Net_1000\,
		io=>(\USBFS:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:Net_1010\);
\USBFS:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS:Net_1000\,
		dm=>\USBFS:Net_597\,
		sof_int=>Net_2674,
		arb_int=>\USBFS:Net_1889\,
		usb_int=>\USBFS:Net_1876\,
		ept_int=>(\USBFS:ep_int_8\, \USBFS:ep_int_7\, \USBFS:ep_int_6\, \USBFS:ep_int_5\,
			\USBFS:ep_int_4\, \USBFS:ep_int_3\, \USBFS:ep_int_2\, \USBFS:ep_int_1\,
			\USBFS:ep_int_0\),
		ord_int=>\USBFS:Net_95\,
		dma_req=>(\USBFS:dma_request_7\, \USBFS:dma_request_6\, \USBFS:dma_request_5\, \USBFS:dma_request_4\,
			\USBFS:dma_request_3\, \USBFS:dma_request_2\, \USBFS:dma_request_1\, \USBFS:dma_request_0\),
		dma_termin=>\USBFS:dma_terminate\);
\USBFS:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_95\);
\USBFS:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ep_int_2\);
\USBFS:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ep_int_1\);
\USBFS:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ep_int_0\);
\USBFS:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1876\);
\USBFS:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1889\);
\DVDAC:BUS_CLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"27c785c1-2c3e-4964-b6e3-18578dc3d786/16079296-677d-4c97-a0f1-fd79fcfb8c33",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\DVDAC:Net_1\,
		dig_domain_out=>open);
\DVDAC:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\DVDAC:Net_12\,
		trq=>zero,
		nrq=>\DVDAC:Net_19\);
\DVDAC:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>\DVDAC:Net_12\,
		strobe_udb=>\DVDAC:Net_12\,
		vout=>Net_155,
		iout=>\DVDAC:VDAC8:Net_77\);
\DVDAC:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DVDAC:VDAC8:Net_77\);
\DVDAC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"27c785c1-2c3e-4964-b6e3-18578dc3d786/2b3078c1-9a14-4aea-bb80-3826ca4e0c90",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DVDAC:Net_12\,
		dig_domain_out=>open);
DVDACOUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__DVDACOUT_net_0),
		analog=>Net_155,
		io=>(tmpIO_0__DVDACOUT_net_0),
		siovref=>(tmpSIOVREF__DVDACOUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DVDACOUT_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_162,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_0),
		siovref=>(tmpSIOVREF__Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_0);
Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_157,
		fb=>(tmpFB_0__Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_0),
		siovref=>(tmpSIOVREF__Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_0);
C0:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_194, Net_195));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_195);
STEERPOT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89f1aec8-c8d8-4c84-8d1f-6796f0091c4b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__STEERPOT_net_0),
		analog=>Net_1918,
		io=>(tmpIO_0__STEERPOT_net_0),
		siovref=>(tmpSIOVREF__STEERPOT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEERPOT_net_0);
BRAKEPOT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"175cd878-2270-45a7-8a61-6ac4c274147e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__BRAKEPOT_net_0),
		analog=>Net_1919,
		io=>(tmpIO_0__BRAKEPOT_net_0),
		siovref=>(tmpSIOVREF__BRAKEPOT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BRAKEPOT_net_0);
RLY_REVERSE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RLY_REVERSE_net_0),
		analog=>(open),
		io=>(tmpIO_0__RLY_REVERSE_net_0),
		siovref=>(tmpSIOVREF__RLY_REVERSE_net_0),
		annotation=>Net_752,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RLY_REVERSE_net_0);
RLY_COAST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70058678-a77f-43c3-96ef-b0647e69e6cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RLY_COAST_net_0),
		analog=>(open),
		io=>(tmpIO_0__RLY_COAST_net_0),
		siovref=>(tmpSIOVREF__RLY_COAST_net_0),
		annotation=>Net_656,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RLY_COAST_net_0);
ESTOP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"777816b9-07cf-470b-8409-32cebe881d45",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ESTOP_net_0),
		analog=>(open),
		io=>(tmpIO_0__ESTOP_net_0),
		siovref=>(tmpSIOVREF__ESTOP_net_0),
		annotation=>Net_585,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ESTOP_net_0);
COAST:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_749, Net_746, Net_750, Net_747,
			Net_751, Net_748, Net_745, Net_544));
NFET1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NFET_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_745, Net_656, Net_744));
NFET2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NFET_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_754, Net_752, Net_753));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_544);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_744);
REVERSE:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_758, Net_755, Net_759, Net_756,
			Net_760, Net_757, Net_754, Net_580));
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_753);
ESTOP_EN:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_585, Net_586));
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_586);
PWR_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_580);
\POTADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\POTADC:Net_248\,
		signal2=>Net_2626);
\POTADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2585);
\POTADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5cee9c38-6e32-4f75-bead-c86ed675dc69/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\POTADC:Net_376\,
		dig_domain_out=>open);
\POTADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2530,
		vminus=>\POTADC:Net_126\,
		ext_pin=>\POTADC:Net_215\,
		vrefhi_out=>\POTADC:Net_257\,
		vref=>\POTADC:Net_248\,
		clock=>\POTADC:Net_376\,
		pump_clock=>\POTADC:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\POTADC:Net_252\,
		next_out=>Net_2627,
		data_out=>(\POTADC:Net_207_11\, \POTADC:Net_207_10\, \POTADC:Net_207_9\, \POTADC:Net_207_8\,
			\POTADC:Net_207_7\, \POTADC:Net_207_6\, \POTADC:Net_207_5\, \POTADC:Net_207_4\,
			\POTADC:Net_207_3\, \POTADC:Net_207_2\, \POTADC:Net_207_1\, \POTADC:Net_207_0\),
		eof_udb=>Net_2585);
\POTADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\POTADC:Net_215\,
		signal2=>\POTADC:Net_209\);
\POTADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\POTADC:Net_126\,
		signal2=>\POTADC:Net_149\);
\POTADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\POTADC:Net_209\);
\POTADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\POTADC:Net_257\,
		signal2=>\POTADC:Net_149\);
\POTADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\POTADC:Net_255\);
\POTADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\POTADC:Net_368\);
POTMUX:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"00",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1919, Net_1918),
		hw_ctrl_en=>(POTMUX_Decoder_one_hot_1, POTMUX_Decoder_one_hot_0),
		vout=>Net_2530);
RAMBUF:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_2585,
		trq=>zero,
		nrq=>Net_2629);
Analog_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1854a656-47f1-49dd-81cf-e12d65e6167f",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2619,
		dig_domain_out=>open);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"1285E699-D5F8-4949-8B44-A4CC98CBA2DD",
		name=>"Vdda",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_2626);
PWR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c681d3c-6891-4909-927e-3366ad4d5e0f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PWR_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWR_net_0),
		siovref=>(tmpSIOVREF__PWR_net_0),
		annotation=>Net_2677,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWR_net_0);
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_2677, Net_2678));
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2678);
\QuadDecSteer:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Net_1251\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:Net_1251\);
\QuadDecSteer:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Cnt16:CounterUDB:prevCapture\);
\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDecSteer:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Net_1275\);
\QuadDecSteer:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Cnt16:CounterUDB:prevCompare\);
\QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Net_1264\);
\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Net_1203\,
		clk=>\QuadDecSteer:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\);
\QuadDecSteer:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDecSteer:Net_1203\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:Net_1203\);
\QuadDecSteer:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_A_filt\);
\QuadDecSteer:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:quad_B_filt\);
\QuadDecSteer:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:state_2\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:Net_1260\);
\QuadDecSteer:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:state_3\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:error\);
\QuadDecSteer:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:state_1\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:state_1\);
\QuadDecSteer:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDecSteer:bQuadDec:state_0\\D\,
		clk=>\QuadDecSteer:bQuadDec:sync_clock\,
		q=>\QuadDecSteer:bQuadDec:state_0\);
\QuadDecDrive:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Net_1251\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:Net_1251\);
\QuadDecDrive:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Cnt16:CounterUDB:prevCapture\);
\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDecDrive:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Net_1275\);
\QuadDecDrive:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Cnt16:CounterUDB:prevCompare\);
\QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Net_1264\);
\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Net_1203\,
		clk=>\QuadDecDrive:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\);
\QuadDecDrive:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDecDrive:Net_1203\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:Net_1203\);
\QuadDecDrive:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_A_filt\);
\QuadDecDrive:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:quad_B_filt\);
\QuadDecDrive:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:state_2\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:Net_1260\);
\QuadDecDrive:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:state_3\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:error\);
\QuadDecDrive:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:state_1\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:state_1\);
\QuadDecDrive:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDecDrive:bQuadDec:state_0\\D\,
		clk=>\QuadDecDrive:bQuadDec:sync_clock\,
		q=>\QuadDecDrive:bQuadDec:state_0\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_182:cy_dff
	PORT MAP(d=>Net_182D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_182);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
POTMUX_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_2618,
		clk=>Net_2619,
		q=>POTMUX_Decoder_old_id_0);
POTMUX_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>POTMUX_Decoder_one_hot_0D,
		clk=>Net_2619,
		q=>POTMUX_Decoder_one_hot_0);
POTMUX_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>POTMUX_Decoder_one_hot_1D,
		clk=>Net_2619,
		q=>POTMUX_Decoder_one_hot_1);
cy_tff_1:cy_dff
	PORT MAP(d=>Net_2618,
		clk=>Net_2585,
		q=>Net_2618);

END R_T_L;
