// Seed: 555360545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = -1 & id_6;
  assign module_1.id_1 = 0;
  generate
    integer id_7 = -1;
  endgenerate
  always id_2 = id_6 < id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
);
  defparam id_1 = -1;
  always id_2 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  always $display(-1);
  assign id_5[""] = id_4.id_9;
  wire id_10 = id_7;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_10,
      id_9,
      id_9
  );
endmodule
