$VERSION 1

$INFO_BLOCK rippleadd

$NMOS n12 
$PMOS p12 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL n12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL p12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL rippleadd
$TYPE CELL
$INPUT Cin A1 A0 B3 B2 B1 B0 A3 A2 
$OUTPUT Cin A1 S3 Cout A0 S2 S1 B3 S0 
	B2 gnd! vdd! B1 B0 A3 A2 
$PINCLASS Cin 3 A1 9 S3 13 Cout 15 A0 6 S2 10 S1 7 B3 14 S0 4 
	B2 11 gnd! 1 vdd! 2 B1 8 B0 5 A3 16 A2 12 

$TRIMMED_NET
