Analysis & Synthesis report for final-project
Sun Dec 03 21:33:10 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 10. State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 11. State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 12. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 13. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 22. Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 23. Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 24. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 25. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 26. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 27. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 28. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 29. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 30. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 31. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 32. Parameter Settings for User Entity Instance: audio_codec:codec
 33. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 34. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 48. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 49. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 51. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 53. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 54. altpll Parameter Settings by Entity Instance
 55. scfifo Parameter Settings by Entity Instance
 56. altsyncram Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst"
 58. Port Connectivity Checks: "vga_controller:vga_ins"
 59. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 60. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
 61. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
 62. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 63. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
 64. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 65. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
 66. Port Connectivity Checks: "lcd:mylcd"
 67. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 68. Port Connectivity Checks: "PS2_Interface:myps2"
 69. Port Connectivity Checks: "processor:myprocessor|imem:myimem"
 70. Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"
 71. Port Connectivity Checks: "pll:div"
 72. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 73. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 74. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 21:33:10 2017       ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Lite Edition ;
; Revision Name                      ; final-project                               ;
; Top-level Entity Name              ; part1                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,292                                       ;
;     Total combinational functions  ; 1,210                                       ;
;     Dedicated logic registers      ; 587                                         ;
; Total registers                    ; 587                                         ;
; Total pins                         ; 167                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; part1              ; final-project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; clock_generator.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v                  ;         ;
; audio_codec.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_codec.v                      ;         ;
; audio_and_video_config.v           ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_and_video_config.v           ;         ;
; Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_SYNC_FIFO.v              ;         ;
; Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Slow_Clock_Generator.v   ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C.v                    ;         ;
; Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Clock_Edge.v             ;         ;
; Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_Out_Serializer.v   ;         ;
; Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_In_Deserializer.v  ;         ;
; Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_Bit_Counter.v      ;         ;
; pll.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/pll.v                              ;         ;
; img_index.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_index.v                        ;         ;
; img_data.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_data.v                         ;         ;
; imem.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.v                             ;         ;
; dmem.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.v                             ;         ;
; lcd.sv                             ; yes             ; User SystemVerilog HDL File            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/lcd.sv                             ;         ;
; video_sync_generator.v             ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/video_sync_generator.v             ;         ;
; vga_controller.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v                   ;         ;
; VGA_Audio_PLL.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/VGA_Audio_PLL.v                    ;         ;
; Reset_Delay.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Reset_Delay.v                      ;         ;
; PS2_Interface.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Interface.v                    ;         ;
; PS2_Controller.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Controller.v                   ;         ;
; processor.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/processor.v                        ;         ;
; Hexadecimal_To_Seven_Segment.v     ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Hexadecimal_To_Seven_Segment.v     ;         ;
; Altera_UP_PS2_Data_In.v            ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_PS2_Data_In.v            ;         ;
; Altera_UP_PS2_Command_Out.v        ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_PS2_Command_Out.v        ;         ;
; part1.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v                            ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal160.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                              ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                  ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                               ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                ;         ;
; db/scfifo_o441.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/scfifo_o441.tdf                 ;         ;
; db/a_dpfifo_bs31.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf               ;         ;
; db/altsyncram_9tb1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_9tb1.tdf             ;         ;
; db/cmpr_ks8.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cmpr_ks8.tdf                    ;         ;
; db/cntr_v9b.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_v9b.tdf                    ;         ;
; db/cntr_ca7.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_ca7.tdf                    ;         ;
; db/cntr_0ab.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_0ab.tdf                    ;         ;
; db/pll_altpll.v                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/pll_altpll.v                    ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_8vc1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf             ;         ;
; dmem.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.mif                           ;         ;
; db/altsyncram_2m81.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf             ;         ;
; imem.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.mif                           ;         ;
; db/altsyncram_ekc1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf             ;         ;
; lab7_img_data.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/lab7_img_data.mif                  ;         ;
; db/decode_aaa.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/decode_aaa.tdf                  ;         ;
; db/mux_1pb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/mux_1pb.tdf                     ;         ;
; db/altsyncram_pjc1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf             ;         ;
; lab7_img_index.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/lab7_img_index.mif                 ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_ikm.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/lpm_divide_ikm.tdf              ;         ;
; db/sign_div_unsign_anh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/sign_div_unsign_anh.tdf         ;         ;
; db/alt_u_div_8af.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/alt_u_div_8af.tdf               ;         ;
; db/add_sub_7pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/add_sub_7pc.tdf                 ;         ;
; db/add_sub_8pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/add_sub_8pc.tdf                 ;         ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,292          ;
;                                             ;                ;
; Total combinational functions               ; 1210           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 515            ;
;     -- 3 input functions                    ; 169            ;
;     -- <=2 input functions                  ; 526            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 982            ;
;     -- arithmetic mode                      ; 228            ;
;                                             ;                ;
; Total registers                             ; 587            ;
;     -- Dedicated logic registers            ; 587            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 167            ;
; Total memory bits                           ; 12288          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 638            ;
; Total fan-out                               ; 7559           ;
; Average fan-out                             ; 3.39           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                     ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |part1                                                        ; 1210 (58)         ; 587 (0)      ; 12288       ; 0            ; 0       ; 0         ; 167  ; 0            ; |part1                                                                                                                                                                                                                  ; part1                            ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|Hexadecimal_To_Seven_Segment:hex1                                                                                                                                                                                ; Hexadecimal_To_Seven_Segment     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|Hexadecimal_To_Seven_Segment:hex2                                                                                                                                                                                ; Hexadecimal_To_Seven_Segment     ; work         ;
;    |PS2_Interface:myps2|                                      ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|PS2_Interface:myps2                                                                                                                                                                                              ; PS2_Interface                    ; work         ;
;       |PS2_Controller:PS2|                                    ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|PS2_Interface:myps2|PS2_Controller:PS2                                                                                                                                                                           ; PS2_Controller                   ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                  ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                         ; Altera_UP_PS2_Data_In            ; work         ;
;    |Reset_Delay:r0|                                           ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|Reset_Delay:r0                                                                                                                                                                                                   ; Reset_Delay                      ; work         ;
;    |VGA_Audio_PLL:p1|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|VGA_Audio_PLL:p1                                                                                                                                                                                                 ; VGA_Audio_PLL                    ; work         ;
;       |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                                                         ; altpll                           ; work         ;
;    |audio_and_video_config:cfg|                               ; 185 (10)          ; 65 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg                                                                                                                                                                                       ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                          ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 121 (121)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                      ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                 ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 327 (12)          ; 228 (2)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 159 (45)          ; 112 (40)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram  ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 155 (51)          ; 108 (42)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                           ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram   ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr           ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter    ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb       ; cntr_v9b                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram  ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|clock_generator:my_clock_gen                                                                                                                                                                                     ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                     ; altpll                           ; work         ;
;    |lcd:mylcd|                                                ; 252 (252)         ; 180 (180)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lcd:mylcd                                                                                                                                                                                                        ; lcd                              ; work         ;
;    |up_counter:counter1|                                      ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|up_counter:counter1                                                                                                                                                                                              ; up_counter                       ; work         ;
;    |vga_controller:vga_ins|                                   ; 290 (26)          ; 46 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins                                                                                                                                                                                           ; vga_controller                   ; work         ;
;       |lpm_divide:Div0|                                       ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins|lpm_divide:Div0                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_ikm:auto_generated|                      ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                                                                                             ; lpm_divide_ikm                   ; work         ;
;             |sign_div_unsign_anh:divider|                     ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                                                                                 ; sign_div_unsign_anh              ; work         ;
;                |alt_u_div_8af:divider|                        ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                                                                           ; alt_u_div_8af                    ; work         ;
;       |video_sync_generator:LTM_ins|                          ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                                                                                              ; video_sync_generator             ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|address_reg_a[0..5]      ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                 ;
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][4]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[0][3]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[1][4]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[1][3]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[2][4]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][3]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[3][4]                                                                                                                 ; Merged with lcd:mylcd|line2[3][7]                                                                           ;
; lcd:mylcd|line2[3][3]                                                                                                                 ; Merged with lcd:mylcd|line2[3][7]                                                                           ;
; lcd:mylcd|line2[4][4]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][3]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[5][4]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][3]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[6][4]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][3]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[7][4]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[7][3]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[8][3]                                                                                                                 ; Merged with lcd:mylcd|line2[8][4]                                                                           ;
; lcd:mylcd|line2[9][4]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][3]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[10][4]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][3]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[11][4]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][3]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[12][4]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][3]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[13][4]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][3]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[14][4]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][3]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[15][4]                                                                                                                ; Merged with lcd:mylcd|line2[15][7]                                                                          ;
; lcd:mylcd|line2[15][3]                                                                                                                ; Merged with lcd:mylcd|line2[15][7]                                                                          ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                            ;
; lcd:mylcd|line1[0][4]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[0][3]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[1][4]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[1][3]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[2][4]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][3]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[3][4]                                                                                                                 ; Merged with lcd:mylcd|line1[3][7]                                                                           ;
; lcd:mylcd|line1[3][3]                                                                                                                 ; Merged with lcd:mylcd|line1[3][7]                                                                           ;
; lcd:mylcd|line1[4][4]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][3]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[5][4]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][3]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[6][4]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][3]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[7][4]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[7][3]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[8][3]                                                                                                                 ; Merged with lcd:mylcd|line1[8][4]                                                                           ;
; lcd:mylcd|line1[9][4]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][3]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[10][4]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][3]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[11][4]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][3]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[12][4]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][3]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[13][4]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][3]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[14][4]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][3]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[15][4]                                                                                                                ; Merged with lcd:mylcd|line1[15][7]                                                                          ;
; lcd:mylcd|line1[15][3]                                                                                                                ; Merged with lcd:mylcd|line1[15][7]                                                                          ;
; lcd:mylcd|line2[8][4]                                                                                                                 ; Merged with lcd:mylcd|line2[8][7]                                                                           ;
; lcd:mylcd|line1[8][4]                                                                                                                 ; Merged with lcd:mylcd|line1[8][7]                                                                           ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                            ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                  ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|buf_changed_ack                                                                                                             ; Lost fanout                                                                                                 ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[1][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[3][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[2][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[5][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[4][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[7][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[6][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[9][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[8][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[11][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[10][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[13][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[12][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[15][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[14][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                           ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                           ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                           ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                         ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                         ; Lost fanout                                                                                                 ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                         ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                 ;
; Total Number of Removed Registers = 296                                                                                               ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND              ; lcd:mylcd|line2[0][7], lcd:mylcd|line2[1][7], lcd:mylcd|line2[2][7],                                                               ;
;                                                                                                                                       ; due to stuck port data_in ; lcd:mylcd|line2[3][7], lcd:mylcd|line2[4][7], lcd:mylcd|line2[5][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[6][7], lcd:mylcd|line2[7][7], lcd:mylcd|line2[8][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[9][7], lcd:mylcd|line2[10][7], lcd:mylcd|line2[11][7],                                                             ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[12][7], lcd:mylcd|line2[13][7], lcd:mylcd|line2[14][7],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[15][7], lcd:mylcd|line1[0][7], lcd:mylcd|line1[1][7],                                                              ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[2][7], lcd:mylcd|line1[3][7], lcd:mylcd|line1[4][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[5][7], lcd:mylcd|line1[6][7], lcd:mylcd|line1[7][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[8][7], lcd:mylcd|line1[9][7], lcd:mylcd|line1[10][7],                                                              ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[11][7], lcd:mylcd|line1[12][7], lcd:mylcd|line1[13][7],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[14][7], lcd:mylcd|line1[15][7], lcd:mylcd|buf_changed_ack,                                                         ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[10][5], lcd:mylcd|line2[11][5], lcd:mylcd|line2[8][5],                                                             ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[9][5], lcd:mylcd|line2[14][5], lcd:mylcd|line2[15][5],                                                             ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[12][5], lcd:mylcd|line2[13][5], lcd:mylcd|line2[2][5],                                                             ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[3][5], lcd:mylcd|line2[0][5], lcd:mylcd|line2[1][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[6][5], lcd:mylcd|line2[7][5], lcd:mylcd|line2[4][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[5][5], lcd:mylcd|line1[1][5], lcd:mylcd|line1[0][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[3][5], lcd:mylcd|line1[2][5], lcd:mylcd|line1[5][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[4][5], lcd:mylcd|line1[7][5], lcd:mylcd|line1[6][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[9][5], lcd:mylcd|line1[8][5], lcd:mylcd|line1[11][5],                                                              ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[10][5], lcd:mylcd|line1[13][5], lcd:mylcd|line1[12][5],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[15][5], lcd:mylcd|line1[14][5]                                                                                     ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2],                                       ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 587   ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 220   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 399   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|PS2_Interface:myps2|last_data_received[7]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[0][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[1][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[2][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[3][2]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[4][2]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[5][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[6][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[7][0]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[8][2]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[9][2]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[10][2]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[11][2]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[12][1]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[13][1]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[14][1]                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|lcd:mylcd|line2[15][0]                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |part1|lcd:mylcd|cdone                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|data_to_transfer[7]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|lcd:mylcd|index[0]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                   ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                             ;
; 38:1               ; 5 bits    ; 125 LEs       ; 125 LEs              ; 0 LEs                  ; Yes        ; |part1|lcd:mylcd|lcd_data[6]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|text[2]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 3                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; pll:div|altpll:altpll_component                              ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component                     ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins"                                                                                                                                          ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                               ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; amplitude        ; Input ; Warning  ; Input port expression (18 bits) is smaller than the input port (19 bits) it drives.  Extra input bit(s) "amplitude[18..18]" will be connected to GND. ;
; amplitude[17..9] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; color[7]         ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; color[6]         ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; color[5]         ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; color[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; color[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; color[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; color[1]         ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; color[0]         ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"        ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; write_en   ; Input ; Info     ; Stuck at VCC ;
; data[6..5] ; Input ; Info     ; Stuck at VCC ;
; data[4..3] ; Input ; Info     ; Stuck at GND ;
; data[7]    ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_key_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:myimem"                                                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; clken          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; data           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..1]" will be connected to GND. ;
; wren           ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 587                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 95                          ;
;     ENA CLR           ; 155                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 23                          ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 85                          ;
;     SCLR              ; 50                          ;
;     plain             ; 91                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 1214                        ;
;     arith             ; 228                         ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 62                          ;
;     normal            ; 986                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 322                         ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 515                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 25.90                       ;
; Average LUT depth     ; 5.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 03 21:32:28 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "fft.qsys"
Info (12250): 2017.12.03.21:32:45 Progress: Loading production/fft.qsys
Info (12250): 2017.12.03.21:32:46 Progress: Reading input file
Info (12250): 2017.12.03.21:32:46 Progress: Adding fft_ii_0 [altera_fft_ii 16.0]
Info (12250): 2017.12.03.21:32:46 Progress: Parameterizing module fft_ii_0
Info (12250): 2017.12.03.21:32:46 Progress: Building connections
Info (12250): 2017.12.03.21:32:46 Progress: Parameterizing connections
Info (12250): 2017.12.03.21:32:46 Progress: Validating
Info (12250): 2017.12.03.21:32:47 Progress: Done reading input file
Info (12250): Fft: Generating fft "fft" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_1n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_1n1024sin.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_2n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_2n1024sin.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_3n1024cos.hex
Info (12250): Fft_ii_0: --- add file: fft_fft_ii_0_3n1024sin.hex
Info (12250): Fft_ii_0: "fft" instantiated altera_fft_ii "fft_ii_0"
Info (12250): Fft: Done "fft" with 2 modules, 108 files
Info (12249): Finished elaborating Qsys system entity "fft.qsys"
Info (12021): Found 0 design units, including 0 entities, in source file img_index_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/processor.v Line: 1
Warning (12019): Can't analyze file -- file img_data_inst.v is missing
Warning (12019): Can't analyze file -- file imem_inst.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Hexadecimal_To_Seven_Segment.v Line: 9
Warning (12019): Can't analyze file -- file dmem_inst.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_PS2_Command_Out.v Line: 10
Warning (12019): Can't analyze file -- file toplevel.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 1
    Info (12023): Found entity 2: up_counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/fft.v
    Info (12023): Found entity 1: fft File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/fft.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/fft/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 122
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/fft_fft_ii_0.sv Line: 15
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/fft/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/fft/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/fft/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/ip/fft/submodules/twid_rom.vhd Line: 59
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/processor.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at part1.v(34): created implicit net for "sink_EOP" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at part1.v(193): created implicit net for "inclock" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 193
Warning (10236): Verilog HDL Implicit Net warning at part1.v(280): created implicit net for "DLY_RST" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 280
Warning (10236): Verilog HDL Implicit Net warning at part1.v(281): created implicit net for "VGA_CTRL_CLK" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 281
Warning (10236): Verilog HDL Implicit Net warning at part1.v(281): created implicit net for "AUD_CTRL_CLK" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 281
Info (12127): Elaborating entity "part1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at part1.v(34): object "sink_EOP" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at part1.v(31): object "sink_VALID" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at part1.v(31): object "source_VALID" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at part1.v(35): object "sink_ERROR" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 35
Warning (10858): Verilog HDL warning at part1.v(37): object fft_real_wire used but never assigned File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 37
Warning (10858): Verilog HDL warning at part1.v(37): object fft_imag_wire used but never assigned File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 37
Warning (10858): Verilog HDL warning at part1.v(37): object fft_exp_wire used but never assigned File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at part1.v(38): object "fft_real" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at part1.v(38): object "fft_imag" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at part1.v(38): object "fft_exp" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at part1.v(48): object "source_READY" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at part1.v(59): object "left_data" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at part1.v(60): object "right_data" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at part1.v(271): object "previous" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at part1.v(273): object "isup" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at part1.v(273): object "isdown" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 273
Warning (10034): Output port "VGA_SYNC" at part1.v(163) has no driver File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 163
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 91
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 101
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 122
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/scfifo_o441.tdf Line: 25
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/scfifo_o441.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_9tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/a_dpfifo_bs31.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/audio_codec.v Line: 267
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 193
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 200
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/processor.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/processor.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 203
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 242
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 245
Info (12128): Elaborating entity "up_counter" for hierarchy "up_counter:counter1" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 263
Warning (10230): Verilog HDL assignment warning at part1.v(314): truncated value with size 32 to match size of target (9) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 314
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 280
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 281
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(29): object "bgr_data" assigned a value but never read File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 29
Warning (10230): Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 50
Warning (10230): Verilog HDL assignment warning at vga_controller.v(79): truncated value with size 32 to match size of target (8) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_controller.v(80): truncated value with size 32 to match size of target (8) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 80
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 40
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_data.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_data.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_data.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/clock_generator.v Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[0]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 35
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[1]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 56
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[2]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 77
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[3]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 98
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[4]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 119
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[5]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 140
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[6]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 161
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[7]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 182
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[8]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 203
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[9]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 224
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[10]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 245
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[11]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 266
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[12]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 287
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[13]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 308
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[14]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 329
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[15]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 350
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[16]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 371
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[17]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 392
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[18]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 413
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[19]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 434
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[20]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 455
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[21]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 476
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[22]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 497
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|q_a[23]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_pjc1.tdf Line: 518
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 42
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 189
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 210
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 231
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 252
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 273
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 294
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 315
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 336
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 357
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 378
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 399
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 420
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 441
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 462
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 483
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 504
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 525
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 546
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 567
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 588
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 609
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 630
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 651
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 672
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 693
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 714
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 735
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 756
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 777
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 798
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 819
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 840
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 861
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 882
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 903
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 924
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 945
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 966
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 987
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1008
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1029
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1050
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1071
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1092
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1113
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1134
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1155
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1176
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1197
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1218
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1239
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1260
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1281
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1302
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1323
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1344
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1365
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1386
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1407
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1428
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1449
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1470
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1491
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1512
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1533
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1554
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1575
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1596
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1617
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1638
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1659
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1680
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1701
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1722
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1743
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1764
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1785
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1806
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1827
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1848
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1869
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1890
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1911
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1932
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1953
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1974
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 1995
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2016
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2037
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2058
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2079
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2100
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2121
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2142
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2163
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2184
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2205
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2226
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2247
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2268
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2289
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2310
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2331
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2352
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2373
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2394
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2415
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2436
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2457
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2478
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2499
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2520
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2541
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2562
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2583
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2604
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2625
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2646
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2667
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2688
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2709
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2730
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2751
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2772
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2793
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2814
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2835
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2856
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2877
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2898
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2919
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2940
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2961
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 2982
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3003
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3024
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3045
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3066
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3087
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3108
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3129
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3150
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3171
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3192
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3213
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3234
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3255
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3276
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3297
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3318
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3339
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3360
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3381
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3402
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3423
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3444
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3465
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3486
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3507
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3528
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3549
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3570
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3591
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3612
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3633
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3654
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3675
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3696
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3717
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3738
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3759
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3780
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3801
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3822
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3843
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3864
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3885
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3906
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3927
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3948
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3969
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 3990
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4011
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4032
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4053
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4074
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4095
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4116
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4137
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4158
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4179
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4200
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4221
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4242
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4263
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4284
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4305
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4326
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4347
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4368
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4389
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4410
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4431
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4452
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4473
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4494
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4515
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4536
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4557
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4578
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4599
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4620
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4641
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4662
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4683
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4704
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4725
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4746
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4767
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4788
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4809
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4830
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4851
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4872
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4893
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4914
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4935
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4956
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4977
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 4998
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5019
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5040
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5061
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5082
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5103
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5124
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5145
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5166
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5187
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5208
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5229
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5250
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5271
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5292
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5313
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5334
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5355
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5376
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5397
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5418
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5439
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5460
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5481
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5502
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5523
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5544
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5565
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5586
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5607
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5628
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5649
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5670
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5691
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5712
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5733
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5754
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5775
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5796
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5817
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5838
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5859
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5880
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5901
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5922
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5943
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5964
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 5985
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6006
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6027
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6048
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6069
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6090
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6111
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6132
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6153
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6174
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6195
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6216
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6237
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6258
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6279
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6300
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6321
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6342
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6363
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6384
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_ekc1.tdf Line: 6405
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[0]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 36
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[1]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 56
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[2]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 76
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[3]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 96
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[4]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 116
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[5]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 136
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[6]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 156
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[7]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 176
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[8]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 196
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[9]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 216
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[10]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 236
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[11]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 256
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[12]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 276
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[13]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 296
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[14]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 316
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[15]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 336
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[16]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 356
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[17]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 376
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[18]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 396
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[19]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 416
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[20]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 436
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[21]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 456
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[22]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 476
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[23]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 496
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[24]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 516
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[25]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 536
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[26]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 556
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[27]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 576
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[28]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 596
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[29]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 616
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[30]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 636
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[31]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_2m81.tdf Line: 656
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[0]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 37
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[1]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 61
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[2]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 85
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[3]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 109
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[4]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 133
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[5]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 157
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[6]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 181
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[7]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 205
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[8]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 229
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[9]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 253
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[10]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 277
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[11]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 301
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[12]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 325
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[13]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 349
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[14]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 373
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[15]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 397
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[16]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 421
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[17]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 445
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[18]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 469
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[19]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 493
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[20]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 517
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[21]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 541
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[22]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 565
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[23]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 589
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[24]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 613
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[25]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 637
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[26]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 661
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[27]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 685
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[28]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 709
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[29]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 733
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[30]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 757
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[31]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/altsyncram_8vc1.tdf Line: 781
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/pll_altpll.v Line: 78
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 75
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 75
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/vga_controller.v Line: 75
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/lpm_divide_ikm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/db/add_sub_8pc.tdf Line: 23
Warning (12193): OpenCore Plus Hardware Evaluation feature will not be used - it is not supported when the target device is unspecified
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 178
    Warning (13410): Pin "debug_addr[0]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 179
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[5]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 176
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 175
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 175
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 175
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 177
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 163
    Warning (13410): Pin "VGA_R[0]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[1]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[2]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[3]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[4]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[5]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_R[7]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 164
    Warning (13410): Pin "VGA_G[1]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 165
    Warning (13410): Pin "VGA_G[3]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 165
    Warning (13410): Pin "VGA_G[5]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 165
    Warning (13410): Pin "VGA_G[7]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 165
    Warning (13410): Pin "VGA_B[0]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 166
    Warning (13410): Pin "VGA_B[2]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 166
    Warning (13410): Pin "VGA_B[4]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 166
    Warning (13410): Pin "VGA_B[6]" is stuck at VCC File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 166
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 18 assignments for entity "fft" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "fft_fft_ii_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch0" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 168
    Warning (15610): No output dependent on input pin "switch1" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 168
    Warning (15610): No output dependent on input pin "switch2" File: C:/Users/jsw51/Documents/GitHub/350-final-project/production/part1.v Line: 168
Info (21057): Implemented 1593 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 153 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 1328 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 560 warnings
    Info: Peak virtual memory: 971 megabytes
    Info: Processing ended: Sun Dec 03 21:33:10 2017
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:00


