
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db48  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800dc04  0800dc04  0000ec04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfd0  0800dfd0  0000f170  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfd0  0800dfd0  0000efd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfd8  0800dfd8  0000f170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfd8  0800dfd8  0000efd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfdc  0800dfdc  0000efdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800dfe0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fb0  20000170  0800e150  0000f170  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002120  0800e150  00010120  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f170  2**0
                  CONTENTS, READONLY
 12 .debug_info   000235a1  00000000  00000000  0000f198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e38  00000000  00000000  00032739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e88  00000000  00000000  00037578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017be  00000000  00000000  00039400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a09  00000000  00000000  0003abbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027b5c  00000000  00000000  0005d5c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdf71  00000000  00000000  00085123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153094  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079fc  00000000  00000000  001530d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0015aad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000170 	.word	0x20000170
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800dbec 	.word	0x0800dbec

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000174 	.word	0x20000174
 8000100:	0800dbec 	.word	0x0800dbec

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_uldivmod>:
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 800042c:	2a00      	cmp	r2, #0
 800042e:	d10f      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 8000430:	2900      	cmp	r1, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_uldivmod+0xe>
 8000434:	2800      	cmp	r0, #0
 8000436:	d002      	beq.n	800043e <__aeabi_uldivmod+0x16>
 8000438:	2100      	movs	r1, #0
 800043a:	43c9      	mvns	r1, r1
 800043c:	0008      	movs	r0, r1
 800043e:	b407      	push	{r0, r1, r2}
 8000440:	4802      	ldr	r0, [pc, #8]	@ (800044c <__aeabi_uldivmod+0x24>)
 8000442:	a102      	add	r1, pc, #8	@ (adr r1, 800044c <__aeabi_uldivmod+0x24>)
 8000444:	1840      	adds	r0, r0, r1
 8000446:	9002      	str	r0, [sp, #8]
 8000448:	bd03      	pop	{r0, r1, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	ffffffd9 	.word	0xffffffd9
 8000450:	b403      	push	{r0, r1}
 8000452:	4668      	mov	r0, sp
 8000454:	b501      	push	{r0, lr}
 8000456:	9802      	ldr	r0, [sp, #8]
 8000458:	f000 f806 	bl	8000468 <__udivmoddi4>
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	469e      	mov	lr, r3
 8000460:	b002      	add	sp, #8
 8000462:	bc0c      	pop	{r2, r3}
 8000464:	4770      	bx	lr
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__udivmoddi4>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	4657      	mov	r7, sl
 800046c:	464e      	mov	r6, r9
 800046e:	4645      	mov	r5, r8
 8000470:	46de      	mov	lr, fp
 8000472:	b5e0      	push	{r5, r6, r7, lr}
 8000474:	0004      	movs	r4, r0
 8000476:	000d      	movs	r5, r1
 8000478:	4692      	mov	sl, r2
 800047a:	4699      	mov	r9, r3
 800047c:	b083      	sub	sp, #12
 800047e:	428b      	cmp	r3, r1
 8000480:	d830      	bhi.n	80004e4 <__udivmoddi4+0x7c>
 8000482:	d02d      	beq.n	80004e0 <__udivmoddi4+0x78>
 8000484:	4649      	mov	r1, r9
 8000486:	4650      	mov	r0, sl
 8000488:	f000 f8ba 	bl	8000600 <__clzdi2>
 800048c:	0029      	movs	r1, r5
 800048e:	0006      	movs	r6, r0
 8000490:	0020      	movs	r0, r4
 8000492:	f000 f8b5 	bl	8000600 <__clzdi2>
 8000496:	1a33      	subs	r3, r6, r0
 8000498:	4698      	mov	r8, r3
 800049a:	3b20      	subs	r3, #32
 800049c:	d434      	bmi.n	8000508 <__udivmoddi4+0xa0>
 800049e:	469b      	mov	fp, r3
 80004a0:	4653      	mov	r3, sl
 80004a2:	465a      	mov	r2, fp
 80004a4:	4093      	lsls	r3, r2
 80004a6:	4642      	mov	r2, r8
 80004a8:	001f      	movs	r7, r3
 80004aa:	4653      	mov	r3, sl
 80004ac:	4093      	lsls	r3, r2
 80004ae:	001e      	movs	r6, r3
 80004b0:	42af      	cmp	r7, r5
 80004b2:	d83b      	bhi.n	800052c <__udivmoddi4+0xc4>
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d100      	bne.n	80004ba <__udivmoddi4+0x52>
 80004b8:	e079      	b.n	80005ae <__udivmoddi4+0x146>
 80004ba:	465b      	mov	r3, fp
 80004bc:	1ba4      	subs	r4, r4, r6
 80004be:	41bd      	sbcs	r5, r7
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	da00      	bge.n	80004c6 <__udivmoddi4+0x5e>
 80004c4:	e076      	b.n	80005b4 <__udivmoddi4+0x14c>
 80004c6:	2200      	movs	r2, #0
 80004c8:	2300      	movs	r3, #0
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2301      	movs	r3, #1
 80004d0:	465a      	mov	r2, fp
 80004d2:	4093      	lsls	r3, r2
 80004d4:	9301      	str	r3, [sp, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	4642      	mov	r2, r8
 80004da:	4093      	lsls	r3, r2
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	e029      	b.n	8000534 <__udivmoddi4+0xcc>
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d9cf      	bls.n	8000484 <__udivmoddi4+0x1c>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <__udivmoddi4+0x8e>
 80004f2:	601c      	str	r4, [r3, #0]
 80004f4:	605d      	str	r5, [r3, #4]
 80004f6:	9800      	ldr	r0, [sp, #0]
 80004f8:	9901      	ldr	r1, [sp, #4]
 80004fa:	b003      	add	sp, #12
 80004fc:	bcf0      	pop	{r4, r5, r6, r7}
 80004fe:	46bb      	mov	fp, r7
 8000500:	46b2      	mov	sl, r6
 8000502:	46a9      	mov	r9, r5
 8000504:	46a0      	mov	r8, r4
 8000506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000508:	4642      	mov	r2, r8
 800050a:	469b      	mov	fp, r3
 800050c:	2320      	movs	r3, #32
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	4652      	mov	r2, sl
 8000512:	40da      	lsrs	r2, r3
 8000514:	4641      	mov	r1, r8
 8000516:	0013      	movs	r3, r2
 8000518:	464a      	mov	r2, r9
 800051a:	408a      	lsls	r2, r1
 800051c:	0017      	movs	r7, r2
 800051e:	4642      	mov	r2, r8
 8000520:	431f      	orrs	r7, r3
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	001e      	movs	r6, r3
 8000528:	42af      	cmp	r7, r5
 800052a:	d9c3      	bls.n	80004b4 <__udivmoddi4+0x4c>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0d8      	beq.n	80004ec <__udivmoddi4+0x84>
 800053a:	07fb      	lsls	r3, r7, #31
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	431a      	orrs	r2, r3
 8000540:	4646      	mov	r6, r8
 8000542:	087b      	lsrs	r3, r7, #1
 8000544:	e00e      	b.n	8000564 <__udivmoddi4+0xfc>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d101      	bne.n	800054e <__udivmoddi4+0xe6>
 800054a:	42a2      	cmp	r2, r4
 800054c:	d80c      	bhi.n	8000568 <__udivmoddi4+0x100>
 800054e:	1aa4      	subs	r4, r4, r2
 8000550:	419d      	sbcs	r5, r3
 8000552:	2001      	movs	r0, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2100      	movs	r1, #0
 800055a:	3e01      	subs	r6, #1
 800055c:	1824      	adds	r4, r4, r0
 800055e:	414d      	adcs	r5, r1
 8000560:	2e00      	cmp	r6, #0
 8000562:	d006      	beq.n	8000572 <__udivmoddi4+0x10a>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d9ee      	bls.n	8000546 <__udivmoddi4+0xde>
 8000568:	3e01      	subs	r6, #1
 800056a:	1924      	adds	r4, r4, r4
 800056c:	416d      	adcs	r5, r5
 800056e:	2e00      	cmp	r6, #0
 8000570:	d1f8      	bne.n	8000564 <__udivmoddi4+0xfc>
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	465b      	mov	r3, fp
 8000578:	1900      	adds	r0, r0, r4
 800057a:	4169      	adcs	r1, r5
 800057c:	2b00      	cmp	r3, #0
 800057e:	db24      	blt.n	80005ca <__udivmoddi4+0x162>
 8000580:	002b      	movs	r3, r5
 8000582:	465a      	mov	r2, fp
 8000584:	4644      	mov	r4, r8
 8000586:	40d3      	lsrs	r3, r2
 8000588:	002a      	movs	r2, r5
 800058a:	40e2      	lsrs	r2, r4
 800058c:	001c      	movs	r4, r3
 800058e:	465b      	mov	r3, fp
 8000590:	0015      	movs	r5, r2
 8000592:	2b00      	cmp	r3, #0
 8000594:	db2a      	blt.n	80005ec <__udivmoddi4+0x184>
 8000596:	0026      	movs	r6, r4
 8000598:	409e      	lsls	r6, r3
 800059a:	0033      	movs	r3, r6
 800059c:	0026      	movs	r6, r4
 800059e:	4647      	mov	r7, r8
 80005a0:	40be      	lsls	r6, r7
 80005a2:	0032      	movs	r2, r6
 80005a4:	1a80      	subs	r0, r0, r2
 80005a6:	4199      	sbcs	r1, r3
 80005a8:	9000      	str	r0, [sp, #0]
 80005aa:	9101      	str	r1, [sp, #4]
 80005ac:	e79e      	b.n	80004ec <__udivmoddi4+0x84>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d8bc      	bhi.n	800052c <__udivmoddi4+0xc4>
 80005b2:	e782      	b.n	80004ba <__udivmoddi4+0x52>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	2100      	movs	r1, #0
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	2200      	movs	r2, #0
 80005be:	9100      	str	r1, [sp, #0]
 80005c0:	9201      	str	r2, [sp, #4]
 80005c2:	2201      	movs	r2, #1
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	9201      	str	r2, [sp, #4]
 80005c8:	e785      	b.n	80004d6 <__udivmoddi4+0x6e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	002a      	movs	r2, r5
 80005d2:	4646      	mov	r6, r8
 80005d4:	409a      	lsls	r2, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	40f3      	lsrs	r3, r6
 80005da:	4644      	mov	r4, r8
 80005dc:	4313      	orrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dad4      	bge.n	8000596 <__udivmoddi4+0x12e>
 80005ec:	4642      	mov	r2, r8
 80005ee:	002f      	movs	r7, r5
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	4097      	lsls	r7, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	40de      	lsrs	r6, r3
 80005fa:	003b      	movs	r3, r7
 80005fc:	4333      	orrs	r3, r6
 80005fe:	e7cd      	b.n	800059c <__udivmoddi4+0x134>

08000600 <__clzdi2>:
 8000600:	b510      	push	{r4, lr}
 8000602:	2900      	cmp	r1, #0
 8000604:	d103      	bne.n	800060e <__clzdi2+0xe>
 8000606:	f000 f807 	bl	8000618 <__clzsi2>
 800060a:	3020      	adds	r0, #32
 800060c:	e002      	b.n	8000614 <__clzdi2+0x14>
 800060e:	0008      	movs	r0, r1
 8000610:	f000 f802 	bl	8000618 <__clzsi2>
 8000614:	bd10      	pop	{r4, pc}
 8000616:	46c0      	nop			@ (mov r8, r8)

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	@ (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <cli_init>:

/*!
 * @brief This API initialises the command-line interface.
 */
cli_status_t cli_init(cli_t *cli)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	/* Set buffer ptr to beginning of buf */
	buf_ptr = buf;
 800065c:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <cli_init+0x2c>)
 800065e:	4a09      	ldr	r2, [pc, #36]	@ (8000684 <cli_init+0x30>)
 8000660:	601a      	str	r2, [r3, #0]

	cmd_pending = 0;
 8000662:	4b09      	ldr	r3, [pc, #36]	@ (8000688 <cli_init+0x34>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]

	/* Print the CLI prompt. */
	cli_print(cli, cli_prompt);
 8000668:	4a08      	ldr	r2, [pc, #32]	@ (800068c <cli_init+0x38>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f000 f910 	bl	8000894 <cli_print>

	return CLI_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	0018      	movs	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	2000020c 	.word	0x2000020c
 8000684:	2000018c 	.word	0x2000018c
 8000688:	20000290 	.word	0x20000290
 800068c:	0800dcdc 	.word	0x0800dcdc

08000690 <cli_process>:

/*! @brief This API must be periodically called by the user to process and
 * execute any commands received.
 */
cli_status_t cli_process(cli_t *cli)
{
 8000690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000692:	b0a5      	sub	sp, #148	@ 0x94
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	if(!cmd_pending)
 8000698:	4b4a      	ldr	r3, [pc, #296]	@ (80007c4 <cli_process+0x134>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b2db      	uxtb	r3, r3
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d101      	bne.n	80006a6 <cli_process+0x16>
		return CLI_IDLE;
 80006a2:	2306      	movs	r3, #6
 80006a4:	e089      	b.n	80007ba <cli_process+0x12a>

	uint8_t argc = 0;
 80006a6:	218f      	movs	r1, #143	@ 0x8f
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
	char *argv[30];

	/* Get the first token (cmd name) */
	argv[argc] = strtok(cmd_buf, " ");
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	781c      	ldrb	r4, [r3, #0]
 80006b2:	4a45      	ldr	r2, [pc, #276]	@ (80007c8 <cli_process+0x138>)
 80006b4:	4b45      	ldr	r3, [pc, #276]	@ (80007cc <cli_process+0x13c>)
 80006b6:	0011      	movs	r1, r2
 80006b8:	0018      	movs	r0, r3
 80006ba:	f00c fb39 	bl	800cd30 <strtok>
 80006be:	0001      	movs	r1, r0
 80006c0:	230c      	movs	r3, #12
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	00a2      	lsls	r2, r4, #2
 80006c6:	50d1      	str	r1, [r2, r3]

	/* Walk through the other tokens (parameters) */
	while((argv[argc] != NULL) && (argc < 30)) {
 80006c8:	e011      	b.n	80006ee <cli_process+0x5e>
		argv[++argc] = strtok(NULL, " ");
 80006ca:	218f      	movs	r1, #143	@ 0x8f
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	187a      	adds	r2, r7, r1
 80006d0:	7812      	ldrb	r2, [r2, #0]
 80006d2:	3201      	adds	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	781c      	ldrb	r4, [r3, #0]
 80006da:	4b3b      	ldr	r3, [pc, #236]	@ (80007c8 <cli_process+0x138>)
 80006dc:	0019      	movs	r1, r3
 80006de:	2000      	movs	r0, #0
 80006e0:	f00c fb26 	bl	800cd30 <strtok>
 80006e4:	0001      	movs	r1, r0
 80006e6:	230c      	movs	r3, #12
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	00a2      	lsls	r2, r4, #2
 80006ec:	50d1      	str	r1, [r2, r3]
	while((argv[argc] != NULL) && (argc < 30)) {
 80006ee:	218f      	movs	r1, #143	@ 0x8f
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	781a      	ldrb	r2, [r3, #0]
 80006f4:	230c      	movs	r3, #12
 80006f6:	18fb      	adds	r3, r7, r3
 80006f8:	0092      	lsls	r2, r2, #2
 80006fa:	58d3      	ldr	r3, [r2, r3]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d003      	beq.n	8000708 <cli_process+0x78>
 8000700:	187b      	adds	r3, r7, r1
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b1d      	cmp	r3, #29
 8000706:	d9e0      	bls.n	80006ca <cli_process+0x3a>
	}

	/* Search the command table for a matching command, using argv[0]
	 * which is the command name. */
	if(argv[0] == NULL)
 8000708:	230c      	movs	r3, #12
 800070a:	18fb      	adds	r3, r7, r3
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d10a      	bne.n	8000728 <cli_process+0x98>
	{
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000712:	4a2f      	ldr	r2, [pc, #188]	@ (80007d0 <cli_process+0x140>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f000 f8bb 	bl	8000894 <cli_print>
		cmd_pending = 0;
 800071e:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <cli_process+0x134>)
 8000720:	2200      	movs	r2, #0
 8000722:	701a      	strb	r2, [r3, #0]
		return CLI_IDLE;
 8000724:	2306      	movs	r3, #6
 8000726:	e048      	b.n	80007ba <cli_process+0x12a>
	}
	else
	{
		for(size_t i = 0; i < cli->cmd_cnt; i++) {
 8000728:	2300      	movs	r3, #0
 800072a:	2288      	movs	r2, #136	@ 0x88
 800072c:	18ba      	adds	r2, r7, r2
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	e032      	b.n	8000798 <cli_process+0x108>
			if(strcmp(argv[0], cli->cmd_tbl[i].cmd) == 0) {
 8000732:	250c      	movs	r5, #12
 8000734:	197b      	adds	r3, r7, r5
 8000736:	6818      	ldr	r0, [r3, #0]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685a      	ldr	r2, [r3, #4]
 800073c:	2488      	movs	r4, #136	@ 0x88
 800073e:	193b      	adds	r3, r7, r4
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	18d3      	adds	r3, r2, r3
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	0019      	movs	r1, r3
 800074a:	f7ff fcdb 	bl	8000104 <strcmp>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d11c      	bne.n	800078c <cli_process+0xfc>
				/* Found a match, execute the associated function. */
				cli_status_t return_value = cli->cmd_tbl[i].func(argc, argv);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	685a      	ldr	r2, [r3, #4]
 8000756:	193b      	adds	r3, r7, r4
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	00db      	lsls	r3, r3, #3
 800075c:	18d3      	adds	r3, r2, r3
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	228f      	movs	r2, #143	@ 0x8f
 8000762:	18ba      	adds	r2, r7, r2
 8000764:	7812      	ldrb	r2, [r2, #0]
 8000766:	2687      	movs	r6, #135	@ 0x87
 8000768:	19bc      	adds	r4, r7, r6
 800076a:	1979      	adds	r1, r7, r5
 800076c:	0010      	movs	r0, r2
 800076e:	4798      	blx	r3
 8000770:	0003      	movs	r3, r0
 8000772:	7023      	strb	r3, [r4, #0]
				cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000774:	4a16      	ldr	r2, [pc, #88]	@ (80007d0 <cli_process+0x140>)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	0011      	movs	r1, r2
 800077a:	0018      	movs	r0, r3
 800077c:	f000 f88a 	bl	8000894 <cli_print>
				cmd_pending = 0;
 8000780:	4b10      	ldr	r3, [pc, #64]	@ (80007c4 <cli_process+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	701a      	strb	r2, [r3, #0]
				return return_value;
 8000786:	19bb      	adds	r3, r7, r6
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	e016      	b.n	80007ba <cli_process+0x12a>
		for(size_t i = 0; i < cli->cmd_cnt; i++) {
 800078c:	2288      	movs	r2, #136	@ 0x88
 800078e:	18bb      	adds	r3, r7, r2
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	3301      	adds	r3, #1
 8000794:	18ba      	adds	r2, r7, r2
 8000796:	6013      	str	r3, [r2, #0]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	689b      	ldr	r3, [r3, #8]
 800079c:	2288      	movs	r2, #136	@ 0x88
 800079e:	18ba      	adds	r2, r7, r2
 80007a0:	6812      	ldr	r2, [r2, #0]
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d3c5      	bcc.n	8000732 <cli_process+0xa2>
			}
		}
		/* Command not found */
		cli_print(cli, cli_unrecog);
 80007a6:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <cli_process+0x144>)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	0011      	movs	r1, r2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 f871 	bl	8000894 <cli_print>
		cmd_pending = 0;
 80007b2:	4b04      	ldr	r3, [pc, #16]	@ (80007c4 <cli_process+0x134>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	701a      	strb	r2, [r3, #0]
		return CLI_E_CMD_NOT_FOUND;
 80007b8:	2303      	movs	r3, #3
	}


}
 80007ba:	0018      	movs	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	b025      	add	sp, #148	@ 0x94
 80007c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	20000290 	.word	0x20000290
 80007c8:	0800dc04 	.word	0x0800dc04
 80007cc:	20000210 	.word	0x20000210
 80007d0:	0800dcdc 	.word	0x0800dcdc
 80007d4:	0800dce0 	.word	0x0800dce0

080007d8 <cli_put>:
/*!
 * @brief This API should be called from the devices interrupt handler whenever
 * a character is received over the input stream.
 */
cli_status_t cli_put(cli_t *cli, char c)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	000a      	movs	r2, r1
 80007e2:	1cfb      	adds	r3, r7, #3
 80007e4:	701a      	strb	r2, [r3, #0]
	switch(c) {
 80007e6:	1cfb      	adds	r3, r7, #3
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80007ec:	d01a      	beq.n	8000824 <cli_put+0x4c>
 80007ee:	dc2f      	bgt.n	8000850 <cli_put+0x78>
 80007f0:	2b08      	cmp	r3, #8
 80007f2:	d022      	beq.n	800083a <cli_put+0x62>
 80007f4:	2b0d      	cmp	r3, #13
 80007f6:	d12b      	bne.n	8000850 <cli_put+0x78>
	case CMD_TERMINATOR:

		if(!cmd_pending)
 80007f8:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <cli_put+0xac>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d137      	bne.n	8000872 <cli_put+0x9a>
		{
			*buf_ptr = '\0';      /* Terminate the msg and reset the msg ptr.      */
 8000802:	4b21      	ldr	r3, [pc, #132]	@ (8000888 <cli_put+0xb0>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2200      	movs	r2, #0
 8000808:	701a      	strb	r2, [r3, #0]
			strcpy(cmd_buf, buf); /* Copy string to command buffer for processing. */
 800080a:	4a20      	ldr	r2, [pc, #128]	@ (800088c <cli_put+0xb4>)
 800080c:	4b20      	ldr	r3, [pc, #128]	@ (8000890 <cli_put+0xb8>)
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f00c fb68 	bl	800cee6 <strcpy>
			cmd_pending = 1;
 8000816:	4b1b      	ldr	r3, [pc, #108]	@ (8000884 <cli_put+0xac>)
 8000818:	2201      	movs	r2, #1
 800081a:	701a      	strb	r2, [r3, #0]
			buf_ptr = buf; /* Reset buf_ptr to beginning.                   */
 800081c:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <cli_put+0xb0>)
 800081e:	4a1b      	ldr	r2, [pc, #108]	@ (800088c <cli_put+0xb4>)
 8000820:	601a      	str	r2, [r3, #0]
		}
		break;
 8000822:	e026      	b.n	8000872 <cli_put+0x9a>

	case '\x7F':
		/* Backspace. Delete character. */
		if(buf_ptr > buf)
 8000824:	4b18      	ldr	r3, [pc, #96]	@ (8000888 <cli_put+0xb0>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b18      	ldr	r3, [pc, #96]	@ (800088c <cli_put+0xb4>)
 800082a:	429a      	cmp	r2, r3
 800082c:	d923      	bls.n	8000876 <cli_put+0x9e>
			buf_ptr--;
 800082e:	4b16      	ldr	r3, [pc, #88]	@ (8000888 <cli_put+0xb0>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	1e5a      	subs	r2, r3, #1
 8000834:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <cli_put+0xb0>)
 8000836:	601a      	str	r2, [r3, #0]
		break;
 8000838:	e01d      	b.n	8000876 <cli_put+0x9e>

	case '\b':
		/* Backspace. Delete character. */
		if(buf_ptr > buf)
 800083a:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <cli_put+0xb0>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4b13      	ldr	r3, [pc, #76]	@ (800088c <cli_put+0xb4>)
 8000840:	429a      	cmp	r2, r3
 8000842:	d91a      	bls.n	800087a <cli_put+0xa2>
			buf_ptr--;
 8000844:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <cli_put+0xb0>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	1e5a      	subs	r2, r3, #1
 800084a:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <cli_put+0xb0>)
 800084c:	601a      	str	r2, [r3, #0]
		break;
 800084e:	e014      	b.n	800087a <cli_put+0xa2>

	default:
		/* Normal character received, add to buffer. */
		if((buf_ptr - buf) < MAX_BUF_SIZE)
 8000850:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <cli_put+0xb0>)
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <cli_put+0xb4>)
 8000856:	1ad3      	subs	r3, r2, r3
 8000858:	2b7f      	cmp	r3, #127	@ 0x7f
 800085a:	dc08      	bgt.n	800086e <cli_put+0x96>
			*buf_ptr++ = c;
 800085c:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <cli_put+0xb0>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	4a09      	ldr	r2, [pc, #36]	@ (8000888 <cli_put+0xb0>)
 8000864:	6011      	str	r1, [r2, #0]
 8000866:	1cfa      	adds	r2, r7, #3
 8000868:	7812      	ldrb	r2, [r2, #0]
 800086a:	701a      	strb	r2, [r3, #0]
		else
			return CLI_E_BUF_FULL;
		break;
 800086c:	e006      	b.n	800087c <cli_put+0xa4>
			return CLI_E_BUF_FULL;
 800086e:	2305      	movs	r3, #5
 8000870:	e004      	b.n	800087c <cli_put+0xa4>
		break;
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	e002      	b.n	800087c <cli_put+0xa4>
		break;
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	e000      	b.n	800087c <cli_put+0xa4>
		break;
 800087a:	46c0      	nop			@ (mov r8, r8)
	}
}
 800087c:	0018      	movs	r0, r3
 800087e:	46bd      	mov	sp, r7
 8000880:	b002      	add	sp, #8
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000290 	.word	0x20000290
 8000888:	2000020c 	.word	0x2000020c
 800088c:	2000018c 	.word	0x2000018c
 8000890:	20000210 	.word	0x20000210

08000894 <cli_print>:

/*!
 * @brief Print a message on the command-line interface.
 */
static void cli_print(cli_t *cli, const char *msg)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b091      	sub	sp, #68	@ 0x44
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	6039      	str	r1, [r7, #0]
	/* Temp buffer to store text in ram first */
	char buf[50];

	strcpy(buf, msg);
 800089e:	683a      	ldr	r2, [r7, #0]
 80008a0:	240c      	movs	r4, #12
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	0011      	movs	r1, r2
 80008a6:	0018      	movs	r0, r3
 80008a8:	f00c fb1d 	bl	800cee6 <strcpy>
	cli->println(buf);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	193a      	adds	r2, r7, r4
 80008b2:	0010      	movs	r0, r2
 80008b4:	4798      	blx	r3
}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b011      	add	sp, #68	@ 0x44
 80008bc:	bd90      	pop	{r4, r7, pc}

080008be <cli_println>:
		{.cmd = "help", .func = help_func},
		{.cmd = "echo", .func = echo_func}
};

void cli_println(char *string)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
	CDC_Transmit_FS((uint8_t*)string, strlen(string)); //transmit CLI messages on USB CDC interface
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff fc25 	bl	8000118 <strlen>
 80008ce:	0003      	movs	r3, r0
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f00b fbba 	bl	800c050 <CDC_Transmit_FS>
}
 80008dc:	46c0      	nop			@ (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b002      	add	sp, #8
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <cli_rx>:

void cli_rx(char c)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	0002      	movs	r2, r0
 80008ec:	1dfb      	adds	r3, r7, #7
 80008ee:	701a      	strb	r2, [r3, #0]
	cli_put(&cli, c);
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	781a      	ldrb	r2, [r3, #0]
 80008f4:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <cli_rx+0x24>)
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff ff6d 	bl	80007d8 <cli_put>
}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b002      	add	sp, #8
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	200005e0 	.word	0x200005e0

0800090c <help_func>:

cli_status_t help_func(int argc, char **argv)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
	cli.println("HELP function executed");
 8000916:	4b05      	ldr	r3, [pc, #20]	@ (800092c <help_func+0x20>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a05      	ldr	r2, [pc, #20]	@ (8000930 <help_func+0x24>)
 800091c:	0010      	movs	r0, r2
 800091e:	4798      	blx	r3
	return CLI_OK;
 8000920:	2300      	movs	r3, #0
}
 8000922:	0018      	movs	r0, r3
 8000924:	46bd      	mov	sp, r7
 8000926:	b002      	add	sp, #8
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	200005e0 	.word	0x200005e0
 8000930:	0800dc18 	.word	0x0800dc18

08000934 <echo_func>:

cli_status_t echo_func(int argc, char **argv)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
	if(argc > 0) {
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2b00      	cmp	r3, #0
 8000942:	dd11      	ble.n	8000968 <echo_func+0x34>
		if(strcmp(argv[1], "-help") == 0) {
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	3304      	adds	r3, #4
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a0c      	ldr	r2, [pc, #48]	@ (800097c <echo_func+0x48>)
 800094c:	0011      	movs	r1, r2
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff fbd8 	bl	8000104 <strcmp>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d105      	bne.n	8000964 <echo_func+0x30>
			cli.println("ECHO help menu");
 8000958:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <echo_func+0x4c>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a09      	ldr	r2, [pc, #36]	@ (8000984 <echo_func+0x50>)
 800095e:	0010      	movs	r0, r2
 8000960:	4798      	blx	r3
 8000962:	e006      	b.n	8000972 <echo_func+0x3e>
		} else {
			return CLI_E_INVALID_ARGS;
 8000964:	2304      	movs	r3, #4
 8000966:	e005      	b.n	8000974 <echo_func+0x40>
		}
	} else {
		cli.println("ECHO enabled");
 8000968:	4b05      	ldr	r3, [pc, #20]	@ (8000980 <echo_func+0x4c>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <echo_func+0x54>)
 800096e:	0010      	movs	r0, r2
 8000970:	4798      	blx	r3
	}
	return CLI_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	0018      	movs	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	b002      	add	sp, #8
 800097a:	bd80      	pop	{r7, pc}
 800097c:	0800dc30 	.word	0x0800dc30
 8000980:	200005e0 	.word	0x200005e0
 8000984:	0800dc38 	.word	0x0800dc38
 8000988:	0800dc48 	.word	0x0800dc48

0800098c <breathe_LED>:

void breathe_LED(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	if (LED_direction == 1) //counting up
 8000990:	4b1b      	ldr	r3, [pc, #108]	@ (8000a00 <breathe_LED+0x74>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d106      	bne.n	80009a6 <breathe_LED+0x1a>
			{
		LED_duty++;
 8000998:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <breathe_LED+0x78>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	3301      	adds	r3, #1
 800099e:	b29a      	uxth	r2, r3
 80009a0:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <breathe_LED+0x78>)
 80009a2:	801a      	strh	r2, [r3, #0]
 80009a4:	e009      	b.n	80009ba <breathe_LED+0x2e>
	} else if (LED_direction == 0) //counting down
 80009a6:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <breathe_LED+0x74>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d105      	bne.n	80009ba <breathe_LED+0x2e>
			{
		LED_duty--;
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <breathe_LED+0x78>)
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <breathe_LED+0x78>)
 80009b8:	801a      	strh	r2, [r3, #0]
	}

	if (LED_duty == 800) {
 80009ba:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <breathe_LED+0x78>)
 80009bc:	881a      	ldrh	r2, [r3, #0]
 80009be:	23c8      	movs	r3, #200	@ 0xc8
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d103      	bne.n	80009ce <breathe_LED+0x42>
		LED_direction = 0;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <breathe_LED+0x74>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
 80009cc:	e006      	b.n	80009dc <breathe_LED+0x50>
	} else if (LED_duty == 1) {
 80009ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000a04 <breathe_LED+0x78>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d102      	bne.n	80009dc <breathe_LED+0x50>
		LED_direction = 1;
 80009d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <breathe_LED+0x74>)
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, LED_duty);
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <breathe_LED+0x78>)
 80009de:	881a      	ldrh	r2, [r3, #0]
 80009e0:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <breathe_LED+0x7c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, LED_duty);
 80009e6:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <breathe_LED+0x78>)
 80009e8:	881a      	ldrh	r2, [r3, #0]
 80009ea:	4b07      	ldr	r3, [pc, #28]	@ (8000a08 <breathe_LED+0x7c>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, LED_duty);
 80009f0:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <breathe_LED+0x78>)
 80009f2:	881a      	ldrh	r2, [r3, #0]
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <breathe_LED+0x7c>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000002 	.word	0x20000002
 8000a04:	20000000 	.word	0x20000000
 8000a08:	2000040c 	.word	0x2000040c

08000a0c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a10:	f000 ff8e 	bl	8001930 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a14:	f000 f846 	bl	8000aa4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a18:	f000 fb2c 	bl	8001074 <MX_GPIO_Init>
	MX_DMA_Init();
 8000a1c:	f000 fb0c 	bl	8001038 <MX_DMA_Init>
	MX_FDCAN1_Init();
 8000a20:	f000 f890 	bl	8000b44 <MX_FDCAN1_Init>
	MX_I2C2_Init();
 8000a24:	f000 f8d6 	bl	8000bd4 <MX_I2C2_Init>
	MX_USART2_UART_Init();
 8000a28:	f000 fa84 	bl	8000f34 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000a2c:	f000 f970 	bl	8000d10 <MX_TIM2_Init>
	MX_SPI2_Init();
 8000a30:	f000 f930 	bl	8000c94 <MX_SPI2_Init>
	MX_TIM4_Init();
 8000a34:	f000 f9ea 	bl	8000e0c <MX_TIM4_Init>
	MX_USART4_UART_Init();
 8000a38:	f000 faca 	bl	8000fd0 <MX_USART4_UART_Init>
	MX_IWDG_Init();
 8000a3c:	f000 f90a 	bl	8000c54 <MX_IWDG_Init>
	MX_USB_Device_Init();
 8000a40:	f00b fa50 	bl	800bee4 <MX_USB_Device_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <main+0x84>)
 8000a46:	2104      	movs	r1, #4
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f004 ff09 	bl	8005860 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000a4e:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <main+0x84>)
 8000a50:	2108      	movs	r1, #8
 8000a52:	0018      	movs	r0, r3
 8000a54:	f004 ff04 	bl	8005860 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000a58:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <main+0x84>)
 8000a5a:	210c      	movs	r1, #12
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f004 feff 	bl	8005860 <HAL_TIM_PWM_Start>

		cli.println = cli_println;	//define function used for cli.println
 8000a62:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <main+0x88>)
 8000a64:	4a0c      	ldr	r2, [pc, #48]	@ (8000a98 <main+0x8c>)
 8000a66:	601a      	str	r2, [r3, #0]
		cli.cmd_tbl = cmd_tbl;				//define name of array used for cmd_tbl
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <main+0x88>)
 8000a6a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a9c <main+0x90>)
 8000a6c:	605a      	str	r2, [r3, #4]
		cli.cmd_cnt = sizeof(cmd_tbl) / sizeof(cmd_t);	//define number of commands
 8000a6e:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <main+0x88>)
 8000a70:	2202      	movs	r2, #2
 8000a72:	609a      	str	r2, [r3, #8]
		cli_init(&cli);	//initialize cli with above parameters
 8000a74:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <main+0x88>)
 8000a76:	0018      	movs	r0, r3
 8000a78:	f7ff fdec 	bl	8000654 <cli_init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		HAL_IWDG_Refresh(&hiwdg);
 8000a7c:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <main+0x94>)
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f002 f862 	bl	8002b48 <HAL_IWDG_Refresh>
		cli_process(&cli);	//periodically call to process incoming characters
 8000a84:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <main+0x88>)
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff fe02 	bl	8000690 <cli_process>
		HAL_IWDG_Refresh(&hiwdg);
 8000a8c:	46c0      	nop			@ (mov r8, r8)
 8000a8e:	e7f5      	b.n	8000a7c <main+0x70>
 8000a90:	2000040c 	.word	0x2000040c
 8000a94:	200005e0 	.word	0x200005e0
 8000a98:	080008bf 	.word	0x080008bf
 8000a9c:	20000004 	.word	0x20000004
 8000aa0:	2000034c 	.word	0x2000034c

08000aa4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b095      	sub	sp, #84	@ 0x54
 8000aa8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000aaa:	2414      	movs	r4, #20
 8000aac:	193b      	adds	r3, r7, r4
 8000aae:	0018      	movs	r0, r3
 8000ab0:	233c      	movs	r3, #60	@ 0x3c
 8000ab2:	001a      	movs	r2, r3
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	f00c f933 	bl	800cd20 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	0018      	movs	r0, r3
 8000abe:	2310      	movs	r3, #16
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	f00c f92c 	bl	800cd20 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ac8:	2380      	movs	r3, #128	@ 0x80
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	0018      	movs	r0, r3
 8000ace:	f003 fdc5 	bl	800465c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000ad2:	193b      	adds	r3, r7, r4
 8000ad4:	222a      	movs	r2, #42	@ 0x2a
 8000ad6:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad8:	193b      	adds	r3, r7, r4
 8000ada:	2280      	movs	r2, #128	@ 0x80
 8000adc:	0052      	lsls	r2, r2, #1
 8000ade:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	2280      	movs	r2, #128	@ 0x80
 8000ae4:	03d2      	lsls	r2, r2, #15
 8000ae6:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000ae8:	0021      	movs	r1, r4
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2240      	movs	r2, #64	@ 0x40
 8000af4:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2201      	movs	r2, #1
 8000afa:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2200      	movs	r2, #0
 8000b00:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	0018      	movs	r0, r3
 8000b06:	f003 fdf5 	bl	80046f4 <HAL_RCC_OscConfig>
 8000b0a:	1e03      	subs	r3, r0, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x6e>
		Error_Handler();
 8000b0e:	f000 fb11 	bl	8001134 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2207      	movs	r2, #7
 8000b16:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2200      	movs	r2, #0
 8000b28:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f004 f940 	bl	8004db4 <HAL_RCC_ClockConfig>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0x98>
		Error_Handler();
 8000b38:	f000 fafc 	bl	8001134 <Error_Handler>
	}
}
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b015      	add	sp, #84	@ 0x54
 8000b42:	bd90      	pop	{r4, r7, pc}

08000b44 <MX_FDCAN1_Init>:
/**
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000b48:	4b20      	ldr	r3, [pc, #128]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b4a:	4a21      	ldr	r2, [pc, #132]	@ (8000bd0 <MX_FDCAN1_Init+0x8c>)
 8000b4c:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b54:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000b6c:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 16;
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b74:	2210      	movs	r2, #16
 8000b76:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000b7e:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b80:	2202      	movs	r2, #2
 8000b82:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b86:	2202      	movs	r2, #2
 8000b88:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000b8a:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b90:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000bae:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK) {
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <MX_FDCAN1_Init+0x88>)
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f001 fada 	bl	8002170 <HAL_FDCAN_Init>
 8000bbc:	1e03      	subs	r3, r0, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_FDCAN1_Init+0x80>
		Error_Handler();
 8000bc0:	f000 fab8 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */

	/* USER CODE END FDCAN1_Init 2 */

}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	20000294 	.word	0x20000294
 8000bd0:	40006400 	.word	0x40006400

08000bd4 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bda:	4a1c      	ldr	r2, [pc, #112]	@ (8000c4c <MX_I2C2_Init+0x78>)
 8000bdc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00303D5B;
 8000bde:	4b1a      	ldr	r3, [pc, #104]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000be0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c50 <MX_I2C2_Init+0x7c>)
 8000be2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bea:	4b17      	ldr	r3, [pc, #92]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f001 fe09 	bl	8002828 <HAL_I2C_Init>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <MX_I2C2_Init+0x4a>
		Error_Handler();
 8000c1a:	f000 fa8b 	bl	8001134 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c20:	2100      	movs	r1, #0
 8000c22:	0018      	movs	r0, r3
 8000c24:	f001 fea6 	bl	8002974 <HAL_I2CEx_ConfigAnalogFilter>
 8000c28:	1e03      	subs	r3, r0, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000c2c:	f000 fa82 	bl	8001134 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <MX_I2C2_Init+0x74>)
 8000c32:	2100      	movs	r1, #0
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 fee9 	bl	8002a0c <HAL_I2CEx_ConfigDigitalFilter>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_I2C2_Init+0x6e>
		Error_Handler();
 8000c3e:	f000 fa79 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200002f8 	.word	0x200002f8
 8000c4c:	40005800 	.word	0x40005800
 8000c50:	00303d5b 	.word	0x00303d5b

08000c54 <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <MX_IWDG_Init+0x34>)
 8000c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8000c8c <MX_IWDG_Init+0x38>)
 8000c5c:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <MX_IWDG_Init+0x34>)
 8000c60:	2206      	movs	r2, #6
 8000c62:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 4095;
 8000c64:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <MX_IWDG_Init+0x34>)
 8000c66:	4a0a      	ldr	r2, [pc, #40]	@ (8000c90 <MX_IWDG_Init+0x3c>)
 8000c68:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 125;
 8000c6a:	4b07      	ldr	r3, [pc, #28]	@ (8000c88 <MX_IWDG_Init+0x34>)
 8000c6c:	227d      	movs	r2, #125	@ 0x7d
 8000c6e:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 8000c70:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <MX_IWDG_Init+0x34>)
 8000c72:	0018      	movs	r0, r3
 8000c74:	f001 ff16 	bl	8002aa4 <HAL_IWDG_Init>
 8000c78:	1e03      	subs	r3, r0, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_IWDG_Init+0x2c>
		Error_Handler();
 8000c7c:	f000 fa5a 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	2000034c 	.word	0x2000034c
 8000c8c:	40003000 	.word	0x40003000
 8000c90:	00000fff 	.word	0x00000fff

08000c94 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d0c <MX_SPI2_Init+0x78>)
 8000c9c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000ca0:	2282      	movs	r2, #130	@ 0x82
 8000ca2:	0052      	lsls	r2, r2, #1
 8000ca4:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cac:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cae:	22e0      	movs	r2, #224	@ 0xe0
 8000cb0:	00d2      	lsls	r2, r2, #3
 8000cb2:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cba:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cc2:	2280      	movs	r2, #128	@ 0x80
 8000cc4:	02d2      	lsls	r2, r2, #11
 8000cc6:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cce:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cda:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000ce0:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000ce2:	2207      	movs	r2, #7
 8000ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cee:	2208      	movs	r2, #8
 8000cf0:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000cf2:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <MX_SPI2_Init+0x74>)
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f004 fc43 	bl	8005580 <HAL_SPI_Init>
 8000cfa:	1e03      	subs	r3, r0, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_SPI2_Init+0x6e>
		Error_Handler();
 8000cfe:	f000 fa19 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000d02:	46c0      	nop			@ (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	2000035c 	.word	0x2000035c
 8000d0c:	40003800 	.word	0x40003800

08000d10 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08e      	sub	sp, #56	@ 0x38
 8000d14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000d16:	2328      	movs	r3, #40	@ 0x28
 8000d18:	18fb      	adds	r3, r7, r3
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	2310      	movs	r3, #16
 8000d1e:	001a      	movs	r2, r3
 8000d20:	2100      	movs	r1, #0
 8000d22:	f00b fffd 	bl	800cd20 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d26:	231c      	movs	r3, #28
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	230c      	movs	r3, #12
 8000d2e:	001a      	movs	r2, r3
 8000d30:	2100      	movs	r1, #0
 8000d32:	f00b fff5 	bl	800cd20 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d36:	003b      	movs	r3, r7
 8000d38:	0018      	movs	r0, r3
 8000d3a:	231c      	movs	r3, #28
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f00b ffee 	bl	800cd20 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000d44:	4b30      	ldr	r3, [pc, #192]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d46:	2280      	movs	r2, #128	@ 0x80
 8000d48:	05d2      	lsls	r2, r2, #23
 8000d4a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3;
 8000d4c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d4e:	2203      	movs	r2, #3
 8000d50:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b2d      	ldr	r3, [pc, #180]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8000d58:	4b2b      	ldr	r3, [pc, #172]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d5a:	2209      	movs	r2, #9
 8000d5c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d64:	4b28      	ldr	r3, [pc, #160]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000d6a:	4b27      	ldr	r3, [pc, #156]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f004 fcbf 	bl	80056f0 <HAL_TIM_Base_Init>
 8000d72:	1e03      	subs	r3, r0, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM2_Init+0x6a>
		Error_Handler();
 8000d76:	f000 f9dd 	bl	8001134 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d7a:	2128      	movs	r1, #40	@ 0x28
 8000d7c:	187b      	adds	r3, r7, r1
 8000d7e:	2280      	movs	r2, #128	@ 0x80
 8000d80:	0152      	lsls	r2, r2, #5
 8000d82:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000d84:	187a      	adds	r2, r7, r1
 8000d86:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d88:	0011      	movs	r1, r2
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f004 ff58 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 8000d90:	1e03      	subs	r3, r0, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM2_Init+0x88>
		Error_Handler();
 8000d94:	f000 f9ce 	bl	8001134 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000d98:	4b1b      	ldr	r3, [pc, #108]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f004 fd00 	bl	80057a0 <HAL_TIM_PWM_Init>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM2_Init+0x98>
		Error_Handler();
 8000da4:	f000 f9c6 	bl	8001134 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da8:	211c      	movs	r1, #28
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000db6:	187a      	adds	r2, r7, r1
 8000db8:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000dba:	0011      	movs	r1, r2
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f005 fc31 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 8000dc2:	1e03      	subs	r3, r0, #0
 8000dc4:	d001      	beq.n	8000dca <MX_TIM2_Init+0xba>
			!= HAL_OK) {
		Error_Handler();
 8000dc6:	f000 f9b5 	bl	8001134 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dca:	003b      	movs	r3, r7
 8000dcc:	2260      	movs	r2, #96	@ 0x60
 8000dce:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 5;
 8000dd0:	003b      	movs	r3, r7
 8000dd2:	2205      	movs	r2, #5
 8000dd4:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dd6:	003b      	movs	r3, r7
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ddc:	003b      	movs	r3, r7
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8000de2:	0039      	movs	r1, r7
 8000de4:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000de6:	2204      	movs	r2, #4
 8000de8:	0018      	movs	r0, r3
 8000dea:	f004 fe29 	bl	8005a40 <HAL_TIM_PWM_ConfigChannel>
 8000dee:	1e03      	subs	r3, r0, #0
 8000df0:	d001      	beq.n	8000df6 <MX_TIM2_Init+0xe6>
			!= HAL_OK) {
		Error_Handler();
 8000df2:	f000 f99f 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000df6:	4b04      	ldr	r3, [pc, #16]	@ (8000e08 <MX_TIM2_Init+0xf8>)
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fb35 	bl	8001468 <HAL_TIM_MspPostInit>

}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	46bd      	mov	sp, r7
 8000e02:	b00e      	add	sp, #56	@ 0x38
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	200003c0 	.word	0x200003c0

08000e0c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08e      	sub	sp, #56	@ 0x38
 8000e10:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e12:	2328      	movs	r3, #40	@ 0x28
 8000e14:	18fb      	adds	r3, r7, r3
 8000e16:	0018      	movs	r0, r3
 8000e18:	2310      	movs	r3, #16
 8000e1a:	001a      	movs	r2, r3
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	f00b ff7f 	bl	800cd20 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e22:	231c      	movs	r3, #28
 8000e24:	18fb      	adds	r3, r7, r3
 8000e26:	0018      	movs	r0, r3
 8000e28:	230c      	movs	r3, #12
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	f00b ff77 	bl	800cd20 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e32:	003b      	movs	r3, r7
 8000e34:	0018      	movs	r0, r3
 8000e36:	231c      	movs	r3, #28
 8000e38:	001a      	movs	r2, r3
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	f00b ff70 	bl	800cd20 <memset>

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000e40:	4b39      	ldr	r3, [pc, #228]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e42:	4a3a      	ldr	r2, [pc, #232]	@ (8000f2c <MX_TIM4_Init+0x120>)
 8000e44:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 3;
 8000e46:	4b38      	ldr	r3, [pc, #224]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e48:	2203      	movs	r2, #3
 8000e4a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e4c:	4b36      	ldr	r3, [pc, #216]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 7999;
 8000e52:	4b35      	ldr	r3, [pc, #212]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e54:	4a36      	ldr	r2, [pc, #216]	@ (8000f30 <MX_TIM4_Init+0x124>)
 8000e56:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e58:	4b33      	ldr	r3, [pc, #204]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e5e:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e60:	2280      	movs	r2, #128	@ 0x80
 8000e62:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8000e64:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e66:	0018      	movs	r0, r3
 8000e68:	f004 fc42 	bl	80056f0 <HAL_TIM_Base_Init>
 8000e6c:	1e03      	subs	r3, r0, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM4_Init+0x68>
		Error_Handler();
 8000e70:	f000 f960 	bl	8001134 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e74:	2128      	movs	r1, #40	@ 0x28
 8000e76:	187b      	adds	r3, r7, r1
 8000e78:	2280      	movs	r2, #128	@ 0x80
 8000e7a:	0152      	lsls	r2, r2, #5
 8000e7c:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8000e7e:	187a      	adds	r2, r7, r1
 8000e80:	4b29      	ldr	r3, [pc, #164]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e82:	0011      	movs	r1, r2
 8000e84:	0018      	movs	r0, r3
 8000e86:	f004 fedb 	bl	8005c40 <HAL_TIM_ConfigClockSource>
 8000e8a:	1e03      	subs	r3, r0, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_TIM4_Init+0x86>
		Error_Handler();
 8000e8e:	f000 f951 	bl	8001134 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8000e92:	4b25      	ldr	r3, [pc, #148]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000e94:	0018      	movs	r0, r3
 8000e96:	f004 fc83 	bl	80057a0 <HAL_TIM_PWM_Init>
 8000e9a:	1e03      	subs	r3, r0, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM4_Init+0x96>
		Error_Handler();
 8000e9e:	f000 f949 	bl	8001134 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ea2:	211c      	movs	r1, #28
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eaa:	187b      	adds	r3, r7, r1
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8000eb0:	187a      	adds	r2, r7, r1
 8000eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000eb4:	0011      	movs	r1, r2
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f005 fbb4 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 8000ebc:	1e03      	subs	r3, r0, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM4_Init+0xb8>
			!= HAL_OK) {
		Error_Handler();
 8000ec0:	f000 f938 	bl	8001134 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ec4:	003b      	movs	r3, r7
 8000ec6:	2260      	movs	r2, #96	@ 0x60
 8000ec8:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 1;
 8000eca:	003b      	movs	r3, r7
 8000ecc:	2201      	movs	r2, #1
 8000ece:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ed0:	003b      	movs	r3, r7
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ed6:	003b      	movs	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8000edc:	0039      	movs	r1, r7
 8000ede:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f004 fdac 	bl	8005a40 <HAL_TIM_PWM_ConfigChannel>
 8000ee8:	1e03      	subs	r3, r0, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM4_Init+0xe4>
			!= HAL_OK) {
		Error_Handler();
 8000eec:	f000 f922 	bl	8001134 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8000ef0:	0039      	movs	r1, r7
 8000ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000ef4:	2208      	movs	r2, #8
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f004 fda2 	bl	8005a40 <HAL_TIM_PWM_ConfigChannel>
 8000efc:	1e03      	subs	r3, r0, #0
 8000efe:	d001      	beq.n	8000f04 <MX_TIM4_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 8000f00:	f000 f918 	bl	8001134 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 8000f04:	0039      	movs	r1, r7
 8000f06:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000f08:	220c      	movs	r2, #12
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f004 fd98 	bl	8005a40 <HAL_TIM_PWM_ConfigChannel>
 8000f10:	1e03      	subs	r3, r0, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM4_Init+0x10c>
			!= HAL_OK) {
		Error_Handler();
 8000f14:	f000 f90e 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <MX_TIM4_Init+0x11c>)
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f000 faa4 	bl	8001468 <HAL_TIM_MspPostInit>

}
 8000f20:	46c0      	nop			@ (mov r8, r8)
 8000f22:	46bd      	mov	sp, r7
 8000f24:	b00e      	add	sp, #56	@ 0x38
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	2000040c 	.word	0x2000040c
 8000f2c:	40000800 	.word	0x40000800
 8000f30:	00001f3f 	.word	0x00001f3f

08000f34 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f3a:	4a24      	ldr	r2, [pc, #144]	@ (8000fcc <MX_USART2_UART_Init+0x98>)
 8000f3c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000f3e:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f40:	22e1      	movs	r2, #225	@ 0xe1
 8000f42:	0252      	lsls	r2, r2, #9
 8000f44:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f46:	4b20      	ldr	r3, [pc, #128]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000f52:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f58:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f64:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f6a:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f70:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f76:	4b14      	ldr	r3, [pc, #80]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000f7c:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f005 fbc6 	bl	8006710 <HAL_UART_Init>
 8000f84:	1e03      	subs	r3, r0, #0
 8000f86:	d001      	beq.n	8000f8c <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8000f88:	f000 f8d4 	bl	8001134 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	0018      	movs	r0, r3
 8000f92:	f006 fd75 	bl	8007a80 <HAL_UARTEx_SetTxFifoThreshold>
 8000f96:	1e03      	subs	r3, r0, #0
 8000f98:	d001      	beq.n	8000f9e <MX_USART2_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8000f9a:	f000 f8cb 	bl	8001134 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f006 fdac 	bl	8007b00 <HAL_UARTEx_SetRxFifoThreshold>
 8000fa8:	1e03      	subs	r3, r0, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000fac:	f000 f8c2 	bl	8001134 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK) {
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <MX_USART2_UART_Init+0x94>)
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f006 fd2a 	bl	8007a0c <HAL_UARTEx_DisableFifoMode>
 8000fb8:	1e03      	subs	r3, r0, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_USART2_UART_Init+0x8c>
		Error_Handler();
 8000fbc:	f000 f8ba 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000fc0:	46c0      	nop			@ (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	46c0      	nop			@ (mov r8, r8)
 8000fc8:	20000458 	.word	0x20000458
 8000fcc:	40004400 	.word	0x40004400

08000fd0 <MX_USART4_UART_Init>:
/**
 * @brief USART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART4_UART_Init(void) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
	/* USER CODE END USART4_Init 0 */

	/* USER CODE BEGIN USART4_Init 1 */

	/* USER CODE END USART4_Init 1 */
	huart4.Instance = USART4;
 8000fd4:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000fd6:	4a17      	ldr	r2, [pc, #92]	@ (8001034 <MX_USART4_UART_Init+0x64>)
 8000fd8:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8000fda:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000fdc:	22e1      	movs	r2, #225	@ 0xe1
 8000fde:	0252      	lsls	r2, r2, #9
 8000fe0:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001000:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001006:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800100c:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 800100e:	2200      	movs	r2, #0
 8001010:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001012:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 8001014:	2200      	movs	r2, #0
 8001016:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <MX_USART4_UART_Init+0x60>)
 800101a:	0018      	movs	r0, r3
 800101c:	f005 fb78 	bl	8006710 <HAL_UART_Init>
 8001020:	1e03      	subs	r3, r0, #0
 8001022:	d001      	beq.n	8001028 <MX_USART4_UART_Init+0x58>
		Error_Handler();
 8001024:	f000 f886 	bl	8001134 <Error_Handler>
	}
	/* USER CODE BEGIN USART4_Init 2 */

	/* USER CODE END USART4_Init 2 */

}
 8001028:	46c0      	nop			@ (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	200004ec 	.word	0x200004ec
 8001034:	40004c00 	.word	0x40004c00

08001038 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800103e:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <MX_DMA_Init+0x38>)
 8001040:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001042:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <MX_DMA_Init+0x38>)
 8001044:	2101      	movs	r1, #1
 8001046:	430a      	orrs	r2, r1
 8001048:	639a      	str	r2, [r3, #56]	@ 0x38
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <MX_DMA_Init+0x38>)
 800104c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800104e:	2201      	movs	r2, #1
 8001050:	4013      	ands	r3, r2
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	200a      	movs	r0, #10
 800105c:	f000 fdb0 	bl	8001bc0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001060:	200a      	movs	r0, #10
 8001062:	f000 fdc2 	bl	8001bea <HAL_NVIC_EnableIRQ>

}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	40021000 	.word	0x40021000

08001074 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b089      	sub	sp, #36	@ 0x24
 8001078:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800107a:	240c      	movs	r4, #12
 800107c:	193b      	adds	r3, r7, r4
 800107e:	0018      	movs	r0, r3
 8001080:	2314      	movs	r3, #20
 8001082:	001a      	movs	r2, r3
 8001084:	2100      	movs	r1, #0
 8001086:	f00b fe4b 	bl	800cd20 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	4b28      	ldr	r3, [pc, #160]	@ (800112c <MX_GPIO_Init+0xb8>)
 800108c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800108e:	4b27      	ldr	r3, [pc, #156]	@ (800112c <MX_GPIO_Init+0xb8>)
 8001090:	2101      	movs	r1, #1
 8001092:	430a      	orrs	r2, r1
 8001094:	635a      	str	r2, [r3, #52]	@ 0x34
 8001096:	4b25      	ldr	r3, [pc, #148]	@ (800112c <MX_GPIO_Init+0xb8>)
 8001098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800109a:	2201      	movs	r2, #1
 800109c:	4013      	ands	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	4b22      	ldr	r3, [pc, #136]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010a6:	4b21      	ldr	r3, [pc, #132]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010a8:	2102      	movs	r1, #2
 80010aa:	430a      	orrs	r2, r1
 80010ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80010ae:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010b2:	2202      	movs	r2, #2
 80010b4:	4013      	ands	r3, r2
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010be:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010c0:	2108      	movs	r1, #8
 80010c2:	430a      	orrs	r2, r1
 80010c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80010c6:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_GPIO_Init+0xb8>)
 80010c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010ca:	2208      	movs	r2, #8
 80010cc:	4013      	ands	r3, r2
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin | CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <MX_GPIO_Init+0xbc>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	2112      	movs	r1, #18
 80010d8:	0018      	movs	r0, r3
 80010da:	f001 fb87 	bl	80027ec <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
	GPIO_InitStruct.Pin = BLE_RESET_Pin | CAN_PWR_EN_Pin;
 80010de:	193b      	adds	r3, r7, r4
 80010e0:	2212      	movs	r2, #18
 80010e2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	193b      	adds	r3, r7, r4
 80010e6:	2201      	movs	r2, #1
 80010e8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	193b      	adds	r3, r7, r4
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f6:	193b      	adds	r3, r7, r4
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <MX_GPIO_Init+0xbc>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	0010      	movs	r0, r2
 80010fe:	f001 fa09 	bl	8002514 <HAL_GPIO_Init>

	/*Configure GPIO pins : BLE_SPI_IRQ_Pin USR_BTN_Pin */
	GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin | USR_BTN_Pin;
 8001102:	0021      	movs	r1, r4
 8001104:	187b      	adds	r3, r7, r1
 8001106:	22c0      	movs	r2, #192	@ 0xc0
 8001108:	01d2      	lsls	r2, r2, #7
 800110a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2200      	movs	r2, #0
 8001110:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	187b      	adds	r3, r7, r1
 800111a:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <MX_GPIO_Init+0xbc>)
 800111c:	0019      	movs	r1, r3
 800111e:	0010      	movs	r0, r2
 8001120:	f001 f9f8 	bl	8002514 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001124:	46c0      	nop			@ (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	b009      	add	sp, #36	@ 0x24
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	40021000 	.word	0x40021000
 8001130:	50000400 	.word	0x50000400

08001134 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001138:	b672      	cpsid	i
}
 800113a:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800113c:	46c0      	nop			@ (mov r8, r8)
 800113e:	e7fd      	b.n	800113c <Error_Handler+0x8>

08001140 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <HAL_MspInit+0x4c>)
 8001148:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <HAL_MspInit+0x4c>)
 800114c:	2101      	movs	r1, #1
 800114e:	430a      	orrs	r2, r1
 8001150:	641a      	str	r2, [r3, #64]	@ 0x40
 8001152:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_MspInit+0x4c>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001156:	2201      	movs	r2, #1
 8001158:	4013      	ands	r3, r2
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_MspInit+0x4c>)
 8001160:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <HAL_MspInit+0x4c>)
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	0549      	lsls	r1, r1, #21
 8001168:	430a      	orrs	r2, r1
 800116a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800116c:	4b07      	ldr	r3, [pc, #28]	@ (800118c <HAL_MspInit+0x4c>)
 800116e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	055b      	lsls	r3, r3, #21
 8001174:	4013      	ands	r3, r2
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800117a:	23c0      	movs	r3, #192	@ 0xc0
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	0018      	movs	r0, r3
 8001180:	f000 fc5c 	bl	8001a3c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	b002      	add	sp, #8
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000

08001190 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b09d      	sub	sp, #116	@ 0x74
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	235c      	movs	r3, #92	@ 0x5c
 800119a:	18fb      	adds	r3, r7, r3
 800119c:	0018      	movs	r0, r3
 800119e:	2314      	movs	r3, #20
 80011a0:	001a      	movs	r2, r3
 80011a2:	2100      	movs	r1, #0
 80011a4:	f00b fdbc 	bl	800cd20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a8:	2410      	movs	r4, #16
 80011aa:	193b      	adds	r3, r7, r4
 80011ac:	0018      	movs	r0, r3
 80011ae:	234c      	movs	r3, #76	@ 0x4c
 80011b0:	001a      	movs	r2, r3
 80011b2:	2100      	movs	r1, #0
 80011b4:	f00b fdb4 	bl	800cd20 <memset>
  if(hfdcan->Instance==FDCAN1)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a22      	ldr	r2, [pc, #136]	@ (8001248 <HAL_FDCAN_MspInit+0xb8>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d13e      	bne.n	8001240 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011c2:	193b      	adds	r3, r7, r4
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	0492      	lsls	r2, r2, #18
 80011c8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80011ca:	193b      	adds	r3, r7, r4
 80011cc:	2200      	movs	r2, #0
 80011ce:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d0:	193b      	adds	r3, r7, r4
 80011d2:	0018      	movs	r0, r3
 80011d4:	f003 ff98 	bl	8005108 <HAL_RCCEx_PeriphCLKConfig>
 80011d8:	1e03      	subs	r3, r0, #0
 80011da:	d001      	beq.n	80011e0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80011dc:	f7ff ffaa 	bl	8001134 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 80011e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011e4:	4b19      	ldr	r3, [pc, #100]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 80011e6:	2180      	movs	r1, #128	@ 0x80
 80011e8:	0149      	lsls	r1, r1, #5
 80011ea:	430a      	orrs	r2, r1
 80011ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011ee:	4b17      	ldr	r3, [pc, #92]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 80011f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011f2:	2380      	movs	r3, #128	@ 0x80
 80011f4:	015b      	lsls	r3, r3, #5
 80011f6:	4013      	ands	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 80011fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 8001202:	2108      	movs	r1, #8
 8001204:	430a      	orrs	r2, r1
 8001206:	635a      	str	r2, [r3, #52]	@ 0x34
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <HAL_FDCAN_MspInit+0xbc>)
 800120a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800120c:	2208      	movs	r2, #8
 800120e:	4013      	ands	r3, r2
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001214:	215c      	movs	r1, #92	@ 0x5c
 8001216:	187b      	adds	r3, r7, r1
 8001218:	2203      	movs	r2, #3
 800121a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	187b      	adds	r3, r7, r1
 800121e:	2202      	movs	r2, #2
 8001220:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	187b      	adds	r3, r7, r1
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2200      	movs	r2, #0
 800122c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 800122e:	187b      	adds	r3, r7, r1
 8001230:	2203      	movs	r2, #3
 8001232:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001234:	187b      	adds	r3, r7, r1
 8001236:	4a06      	ldr	r2, [pc, #24]	@ (8001250 <HAL_FDCAN_MspInit+0xc0>)
 8001238:	0019      	movs	r1, r3
 800123a:	0010      	movs	r0, r2
 800123c:	f001 f96a 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b01d      	add	sp, #116	@ 0x74
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	40006400 	.word	0x40006400
 800124c:	40021000 	.word	0x40021000
 8001250:	50000c00 	.word	0x50000c00

08001254 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b09d      	sub	sp, #116	@ 0x74
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	235c      	movs	r3, #92	@ 0x5c
 800125e:	18fb      	adds	r3, r7, r3
 8001260:	0018      	movs	r0, r3
 8001262:	2314      	movs	r3, #20
 8001264:	001a      	movs	r2, r3
 8001266:	2100      	movs	r1, #0
 8001268:	f00b fd5a 	bl	800cd20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800126c:	2410      	movs	r4, #16
 800126e:	193b      	adds	r3, r7, r4
 8001270:	0018      	movs	r0, r3
 8001272:	234c      	movs	r3, #76	@ 0x4c
 8001274:	001a      	movs	r2, r3
 8001276:	2100      	movs	r1, #0
 8001278:	f00b fd52 	bl	800cd20 <memset>
  if(hi2c->Instance==I2C2)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a22      	ldr	r2, [pc, #136]	@ (800130c <HAL_I2C_MspInit+0xb8>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d13e      	bne.n	8001304 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001286:	193b      	adds	r3, r7, r4
 8001288:	2240      	movs	r2, #64	@ 0x40
 800128a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800128c:	193b      	adds	r3, r7, r4
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001292:	193b      	adds	r3, r7, r4
 8001294:	0018      	movs	r0, r3
 8001296:	f003 ff37 	bl	8005108 <HAL_RCCEx_PeriphCLKConfig>
 800129a:	1e03      	subs	r3, r0, #0
 800129c:	d001      	beq.n	80012a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800129e:	f7ff ff49 	bl	8001134 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012a8:	2101      	movs	r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ae:	4b18      	ldr	r3, [pc, #96]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b2:	2201      	movs	r2, #1
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012ba:	215c      	movs	r1, #92	@ 0x5c
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	22c0      	movs	r2, #192	@ 0xc0
 80012c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012c2:	187b      	adds	r3, r7, r1
 80012c4:	2212      	movs	r2, #18
 80012c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	2208      	movs	r2, #8
 80012d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	187a      	adds	r2, r7, r1
 80012dc:	23a0      	movs	r3, #160	@ 0xa0
 80012de:	05db      	lsls	r3, r3, #23
 80012e0:	0011      	movs	r1, r2
 80012e2:	0018      	movs	r0, r3
 80012e4:	f001 f916 	bl	8002514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012e8:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	03c9      	lsls	r1, r1, #15
 80012f2:	430a      	orrs	r2, r1
 80012f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <HAL_I2C_MspInit+0xbc>)
 80012f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	03db      	lsls	r3, r3, #15
 80012fe:	4013      	ands	r3, r2
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001304:	46c0      	nop			@ (mov r8, r8)
 8001306:	46bd      	mov	sp, r7
 8001308:	b01d      	add	sp, #116	@ 0x74
 800130a:	bd90      	pop	{r4, r7, pc}
 800130c:	40005800 	.word	0x40005800
 8001310:	40021000 	.word	0x40021000

08001314 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b08b      	sub	sp, #44	@ 0x2c
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	2414      	movs	r4, #20
 800131e:	193b      	adds	r3, r7, r4
 8001320:	0018      	movs	r0, r3
 8001322:	2314      	movs	r3, #20
 8001324:	001a      	movs	r2, r3
 8001326:	2100      	movs	r1, #0
 8001328:	f00b fcfa 	bl	800cd20 <memset>
  if(hspi->Instance==SPI2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a32      	ldr	r2, [pc, #200]	@ (80013fc <HAL_SPI_MspInit+0xe8>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d15d      	bne.n	80013f2 <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001336:	4b32      	ldr	r3, [pc, #200]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 8001338:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800133a:	4b31      	ldr	r3, [pc, #196]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	01c9      	lsls	r1, r1, #7
 8001340:	430a      	orrs	r2, r1
 8001342:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001344:	4b2e      	ldr	r3, [pc, #184]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 8001346:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001348:	2380      	movs	r3, #128	@ 0x80
 800134a:	01db      	lsls	r3, r3, #7
 800134c:	4013      	ands	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	4b2b      	ldr	r3, [pc, #172]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 8001354:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001356:	4b2a      	ldr	r3, [pc, #168]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 8001358:	2102      	movs	r1, #2
 800135a:	430a      	orrs	r2, r1
 800135c:	635a      	str	r2, [r3, #52]	@ 0x34
 800135e:	4b28      	ldr	r3, [pc, #160]	@ (8001400 <HAL_SPI_MspInit+0xec>)
 8001360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001362:	2202      	movs	r2, #2
 8001364:	4013      	ands	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800136a:	193b      	adds	r3, r7, r4
 800136c:	2204      	movs	r2, #4
 800136e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	193b      	adds	r3, r7, r4
 8001372:	2202      	movs	r2, #2
 8001374:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	193b      	adds	r3, r7, r4
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	193b      	adds	r3, r7, r4
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001382:	193b      	adds	r3, r7, r4
 8001384:	2201      	movs	r2, #1
 8001386:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	193b      	adds	r3, r7, r4
 800138a:	4a1e      	ldr	r2, [pc, #120]	@ (8001404 <HAL_SPI_MspInit+0xf0>)
 800138c:	0019      	movs	r1, r3
 800138e:	0010      	movs	r0, r2
 8001390:	f001 f8c0 	bl	8002514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001394:	0021      	movs	r1, r4
 8001396:	187b      	adds	r3, r7, r1
 8001398:	2280      	movs	r2, #128	@ 0x80
 800139a:	00d2      	lsls	r2, r2, #3
 800139c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	000c      	movs	r4, r1
 80013a0:	193b      	adds	r3, r7, r4
 80013a2:	2202      	movs	r2, #2
 80013a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	193b      	adds	r3, r7, r4
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	193b      	adds	r3, r7, r4
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013b2:	193b      	adds	r3, r7, r4
 80013b4:	2205      	movs	r2, #5
 80013b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b8:	193b      	adds	r3, r7, r4
 80013ba:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <HAL_SPI_MspInit+0xf0>)
 80013bc:	0019      	movs	r1, r3
 80013be:	0010      	movs	r0, r2
 80013c0:	f001 f8a8 	bl	8002514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80013c4:	0021      	movs	r1, r4
 80013c6:	187b      	adds	r3, r7, r1
 80013c8:	22c0      	movs	r2, #192	@ 0xc0
 80013ca:	0152      	lsls	r2, r2, #5
 80013cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	187b      	adds	r3, r7, r1
 80013d0:	2202      	movs	r2, #2
 80013d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	187b      	adds	r3, r7, r1
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	187b      	adds	r3, r7, r1
 80013dc:	2200      	movs	r2, #0
 80013de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80013e0:	187b      	adds	r3, r7, r1
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	187b      	adds	r3, r7, r1
 80013e8:	4a06      	ldr	r2, [pc, #24]	@ (8001404 <HAL_SPI_MspInit+0xf0>)
 80013ea:	0019      	movs	r1, r3
 80013ec:	0010      	movs	r0, r2
 80013ee:	f001 f891 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b00b      	add	sp, #44	@ 0x2c
 80013f8:	bd90      	pop	{r4, r7, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	40003800 	.word	0x40003800
 8001400:	40021000 	.word	0x40021000
 8001404:	50000400 	.word	0x50000400

08001408 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	05db      	lsls	r3, r3, #23
 8001418:	429a      	cmp	r2, r3
 800141a:	d10c      	bne.n	8001436 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800141c:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 800141e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001420:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 8001422:	2101      	movs	r1, #1
 8001424:	430a      	orrs	r2, r1
 8001426:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 800142a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800142c:	2201      	movs	r2, #1
 800142e:	4013      	ands	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001434:	e010      	b.n	8001458 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <HAL_TIM_Base_MspInit+0x5c>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d10b      	bne.n	8001458 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001440:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 8001442:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 8001446:	2104      	movs	r1, #4
 8001448:	430a      	orrs	r2, r1
 800144a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800144c:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <HAL_TIM_Base_MspInit+0x58>)
 800144e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001450:	2204      	movs	r2, #4
 8001452:	4013      	ands	r3, r2
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
}
 8001458:	46c0      	nop			@ (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	b004      	add	sp, #16
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40021000 	.word	0x40021000
 8001464:	40000800 	.word	0x40000800

08001468 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001468:	b590      	push	{r4, r7, lr}
 800146a:	b08b      	sub	sp, #44	@ 0x2c
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	2414      	movs	r4, #20
 8001472:	193b      	adds	r3, r7, r4
 8001474:	0018      	movs	r0, r3
 8001476:	2314      	movs	r3, #20
 8001478:	001a      	movs	r2, r3
 800147a:	2100      	movs	r1, #0
 800147c:	f00b fc50 	bl	800cd20 <memset>
  if(htim->Instance==TIM2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	@ 0x80
 8001486:	05db      	lsls	r3, r3, #23
 8001488:	429a      	cmp	r2, r3
 800148a:	d122      	bne.n	80014d2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b27      	ldr	r3, [pc, #156]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 800148e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001490:	4b26      	ldr	r3, [pc, #152]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 8001492:	2102      	movs	r1, #2
 8001494:	430a      	orrs	r2, r1
 8001496:	635a      	str	r2, [r3, #52]	@ 0x34
 8001498:	4b24      	ldr	r3, [pc, #144]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 800149a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800149c:	2202      	movs	r2, #2
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 80014a4:	0021      	movs	r1, r4
 80014a6:	187b      	adds	r3, r7, r1
 80014a8:	2208      	movs	r2, #8
 80014aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	187b      	adds	r3, r7, r1
 80014ae:	2202      	movs	r2, #2
 80014b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	187b      	adds	r3, r7, r1
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	187b      	adds	r3, r7, r1
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80014be:	187b      	adds	r3, r7, r1
 80014c0:	2202      	movs	r2, #2
 80014c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 80014c4:	187b      	adds	r3, r7, r1
 80014c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001530 <HAL_TIM_MspPostInit+0xc8>)
 80014c8:	0019      	movs	r1, r3
 80014ca:	0010      	movs	r0, r2
 80014cc:	f001 f822 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80014d0:	e027      	b.n	8001522 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a17      	ldr	r2, [pc, #92]	@ (8001534 <HAL_TIM_MspPostInit+0xcc>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d122      	bne.n	8001522 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014dc:	4b13      	ldr	r3, [pc, #76]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 80014de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 80014e2:	2102      	movs	r1, #2
 80014e4:	430a      	orrs	r2, r1
 80014e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80014e8:	4b10      	ldr	r3, [pc, #64]	@ (800152c <HAL_TIM_MspPostInit+0xc4>)
 80014ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ec:	2202      	movs	r2, #2
 80014ee:	4013      	ands	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 80014f4:	2114      	movs	r1, #20
 80014f6:	187b      	adds	r3, r7, r1
 80014f8:	22e0      	movs	r2, #224	@ 0xe0
 80014fa:	0092      	lsls	r2, r2, #2
 80014fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	187b      	adds	r3, r7, r1
 8001500:	2202      	movs	r2, #2
 8001502:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	187b      	adds	r3, r7, r1
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	187b      	adds	r3, r7, r1
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	2209      	movs	r2, #9
 8001514:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	187b      	adds	r3, r7, r1
 8001518:	4a05      	ldr	r2, [pc, #20]	@ (8001530 <HAL_TIM_MspPostInit+0xc8>)
 800151a:	0019      	movs	r1, r3
 800151c:	0010      	movs	r0, r2
 800151e:	f000 fff9 	bl	8002514 <HAL_GPIO_Init>
}
 8001522:	46c0      	nop			@ (mov r8, r8)
 8001524:	46bd      	mov	sp, r7
 8001526:	b00b      	add	sp, #44	@ 0x2c
 8001528:	bd90      	pop	{r4, r7, pc}
 800152a:	46c0      	nop			@ (mov r8, r8)
 800152c:	40021000 	.word	0x40021000
 8001530:	50000400 	.word	0x50000400
 8001534:	40000800 	.word	0x40000800

08001538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b09f      	sub	sp, #124	@ 0x7c
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	2364      	movs	r3, #100	@ 0x64
 8001542:	18fb      	adds	r3, r7, r3
 8001544:	0018      	movs	r0, r3
 8001546:	2314      	movs	r3, #20
 8001548:	001a      	movs	r2, r3
 800154a:	2100      	movs	r1, #0
 800154c:	f00b fbe8 	bl	800cd20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001550:	2418      	movs	r4, #24
 8001552:	193b      	adds	r3, r7, r4
 8001554:	0018      	movs	r0, r3
 8001556:	234c      	movs	r3, #76	@ 0x4c
 8001558:	001a      	movs	r2, r3
 800155a:	2100      	movs	r1, #0
 800155c:	f00b fbe0 	bl	800cd20 <memset>
  if(huart->Instance==USART2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a56      	ldr	r2, [pc, #344]	@ (80016c0 <HAL_UART_MspInit+0x188>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d170      	bne.n	800164c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800156a:	193b      	adds	r3, r7, r4
 800156c:	2202      	movs	r2, #2
 800156e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001570:	193b      	adds	r3, r7, r4
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001576:	193b      	adds	r3, r7, r4
 8001578:	0018      	movs	r0, r3
 800157a:	f003 fdc5 	bl	8005108 <HAL_RCCEx_PeriphCLKConfig>
 800157e:	1e03      	subs	r3, r0, #0
 8001580:	d001      	beq.n	8001586 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001582:	f7ff fdd7 	bl	8001134 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001586:	4b4f      	ldr	r3, [pc, #316]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001588:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800158a:	4b4e      	ldr	r3, [pc, #312]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 800158c:	2180      	movs	r1, #128	@ 0x80
 800158e:	0289      	lsls	r1, r1, #10
 8001590:	430a      	orrs	r2, r1
 8001592:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001594:	4b4b      	ldr	r3, [pc, #300]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001596:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	029b      	lsls	r3, r3, #10
 800159c:	4013      	ands	r3, r2
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	4b48      	ldr	r3, [pc, #288]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 80015a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a6:	4b47      	ldr	r3, [pc, #284]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 80015a8:	2101      	movs	r1, #1
 80015aa:	430a      	orrs	r2, r1
 80015ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80015ae:	4b45      	ldr	r3, [pc, #276]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 80015b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015b2:	2201      	movs	r2, #1
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ba:	2164      	movs	r1, #100	@ 0x64
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	220c      	movs	r2, #12
 80015c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	2202      	movs	r2, #2
 80015c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	187b      	adds	r3, r7, r1
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2201      	movs	r2, #1
 80015d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	187a      	adds	r2, r7, r1
 80015dc:	23a0      	movs	r3, #160	@ 0xa0
 80015de:	05db      	lsls	r3, r3, #23
 80015e0:	0011      	movs	r1, r2
 80015e2:	0018      	movs	r0, r3
 80015e4:	f000 ff96 	bl	8002514 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80015e8:	4b37      	ldr	r3, [pc, #220]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 80015ea:	4a38      	ldr	r2, [pc, #224]	@ (80016cc <HAL_UART_MspInit+0x194>)
 80015ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80015ee:	4b36      	ldr	r3, [pc, #216]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 80015f0:	2235      	movs	r2, #53	@ 0x35
 80015f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015f4:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 80015f6:	2210      	movs	r2, #16
 80015f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015fa:	4b33      	ldr	r3, [pc, #204]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001600:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001606:	4b30      	ldr	r3, [pc, #192]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800160c:	4b2e      	ldr	r3, [pc, #184]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 800160e:	2200      	movs	r2, #0
 8001610:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001612:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001614:	2200      	movs	r2, #0
 8001616:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001618:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 800161a:	2200      	movs	r2, #0
 800161c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800161e:	4b2a      	ldr	r3, [pc, #168]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001620:	0018      	movs	r0, r3
 8001622:	f000 faff 	bl	8001c24 <HAL_DMA_Init>
 8001626:	1e03      	subs	r3, r0, #0
 8001628:	d001      	beq.n	800162e <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800162a:	f7ff fd83 	bl	8001134 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a25      	ldr	r2, [pc, #148]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001632:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001634:	4b24      	ldr	r3, [pc, #144]	@ (80016c8 <HAL_UART_MspInit+0x190>)
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	201c      	movs	r0, #28
 8001640:	f000 fabe 	bl	8001bc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8001644:	201c      	movs	r0, #28
 8001646:	f000 fad0 	bl	8001bea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 800164a:	e035      	b.n	80016b8 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a1f      	ldr	r2, [pc, #124]	@ (80016d0 <HAL_UART_MspInit+0x198>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d130      	bne.n	80016b8 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001658:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 800165c:	2180      	movs	r1, #128	@ 0x80
 800165e:	0309      	lsls	r1, r1, #12
 8001660:	430a      	orrs	r2, r1
 8001662:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001664:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001666:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001668:	2380      	movs	r3, #128	@ 0x80
 800166a:	031b      	lsls	r3, r3, #12
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001674:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001676:	4b13      	ldr	r3, [pc, #76]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001678:	2101      	movs	r1, #1
 800167a:	430a      	orrs	r2, r1
 800167c:	635a      	str	r2, [r3, #52]	@ 0x34
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_UART_MspInit+0x18c>)
 8001680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001682:	2201      	movs	r2, #1
 8001684:	4013      	ands	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800168a:	2164      	movs	r1, #100	@ 0x64
 800168c:	187b      	adds	r3, r7, r1
 800168e:	2203      	movs	r2, #3
 8001690:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001692:	187b      	adds	r3, r7, r1
 8001694:	2202      	movs	r2, #2
 8001696:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	187b      	adds	r3, r7, r1
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	187b      	adds	r3, r7, r1
 80016a0:	2200      	movs	r2, #0
 80016a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80016a4:	187b      	adds	r3, r7, r1
 80016a6:	2204      	movs	r2, #4
 80016a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016aa:	187a      	adds	r2, r7, r1
 80016ac:	23a0      	movs	r3, #160	@ 0xa0
 80016ae:	05db      	lsls	r3, r3, #23
 80016b0:	0011      	movs	r1, r2
 80016b2:	0018      	movs	r0, r3
 80016b4:	f000 ff2e 	bl	8002514 <HAL_GPIO_Init>
}
 80016b8:	46c0      	nop			@ (mov r8, r8)
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b01f      	add	sp, #124	@ 0x7c
 80016be:	bd90      	pop	{r4, r7, pc}
 80016c0:	40004400 	.word	0x40004400
 80016c4:	40021000 	.word	0x40021000
 80016c8:	20000580 	.word	0x20000580
 80016cc:	40020030 	.word	0x40020030
 80016d0:	40004c00 	.word	0x40004c00

080016d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	e7fd      	b.n	80016d8 <NMI_Handler+0x4>

080016dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e0:	46c0      	nop			@ (mov r8, r8)
 80016e2:	e7fd      	b.n	80016e0 <HardFault_Handler+0x4>

080016e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016e8:	46c0      	nop			@ (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	breathe_LED();
 80016fc:	f7ff f946 	bl	800098c <breathe_LED>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001700:	f000 f980 	bl	8001a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001704:	46c0      	nop			@ (mov r8, r8)
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <USB_UCPD1_2_IRQHandler+0x14>)
 8001712:	0018      	movs	r0, r3
 8001714:	f001 fbae 	bl	8002e74 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8001718:	46c0      	nop			@ (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	20001ad4 	.word	0x20001ad4

08001724 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001728:	4b03      	ldr	r3, [pc, #12]	@ (8001738 <DMA1_Channel2_3_IRQHandler+0x14>)
 800172a:	0018      	movs	r0, r3
 800172c:	f000 fbee 	bl	8001f0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	20000580 	.word	0x20000580

0800173c <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001740:	4b03      	ldr	r3, [pc, #12]	@ (8001750 <USART2_LPUART2_IRQHandler+0x14>)
 8001742:	0018      	movs	r0, r3
 8001744:	f005 f83a 	bl	80067bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8001748:	46c0      	nop			@ (mov r8, r8)
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	20000458 	.word	0x20000458

08001754 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  return 1;
 8001758:	2301      	movs	r3, #1
}
 800175a:	0018      	movs	r0, r3
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <_kill>:

int _kill(int pid, int sig)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800176a:	f00b fb8f 	bl	800ce8c <__errno>
 800176e:	0003      	movs	r3, r0
 8001770:	2216      	movs	r2, #22
 8001772:	601a      	str	r2, [r3, #0]
  return -1;
 8001774:	2301      	movs	r3, #1
 8001776:	425b      	negs	r3, r3
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b002      	add	sp, #8
 800177e:	bd80      	pop	{r7, pc}

08001780 <_exit>:

void _exit (int status)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001788:	2301      	movs	r3, #1
 800178a:	425a      	negs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0011      	movs	r1, r2
 8001790:	0018      	movs	r0, r3
 8001792:	f7ff ffe5 	bl	8001760 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001796:	46c0      	nop			@ (mov r8, r8)
 8001798:	e7fd      	b.n	8001796 <_exit+0x16>

0800179a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e00a      	b.n	80017c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ac:	e000      	b.n	80017b0 <_read+0x16>
 80017ae:	bf00      	nop
 80017b0:	0001      	movs	r1, r0
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	60ba      	str	r2, [r7, #8]
 80017b8:	b2ca      	uxtb	r2, r1
 80017ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	dbf0      	blt.n	80017ac <_read+0x12>
  }

  return len;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	0018      	movs	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b006      	add	sp, #24
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	e009      	b.n	80017fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	60ba      	str	r2, [r7, #8]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	0018      	movs	r0, r3
 80017f0:	e000      	b.n	80017f4 <_write+0x20>
 80017f2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	3301      	adds	r3, #1
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	429a      	cmp	r2, r3
 8001800:	dbf1      	blt.n	80017e6 <_write+0x12>
  }
  return len;
 8001802:	687b      	ldr	r3, [r7, #4]
}
 8001804:	0018      	movs	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	b006      	add	sp, #24
 800180a:	bd80      	pop	{r7, pc}

0800180c <_close>:

int _close(int file)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001814:	2301      	movs	r3, #1
 8001816:	425b      	negs	r3, r3
}
 8001818:	0018      	movs	r0, r3
 800181a:	46bd      	mov	sp, r7
 800181c:	b002      	add	sp, #8
 800181e:	bd80      	pop	{r7, pc}

08001820 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	2280      	movs	r2, #128	@ 0x80
 800182e:	0192      	lsls	r2, r2, #6
 8001830:	605a      	str	r2, [r3, #4]
  return 0;
 8001832:	2300      	movs	r3, #0
}
 8001834:	0018      	movs	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	b002      	add	sp, #8
 800183a:	bd80      	pop	{r7, pc}

0800183c <_isatty>:

int _isatty(int file)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001844:	2301      	movs	r3, #1
}
 8001846:	0018      	movs	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	b002      	add	sp, #8
 800184c:	bd80      	pop	{r7, pc}

0800184e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b084      	sub	sp, #16
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	0018      	movs	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	b004      	add	sp, #16
 8001862:	bd80      	pop	{r7, pc}

08001864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800186c:	4a14      	ldr	r2, [pc, #80]	@ (80018c0 <_sbrk+0x5c>)
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <_sbrk+0x60>)
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001878:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <_sbrk+0x64>)
 8001882:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <_sbrk+0x68>)
 8001884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	18d3      	adds	r3, r2, r3
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	429a      	cmp	r2, r3
 8001892:	d207      	bcs.n	80018a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001894:	f00b fafa 	bl	800ce8c <__errno>
 8001898:	0003      	movs	r3, r0
 800189a:	220c      	movs	r2, #12
 800189c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189e:	2301      	movs	r3, #1
 80018a0:	425b      	negs	r3, r3
 80018a2:	e009      	b.n	80018b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a4:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <_sbrk+0x64>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	18d2      	adds	r2, r2, r3
 80018b2:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <_sbrk+0x64>)
 80018b4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80018b6:	68fb      	ldr	r3, [r7, #12]
}
 80018b8:	0018      	movs	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	b006      	add	sp, #24
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20024000 	.word	0x20024000
 80018c4:	00000400 	.word	0x00000400
 80018c8:	200005ec 	.word	0x200005ec
 80018cc:	20002120 	.word	0x20002120

080018d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d4:	46c0      	nop			@ (mov r8, r8)
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018dc:	480d      	ldr	r0, [pc, #52]	@ (8001914 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80018e0:	f7ff fff6 	bl	80018d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e4:	480c      	ldr	r0, [pc, #48]	@ (8001918 <LoopForever+0x6>)
  ldr r1, =_edata
 80018e6:	490d      	ldr	r1, [pc, #52]	@ (800191c <LoopForever+0xa>)
  ldr r2, =_sidata
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <LoopForever+0xe>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018ec:	e002      	b.n	80018f4 <LoopCopyDataInit>

080018ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f2:	3304      	adds	r3, #4

080018f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f8:	d3f9      	bcc.n	80018ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001928 <LoopForever+0x16>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001900:	e001      	b.n	8001906 <LoopFillZerobss>

08001902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001904:	3204      	adds	r2, #4

08001906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001908:	d3fb      	bcc.n	8001902 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800190a:	f00b fac5 	bl	800ce98 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800190e:	f7ff f87d 	bl	8000a0c <main>

08001912 <LoopForever>:

LoopForever:
  b LoopForever
 8001912:	e7fe      	b.n	8001912 <LoopForever>
  ldr   r0, =_estack
 8001914:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001920:	0800dfe0 	.word	0x0800dfe0
  ldr r2, =_sbss
 8001924:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001928:	20002120 	.word	0x20002120

0800192c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC1_COMP_IRQHandler>
	...

08001930 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <HAL_Init+0x3c>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <HAL_Init+0x3c>)
 8001942:	2180      	movs	r1, #128	@ 0x80
 8001944:	0049      	lsls	r1, r1, #1
 8001946:	430a      	orrs	r2, r1
 8001948:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800194a:	2003      	movs	r0, #3
 800194c:	f000 f810 	bl	8001970 <HAL_InitTick>
 8001950:	1e03      	subs	r3, r0, #0
 8001952:	d003      	beq.n	800195c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001954:	1dfb      	adds	r3, r7, #7
 8001956:	2201      	movs	r2, #1
 8001958:	701a      	strb	r2, [r3, #0]
 800195a:	e001      	b.n	8001960 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800195c:	f7ff fbf0 	bl	8001140 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001960:	1dfb      	adds	r3, r7, #7
 8001962:	781b      	ldrb	r3, [r3, #0]
}
 8001964:	0018      	movs	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	b002      	add	sp, #8
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40022000 	.word	0x40022000

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001978:	230f      	movs	r3, #15
 800197a:	18fb      	adds	r3, r7, r3
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001980:	4b1d      	ldr	r3, [pc, #116]	@ (80019f8 <HAL_InitTick+0x88>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d02b      	beq.n	80019e0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001988:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <HAL_InitTick+0x8c>)
 800198a:	681c      	ldr	r4, [r3, #0]
 800198c:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <HAL_InitTick+0x88>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	0019      	movs	r1, r3
 8001992:	23fa      	movs	r3, #250	@ 0xfa
 8001994:	0098      	lsls	r0, r3, #2
 8001996:	f7fe fbd1 	bl	800013c <__udivsi3>
 800199a:	0003      	movs	r3, r0
 800199c:	0019      	movs	r1, r3
 800199e:	0020      	movs	r0, r4
 80019a0:	f7fe fbcc 	bl	800013c <__udivsi3>
 80019a4:	0003      	movs	r3, r0
 80019a6:	0018      	movs	r0, r3
 80019a8:	f000 f92f 	bl	8001c0a <HAL_SYSTICK_Config>
 80019ac:	1e03      	subs	r3, r0, #0
 80019ae:	d112      	bne.n	80019d6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b03      	cmp	r3, #3
 80019b4:	d80a      	bhi.n	80019cc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	2301      	movs	r3, #1
 80019ba:	425b      	negs	r3, r3
 80019bc:	2200      	movs	r2, #0
 80019be:	0018      	movs	r0, r3
 80019c0:	f000 f8fe 	bl	8001bc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <HAL_InitTick+0x90>)
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	e00d      	b.n	80019e8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80019cc:	230f      	movs	r3, #15
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]
 80019d4:	e008      	b.n	80019e8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019d6:	230f      	movs	r3, #15
 80019d8:	18fb      	adds	r3, r7, r3
 80019da:	2201      	movs	r2, #1
 80019dc:	701a      	strb	r2, [r3, #0]
 80019de:	e003      	b.n	80019e8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019e0:	230f      	movs	r3, #15
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80019e8:	230f      	movs	r3, #15
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	781b      	ldrb	r3, [r3, #0]
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b005      	add	sp, #20
 80019f4:	bd90      	pop	{r4, r7, pc}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	2000001c 	.word	0x2000001c
 80019fc:	20000014 	.word	0x20000014
 8001a00:	20000018 	.word	0x20000018

08001a04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a08:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <HAL_IncTick+0x1c>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	001a      	movs	r2, r3
 8001a0e:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	18d2      	adds	r2, r2, r3
 8001a14:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a16:	601a      	str	r2, [r3, #0]
}
 8001a18:	46c0      	nop			@ (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			@ (mov r8, r8)
 8001a20:	2000001c 	.word	0x2000001c
 8001a24:	200005f0 	.word	0x200005f0

08001a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a2c:	4b02      	ldr	r3, [pc, #8]	@ (8001a38 <HAL_GetTick+0x10>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	0018      	movs	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	46c0      	nop			@ (mov r8, r8)
 8001a38:	200005f0 	.word	0x200005f0

08001a3c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a06      	ldr	r2, [pc, #24]	@ (8001a64 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	4b04      	ldr	r3, [pc, #16]	@ (8001a60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	430a      	orrs	r2, r1
 8001a54:	601a      	str	r2, [r3, #0]
}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b002      	add	sp, #8
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	40010000 	.word	0x40010000
 8001a64:	fffff9ff 	.word	0xfffff9ff

08001a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	0002      	movs	r2, r0
 8001a70:	1dfb      	adds	r3, r7, #7
 8001a72:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	1dfb      	adds	r3, r7, #7
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a7a:	d809      	bhi.n	8001a90 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7c:	1dfb      	adds	r3, r7, #7
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	001a      	movs	r2, r3
 8001a82:	231f      	movs	r3, #31
 8001a84:	401a      	ands	r2, r3
 8001a86:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <__NVIC_EnableIRQ+0x30>)
 8001a88:	2101      	movs	r1, #1
 8001a8a:	4091      	lsls	r1, r2
 8001a8c:	000a      	movs	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001a90:	46c0      	nop			@ (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b002      	add	sp, #8
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	e000e100 	.word	0xe000e100

08001a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a9c:	b590      	push	{r4, r7, lr}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	6039      	str	r1, [r7, #0]
 8001aa6:	1dfb      	adds	r3, r7, #7
 8001aa8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001aaa:	1dfb      	adds	r3, r7, #7
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ab0:	d828      	bhi.n	8001b04 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b70 <__NVIC_SetPriority+0xd4>)
 8001ab4:	1dfb      	adds	r3, r7, #7
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	089b      	lsrs	r3, r3, #2
 8001abc:	33c0      	adds	r3, #192	@ 0xc0
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	589b      	ldr	r3, [r3, r2]
 8001ac2:	1dfa      	adds	r2, r7, #7
 8001ac4:	7812      	ldrb	r2, [r2, #0]
 8001ac6:	0011      	movs	r1, r2
 8001ac8:	2203      	movs	r2, #3
 8001aca:	400a      	ands	r2, r1
 8001acc:	00d2      	lsls	r2, r2, #3
 8001ace:	21ff      	movs	r1, #255	@ 0xff
 8001ad0:	4091      	lsls	r1, r2
 8001ad2:	000a      	movs	r2, r1
 8001ad4:	43d2      	mvns	r2, r2
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	019b      	lsls	r3, r3, #6
 8001ade:	22ff      	movs	r2, #255	@ 0xff
 8001ae0:	401a      	ands	r2, r3
 8001ae2:	1dfb      	adds	r3, r7, #7
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	2303      	movs	r3, #3
 8001aea:	4003      	ands	r3, r0
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001af0:	481f      	ldr	r0, [pc, #124]	@ (8001b70 <__NVIC_SetPriority+0xd4>)
 8001af2:	1dfb      	adds	r3, r7, #7
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	089b      	lsrs	r3, r3, #2
 8001afa:	430a      	orrs	r2, r1
 8001afc:	33c0      	adds	r3, #192	@ 0xc0
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b02:	e031      	b.n	8001b68 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b04:	4a1b      	ldr	r2, [pc, #108]	@ (8001b74 <__NVIC_SetPriority+0xd8>)
 8001b06:	1dfb      	adds	r3, r7, #7
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	230f      	movs	r3, #15
 8001b0e:	400b      	ands	r3, r1
 8001b10:	3b08      	subs	r3, #8
 8001b12:	089b      	lsrs	r3, r3, #2
 8001b14:	3306      	adds	r3, #6
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	18d3      	adds	r3, r2, r3
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	1dfa      	adds	r2, r7, #7
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	0011      	movs	r1, r2
 8001b24:	2203      	movs	r2, #3
 8001b26:	400a      	ands	r2, r1
 8001b28:	00d2      	lsls	r2, r2, #3
 8001b2a:	21ff      	movs	r1, #255	@ 0xff
 8001b2c:	4091      	lsls	r1, r2
 8001b2e:	000a      	movs	r2, r1
 8001b30:	43d2      	mvns	r2, r2
 8001b32:	401a      	ands	r2, r3
 8001b34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	019b      	lsls	r3, r3, #6
 8001b3a:	22ff      	movs	r2, #255	@ 0xff
 8001b3c:	401a      	ands	r2, r3
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	0018      	movs	r0, r3
 8001b44:	2303      	movs	r3, #3
 8001b46:	4003      	ands	r3, r0
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b4c:	4809      	ldr	r0, [pc, #36]	@ (8001b74 <__NVIC_SetPriority+0xd8>)
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	001c      	movs	r4, r3
 8001b54:	230f      	movs	r3, #15
 8001b56:	4023      	ands	r3, r4
 8001b58:	3b08      	subs	r3, #8
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	3306      	adds	r3, #6
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	18c3      	adds	r3, r0, r3
 8001b64:	3304      	adds	r3, #4
 8001b66:	601a      	str	r2, [r3, #0]
}
 8001b68:	46c0      	nop			@ (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b003      	add	sp, #12
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	e000e100 	.word	0xe000e100
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	1e5a      	subs	r2, r3, #1
 8001b84:	2380      	movs	r3, #128	@ 0x80
 8001b86:	045b      	lsls	r3, r3, #17
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d301      	bcc.n	8001b90 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e010      	b.n	8001bb2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b90:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <SysTick_Config+0x44>)
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	3a01      	subs	r2, #1
 8001b96:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b98:	2301      	movs	r3, #1
 8001b9a:	425b      	negs	r3, r3
 8001b9c:	2103      	movs	r1, #3
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7ff ff7c 	bl	8001a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <SysTick_Config+0x44>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001baa:	4b04      	ldr	r3, [pc, #16]	@ (8001bbc <SysTick_Config+0x44>)
 8001bac:	2207      	movs	r2, #7
 8001bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	b002      	add	sp, #8
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	e000e010 	.word	0xe000e010

08001bc0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60b9      	str	r1, [r7, #8]
 8001bc8:	607a      	str	r2, [r7, #4]
 8001bca:	210f      	movs	r1, #15
 8001bcc:	187b      	adds	r3, r7, r1
 8001bce:	1c02      	adds	r2, r0, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001bd2:	68ba      	ldr	r2, [r7, #8]
 8001bd4:	187b      	adds	r3, r7, r1
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	b25b      	sxtb	r3, r3
 8001bda:	0011      	movs	r1, r2
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f7ff ff5d 	bl	8001a9c <__NVIC_SetPriority>
}
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b004      	add	sp, #16
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	0002      	movs	r2, r0
 8001bf2:	1dfb      	adds	r3, r7, #7
 8001bf4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf6:	1dfb      	adds	r3, r7, #7
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	b25b      	sxtb	r3, r3
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	f7ff ff33 	bl	8001a68 <__NVIC_EnableIRQ>
}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	46bd      	mov	sp, r7
 8001c06:	b002      	add	sp, #8
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7ff ffaf 	bl	8001b78 <SysTick_Config>
 8001c1a:	0003      	movs	r3, r0
}
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b002      	add	sp, #8
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e091      	b.n	8001d5a <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	001a      	movs	r2, r3
 8001c3c:	4b49      	ldr	r3, [pc, #292]	@ (8001d64 <HAL_DMA_Init+0x140>)
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d810      	bhi.n	8001c64 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a48      	ldr	r2, [pc, #288]	@ (8001d68 <HAL_DMA_Init+0x144>)
 8001c48:	4694      	mov	ip, r2
 8001c4a:	4463      	add	r3, ip
 8001c4c:	2114      	movs	r1, #20
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f7fe fa74 	bl	800013c <__udivsi3>
 8001c54:	0003      	movs	r3, r0
 8001c56:	009a      	lsls	r2, r3, #2
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a43      	ldr	r2, [pc, #268]	@ (8001d6c <HAL_DMA_Init+0x148>)
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c62:	e00f      	b.n	8001c84 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a41      	ldr	r2, [pc, #260]	@ (8001d70 <HAL_DMA_Init+0x14c>)
 8001c6a:	4694      	mov	ip, r2
 8001c6c:	4463      	add	r3, ip
 8001c6e:	2114      	movs	r1, #20
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7fe fa63 	bl	800013c <__udivsi3>
 8001c76:	0003      	movs	r3, r0
 8001c78:	009a      	lsls	r2, r3, #2
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a3c      	ldr	r2, [pc, #240]	@ (8001d74 <HAL_DMA_Init+0x150>)
 8001c82:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2225      	movs	r2, #37	@ 0x25
 8001c88:	2102      	movs	r1, #2
 8001c8a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4938      	ldr	r1, [pc, #224]	@ (8001d78 <HAL_DMA_Init+0x154>)
 8001c98:	400a      	ands	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6819      	ldr	r1, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	431a      	orrs	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f000 f9dd 	bl	8002094 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	2380      	movs	r3, #128	@ 0x80
 8001ce0:	01db      	lsls	r3, r3, #7
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d102      	bne.n	8001cec <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cf4:	217f      	movs	r1, #127	@ 0x7f
 8001cf6:	400a      	ands	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d02:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d011      	beq.n	8001d30 <HAL_DMA_Init+0x10c>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d80d      	bhi.n	8001d30 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	0018      	movs	r0, r3
 8001d18:	f000 fa06 	bl	8002128 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	e008      	b.n	8001d42 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2225      	movs	r2, #37	@ 0x25
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2224      	movs	r2, #36	@ 0x24
 8001d54:	2100      	movs	r1, #0
 8001d56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	b002      	add	sp, #8
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			@ (mov r8, r8)
 8001d64:	40020407 	.word	0x40020407
 8001d68:	bffdfff8 	.word	0xbffdfff8
 8001d6c:	40020000 	.word	0x40020000
 8001d70:	bffdfbf8 	.word	0xbffdfbf8
 8001d74:	40020400 	.word	0x40020400
 8001d78:	ffff800f 	.word	0xffff800f

08001d7c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e04f      	b.n	8001e2e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2225      	movs	r2, #37	@ 0x25
 8001d92:	5c9b      	ldrb	r3, [r3, r2]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d008      	beq.n	8001dac <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2224      	movs	r2, #36	@ 0x24
 8001da4:	2100      	movs	r1, #0
 8001da6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e040      	b.n	8001e2e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	210e      	movs	r1, #14
 8001db8:	438a      	bics	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dc6:	491c      	ldr	r1, [pc, #112]	@ (8001e38 <HAL_DMA_Abort+0xbc>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	438a      	bics	r2, r1
 8001dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de0:	221c      	movs	r2, #28
 8001de2:	401a      	ands	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	2101      	movs	r1, #1
 8001dea:	4091      	lsls	r1, r2
 8001dec:	000a      	movs	r2, r1
 8001dee:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001df8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00c      	beq.n	8001e1c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	490a      	ldr	r1, [pc, #40]	@ (8001e38 <HAL_DMA_Abort+0xbc>)
 8001e0e:	400a      	ands	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2225      	movs	r2, #37	@ 0x25
 8001e20:	2101      	movs	r1, #1
 8001e22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2224      	movs	r2, #36	@ 0x24
 8001e28:	2100      	movs	r1, #0
 8001e2a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	0018      	movs	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b002      	add	sp, #8
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			@ (mov r8, r8)
 8001e38:	fffffeff 	.word	0xfffffeff

08001e3c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e44:	210f      	movs	r1, #15
 8001e46:	187b      	adds	r3, r7, r1
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2225      	movs	r2, #37	@ 0x25
 8001e50:	5c9b      	ldrb	r3, [r3, r2]
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d006      	beq.n	8001e66 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e5e:	187b      	adds	r3, r7, r1
 8001e60:	2201      	movs	r2, #1
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	e048      	b.n	8001ef8 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	210e      	movs	r1, #14
 8001e72:	438a      	bics	r2, r1
 8001e74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2101      	movs	r1, #1
 8001e82:	438a      	bics	r2, r1
 8001e84:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e90:	491d      	ldr	r1, [pc, #116]	@ (8001f08 <HAL_DMA_Abort_IT+0xcc>)
 8001e92:	400a      	ands	r2, r1
 8001e94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	221c      	movs	r2, #28
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	4091      	lsls	r1, r2
 8001ea6:	000a      	movs	r2, r1
 8001ea8:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001eb2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00c      	beq.n	8001ed6 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec6:	4910      	ldr	r1, [pc, #64]	@ (8001f08 <HAL_DMA_Abort_IT+0xcc>)
 8001ec8:	400a      	ands	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ed4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2225      	movs	r2, #37	@ 0x25
 8001eda:	2101      	movs	r1, #1
 8001edc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2224      	movs	r2, #36	@ 0x24
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d004      	beq.n	8001ef8 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	0010      	movs	r0, r2
 8001ef6:	4798      	blx	r3
    }
  }
  return status;
 8001ef8:	230f      	movs	r3, #15
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	781b      	ldrb	r3, [r3, #0]
}
 8001efe:	0018      	movs	r0, r3
 8001f00:	46bd      	mov	sp, r7
 8001f02:	b004      	add	sp, #16
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	46c0      	nop			@ (mov r8, r8)
 8001f08:	fffffeff 	.word	0xfffffeff

08001f0c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f28:	221c      	movs	r2, #28
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2204      	movs	r2, #4
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	0013      	movs	r3, r2
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	4013      	ands	r3, r2
 8001f36:	d026      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x7a>
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d022      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2220      	movs	r2, #32
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d107      	bne.n	8001f5c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2104      	movs	r1, #4
 8001f58:	438a      	bics	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f60:	221c      	movs	r2, #28
 8001f62:	401a      	ands	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f68:	2104      	movs	r1, #4
 8001f6a:	4091      	lsls	r1, r2
 8001f6c:	000a      	movs	r2, r1
 8001f6e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d100      	bne.n	8001f7a <HAL_DMA_IRQHandler+0x6e>
 8001f78:	e080      	b.n	800207c <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	0010      	movs	r0, r2
 8001f82:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001f84:	e07a      	b.n	800207c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	221c      	movs	r2, #28
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2202      	movs	r2, #2
 8001f90:	409a      	lsls	r2, r3
 8001f92:	0013      	movs	r3, r2
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4013      	ands	r3, r2
 8001f98:	d03c      	beq.n	8002014 <HAL_DMA_IRQHandler+0x108>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d038      	beq.n	8002014 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	4013      	ands	r3, r2
 8001fac:	d10b      	bne.n	8001fc6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	210a      	movs	r1, #10
 8001fba:	438a      	bics	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2225      	movs	r2, #37	@ 0x25
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	001a      	movs	r2, r3
 8001fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8002088 <HAL_DMA_IRQHandler+0x17c>)
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d909      	bls.n	8001fe6 <HAL_DMA_IRQHandler+0xda>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd6:	221c      	movs	r2, #28
 8001fd8:	401a      	ands	r2, r3
 8001fda:	4b2c      	ldr	r3, [pc, #176]	@ (800208c <HAL_DMA_IRQHandler+0x180>)
 8001fdc:	2102      	movs	r1, #2
 8001fde:	4091      	lsls	r1, r2
 8001fe0:	000a      	movs	r2, r1
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	e008      	b.n	8001ff8 <HAL_DMA_IRQHandler+0xec>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	221c      	movs	r2, #28
 8001fec:	401a      	ands	r2, r3
 8001fee:	4b28      	ldr	r3, [pc, #160]	@ (8002090 <HAL_DMA_IRQHandler+0x184>)
 8001ff0:	2102      	movs	r1, #2
 8001ff2:	4091      	lsls	r1, r2
 8001ff4:	000a      	movs	r2, r1
 8001ff6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2224      	movs	r2, #36	@ 0x24
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	2b00      	cmp	r3, #0
 8002006:	d039      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	0010      	movs	r0, r2
 8002010:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002012:	e033      	b.n	800207c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002018:	221c      	movs	r2, #28
 800201a:	4013      	ands	r3, r2
 800201c:	2208      	movs	r2, #8
 800201e:	409a      	lsls	r2, r3
 8002020:	0013      	movs	r3, r2
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4013      	ands	r3, r2
 8002026:	d02a      	beq.n	800207e <HAL_DMA_IRQHandler+0x172>
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2208      	movs	r2, #8
 800202c:	4013      	ands	r3, r2
 800202e:	d026      	beq.n	800207e <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	210e      	movs	r1, #14
 800203c:	438a      	bics	r2, r1
 800203e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002044:	221c      	movs	r2, #28
 8002046:	401a      	ands	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	2101      	movs	r1, #1
 800204e:	4091      	lsls	r1, r2
 8002050:	000a      	movs	r2, r1
 8002052:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2225      	movs	r2, #37	@ 0x25
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2224      	movs	r2, #36	@ 0x24
 8002066:	2100      	movs	r1, #0
 8002068:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800206e:	2b00      	cmp	r3, #0
 8002070:	d005      	beq.n	800207e <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	0010      	movs	r0, r2
 800207a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800207c:	46c0      	nop			@ (mov r8, r8)
 800207e:	46c0      	nop			@ (mov r8, r8)
}
 8002080:	46bd      	mov	sp, r7
 8002082:	b004      	add	sp, #16
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			@ (mov r8, r8)
 8002088:	40020080 	.word	0x40020080
 800208c:	40020400 	.word	0x40020400
 8002090:	40020000 	.word	0x40020000

08002094 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	001a      	movs	r2, r3
 80020a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002118 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d814      	bhi.n	80020d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4a1a      	ldr	r2, [pc, #104]	@ (800211c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80020b2:	189a      	adds	r2, r3, r2
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	001a      	movs	r2, r3
 80020be:	23ff      	movs	r3, #255	@ 0xff
 80020c0:	4013      	ands	r3, r2
 80020c2:	3b08      	subs	r3, #8
 80020c4:	2114      	movs	r1, #20
 80020c6:	0018      	movs	r0, r3
 80020c8:	f7fe f838 	bl	800013c <__udivsi3>
 80020cc:	0003      	movs	r3, r0
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	e014      	b.n	80020fc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4a11      	ldr	r2, [pc, #68]	@ (8002120 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80020dc:	189a      	adds	r2, r3, r2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	001a      	movs	r2, r3
 80020e8:	23ff      	movs	r3, #255	@ 0xff
 80020ea:	4013      	ands	r3, r2
 80020ec:	3b08      	subs	r3, #8
 80020ee:	2114      	movs	r1, #20
 80020f0:	0018      	movs	r0, r3
 80020f2:	f7fe f823 	bl	800013c <__udivsi3>
 80020f6:	0003      	movs	r3, r0
 80020f8:	3307      	adds	r3, #7
 80020fa:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a09      	ldr	r2, [pc, #36]	@ (8002124 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8002100:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	221f      	movs	r2, #31
 8002106:	4013      	ands	r3, r2
 8002108:	2201      	movs	r2, #1
 800210a:	409a      	lsls	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002110:	46c0      	nop			@ (mov r8, r8)
 8002112:	46bd      	mov	sp, r7
 8002114:	b004      	add	sp, #16
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40020407 	.word	0x40020407
 800211c:	40020800 	.word	0x40020800
 8002120:	4002081c 	.word	0x4002081c
 8002124:	40020880 	.word	0x40020880

08002128 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	227f      	movs	r2, #127	@ 0x7f
 8002136:	4013      	ands	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a0a      	ldr	r2, [pc, #40]	@ (8002168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800213e:	4694      	mov	ip, r2
 8002140:	4463      	add	r3, ip
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	001a      	movs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a07      	ldr	r2, [pc, #28]	@ (800216c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800214e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	3b01      	subs	r3, #1
 8002154:	2203      	movs	r2, #3
 8002156:	4013      	ands	r3, r2
 8002158:	2201      	movs	r2, #1
 800215a:	409a      	lsls	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002160:	46c0      	nop			@ (mov r8, r8)
 8002162:	46bd      	mov	sp, r7
 8002164:	b004      	add	sp, #16
 8002166:	bd80      	pop	{r7, pc}
 8002168:	1000823f 	.word	0x1000823f
 800216c:	40020940 	.word	0x40020940

08002170 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e14e      	b.n	8002420 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	225c      	movs	r2, #92	@ 0x5c
 8002186:	5c9b      	ldrb	r3, [r3, r2]
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d107      	bne.n	800219e <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	225d      	movs	r2, #93	@ 0x5d
 8002192:	2100      	movs	r1, #0
 8002194:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0018      	movs	r0, r3
 800219a:	f7fe fff9 	bl	8001190 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	699a      	ldr	r2, [r3, #24]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2110      	movs	r1, #16
 80021aa:	438a      	bics	r2, r1
 80021ac:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021ae:	f7ff fc3b 	bl	8001a28 <HAL_GetTick>
 80021b2:	0003      	movs	r3, r0
 80021b4:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80021b6:	e012      	b.n	80021de <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80021b8:	f7ff fc36 	bl	8001a28 <HAL_GetTick>
 80021bc:	0002      	movs	r2, r0
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b0a      	cmp	r3, #10
 80021c4:	d90b      	bls.n	80021de <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ca:	2201      	movs	r2, #1
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	225c      	movs	r2, #92	@ 0x5c
 80021d6:	2103      	movs	r1, #3
 80021d8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e120      	b.n	8002420 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	2208      	movs	r2, #8
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d0e5      	beq.n	80021b8 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2101      	movs	r1, #1
 80021f8:	430a      	orrs	r2, r1
 80021fa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021fc:	f7ff fc14 	bl	8001a28 <HAL_GetTick>
 8002200:	0003      	movs	r3, r0
 8002202:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002204:	e012      	b.n	800222c <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002206:	f7ff fc0f 	bl	8001a28 <HAL_GetTick>
 800220a:	0002      	movs	r2, r0
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b0a      	cmp	r3, #10
 8002212:	d90b      	bls.n	800222c <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002218:	2201      	movs	r2, #1
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	225c      	movs	r2, #92	@ 0x5c
 8002224:	2103      	movs	r1, #3
 8002226:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e0f9      	b.n	8002420 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2201      	movs	r2, #1
 8002234:	4013      	ands	r3, r2
 8002236:	d0e6      	beq.n	8002206 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699a      	ldr	r2, [r3, #24]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2102      	movs	r1, #2
 8002244:	430a      	orrs	r2, r1
 8002246:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a76      	ldr	r2, [pc, #472]	@ (8002428 <HAL_FDCAN_Init+0x2b8>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d103      	bne.n	800225a <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002252:	4a76      	ldr	r2, [pc, #472]	@ (800242c <HAL_FDCAN_Init+0x2bc>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7c1b      	ldrb	r3, [r3, #16]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d108      	bne.n	8002274 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	699a      	ldr	r2, [r3, #24]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2140      	movs	r1, #64	@ 0x40
 800226e:	438a      	bics	r2, r1
 8002270:	619a      	str	r2, [r3, #24]
 8002272:	e007      	b.n	8002284 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699a      	ldr	r2, [r3, #24]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2140      	movs	r1, #64	@ 0x40
 8002280:	430a      	orrs	r2, r1
 8002282:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	7c5b      	ldrb	r3, [r3, #17]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d109      	bne.n	80022a0 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	699a      	ldr	r2, [r3, #24]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2180      	movs	r1, #128	@ 0x80
 8002298:	01c9      	lsls	r1, r1, #7
 800229a:	430a      	orrs	r2, r1
 800229c:	619a      	str	r2, [r3, #24]
 800229e:	e007      	b.n	80022b0 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	699a      	ldr	r2, [r3, #24]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4961      	ldr	r1, [pc, #388]	@ (8002430 <HAL_FDCAN_Init+0x2c0>)
 80022ac:	400a      	ands	r2, r1
 80022ae:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7c9b      	ldrb	r3, [r3, #18]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d108      	bne.n	80022ca <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699a      	ldr	r2, [r3, #24]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	495c      	ldr	r1, [pc, #368]	@ (8002434 <HAL_FDCAN_Init+0x2c4>)
 80022c4:	400a      	ands	r2, r1
 80022c6:	619a      	str	r2, [r3, #24]
 80022c8:	e008      	b.n	80022dc <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	699a      	ldr	r2, [r3, #24]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2180      	movs	r1, #128	@ 0x80
 80022d6:	0149      	lsls	r1, r1, #5
 80022d8:	430a      	orrs	r2, r1
 80022da:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	4a55      	ldr	r2, [pc, #340]	@ (8002438 <HAL_FDCAN_Init+0x2c8>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	0019      	movs	r1, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	21a4      	movs	r1, #164	@ 0xa4
 8002300:	438a      	bics	r2, r1
 8002302:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	691a      	ldr	r2, [r3, #16]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2110      	movs	r1, #16
 8002310:	438a      	bics	r2, r1
 8002312:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d108      	bne.n	800232e <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699a      	ldr	r2, [r3, #24]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2104      	movs	r1, #4
 8002328:	430a      	orrs	r2, r1
 800232a:	619a      	str	r2, [r3, #24]
 800232c:	e02c      	b.n	8002388 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d028      	beq.n	8002388 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2b02      	cmp	r3, #2
 800233c:	d01c      	beq.n	8002378 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	699a      	ldr	r2, [r3, #24]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2180      	movs	r1, #128	@ 0x80
 800234a:	430a      	orrs	r2, r1
 800234c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2110      	movs	r1, #16
 800235a:	430a      	orrs	r2, r1
 800235c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	2b03      	cmp	r3, #3
 8002364:	d110      	bne.n	8002388 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699a      	ldr	r2, [r3, #24]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2120      	movs	r1, #32
 8002372:	430a      	orrs	r2, r1
 8002374:	619a      	str	r2, [r3, #24]
 8002376:	e007      	b.n	8002388 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	699a      	ldr	r2, [r3, #24]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2120      	movs	r1, #32
 8002384:	430a      	orrs	r2, r1
 8002386:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	3b01      	subs	r3, #1
 800238e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	3b01      	subs	r3, #1
 8002396:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002398:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80023a0:	431a      	orrs	r2, r3
 80023a2:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80023b0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80023b2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	23c0      	movs	r3, #192	@ 0xc0
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	429a      	cmp	r2, r3
 80023be:	d115      	bne.n	80023ec <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ca:	3b01      	subs	r3, #1
 80023cc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023ce:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	3b01      	subs	r3, #1
 80023d6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80023d8:	431a      	orrs	r2, r3
 80023da:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	3b01      	subs	r3, #1
 80023e2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80023e8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80023ea:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	22c0      	movs	r2, #192	@ 0xc0
 80023f2:	5899      	ldr	r1, [r3, r2]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	21c0      	movs	r1, #192	@ 0xc0
 8002400:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0018      	movs	r0, r3
 8002406:	f000 f819 	bl	800243c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	225c      	movs	r2, #92	@ 0x5c
 800241a:	2101      	movs	r1, #1
 800241c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	0018      	movs	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40006400 	.word	0x40006400
 800242c:	40006500 	.word	0x40006500
 8002430:	ffffbfff 	.word	0xffffbfff
 8002434:	ffffefff 	.word	0xffffefff
 8002438:	fffffcff 	.word	0xfffffcff

0800243c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002444:	4b2f      	ldr	r3, [pc, #188]	@ (8002504 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8002446:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2e      	ldr	r2, [pc, #184]	@ (8002508 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d105      	bne.n	800245e <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	22d4      	movs	r2, #212	@ 0xd4
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4694      	mov	ip, r2
 800245a:	4463      	add	r3, ip
 800245c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2280      	movs	r2, #128	@ 0x80
 800246a:	589b      	ldr	r3, [r3, r2]
 800246c:	4a27      	ldr	r2, [pc, #156]	@ (800250c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800246e:	4013      	ands	r3, r2
 8002470:	0019      	movs	r1, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002476:	041a      	lsls	r2, r3, #16
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	2180      	movs	r1, #128	@ 0x80
 8002480:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	3370      	adds	r3, #112	@ 0x70
 8002486:	001a      	movs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2280      	movs	r2, #128	@ 0x80
 8002492:	589b      	ldr	r3, [r3, r2]
 8002494:	4a1e      	ldr	r2, [pc, #120]	@ (8002510 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8002496:	4013      	ands	r3, r2
 8002498:	0019      	movs	r1, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249e:	061a      	lsls	r2, r3, #24
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	430a      	orrs	r2, r1
 80024a6:	2180      	movs	r1, #128	@ 0x80
 80024a8:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	33b0      	adds	r3, #176	@ 0xb0
 80024ae:	001a      	movs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	3389      	adds	r3, #137	@ 0x89
 80024b8:	33ff      	adds	r3, #255	@ 0xff
 80024ba:	001a      	movs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2298      	movs	r2, #152	@ 0x98
 80024c4:	0092      	lsls	r2, r2, #2
 80024c6:	189a      	adds	r2, r3, r2
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	229e      	movs	r2, #158	@ 0x9e
 80024d0:	0092      	lsls	r2, r2, #2
 80024d2:	189a      	adds	r2, r3, r2
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e005      	b.n	80024ea <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3304      	adds	r3, #4
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	22d4      	movs	r2, #212	@ 0xd4
 80024ee:	0092      	lsls	r2, r2, #2
 80024f0:	4694      	mov	ip, r2
 80024f2:	4463      	add	r3, ip
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d3f1      	bcc.n	80024de <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 80024fa:	46c0      	nop			@ (mov r8, r8)
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b004      	add	sp, #16
 8002502:	bd80      	pop	{r7, pc}
 8002504:	4000b400 	.word	0x4000b400
 8002508:	40006800 	.word	0x40006800
 800250c:	ffe0ffff 	.word	0xffe0ffff
 8002510:	f0ffffff 	.word	0xf0ffffff

08002514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002522:	e14d      	b.n	80027c0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2101      	movs	r1, #1
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	4091      	lsls	r1, r2
 800252e:	000a      	movs	r2, r1
 8002530:	4013      	ands	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d100      	bne.n	800253c <HAL_GPIO_Init+0x28>
 800253a:	e13e      	b.n	80027ba <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2203      	movs	r2, #3
 8002542:	4013      	ands	r3, r2
 8002544:	2b01      	cmp	r3, #1
 8002546:	d005      	beq.n	8002554 <HAL_GPIO_Init+0x40>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2203      	movs	r2, #3
 800254e:	4013      	ands	r3, r2
 8002550:	2b02      	cmp	r3, #2
 8002552:	d130      	bne.n	80025b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	2203      	movs	r2, #3
 8002560:	409a      	lsls	r2, r3
 8002562:	0013      	movs	r3, r2
 8002564:	43da      	mvns	r2, r3
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	409a      	lsls	r2, r3
 8002576:	0013      	movs	r3, r2
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800258a:	2201      	movs	r2, #1
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
 8002590:	0013      	movs	r3, r2
 8002592:	43da      	mvns	r2, r3
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4013      	ands	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	091b      	lsrs	r3, r3, #4
 80025a0:	2201      	movs	r2, #1
 80025a2:	401a      	ands	r2, r3
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	409a      	lsls	r2, r3
 80025a8:	0013      	movs	r3, r2
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2203      	movs	r2, #3
 80025bc:	4013      	ands	r3, r2
 80025be:	2b03      	cmp	r3, #3
 80025c0:	d017      	beq.n	80025f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	2203      	movs	r2, #3
 80025ce:	409a      	lsls	r2, r3
 80025d0:	0013      	movs	r3, r2
 80025d2:	43da      	mvns	r2, r3
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	409a      	lsls	r2, r3
 80025e4:	0013      	movs	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2203      	movs	r2, #3
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d123      	bne.n	8002646 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	08da      	lsrs	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3208      	adds	r2, #8
 8002606:	0092      	lsls	r2, r2, #2
 8002608:	58d3      	ldr	r3, [r2, r3]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	2207      	movs	r2, #7
 8002610:	4013      	ands	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	220f      	movs	r2, #15
 8002616:	409a      	lsls	r2, r3
 8002618:	0013      	movs	r3, r2
 800261a:	43da      	mvns	r2, r3
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	691a      	ldr	r2, [r3, #16]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2107      	movs	r1, #7
 800262a:	400b      	ands	r3, r1
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	409a      	lsls	r2, r3
 8002630:	0013      	movs	r3, r2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	08da      	lsrs	r2, r3, #3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3208      	adds	r2, #8
 8002640:	0092      	lsls	r2, r2, #2
 8002642:	6939      	ldr	r1, [r7, #16]
 8002644:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	2203      	movs	r2, #3
 8002652:	409a      	lsls	r2, r3
 8002654:	0013      	movs	r3, r2
 8002656:	43da      	mvns	r2, r3
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2203      	movs	r2, #3
 8002664:	401a      	ands	r2, r3
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	409a      	lsls	r2, r3
 800266c:	0013      	movs	r3, r2
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	23c0      	movs	r3, #192	@ 0xc0
 8002680:	029b      	lsls	r3, r3, #10
 8002682:	4013      	ands	r3, r2
 8002684:	d100      	bne.n	8002688 <HAL_GPIO_Init+0x174>
 8002686:	e098      	b.n	80027ba <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002688:	4a53      	ldr	r2, [pc, #332]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	3318      	adds	r3, #24
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	589b      	ldr	r3, [r3, r2]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	2203      	movs	r2, #3
 800269a:	4013      	ands	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	220f      	movs	r2, #15
 80026a0:	409a      	lsls	r2, r3
 80026a2:	0013      	movs	r3, r2
 80026a4:	43da      	mvns	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	23a0      	movs	r3, #160	@ 0xa0
 80026b0:	05db      	lsls	r3, r3, #23
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d019      	beq.n	80026ea <HAL_GPIO_Init+0x1d6>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a48      	ldr	r2, [pc, #288]	@ (80027dc <HAL_GPIO_Init+0x2c8>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d013      	beq.n	80026e6 <HAL_GPIO_Init+0x1d2>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a47      	ldr	r2, [pc, #284]	@ (80027e0 <HAL_GPIO_Init+0x2cc>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d00d      	beq.n	80026e2 <HAL_GPIO_Init+0x1ce>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a46      	ldr	r2, [pc, #280]	@ (80027e4 <HAL_GPIO_Init+0x2d0>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d007      	beq.n	80026de <HAL_GPIO_Init+0x1ca>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a45      	ldr	r2, [pc, #276]	@ (80027e8 <HAL_GPIO_Init+0x2d4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d101      	bne.n	80026da <HAL_GPIO_Init+0x1c6>
 80026d6:	2304      	movs	r3, #4
 80026d8:	e008      	b.n	80026ec <HAL_GPIO_Init+0x1d8>
 80026da:	2305      	movs	r3, #5
 80026dc:	e006      	b.n	80026ec <HAL_GPIO_Init+0x1d8>
 80026de:	2303      	movs	r3, #3
 80026e0:	e004      	b.n	80026ec <HAL_GPIO_Init+0x1d8>
 80026e2:	2302      	movs	r3, #2
 80026e4:	e002      	b.n	80026ec <HAL_GPIO_Init+0x1d8>
 80026e6:	2301      	movs	r3, #1
 80026e8:	e000      	b.n	80026ec <HAL_GPIO_Init+0x1d8>
 80026ea:	2300      	movs	r3, #0
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	2103      	movs	r1, #3
 80026f0:	400a      	ands	r2, r1
 80026f2:	00d2      	lsls	r2, r2, #3
 80026f4:	4093      	lsls	r3, r2
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80026fc:	4936      	ldr	r1, [pc, #216]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	089b      	lsrs	r3, r3, #2
 8002702:	3318      	adds	r3, #24
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800270a:	4b33      	ldr	r3, [pc, #204]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	43da      	mvns	r2, r3
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	4013      	ands	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	035b      	lsls	r3, r3, #13
 8002722:	4013      	ands	r3, r2
 8002724:	d003      	beq.n	800272e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800272e:	4b2a      	ldr	r3, [pc, #168]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002734:	4b28      	ldr	r3, [pc, #160]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	43da      	mvns	r2, r3
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	039b      	lsls	r3, r3, #14
 800274c:	4013      	ands	r3, r2
 800274e:	d003      	beq.n	8002758 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002758:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800275e:	4a1e      	ldr	r2, [pc, #120]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 8002760:	2384      	movs	r3, #132	@ 0x84
 8002762:	58d3      	ldr	r3, [r2, r3]
 8002764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	43da      	mvns	r2, r3
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	2380      	movs	r3, #128	@ 0x80
 8002776:	029b      	lsls	r3, r3, #10
 8002778:	4013      	ands	r3, r2
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002784:	4914      	ldr	r1, [pc, #80]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 8002786:	2284      	movs	r2, #132	@ 0x84
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800278c:	4a12      	ldr	r2, [pc, #72]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	58d3      	ldr	r3, [r2, r3]
 8002792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	43da      	mvns	r2, r3
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4013      	ands	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	2380      	movs	r3, #128	@ 0x80
 80027a4:	025b      	lsls	r3, r3, #9
 80027a6:	4013      	ands	r3, r2
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027b2:	4909      	ldr	r1, [pc, #36]	@ (80027d8 <HAL_GPIO_Init+0x2c4>)
 80027b4:	2280      	movs	r2, #128	@ 0x80
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	3301      	adds	r3, #1
 80027be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	40da      	lsrs	r2, r3
 80027c8:	1e13      	subs	r3, r2, #0
 80027ca:	d000      	beq.n	80027ce <HAL_GPIO_Init+0x2ba>
 80027cc:	e6aa      	b.n	8002524 <HAL_GPIO_Init+0x10>
  }
}
 80027ce:	46c0      	nop			@ (mov r8, r8)
 80027d0:	46c0      	nop			@ (mov r8, r8)
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b006      	add	sp, #24
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40021800 	.word	0x40021800
 80027dc:	50000400 	.word	0x50000400
 80027e0:	50000800 	.word	0x50000800
 80027e4:	50000c00 	.word	0x50000c00
 80027e8:	50001000 	.word	0x50001000

080027ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	0008      	movs	r0, r1
 80027f6:	0011      	movs	r1, r2
 80027f8:	1cbb      	adds	r3, r7, #2
 80027fa:	1c02      	adds	r2, r0, #0
 80027fc:	801a      	strh	r2, [r3, #0]
 80027fe:	1c7b      	adds	r3, r7, #1
 8002800:	1c0a      	adds	r2, r1, #0
 8002802:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002804:	1c7b      	adds	r3, r7, #1
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d004      	beq.n	8002816 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800280c:	1cbb      	adds	r3, r7, #2
 800280e:	881a      	ldrh	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002814:	e003      	b.n	800281e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002816:	1cbb      	adds	r3, r7, #2
 8002818:	881a      	ldrh	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800281e:	46c0      	nop			@ (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b002      	add	sp, #8
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e08f      	b.n	800295a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2241      	movs	r2, #65	@ 0x41
 800283e:	5c9b      	ldrb	r3, [r3, r2]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d107      	bne.n	8002856 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2240      	movs	r2, #64	@ 0x40
 800284a:	2100      	movs	r1, #0
 800284c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	0018      	movs	r0, r3
 8002852:	f7fe fcff 	bl	8001254 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2241      	movs	r2, #65	@ 0x41
 800285a:	2124      	movs	r1, #36	@ 0x24
 800285c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2101      	movs	r1, #1
 800286a:	438a      	bics	r2, r1
 800286c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	493b      	ldr	r1, [pc, #236]	@ (8002964 <HAL_I2C_Init+0x13c>)
 8002878:	400a      	ands	r2, r1
 800287a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4938      	ldr	r1, [pc, #224]	@ (8002968 <HAL_I2C_Init+0x140>)
 8002888:	400a      	ands	r2, r1
 800288a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d108      	bne.n	80028a6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2180      	movs	r1, #128	@ 0x80
 800289e:	0209      	lsls	r1, r1, #8
 80028a0:	430a      	orrs	r2, r1
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	e007      	b.n	80028b6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2184      	movs	r1, #132	@ 0x84
 80028b0:	0209      	lsls	r1, r1, #8
 80028b2:	430a      	orrs	r2, r1
 80028b4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d109      	bne.n	80028d2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2180      	movs	r1, #128	@ 0x80
 80028ca:	0109      	lsls	r1, r1, #4
 80028cc:	430a      	orrs	r2, r1
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	e007      	b.n	80028e2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4923      	ldr	r1, [pc, #140]	@ (800296c <HAL_I2C_Init+0x144>)
 80028de:	400a      	ands	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4920      	ldr	r1, [pc, #128]	@ (8002970 <HAL_I2C_Init+0x148>)
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	491a      	ldr	r1, [pc, #104]	@ (8002968 <HAL_I2C_Init+0x140>)
 80028fe:	400a      	ands	r2, r1
 8002900:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	431a      	orrs	r2, r3
 800290c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69d9      	ldr	r1, [r3, #28]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a1a      	ldr	r2, [r3, #32]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2101      	movs	r1, #1
 8002938:	430a      	orrs	r2, r1
 800293a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2241      	movs	r2, #65	@ 0x41
 8002946:	2120      	movs	r1, #32
 8002948:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2242      	movs	r2, #66	@ 0x42
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b002      	add	sp, #8
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	f0ffffff 	.word	0xf0ffffff
 8002968:	ffff7fff 	.word	0xffff7fff
 800296c:	fffff7ff 	.word	0xfffff7ff
 8002970:	02008000 	.word	0x02008000

08002974 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2241      	movs	r2, #65	@ 0x41
 8002982:	5c9b      	ldrb	r3, [r3, r2]
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b20      	cmp	r3, #32
 8002988:	d138      	bne.n	80029fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2240      	movs	r2, #64	@ 0x40
 800298e:	5c9b      	ldrb	r3, [r3, r2]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002994:	2302      	movs	r3, #2
 8002996:	e032      	b.n	80029fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2240      	movs	r2, #64	@ 0x40
 800299c:	2101      	movs	r1, #1
 800299e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2241      	movs	r2, #65	@ 0x41
 80029a4:	2124      	movs	r1, #36	@ 0x24
 80029a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2101      	movs	r1, #1
 80029b4:	438a      	bics	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4911      	ldr	r1, [pc, #68]	@ (8002a08 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80029c4:	400a      	ands	r2, r1
 80029c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6819      	ldr	r1, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2101      	movs	r1, #1
 80029e4:	430a      	orrs	r2, r1
 80029e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2241      	movs	r2, #65	@ 0x41
 80029ec:	2120      	movs	r1, #32
 80029ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2240      	movs	r2, #64	@ 0x40
 80029f4:	2100      	movs	r1, #0
 80029f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e000      	b.n	80029fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029fc:	2302      	movs	r3, #2
  }
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b002      	add	sp, #8
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	ffffefff 	.word	0xffffefff

08002a0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2241      	movs	r2, #65	@ 0x41
 8002a1a:	5c9b      	ldrb	r3, [r3, r2]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b20      	cmp	r3, #32
 8002a20:	d139      	bne.n	8002a96 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2240      	movs	r2, #64	@ 0x40
 8002a26:	5c9b      	ldrb	r3, [r3, r2]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e033      	b.n	8002a98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2240      	movs	r2, #64	@ 0x40
 8002a34:	2101      	movs	r1, #1
 8002a36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2241      	movs	r2, #65	@ 0x41
 8002a3c:	2124      	movs	r1, #36	@ 0x24
 8002a3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	438a      	bics	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4a11      	ldr	r2, [pc, #68]	@ (8002aa0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	021b      	lsls	r3, r3, #8
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2241      	movs	r2, #65	@ 0x41
 8002a86:	2120      	movs	r1, #32
 8002a88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2240      	movs	r2, #64	@ 0x40
 8002a8e:	2100      	movs	r1, #0
 8002a90:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	e000      	b.n	8002a98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a96:	2302      	movs	r3, #2
  }
}
 8002a98:	0018      	movs	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b004      	add	sp, #16
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	fffff0ff 	.word	0xfffff0ff

08002aa4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e03d      	b.n	8002b32 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a20      	ldr	r2, [pc, #128]	@ (8002b3c <HAL_IWDG_Init+0x98>)
 8002abc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b40 <HAL_IWDG_Init+0x9c>)
 8002ac4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6852      	ldr	r2, [r2, #4]
 8002ace:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6892      	ldr	r2, [r2, #8]
 8002ad8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002ada:	f7fe ffa5 	bl	8001a28 <HAL_GetTick>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002ae2:	e00e      	b.n	8002b02 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002ae4:	f7fe ffa0 	bl	8001a28 <HAL_GetTick>
 8002ae8:	0002      	movs	r2, r0
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b31      	cmp	r3, #49	@ 0x31
 8002af0:	d907      	bls.n	8002b02 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	2207      	movs	r2, #7
 8002afa:	4013      	ands	r3, r2
 8002afc:	d001      	beq.n	8002b02 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e017      	b.n	8002b32 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	2207      	movs	r2, #7
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	d1ea      	bne.n	8002ae4 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d005      	beq.n	8002b28 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	68d2      	ldr	r2, [r2, #12]
 8002b24:	611a      	str	r2, [r3, #16]
 8002b26:	e003      	b.n	8002b30 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a05      	ldr	r2, [pc, #20]	@ (8002b44 <HAL_IWDG_Init+0xa0>)
 8002b2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	0018      	movs	r0, r3
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b004      	add	sp, #16
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	0000cccc 	.word	0x0000cccc
 8002b40:	00005555 	.word	0x00005555
 8002b44:	0000aaaa 	.word	0x0000aaaa

08002b48 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a03      	ldr	r2, [pc, #12]	@ (8002b64 <HAL_IWDG_Refresh+0x1c>)
 8002b56:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b002      	add	sp, #8
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			@ (mov r8, r8)
 8002b64:	0000aaaa 	.word	0x0000aaaa

08002b68 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	000a      	movs	r2, r1
 8002b72:	1cbb      	adds	r3, r7, #2
 8002b74:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002b76:	230a      	movs	r3, #10
 8002b78:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002b7a:	e002      	b.n	8002b82 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f9      	bne.n	8002b7c <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8002b88:	1cbb      	adds	r3, r7, #2
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4a06      	ldr	r2, [pc, #24]	@ (8002ba8 <PCD_GET_EP_RX_CNT+0x40>)
 8002b90:	4694      	mov	ip, r2
 8002b92:	4463      	add	r3, ip
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	0c1b      	lsrs	r3, r3, #16
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	059b      	lsls	r3, r3, #22
 8002b9c:	0d9b      	lsrs	r3, r3, #22
 8002b9e:	b29b      	uxth	r3, r3
}
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	b004      	add	sp, #16
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40009800 	.word	0x40009800

08002bac <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	000a      	movs	r2, r1
 8002bb6:	1cbb      	adds	r3, r7, #2
 8002bb8:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002bba:	230a      	movs	r3, #10
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002bbe:	e002      	b.n	8002bc6 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f9      	bne.n	8002bc0 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8002bcc:	1cbb      	adds	r3, r7, #2
 8002bce:	881b      	ldrh	r3, [r3, #0]
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4a06      	ldr	r2, [pc, #24]	@ (8002bec <PCD_GET_EP_DBUF0_CNT+0x40>)
 8002bd4:	4694      	mov	ip, r2
 8002bd6:	4463      	add	r3, ip
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0c1b      	lsrs	r3, r3, #16
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	059b      	lsls	r3, r3, #22
 8002be0:	0d9b      	lsrs	r3, r3, #22
 8002be2:	b29b      	uxth	r3, r3
}
 8002be4:	0018      	movs	r0, r3
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b004      	add	sp, #16
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40009800 	.word	0x40009800

08002bf0 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	000a      	movs	r2, r1
 8002bfa:	1cbb      	adds	r3, r7, #2
 8002bfc:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002bfe:	230a      	movs	r3, #10
 8002c00:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002c02:	e002      	b.n	8002c0a <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1f9      	bne.n	8002c04 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8002c10:	1cbb      	adds	r3, r7, #2
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	4a06      	ldr	r2, [pc, #24]	@ (8002c30 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8002c18:	4694      	mov	ip, r2
 8002c1a:	4463      	add	r3, ip
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	0c1b      	lsrs	r3, r3, #16
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	059b      	lsls	r3, r3, #22
 8002c24:	0d9b      	lsrs	r3, r3, #22
 8002c26:	b29b      	uxth	r3, r3
}
 8002c28:	0018      	movs	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b004      	add	sp, #16
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40009800 	.word	0x40009800

08002c34 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c34:	b590      	push	{r4, r7, lr}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af02      	add	r7, sp, #8
 8002c3a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e0ea      	b.n	8002e1c <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a76      	ldr	r2, [pc, #472]	@ (8002e24 <HAL_PCD_Init+0x1f0>)
 8002c4a:	5c9b      	ldrb	r3, [r3, r2]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d108      	bne.n	8002c64 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	23a5      	movs	r3, #165	@ 0xa5
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	2100      	movs	r1, #0
 8002c5a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	0018      	movs	r0, r3
 8002c60:	f009 fb66 	bl	800c330 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a6f      	ldr	r2, [pc, #444]	@ (8002e24 <HAL_PCD_Init+0x1f0>)
 8002c68:	2103      	movs	r1, #3
 8002c6a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f004 fff9 	bl	8007c68 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c76:	230f      	movs	r3, #15
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	e049      	b.n	8002d14 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c80:	200f      	movs	r0, #15
 8002c82:	183b      	adds	r3, r7, r0
 8002c84:	781a      	ldrb	r2, [r3, #0]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	0013      	movs	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	189b      	adds	r3, r3, r2
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	18cb      	adds	r3, r1, r3
 8002c92:	3315      	adds	r3, #21
 8002c94:	2201      	movs	r2, #1
 8002c96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c98:	183b      	adds	r3, r7, r0
 8002c9a:	781a      	ldrb	r2, [r3, #0]
 8002c9c:	6879      	ldr	r1, [r7, #4]
 8002c9e:	0013      	movs	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	189b      	adds	r3, r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	18cb      	adds	r3, r1, r3
 8002ca8:	3314      	adds	r3, #20
 8002caa:	183a      	adds	r2, r7, r0
 8002cac:	7812      	ldrb	r2, [r2, #0]
 8002cae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002cb0:	183b      	adds	r3, r7, r0
 8002cb2:	781a      	ldrb	r2, [r3, #0]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	0013      	movs	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	189b      	adds	r3, r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	18cb      	adds	r3, r1, r3
 8002cc0:	3317      	adds	r3, #23
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002cc6:	183b      	adds	r3, r7, r0
 8002cc8:	781a      	ldrb	r2, [r3, #0]
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	0013      	movs	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	189b      	adds	r3, r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	18cb      	adds	r3, r1, r3
 8002cd6:	3324      	adds	r3, #36	@ 0x24
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002cdc:	183b      	adds	r3, r7, r0
 8002cde:	781a      	ldrb	r2, [r3, #0]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	0013      	movs	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	189b      	adds	r3, r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	18cb      	adds	r3, r1, r3
 8002cec:	3328      	adds	r3, #40	@ 0x28
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002cf2:	183b      	adds	r3, r7, r0
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	0013      	movs	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	189b      	adds	r3, r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	18cb      	adds	r3, r1, r3
 8002d04:	3304      	adds	r3, #4
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d0a:	183b      	adds	r3, r7, r0
 8002d0c:	781a      	ldrb	r2, [r3, #0]
 8002d0e:	183b      	adds	r3, r7, r0
 8002d10:	3201      	adds	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	791b      	ldrb	r3, [r3, #4]
 8002d18:	210f      	movs	r1, #15
 8002d1a:	187a      	adds	r2, r7, r1
 8002d1c:	7812      	ldrb	r2, [r2, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d3ae      	bcc.n	8002c80 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d22:	187b      	adds	r3, r7, r1
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e056      	b.n	8002dd8 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d2a:	240f      	movs	r4, #15
 8002d2c:	193b      	adds	r3, r7, r4
 8002d2e:	781a      	ldrb	r2, [r3, #0]
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	2356      	movs	r3, #86	@ 0x56
 8002d34:	33ff      	adds	r3, #255	@ 0xff
 8002d36:	0019      	movs	r1, r3
 8002d38:	0013      	movs	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	189b      	adds	r3, r3, r2
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	18c3      	adds	r3, r0, r3
 8002d42:	185b      	adds	r3, r3, r1
 8002d44:	2200      	movs	r2, #0
 8002d46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d48:	193b      	adds	r3, r7, r4
 8002d4a:	781a      	ldrb	r2, [r3, #0]
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	23aa      	movs	r3, #170	@ 0xaa
 8002d50:	0059      	lsls	r1, r3, #1
 8002d52:	0013      	movs	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	189b      	adds	r3, r3, r2
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	18c3      	adds	r3, r0, r3
 8002d5c:	185b      	adds	r3, r3, r1
 8002d5e:	193a      	adds	r2, r7, r4
 8002d60:	7812      	ldrb	r2, [r2, #0]
 8002d62:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	2358      	movs	r3, #88	@ 0x58
 8002d6c:	33ff      	adds	r3, #255	@ 0xff
 8002d6e:	0019      	movs	r1, r3
 8002d70:	0013      	movs	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	189b      	adds	r3, r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	18c3      	adds	r3, r0, r3
 8002d7a:	185b      	adds	r3, r3, r1
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002d80:	193b      	adds	r3, r7, r4
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	23b2      	movs	r3, #178	@ 0xb2
 8002d88:	0059      	lsls	r1, r3, #1
 8002d8a:	0013      	movs	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	18c3      	adds	r3, r0, r3
 8002d94:	185b      	adds	r3, r3, r1
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002d9a:	193b      	adds	r3, r7, r4
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	23b4      	movs	r3, #180	@ 0xb4
 8002da2:	0059      	lsls	r1, r3, #1
 8002da4:	0013      	movs	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	189b      	adds	r3, r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	18c3      	adds	r3, r0, r3
 8002dae:	185b      	adds	r3, r3, r1
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002db4:	193b      	adds	r3, r7, r4
 8002db6:	781a      	ldrb	r2, [r3, #0]
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	23b6      	movs	r3, #182	@ 0xb6
 8002dbc:	0059      	lsls	r1, r3, #1
 8002dbe:	0013      	movs	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	189b      	adds	r3, r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	18c3      	adds	r3, r0, r3
 8002dc8:	185b      	adds	r3, r3, r1
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dce:	193b      	adds	r3, r7, r4
 8002dd0:	781a      	ldrb	r2, [r3, #0]
 8002dd2:	193b      	adds	r3, r7, r4
 8002dd4:	3201      	adds	r2, #1
 8002dd6:	701a      	strb	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	791b      	ldrb	r3, [r3, #4]
 8002ddc:	220f      	movs	r2, #15
 8002dde:	18ba      	adds	r2, r7, r2
 8002de0:	7812      	ldrb	r2, [r2, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d3a1      	bcc.n	8002d2a <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	466a      	mov	r2, sp
 8002dee:	7c19      	ldrb	r1, [r3, #16]
 8002df0:	7011      	strb	r1, [r2, #0]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f004 ff6f 	bl	8007cda <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a07      	ldr	r2, [pc, #28]	@ (8002e24 <HAL_PCD_Init+0x1f0>)
 8002e06:	2101      	movs	r1, #1
 8002e08:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	7b1b      	ldrb	r3, [r3, #12]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d103      	bne.n	8002e1a <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	0018      	movs	r0, r3
 8002e16:	f001 fbf1 	bl	80045fc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b005      	add	sp, #20
 8002e22:	bd90      	pop	{r4, r7, pc}
 8002e24:	00000295 	.word	0x00000295

08002e28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	23a5      	movs	r3, #165	@ 0xa5
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	5cd3      	ldrb	r3, [r2, r3]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <HAL_PCD_Start+0x18>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	e014      	b.n	8002e6a <HAL_PCD_Start+0x42>
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	23a5      	movs	r3, #165	@ 0xa5
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	2101      	movs	r1, #1
 8002e48:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f004 fef6 	bl	8007c40 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f006 fd00 	bl	800985e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	23a5      	movs	r3, #165	@ 0xa5
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	2100      	movs	r1, #0
 8002e66:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b002      	add	sp, #8
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	0018      	movs	r0, r3
 8002e82:	f006 fcfc 	bl	800987e <USB_ReadInterrupts>
 8002e86:	0003      	movs	r3, r0
 8002e88:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8002e8a:	4a7c      	ldr	r2, [pc, #496]	@ (800307c <HAL_PCD_IRQHandler+0x208>)
 8002e8c:	23a0      	movs	r3, #160	@ 0xa0
 8002e8e:	58d3      	ldr	r3, [r2, r3]
 8002e90:	2204      	movs	r2, #4
 8002e92:	4013      	ands	r3, r2
 8002e94:	d100      	bne.n	8002e98 <HAL_PCD_IRQHandler+0x24>
 8002e96:	e0ed      	b.n	8003074 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	2380      	movs	r3, #128	@ 0x80
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d004      	beq.n	8002eac <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f000 fb35 	bl	8003514 <PCD_EP_ISR_Handler>

    return;
 8002eaa:	e0e4      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	2380      	movs	r3, #128	@ 0x80
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d011      	beq.n	8002eda <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	496f      	ldr	r1, [pc, #444]	@ (8003080 <HAL_PCD_IRQHandler+0x20c>)
 8002ec2:	400a      	ands	r2, r1
 8002ec4:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f009 faf4 	bl	800c4b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f8e4 	bl	80030a0 <HAL_PCD_SetAddress>

    return;
 8002ed8:	e0cd      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	2380      	movs	r3, #128	@ 0x80
 8002ede:	01db      	lsls	r3, r3, #7
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d008      	beq.n	8002ef6 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4965      	ldr	r1, [pc, #404]	@ (8003084 <HAL_PCD_IRQHandler+0x210>)
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002ef4:	e0bf      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	2380      	movs	r3, #128	@ 0x80
 8002efa:	019b      	lsls	r3, r3, #6
 8002efc:	4013      	ands	r3, r2
 8002efe:	d008      	beq.n	8002f12 <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	495f      	ldr	r1, [pc, #380]	@ (8003088 <HAL_PCD_IRQHandler+0x214>)
 8002f0c:	400a      	ands	r2, r1
 8002f0e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002f10:	e0b1      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	2380      	movs	r3, #128	@ 0x80
 8002f16:	015b      	lsls	r3, r3, #5
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d02c      	beq.n	8002f76 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2104      	movs	r1, #4
 8002f28:	438a      	bics	r2, r1
 8002f2a:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2108      	movs	r1, #8
 8002f38:	438a      	bics	r2, r1
 8002f3a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	23b3      	movs	r3, #179	@ 0xb3
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	5cd3      	ldrb	r3, [r2, r3]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d109      	bne.n	8002f5c <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	23b3      	movs	r3, #179	@ 0xb3
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	2100      	movs	r1, #0
 8002f50:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2100      	movs	r1, #0
 8002f56:	0018      	movs	r0, r3
 8002f58:	f009 fd2c 	bl	800c9b4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f009 faea 	bl	800c538 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4947      	ldr	r1, [pc, #284]	@ (800308c <HAL_PCD_IRQHandler+0x218>)
 8002f70:	400a      	ands	r2, r1
 8002f72:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002f74:	e07f      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	2380      	movs	r3, #128	@ 0x80
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d01c      	beq.n	8002fba <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2108      	movs	r1, #8
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	493d      	ldr	r1, [pc, #244]	@ (8003090 <HAL_PCD_IRQHandler+0x21c>)
 8002f9c:	400a      	ands	r2, r1
 8002f9e:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2104      	movs	r1, #4
 8002fac:	430a      	orrs	r2, r1
 8002fae:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f009 faa4 	bl	800c500 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002fb8:	e05d      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2280      	movs	r2, #128	@ 0x80
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d038      	beq.n	8003034 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4931      	ldr	r1, [pc, #196]	@ (8003094 <HAL_PCD_IRQHandler+0x220>)
 8002fce:	400a      	ands	r2, r1
 8002fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	23b3      	movs	r3, #179	@ 0xb3
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	5cd3      	ldrb	r3, [r2, r3]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d125      	bne.n	800302a <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2104      	movs	r1, #4
 8002fea:	430a      	orrs	r2, r1
 8002fec:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2108      	movs	r1, #8
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	23b3      	movs	r3, #179	@ 0xb3
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	2101      	movs	r1, #1
 8003006:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	223c      	movs	r2, #60	@ 0x3c
 8003012:	4013      	ands	r3, r2
 8003014:	0019      	movs	r1, r3
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	23b4      	movs	r3, #180	@ 0xb4
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2101      	movs	r1, #1
 8003022:	0018      	movs	r0, r3
 8003024:	f009 fcc6 	bl	800c9b4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003028:	e025      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0018      	movs	r0, r3
 800302e:	f009 fa67 	bl	800c500 <HAL_PCD_SuspendCallback>
    return;
 8003032:	e020      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4013      	ands	r3, r2
 800303c:	d00c      	beq.n	8003058 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4913      	ldr	r1, [pc, #76]	@ (8003098 <HAL_PCD_IRQHandler+0x224>)
 800304a:	400a      	ands	r2, r1
 800304c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	0018      	movs	r0, r3
 8003052:	f009 fa21 	bl	800c498 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003056:	e00e      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	2380      	movs	r3, #128	@ 0x80
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	4013      	ands	r3, r2
 8003060:	d009      	beq.n	8003076 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	490b      	ldr	r1, [pc, #44]	@ (800309c <HAL_PCD_IRQHandler+0x228>)
 800306e:	400a      	ands	r2, r1
 8003070:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8003072:	e000      	b.n	8003076 <HAL_PCD_IRQHandler+0x202>
    return;
 8003074:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003076:	46bd      	mov	sp, r7
 8003078:	b004      	add	sp, #16
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40010000 	.word	0x40010000
 8003080:	0000fbff 	.word	0x0000fbff
 8003084:	0000bfff 	.word	0x0000bfff
 8003088:	0000dfff 	.word	0x0000dfff
 800308c:	0000efff 	.word	0x0000efff
 8003090:	0000f7ff 	.word	0x0000f7ff
 8003094:	0000ff7f 	.word	0x0000ff7f
 8003098:	0000fdff 	.word	0x0000fdff
 800309c:	0000feff 	.word	0x0000feff

080030a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	000a      	movs	r2, r1
 80030aa:	1cfb      	adds	r3, r7, #3
 80030ac:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	23a5      	movs	r3, #165	@ 0xa5
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	5cd3      	ldrb	r3, [r2, r3]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_PCD_SetAddress+0x1e>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e016      	b.n	80030ec <HAL_PCD_SetAddress+0x4c>
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	23a5      	movs	r3, #165	@ 0xa5
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	2101      	movs	r1, #1
 80030c6:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	1cfa      	adds	r2, r7, #3
 80030cc:	7812      	ldrb	r2, [r2, #0]
 80030ce:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	1cfb      	adds	r3, r7, #3
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	0019      	movs	r1, r3
 80030da:	0010      	movs	r0, r2
 80030dc:	f006 fbac 	bl	8009838 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	23a5      	movs	r3, #165	@ 0xa5
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	2100      	movs	r1, #0
 80030e8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	0018      	movs	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b002      	add	sp, #8
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	000c      	movs	r4, r1
 80030fe:	0010      	movs	r0, r2
 8003100:	0019      	movs	r1, r3
 8003102:	1cfb      	adds	r3, r7, #3
 8003104:	1c22      	adds	r2, r4, #0
 8003106:	701a      	strb	r2, [r3, #0]
 8003108:	003b      	movs	r3, r7
 800310a:	1c02      	adds	r2, r0, #0
 800310c:	801a      	strh	r2, [r3, #0]
 800310e:	1cbb      	adds	r3, r7, #2
 8003110:	1c0a      	adds	r2, r1, #0
 8003112:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003114:	230b      	movs	r3, #11
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800311c:	1cfb      	adds	r3, r7, #3
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b25b      	sxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	da10      	bge.n	8003148 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003126:	1cfb      	adds	r3, r7, #3
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2207      	movs	r2, #7
 800312c:	401a      	ands	r2, r3
 800312e:	0013      	movs	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	189b      	adds	r3, r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	3310      	adds	r3, #16
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	18d3      	adds	r3, r2, r3
 800313c:	3304      	adds	r3, #4
 800313e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	705a      	strb	r2, [r3, #1]
 8003146:	e010      	b.n	800316a <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003148:	1cfb      	adds	r3, r7, #3
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2207      	movs	r2, #7
 800314e:	401a      	ands	r2, r3
 8003150:	0013      	movs	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	189b      	adds	r3, r3, r2
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	3351      	adds	r3, #81	@ 0x51
 800315a:	33ff      	adds	r3, #255	@ 0xff
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	18d3      	adds	r3, r2, r3
 8003160:	3304      	adds	r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800316a:	1cfb      	adds	r3, r7, #3
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2207      	movs	r2, #7
 8003170:	4013      	ands	r3, r2
 8003172:	b2da      	uxtb	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003178:	003b      	movs	r3, r7
 800317a:	881a      	ldrh	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	1cba      	adds	r2, r7, #2
 8003184:	7812      	ldrb	r2, [r2, #0]
 8003186:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003188:	1cbb      	adds	r3, r7, #2
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2b02      	cmp	r3, #2
 800318e:	d102      	bne.n	8003196 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	23a5      	movs	r3, #165	@ 0xa5
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	5cd3      	ldrb	r3, [r2, r3]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_PCD_EP_Open+0xb2>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e013      	b.n	80031ce <HAL_PCD_EP_Open+0xda>
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	23a5      	movs	r3, #165	@ 0xa5
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	2101      	movs	r1, #1
 80031ae:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	0011      	movs	r1, r2
 80031b8:	0018      	movs	r0, r3
 80031ba:	f004 fdb9 	bl	8007d30 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	23a5      	movs	r3, #165	@ 0xa5
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	2100      	movs	r1, #0
 80031c6:	54d1      	strb	r1, [r2, r3]

  return ret;
 80031c8:	230b      	movs	r3, #11
 80031ca:	18fb      	adds	r3, r7, r3
 80031cc:	781b      	ldrb	r3, [r3, #0]
}
 80031ce:	0018      	movs	r0, r3
 80031d0:	46bd      	mov	sp, r7
 80031d2:	b005      	add	sp, #20
 80031d4:	bd90      	pop	{r4, r7, pc}

080031d6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b084      	sub	sp, #16
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	000a      	movs	r2, r1
 80031e0:	1cfb      	adds	r3, r7, #3
 80031e2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031e4:	1cfb      	adds	r3, r7, #3
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	da10      	bge.n	8003210 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ee:	1cfb      	adds	r3, r7, #3
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2207      	movs	r2, #7
 80031f4:	401a      	ands	r2, r3
 80031f6:	0013      	movs	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	189b      	adds	r3, r3, r2
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	3310      	adds	r3, #16
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	18d3      	adds	r3, r2, r3
 8003204:	3304      	adds	r3, #4
 8003206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	705a      	strb	r2, [r3, #1]
 800320e:	e010      	b.n	8003232 <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003210:	1cfb      	adds	r3, r7, #3
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2207      	movs	r2, #7
 8003216:	401a      	ands	r2, r3
 8003218:	0013      	movs	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	189b      	adds	r3, r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	3351      	adds	r3, #81	@ 0x51
 8003222:	33ff      	adds	r3, #255	@ 0xff
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	18d3      	adds	r3, r2, r3
 8003228:	3304      	adds	r3, #4
 800322a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003232:	1cfb      	adds	r3, r7, #3
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2207      	movs	r2, #7
 8003238:	4013      	ands	r3, r2
 800323a:	b2da      	uxtb	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	23a5      	movs	r3, #165	@ 0xa5
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	5cd3      	ldrb	r3, [r2, r3]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_PCD_EP_Close+0x7a>
 800324c:	2302      	movs	r3, #2
 800324e:	e011      	b.n	8003274 <HAL_PCD_EP_Close+0x9e>
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	23a5      	movs	r3, #165	@ 0xa5
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	2101      	movs	r1, #1
 8003258:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	0011      	movs	r1, r2
 8003262:	0018      	movs	r0, r3
 8003264:	f005 f898 	bl	8008398 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	23a5      	movs	r3, #165	@ 0xa5
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	2100      	movs	r1, #0
 8003270:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	0018      	movs	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	b004      	add	sp, #16
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	607a      	str	r2, [r7, #4]
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	200b      	movs	r0, #11
 800328a:	183b      	adds	r3, r7, r0
 800328c:	1c0a      	adds	r2, r1, #0
 800328e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003290:	0001      	movs	r1, r0
 8003292:	187b      	adds	r3, r7, r1
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2207      	movs	r2, #7
 8003298:	401a      	ands	r2, r3
 800329a:	0013      	movs	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	189b      	adds	r3, r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	3351      	adds	r3, #81	@ 0x51
 80032a4:	33ff      	adds	r3, #255	@ 0xff
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	18d3      	adds	r3, r2, r3
 80032aa:	3304      	adds	r3, #4
 80032ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	2200      	movs	r2, #0
 80032be:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2200      	movs	r2, #0
 80032c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032c6:	187b      	adds	r3, r7, r1
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2207      	movs	r2, #7
 80032cc:	4013      	ands	r3, r2
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f005 f9c1 	bl	8008664 <USB_EPStartXfer>

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	0018      	movs	r0, r3
 80032e6:	46bd      	mov	sp, r7
 80032e8:	b006      	add	sp, #24
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	000a      	movs	r2, r1
 80032f6:	1cfb      	adds	r3, r7, #3
 80032f8:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80032fa:	1cfb      	adds	r3, r7, #3
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2207      	movs	r2, #7
 8003300:	401a      	ands	r2, r3
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	23b8      	movs	r3, #184	@ 0xb8
 8003306:	0059      	lsls	r1, r3, #1
 8003308:	0013      	movs	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	189b      	adds	r3, r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	18c3      	adds	r3, r0, r3
 8003312:	185b      	adds	r3, r3, r1
 8003314:	681b      	ldr	r3, [r3, #0]
}
 8003316:	0018      	movs	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	b002      	add	sp, #8
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	607a      	str	r2, [r7, #4]
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	200b      	movs	r0, #11
 800332c:	183b      	adds	r3, r7, r0
 800332e:	1c0a      	adds	r2, r1, #0
 8003330:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003332:	183b      	adds	r3, r7, r0
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2207      	movs	r2, #7
 8003338:	401a      	ands	r2, r3
 800333a:	0013      	movs	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	189b      	adds	r3, r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	3310      	adds	r3, #16
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	18d3      	adds	r3, r2, r3
 8003348:	3304      	adds	r3, #4
 800334a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2224      	movs	r2, #36	@ 0x24
 800335c:	2101      	movs	r1, #1
 800335e:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2200      	movs	r2, #0
 800336a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	2201      	movs	r2, #1
 8003370:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003372:	183b      	adds	r3, r7, r0
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2207      	movs	r2, #7
 8003378:	4013      	ands	r3, r2
 800337a:	b2da      	uxtb	r2, r3
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	0011      	movs	r1, r2
 8003388:	0018      	movs	r0, r3
 800338a:	f005 f96b 	bl	8008664 <USB_EPStartXfer>

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b006      	add	sp, #24
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	000a      	movs	r2, r1
 80033a2:	1cfb      	adds	r3, r7, #3
 80033a4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80033a6:	1cfb      	adds	r3, r7, #3
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2207      	movs	r2, #7
 80033ac:	4013      	ands	r3, r2
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	7912      	ldrb	r2, [r2, #4]
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e048      	b.n	800344c <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80033ba:	1cfb      	adds	r3, r7, #3
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	b25b      	sxtb	r3, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	da10      	bge.n	80033e6 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033c4:	1cfb      	adds	r3, r7, #3
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2207      	movs	r2, #7
 80033ca:	401a      	ands	r2, r3
 80033cc:	0013      	movs	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	189b      	adds	r3, r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	3310      	adds	r3, #16
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	18d3      	adds	r3, r2, r3
 80033da:	3304      	adds	r3, #4
 80033dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2201      	movs	r2, #1
 80033e2:	705a      	strb	r2, [r3, #1]
 80033e4:	e00e      	b.n	8003404 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80033e6:	1cfb      	adds	r3, r7, #3
 80033e8:	781a      	ldrb	r2, [r3, #0]
 80033ea:	0013      	movs	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	189b      	adds	r3, r3, r2
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	3351      	adds	r3, #81	@ 0x51
 80033f4:	33ff      	adds	r3, #255	@ 0xff
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	18d3      	adds	r3, r2, r3
 80033fa:	3304      	adds	r3, #4
 80033fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2201      	movs	r2, #1
 8003408:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800340a:	1cfb      	adds	r3, r7, #3
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2207      	movs	r2, #7
 8003410:	4013      	ands	r3, r2
 8003412:	b2da      	uxtb	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	23a5      	movs	r3, #165	@ 0xa5
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	5cd3      	ldrb	r3, [r2, r3]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_PCD_EP_SetStall+0x90>
 8003424:	2302      	movs	r3, #2
 8003426:	e011      	b.n	800344c <HAL_PCD_EP_SetStall+0xb4>
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	23a5      	movs	r3, #165	@ 0xa5
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	2101      	movs	r1, #1
 8003430:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	0011      	movs	r1, r2
 800343a:	0018      	movs	r0, r3
 800343c:	f006 f928 	bl	8009690 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	23a5      	movs	r3, #165	@ 0xa5
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	2100      	movs	r1, #0
 8003448:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	0018      	movs	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	b004      	add	sp, #16
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	000a      	movs	r2, r1
 800345e:	1cfb      	adds	r3, r7, #3
 8003460:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003462:	1cfb      	adds	r3, r7, #3
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	220f      	movs	r2, #15
 8003468:	4013      	ands	r3, r2
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	7912      	ldrb	r2, [r2, #4]
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e04a      	b.n	800350c <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003476:	1cfb      	adds	r3, r7, #3
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	b25b      	sxtb	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	da10      	bge.n	80034a2 <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003480:	1cfb      	adds	r3, r7, #3
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	2207      	movs	r2, #7
 8003486:	401a      	ands	r2, r3
 8003488:	0013      	movs	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	189b      	adds	r3, r3, r2
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	3310      	adds	r3, #16
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	18d3      	adds	r3, r2, r3
 8003496:	3304      	adds	r3, #4
 8003498:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2201      	movs	r2, #1
 800349e:	705a      	strb	r2, [r3, #1]
 80034a0:	e010      	b.n	80034c4 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034a2:	1cfb      	adds	r3, r7, #3
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2207      	movs	r2, #7
 80034a8:	401a      	ands	r2, r3
 80034aa:	0013      	movs	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	189b      	adds	r3, r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	3351      	adds	r3, #81	@ 0x51
 80034b4:	33ff      	adds	r3, #255	@ 0xff
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	18d3      	adds	r3, r2, r3
 80034ba:	3304      	adds	r3, #4
 80034bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034ca:	1cfb      	adds	r3, r7, #3
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	2207      	movs	r2, #7
 80034d0:	4013      	ands	r3, r2
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	23a5      	movs	r3, #165	@ 0xa5
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	5cd3      	ldrb	r3, [r2, r3]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d101      	bne.n	80034e8 <HAL_PCD_EP_ClrStall+0x94>
 80034e4:	2302      	movs	r3, #2
 80034e6:	e011      	b.n	800350c <HAL_PCD_EP_ClrStall+0xb8>
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	23a5      	movs	r3, #165	@ 0xa5
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	2101      	movs	r1, #1
 80034f0:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	0011      	movs	r1, r2
 80034fa:	0018      	movs	r0, r3
 80034fc:	f006 f90a 	bl	8009714 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	23a5      	movs	r3, #165	@ 0xa5
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	2100      	movs	r1, #0
 8003508:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	0018      	movs	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}

08003514 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003514:	b5b0      	push	{r4, r5, r7, lr}
 8003516:	b08e      	sub	sp, #56	@ 0x38
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800351c:	e355      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003524:	2022      	movs	r0, #34	@ 0x22
 8003526:	183b      	adds	r3, r7, r0
 8003528:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800352a:	183b      	adds	r3, r7, r0
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	b2da      	uxtb	r2, r3
 8003530:	2421      	movs	r4, #33	@ 0x21
 8003532:	193b      	adds	r3, r7, r4
 8003534:	210f      	movs	r1, #15
 8003536:	400a      	ands	r2, r1
 8003538:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800353a:	193b      	adds	r3, r7, r4
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d000      	beq.n	8003544 <PCD_EP_ISR_Handler+0x30>
 8003542:	e12b      	b.n	800379c <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003544:	183b      	adds	r3, r7, r0
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	2210      	movs	r2, #16
 800354a:	4013      	ands	r3, r2
 800354c:	d140      	bne.n	80035d0 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4ac5      	ldr	r2, [pc, #788]	@ (800386c <PCD_EP_ISR_Handler+0x358>)
 8003556:	4013      	ands	r3, r2
 8003558:	60bb      	str	r3, [r7, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	2180      	movs	r1, #128	@ 0x80
 8003562:	0209      	lsls	r1, r1, #8
 8003564:	430a      	orrs	r2, r1
 8003566:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3314      	adds	r3, #20
 800356c:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800356e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	4abe      	ldr	r2, [pc, #760]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 8003576:	4694      	mov	ip, r2
 8003578:	4463      	add	r3, ip
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0c1b      	lsrs	r3, r3, #16
 800357e:	059b      	lsls	r3, r3, #22
 8003580:	0d9a      	lsrs	r2, r3, #22
 8003582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003584:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003588:	695a      	ldr	r2, [r3, #20]
 800358a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	18d2      	adds	r2, r2, r3
 8003590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003592:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2100      	movs	r1, #0
 8003598:	0018      	movs	r0, r3
 800359a:	f008 ff5f 	bl	800c45c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	7c5b      	ldrb	r3, [r3, #17]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d100      	bne.n	80035aa <PCD_EP_ISR_Handler+0x96>
 80035a8:	e30f      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
 80035aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d000      	beq.n	80035b4 <PCD_EP_ISR_Handler+0xa0>
 80035b2:	e30a      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	7c5b      	ldrb	r3, [r3, #17]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2280      	movs	r2, #128	@ 0x80
 80035bc:	4252      	negs	r2, r2
 80035be:	4313      	orrs	r3, r2
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	745a      	strb	r2, [r3, #17]
 80035ce:	e2fc      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3355      	adds	r3, #85	@ 0x55
 80035d4:	33ff      	adds	r3, #255	@ 0xff
 80035d6:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	2132      	movs	r1, #50	@ 0x32
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	881a      	ldrh	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	4013      	ands	r3, r2
 80035ee:	d029      	beq.n	8003644 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	0019      	movs	r1, r3
 80035fa:	0010      	movs	r0, r2
 80035fc:	f7ff fab4 	bl	8002b68 <PCD_GET_EP_RX_CNT>
 8003600:	0003      	movs	r3, r0
 8003602:	001a      	movs	r2, r3
 8003604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003606:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	22a7      	movs	r2, #167	@ 0xa7
 8003610:	0092      	lsls	r2, r2, #2
 8003612:	1899      	adds	r1, r3, r2
 8003614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003616:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800361a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800361c:	b29b      	uxth	r3, r3
 800361e:	f006 f9b1 	bl	8009984 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a92      	ldr	r2, [pc, #584]	@ (8003874 <PCD_EP_ISR_Handler+0x360>)
 800362a:	4013      	ands	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	2180      	movs	r1, #128	@ 0x80
 8003636:	430a      	orrs	r2, r1
 8003638:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	0018      	movs	r0, r3
 800363e:	f008 fed7 	bl	800c3f0 <HAL_PCD_SetupStageCallback>
 8003642:	e2c2      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8003644:	2332      	movs	r3, #50	@ 0x32
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	2200      	movs	r2, #0
 800364a:	5e9b      	ldrsh	r3, [r3, r2]
 800364c:	2b00      	cmp	r3, #0
 800364e:	db00      	blt.n	8003652 <PCD_EP_ISR_Handler+0x13e>
 8003650:	e2bb      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a86      	ldr	r2, [pc, #536]	@ (8003874 <PCD_EP_ISR_Handler+0x360>)
 800365a:	4013      	ands	r3, r2
 800365c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003664:	2180      	movs	r1, #128	@ 0x80
 8003666:	430a      	orrs	r2, r1
 8003668:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	0019      	movs	r1, r3
 8003674:	0010      	movs	r0, r2
 8003676:	f7ff fa77 	bl	8002b68 <PCD_GET_EP_RX_CNT>
 800367a:	0003      	movs	r3, r0
 800367c:	001a      	movs	r2, r3
 800367e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003680:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01a      	beq.n	80036c0 <PCD_EP_ISR_Handler+0x1ac>
 800368a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d016      	beq.n	80036c0 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
 8003696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003698:	6959      	ldr	r1, [r3, #20]
 800369a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800369c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800369e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	f006 f96e 	bl	8009984 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80036a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036aa:	695a      	ldr	r2, [r3, #20]
 80036ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	18d2      	adds	r2, r2, r3
 80036b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2100      	movs	r1, #0
 80036ba:	0018      	movs	r0, r3
 80036bc:	f008 fead 	bl	800c41a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	2132      	movs	r1, #50	@ 0x32
 80036c8:	187b      	adds	r3, r7, r1
 80036ca:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80036cc:	187b      	adds	r3, r7, r1
 80036ce:	881a      	ldrh	r2, [r3, #0]
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	011b      	lsls	r3, r3, #4
 80036d4:	4013      	ands	r3, r2
 80036d6:	d000      	beq.n	80036da <PCD_EP_ISR_Handler+0x1c6>
 80036d8:	e277      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
 80036da:	187b      	adds	r3, r7, r1
 80036dc:	881a      	ldrh	r2, [r3, #0]
 80036de:	23c0      	movs	r3, #192	@ 0xc0
 80036e0:	019b      	lsls	r3, r3, #6
 80036e2:	401a      	ands	r2, r3
 80036e4:	23c0      	movs	r3, #192	@ 0xc0
 80036e6:	019b      	lsls	r3, r3, #6
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d100      	bne.n	80036ee <PCD_EP_ISR_Handler+0x1da>
 80036ec:	e26d      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80036ee:	4b60      	ldr	r3, [pc, #384]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 80036f4:	0192      	lsls	r2, r2, #6
 80036f6:	0992      	lsrs	r2, r2, #6
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8003700:	d916      	bls.n	8003730 <PCD_EP_ISR_Handler+0x21c>
 8003702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	221f      	movs	r2, #31
 8003710:	4013      	ands	r3, r2
 8003712:	d102      	bne.n	800371a <PCD_EP_ISR_Handler+0x206>
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	3b01      	subs	r3, #1
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	4b55      	ldr	r3, [pc, #340]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	069b      	lsls	r3, r3, #26
 8003722:	431a      	orrs	r2, r3
 8003724:	4b52      	ldr	r3, [pc, #328]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 8003726:	2180      	movs	r1, #128	@ 0x80
 8003728:	0609      	lsls	r1, r1, #24
 800372a:	430a      	orrs	r2, r1
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	e01e      	b.n	800376e <PCD_EP_ISR_Handler+0x25a>
 8003730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d107      	bne.n	8003748 <PCD_EP_ISR_Handler+0x234>
 8003738:	4b4d      	ldr	r3, [pc, #308]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	4b4c      	ldr	r3, [pc, #304]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 800373e:	2180      	movs	r1, #128	@ 0x80
 8003740:	0609      	lsls	r1, r1, #24
 8003742:	430a      	orrs	r2, r1
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	e012      	b.n	800376e <PCD_EP_ISR_Handler+0x25a>
 8003748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	085b      	lsrs	r3, r3, #1
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	2201      	movs	r2, #1
 8003756:	4013      	ands	r3, r2
 8003758:	d002      	beq.n	8003760 <PCD_EP_ISR_Handler+0x24c>
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	3301      	adds	r3, #1
 800375e:	617b      	str	r3, [r7, #20]
 8003760:	4b43      	ldr	r3, [pc, #268]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 8003762:	6859      	ldr	r1, [r3, #4]
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	069a      	lsls	r2, r3, #26
 8003768:	4b41      	ldr	r3, [pc, #260]	@ (8003870 <PCD_EP_ISR_Handler+0x35c>)
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a40      	ldr	r2, [pc, #256]	@ (8003878 <PCD_EP_ISR_Handler+0x364>)
 8003776:	4013      	ands	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2280      	movs	r2, #128	@ 0x80
 800377e:	0152      	lsls	r2, r2, #5
 8003780:	4053      	eors	r3, r2
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	2280      	movs	r2, #128	@ 0x80
 8003788:	0192      	lsls	r2, r2, #6
 800378a:	4053      	eors	r3, r2
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4939      	ldr	r1, [pc, #228]	@ (800387c <PCD_EP_ISR_Handler+0x368>)
 8003796:	430a      	orrs	r2, r1
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e216      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	001a      	movs	r2, r3
 80037a2:	2121      	movs	r1, #33	@ 0x21
 80037a4:	187b      	adds	r3, r7, r1
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	18d3      	adds	r3, r2, r3
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	2032      	movs	r0, #50	@ 0x32
 80037b0:	183b      	adds	r3, r7, r0
 80037b2:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80037b4:	183b      	adds	r3, r7, r0
 80037b6:	2200      	movs	r2, #0
 80037b8:	5e9b      	ldrsh	r3, [r3, r2]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	db00      	blt.n	80037c0 <PCD_EP_ISR_Handler+0x2ac>
 80037be:	e0e0      	b.n	8003982 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	001a      	movs	r2, r3
 80037c6:	187b      	adds	r3, r7, r1
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	18d3      	adds	r3, r2, r3
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a28      	ldr	r2, [pc, #160]	@ (8003874 <PCD_EP_ISR_Handler+0x360>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	001a      	movs	r2, r3
 80037dc:	0008      	movs	r0, r1
 80037de:	187b      	adds	r3, r7, r1
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	18d3      	adds	r3, r2, r3
 80037e6:	69fa      	ldr	r2, [r7, #28]
 80037e8:	2180      	movs	r1, #128	@ 0x80
 80037ea:	430a      	orrs	r2, r1
 80037ec:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80037ee:	183b      	adds	r3, r7, r0
 80037f0:	781a      	ldrb	r2, [r3, #0]
 80037f2:	0013      	movs	r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	189b      	adds	r3, r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	3351      	adds	r3, #81	@ 0x51
 80037fc:	33ff      	adds	r3, #255	@ 0xff
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	18d3      	adds	r3, r2, r3
 8003802:	3304      	adds	r3, #4
 8003804:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003808:	7b1b      	ldrb	r3, [r3, #12]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11c      	bne.n	8003848 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2524      	movs	r5, #36	@ 0x24
 8003818:	197c      	adds	r4, r7, r5
 800381a:	0019      	movs	r1, r3
 800381c:	0010      	movs	r0, r2
 800381e:	f7ff f9a3 	bl	8002b68 <PCD_GET_EP_RX_CNT>
 8003822:	0003      	movs	r3, r0
 8003824:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8003826:	002c      	movs	r4, r5
 8003828:	193b      	adds	r3, r7, r4
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d100      	bne.n	8003832 <PCD_EP_ISR_Handler+0x31e>
 8003830:	e07f      	b.n	8003932 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6818      	ldr	r0, [r3, #0]
 8003836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003838:	6959      	ldr	r1, [r3, #20]
 800383a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800383c:	88da      	ldrh	r2, [r3, #6]
 800383e:	193b      	adds	r3, r7, r4
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	f006 f89f 	bl	8009984 <USB_ReadPMA>
 8003846:	e074      	b.n	8003932 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800384a:	78db      	ldrb	r3, [r3, #3]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d117      	bne.n	8003880 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003850:	2324      	movs	r3, #36	@ 0x24
 8003852:	18fc      	adds	r4, r7, r3
 8003854:	2332      	movs	r3, #50	@ 0x32
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	881a      	ldrh	r2, [r3, #0]
 800385a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	0018      	movs	r0, r3
 8003860:	f000 f9c8 	bl	8003bf4 <HAL_PCD_EP_DB_Receive>
 8003864:	0003      	movs	r3, r0
 8003866:	8023      	strh	r3, [r4, #0]
 8003868:	e063      	b.n	8003932 <PCD_EP_ISR_Handler+0x41e>
 800386a:	46c0      	nop			@ (mov r8, r8)
 800386c:	07ff8f0f 	.word	0x07ff8f0f
 8003870:	40009800 	.word	0x40009800
 8003874:	07ff0f8f 	.word	0x07ff0f8f
 8003878:	07ffbf8f 	.word	0x07ffbf8f
 800387c:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	001a      	movs	r2, r3
 8003886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	18d3      	adds	r3, r2, r3
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4ad4      	ldr	r2, [pc, #848]	@ (8003be4 <PCD_EP_ISR_Handler+0x6d0>)
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	001a      	movs	r2, r3
 800389c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	18d3      	adds	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	49d0      	ldr	r1, [pc, #832]	@ (8003be8 <PCD_EP_ISR_Handler+0x6d4>)
 80038a8:	430a      	orrs	r2, r1
 80038aa:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	001a      	movs	r2, r3
 80038b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	18d3      	adds	r3, r2, r3
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	2380      	movs	r3, #128	@ 0x80
 80038be:	01db      	lsls	r3, r3, #7
 80038c0:	4013      	ands	r3, r2
 80038c2:	d01b      	beq.n	80038fc <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	2524      	movs	r5, #36	@ 0x24
 80038ce:	197c      	adds	r4, r7, r5
 80038d0:	0019      	movs	r1, r3
 80038d2:	0010      	movs	r0, r2
 80038d4:	f7ff f96a 	bl	8002bac <PCD_GET_EP_DBUF0_CNT>
 80038d8:	0003      	movs	r3, r0
 80038da:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80038dc:	002c      	movs	r4, r5
 80038de:	193b      	adds	r3, r7, r4
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d025      	beq.n	8003932 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6818      	ldr	r0, [r3, #0]
 80038ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ec:	6959      	ldr	r1, [r3, #20]
 80038ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f0:	891a      	ldrh	r2, [r3, #8]
 80038f2:	193b      	adds	r3, r7, r4
 80038f4:	881b      	ldrh	r3, [r3, #0]
 80038f6:	f006 f845 	bl	8009984 <USB_ReadPMA>
 80038fa:	e01a      	b.n	8003932 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2524      	movs	r5, #36	@ 0x24
 8003906:	197c      	adds	r4, r7, r5
 8003908:	0019      	movs	r1, r3
 800390a:	0010      	movs	r0, r2
 800390c:	f7ff f970 	bl	8002bf0 <PCD_GET_EP_DBUF1_CNT>
 8003910:	0003      	movs	r3, r0
 8003912:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8003914:	002c      	movs	r4, r5
 8003916:	193b      	adds	r3, r7, r4
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003924:	6959      	ldr	r1, [r3, #20]
 8003926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003928:	895a      	ldrh	r2, [r3, #10]
 800392a:	193b      	adds	r3, r7, r4
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	f006 f829 	bl	8009984 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003934:	69da      	ldr	r2, [r3, #28]
 8003936:	2124      	movs	r1, #36	@ 0x24
 8003938:	187b      	adds	r3, r7, r1
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	18d2      	adds	r2, r2, r3
 800393e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003940:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003944:	695a      	ldr	r2, [r3, #20]
 8003946:	187b      	adds	r3, r7, r1
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	18d2      	adds	r2, r2, r3
 800394c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800394e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d005      	beq.n	8003964 <PCD_EP_ISR_Handler+0x450>
 8003958:	187b      	adds	r3, r7, r1
 800395a:	881a      	ldrh	r2, [r3, #0]
 800395c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	429a      	cmp	r2, r3
 8003962:	d207      	bcs.n	8003974 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003966:	781a      	ldrb	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	0011      	movs	r1, r2
 800396c:	0018      	movs	r0, r3
 800396e:	f008 fd54 	bl	800c41a <HAL_PCD_DataOutStageCallback>
 8003972:	e006      	b.n	8003982 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800397a:	0011      	movs	r1, r2
 800397c:	0018      	movs	r0, r3
 800397e:	f004 fe71 	bl	8008664 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8003982:	2032      	movs	r0, #50	@ 0x32
 8003984:	183b      	adds	r3, r7, r0
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	2280      	movs	r2, #128	@ 0x80
 800398a:	4013      	ands	r3, r2
 800398c:	d100      	bne.n	8003990 <PCD_EP_ISR_Handler+0x47c>
 800398e:	e11c      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8003990:	2121      	movs	r1, #33	@ 0x21
 8003992:	187b      	adds	r3, r7, r1
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	0013      	movs	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	189b      	adds	r3, r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	3310      	adds	r3, #16
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	18d3      	adds	r3, r2, r3
 80039a4:	3304      	adds	r3, #4
 80039a6:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	001a      	movs	r2, r3
 80039ae:	187b      	adds	r3, r7, r1
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	18d3      	adds	r3, r2, r3
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a8c      	ldr	r2, [pc, #560]	@ (8003bec <PCD_EP_ISR_Handler+0x6d8>)
 80039ba:	4013      	ands	r3, r2
 80039bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	001a      	movs	r2, r3
 80039c4:	187b      	adds	r3, r7, r1
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	18d3      	adds	r3, r2, r3
 80039cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039ce:	2180      	movs	r1, #128	@ 0x80
 80039d0:	0209      	lsls	r1, r1, #8
 80039d2:	430a      	orrs	r2, r1
 80039d4:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80039d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d8:	78db      	ldrb	r3, [r3, #3]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d000      	beq.n	80039e0 <PCD_EP_ISR_Handler+0x4cc>
 80039de:	e0a3      	b.n	8003b28 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 80039e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e2:	2200      	movs	r2, #0
 80039e4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80039e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e8:	7b1b      	ldrb	r3, [r3, #12]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d100      	bne.n	80039f0 <PCD_EP_ISR_Handler+0x4dc>
 80039ee:	e093      	b.n	8003b18 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039f0:	183b      	adds	r3, r7, r0
 80039f2:	881b      	ldrh	r3, [r3, #0]
 80039f4:	2240      	movs	r2, #64	@ 0x40
 80039f6:	4013      	ands	r3, r2
 80039f8:	d047      	beq.n	8003a8a <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80039fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039fc:	785b      	ldrb	r3, [r3, #1]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d121      	bne.n	8003a46 <PCD_EP_ISR_Handler+0x532>
 8003a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	4a79      	ldr	r2, [pc, #484]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a0a:	4694      	mov	ip, r2
 8003a0c:	4463      	add	r3, ip
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	4976      	ldr	r1, [pc, #472]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a18:	468c      	mov	ip, r1
 8003a1a:	4463      	add	r3, ip
 8003a1c:	0192      	lsls	r2, r2, #6
 8003a1e:	0992      	lsrs	r2, r2, #6
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4a71      	ldr	r2, [pc, #452]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a2a:	4694      	mov	ip, r2
 8003a2c:	4463      	add	r3, ip
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	496e      	ldr	r1, [pc, #440]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a38:	468c      	mov	ip, r1
 8003a3a:	4463      	add	r3, ip
 8003a3c:	2180      	movs	r1, #128	@ 0x80
 8003a3e:	0609      	lsls	r1, r1, #24
 8003a40:	430a      	orrs	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e068      	b.n	8003b18 <PCD_EP_ISR_Handler+0x604>
 8003a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a48:	785b      	ldrb	r3, [r3, #1]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d164      	bne.n	8003b18 <PCD_EP_ISR_Handler+0x604>
 8003a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	4a66      	ldr	r2, [pc, #408]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a56:	4694      	mov	ip, r2
 8003a58:	4463      	add	r3, ip
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	4963      	ldr	r1, [pc, #396]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a64:	468c      	mov	ip, r1
 8003a66:	4463      	add	r3, ip
 8003a68:	0412      	lsls	r2, r2, #16
 8003a6a:	0c12      	lsrs	r2, r2, #16
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	4a5e      	ldr	r2, [pc, #376]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a76:	189a      	adds	r2, r3, r2
 8003a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	495c      	ldr	r1, [pc, #368]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a80:	468c      	mov	ip, r1
 8003a82:	4463      	add	r3, ip
 8003a84:	6812      	ldr	r2, [r2, #0]
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	e046      	b.n	8003b18 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a8c:	785b      	ldrb	r3, [r3, #1]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d121      	bne.n	8003ad6 <PCD_EP_ISR_Handler+0x5c2>
 8003a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	4a55      	ldr	r2, [pc, #340]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003a9a:	4694      	mov	ip, r2
 8003a9c:	4463      	add	r3, ip
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	4952      	ldr	r1, [pc, #328]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003aa8:	468c      	mov	ip, r1
 8003aaa:	4463      	add	r3, ip
 8003aac:	0192      	lsls	r2, r2, #6
 8003aae:	0992      	lsrs	r2, r2, #6
 8003ab0:	605a      	str	r2, [r3, #4]
 8003ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	4a4d      	ldr	r2, [pc, #308]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003aba:	4694      	mov	ip, r2
 8003abc:	4463      	add	r3, ip
 8003abe:	685a      	ldr	r2, [r3, #4]
 8003ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	494a      	ldr	r1, [pc, #296]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003ac8:	468c      	mov	ip, r1
 8003aca:	4463      	add	r3, ip
 8003acc:	2180      	movs	r1, #128	@ 0x80
 8003ace:	0609      	lsls	r1, r1, #24
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	e020      	b.n	8003b18 <PCD_EP_ISR_Handler+0x604>
 8003ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad8:	785b      	ldrb	r3, [r3, #1]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d11c      	bne.n	8003b18 <PCD_EP_ISR_Handler+0x604>
 8003ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	4a42      	ldr	r2, [pc, #264]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003ae6:	4694      	mov	ip, r2
 8003ae8:	4463      	add	r3, ip
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	493f      	ldr	r1, [pc, #252]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003af4:	468c      	mov	ip, r1
 8003af6:	4463      	add	r3, ip
 8003af8:	0412      	lsls	r2, r2, #16
 8003afa:	0c12      	lsrs	r2, r2, #16
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	4a3a      	ldr	r2, [pc, #232]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003b06:	189a      	adds	r2, r3, r2
 8003b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	4938      	ldr	r1, [pc, #224]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003b10:	468c      	mov	ip, r1
 8003b12:	4463      	add	r3, ip
 8003b14:	6852      	ldr	r2, [r2, #4]
 8003b16:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	0011      	movs	r1, r2
 8003b20:	0018      	movs	r0, r3
 8003b22:	f008 fc9b 	bl	800c45c <HAL_PCD_DataInStageCallback>
 8003b26:	e050      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003b28:	2332      	movs	r3, #50	@ 0x32
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	881a      	ldrh	r2, [r3, #0]
 8003b2e:	2380      	movs	r3, #128	@ 0x80
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	4013      	ands	r3, r2
 8003b34:	d141      	bne.n	8003bba <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003bf0 <PCD_EP_ISR_Handler+0x6dc>)
 8003b3e:	4694      	mov	ip, r2
 8003b40:	4463      	add	r3, ip
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0c1b      	lsrs	r3, r3, #16
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	2126      	movs	r1, #38	@ 0x26
 8003b4a:	187b      	adds	r3, r7, r1
 8003b4c:	0592      	lsls	r2, r2, #22
 8003b4e:	0d92      	lsrs	r2, r2, #22
 8003b50:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8003b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	187b      	adds	r3, r7, r1
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d907      	bls.n	8003b6e <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 8003b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b60:	699a      	ldr	r2, [r3, #24]
 8003b62:	187b      	adds	r3, r7, r1
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	1ad2      	subs	r2, r2, r3
 8003b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b6a:	619a      	str	r2, [r3, #24]
 8003b6c:	e002      	b.n	8003b74 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b70:	2200      	movs	r2, #0
 8003b72:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d107      	bne.n	8003b8c <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7e:	781a      	ldrb	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	0011      	movs	r1, r2
 8003b84:	0018      	movs	r0, r3
 8003b86:	f008 fc69 	bl	800c45c <HAL_PCD_DataInStageCallback>
 8003b8a:	e01e      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b8e:	695a      	ldr	r2, [r3, #20]
 8003b90:	2126      	movs	r1, #38	@ 0x26
 8003b92:	187b      	adds	r3, r7, r1
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	18d2      	adds	r2, r2, r3
 8003b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9e:	69da      	ldr	r2, [r3, #28]
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	18d2      	adds	r2, r2, r3
 8003ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bb0:	0011      	movs	r1, r2
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f004 fd56 	bl	8008664 <USB_EPStartXfer>
 8003bb8:	e007      	b.n	8003bca <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003bba:	2332      	movs	r3, #50	@ 0x32
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	881a      	ldrh	r2, [r3, #0]
 8003bc0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 f8ff 	bl	8003dc8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bd0:	2380      	movs	r3, #128	@ 0x80
 8003bd2:	021b      	lsls	r3, r3, #8
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d000      	beq.n	8003bda <PCD_EP_ISR_Handler+0x6c6>
 8003bd8:	e4a1      	b.n	800351e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	0018      	movs	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b00e      	add	sp, #56	@ 0x38
 8003be2:	bdb0      	pop	{r4, r5, r7, pc}
 8003be4:	07ff8f8f 	.word	0x07ff8f8f
 8003be8:	000080c0 	.word	0x000080c0
 8003bec:	07ff8f0f 	.word	0x07ff8f0f
 8003bf0:	40009800 	.word	0x40009800

08003bf4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003bf4:	b5b0      	push	{r4, r5, r7, lr}
 8003bf6:	b08a      	sub	sp, #40	@ 0x28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	1dbb      	adds	r3, r7, #6
 8003c00:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003c02:	1dbb      	adds	r3, r7, #6
 8003c04:	881a      	ldrh	r2, [r3, #0]
 8003c06:	2380      	movs	r3, #128	@ 0x80
 8003c08:	01db      	lsls	r3, r3, #7
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d067      	beq.n	8003cde <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	251e      	movs	r5, #30
 8003c18:	197c      	adds	r4, r7, r5
 8003c1a:	0019      	movs	r1, r3
 8003c1c:	0010      	movs	r0, r2
 8003c1e:	f7fe ffc5 	bl	8002bac <PCD_GET_EP_DBUF0_CNT>
 8003c22:	0003      	movs	r3, r0
 8003c24:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	699a      	ldr	r2, [r3, #24]
 8003c2a:	197b      	adds	r3, r7, r5
 8003c2c:	881b      	ldrh	r3, [r3, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d307      	bcc.n	8003c42 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	197b      	adds	r3, r7, r5
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	1ad2      	subs	r2, r2, r3
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	619a      	str	r2, [r3, #24]
 8003c40:	e002      	b.n	8003c48 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2200      	movs	r2, #0
 8003c46:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d11a      	bne.n	8003c86 <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	001a      	movs	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	18d3      	adds	r3, r2, r3
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a55      	ldr	r2, [pc, #340]	@ (8003db8 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	2280      	movs	r2, #128	@ 0x80
 8003c6a:	0192      	lsls	r2, r2, #6
 8003c6c:	4053      	eors	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	001a      	movs	r2, r3
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	18d3      	adds	r3, r2, r3
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	494e      	ldr	r1, [pc, #312]	@ (8003dbc <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003c82:	430a      	orrs	r2, r1
 8003c84:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c86:	1dbb      	adds	r3, r7, #6
 8003c88:	881b      	ldrh	r3, [r3, #0]
 8003c8a:	2240      	movs	r2, #64	@ 0x40
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d015      	beq.n	8003cbc <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	001a      	movs	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	18d3      	adds	r3, r2, r3
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a47      	ldr	r2, [pc, #284]	@ (8003dc0 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	001a      	movs	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	18d3      	adds	r3, r2, r3
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	4943      	ldr	r1, [pc, #268]	@ (8003dc4 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003cbc:	241e      	movs	r4, #30
 8003cbe:	193b      	adds	r3, r7, r4
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d100      	bne.n	8003cc8 <HAL_PCD_EP_DB_Receive+0xd4>
 8003cc6:	e070      	b.n	8003daa <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	6959      	ldr	r1, [r3, #20]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	891a      	ldrh	r2, [r3, #8]
 8003cd4:	193b      	adds	r3, r7, r4
 8003cd6:	881b      	ldrh	r3, [r3, #0]
 8003cd8:	f005 fe54 	bl	8009984 <USB_ReadPMA>
 8003cdc:	e065      	b.n	8003daa <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	251e      	movs	r5, #30
 8003ce8:	197c      	adds	r4, r7, r5
 8003cea:	0019      	movs	r1, r3
 8003cec:	0010      	movs	r0, r2
 8003cee:	f7fe ff7f 	bl	8002bf0 <PCD_GET_EP_DBUF1_CNT>
 8003cf2:	0003      	movs	r3, r0
 8003cf4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	197b      	adds	r3, r7, r5
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d307      	bcc.n	8003d12 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	197b      	adds	r3, r7, r5
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	1ad2      	subs	r2, r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	619a      	str	r2, [r3, #24]
 8003d10:	e002      	b.n	8003d18 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2200      	movs	r2, #0
 8003d16:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d11a      	bne.n	8003d56 <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	001a      	movs	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	18d3      	adds	r3, r2, r3
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a21      	ldr	r2, [pc, #132]	@ (8003db8 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003d32:	4013      	ands	r3, r2
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	2280      	movs	r2, #128	@ 0x80
 8003d3a:	0192      	lsls	r2, r2, #6
 8003d3c:	4053      	eors	r3, r2
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	001a      	movs	r2, r3
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	18d3      	adds	r3, r2, r3
 8003d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d50:	491a      	ldr	r1, [pc, #104]	@ (8003dbc <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003d52:	430a      	orrs	r2, r1
 8003d54:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003d56:	1dbb      	adds	r3, r7, #6
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	2240      	movs	r2, #64	@ 0x40
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	d115      	bne.n	8003d8c <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	001a      	movs	r2, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	18d3      	adds	r3, r2, r3
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a13      	ldr	r2, [pc, #76]	@ (8003dc0 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	623b      	str	r3, [r7, #32]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	001a      	movs	r2, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	18d3      	adds	r3, r2, r3
 8003d84:	6a3a      	ldr	r2, [r7, #32]
 8003d86:	490f      	ldr	r1, [pc, #60]	@ (8003dc4 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003d8c:	241e      	movs	r4, #30
 8003d8e:	193b      	adds	r3, r7, r4
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d009      	beq.n	8003daa <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6818      	ldr	r0, [r3, #0]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	6959      	ldr	r1, [r3, #20]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	895a      	ldrh	r2, [r3, #10]
 8003da2:	193b      	adds	r3, r7, r4
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	f005 fded 	bl	8009984 <USB_ReadPMA>
    }
  }

  return count;
 8003daa:	231e      	movs	r3, #30
 8003dac:	18fb      	adds	r3, r7, r3
 8003dae:	881b      	ldrh	r3, [r3, #0]
}
 8003db0:	0018      	movs	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b00a      	add	sp, #40	@ 0x28
 8003db6:	bdb0      	pop	{r4, r5, r7, pc}
 8003db8:	07ffbf8f 	.word	0x07ffbf8f
 8003dbc:	00008080 	.word	0x00008080
 8003dc0:	07ff8f8f 	.word	0x07ff8f8f
 8003dc4:	000080c0 	.word	0x000080c0

08003dc8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003dc8:	b5b0      	push	{r4, r5, r7, lr}
 8003dca:	b08e      	sub	sp, #56	@ 0x38
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	1dbb      	adds	r3, r7, #6
 8003dd4:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003dd6:	1dbb      	adds	r3, r7, #6
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	2240      	movs	r2, #64	@ 0x40
 8003ddc:	4013      	ands	r3, r2
 8003dde:	d100      	bne.n	8003de2 <HAL_PCD_EP_DB_Transmit+0x1a>
 8003de0:	e1c3      	b.n	800416a <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	251e      	movs	r5, #30
 8003dec:	197c      	adds	r4, r7, r5
 8003dee:	0019      	movs	r1, r3
 8003df0:	0010      	movs	r0, r2
 8003df2:	f7fe fedb 	bl	8002bac <PCD_GET_EP_DBUF0_CNT>
 8003df6:	0003      	movs	r3, r0
 8003df8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	699a      	ldr	r2, [r3, #24]
 8003dfe:	197b      	adds	r3, r7, r5
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d907      	bls.n	8003e16 <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	699a      	ldr	r2, [r3, #24]
 8003e0a:	197b      	adds	r3, r7, r5
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	1ad2      	subs	r2, r2, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	619a      	str	r2, [r3, #24]
 8003e14:	e002      	b.n	8003e1c <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d000      	beq.n	8003e26 <HAL_PCD_EP_DB_Transmit+0x5e>
 8003e24:	e0b2      	b.n	8003f8c <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	785b      	ldrb	r3, [r3, #1]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d121      	bne.n	8003e72 <HAL_PCD_EP_DB_Transmit+0xaa>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	4ada      	ldr	r2, [pc, #872]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e36:	4694      	mov	ip, r2
 8003e38:	4463      	add	r3, ip
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	49d7      	ldr	r1, [pc, #860]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e44:	468c      	mov	ip, r1
 8003e46:	4463      	add	r3, ip
 8003e48:	0192      	lsls	r2, r2, #6
 8003e4a:	0992      	lsrs	r2, r2, #6
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	4ad2      	ldr	r2, [pc, #840]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e56:	4694      	mov	ip, r2
 8003e58:	4463      	add	r3, ip
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	49cf      	ldr	r1, [pc, #828]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e64:	468c      	mov	ip, r1
 8003e66:	4463      	add	r3, ip
 8003e68:	2180      	movs	r1, #128	@ 0x80
 8003e6a:	0609      	lsls	r1, r1, #24
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	e020      	b.n	8003eb4 <HAL_PCD_EP_DB_Transmit+0xec>
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	785b      	ldrb	r3, [r3, #1]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d11c      	bne.n	8003eb4 <HAL_PCD_EP_DB_Transmit+0xec>
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	4ac7      	ldr	r2, [pc, #796]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e82:	4694      	mov	ip, r2
 8003e84:	4463      	add	r3, ip
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	49c4      	ldr	r1, [pc, #784]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003e90:	468c      	mov	ip, r1
 8003e92:	4463      	add	r3, ip
 8003e94:	0412      	lsls	r2, r2, #16
 8003e96:	0c12      	lsrs	r2, r2, #16
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4abf      	ldr	r2, [pc, #764]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ea2:	189a      	adds	r2, r3, r2
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	49bd      	ldr	r1, [pc, #756]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003eac:	468c      	mov	ip, r1
 8003eae:	4463      	add	r3, ip
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	785b      	ldrb	r3, [r3, #1]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d121      	bne.n	8003f00 <HAL_PCD_EP_DB_Transmit+0x138>
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	00db      	lsls	r3, r3, #3
 8003ec2:	4ab7      	ldr	r2, [pc, #732]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ec4:	4694      	mov	ip, r2
 8003ec6:	4463      	add	r3, ip
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	49b3      	ldr	r1, [pc, #716]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ed2:	468c      	mov	ip, r1
 8003ed4:	4463      	add	r3, ip
 8003ed6:	0192      	lsls	r2, r2, #6
 8003ed8:	0992      	lsrs	r2, r2, #6
 8003eda:	605a      	str	r2, [r3, #4]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	00db      	lsls	r3, r3, #3
 8003ee2:	4aaf      	ldr	r2, [pc, #700]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ee4:	4694      	mov	ip, r2
 8003ee6:	4463      	add	r3, ip
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	49ab      	ldr	r1, [pc, #684]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ef2:	468c      	mov	ip, r1
 8003ef4:	4463      	add	r3, ip
 8003ef6:	2180      	movs	r1, #128	@ 0x80
 8003ef8:	0609      	lsls	r1, r1, #24
 8003efa:	430a      	orrs	r2, r1
 8003efc:	605a      	str	r2, [r3, #4]
 8003efe:	e020      	b.n	8003f42 <HAL_PCD_EP_DB_Transmit+0x17a>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	785b      	ldrb	r3, [r3, #1]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d11c      	bne.n	8003f42 <HAL_PCD_EP_DB_Transmit+0x17a>
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	00db      	lsls	r3, r3, #3
 8003f0e:	4aa4      	ldr	r2, [pc, #656]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f10:	4694      	mov	ip, r2
 8003f12:	4463      	add	r3, ip
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	49a0      	ldr	r1, [pc, #640]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f1e:	468c      	mov	ip, r1
 8003f20:	4463      	add	r3, ip
 8003f22:	0412      	lsls	r2, r2, #16
 8003f24:	0c12      	lsrs	r2, r2, #16
 8003f26:	605a      	str	r2, [r3, #4]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	4a9c      	ldr	r2, [pc, #624]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f30:	189a      	adds	r2, r3, r2
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	4999      	ldr	r1, [pc, #612]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003f3a:	468c      	mov	ip, r1
 8003f3c:	4463      	add	r3, ip
 8003f3e:	6852      	ldr	r2, [r2, #4]
 8003f40:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	0011      	movs	r1, r2
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f008 fa86 	bl	800c45c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f50:	1dbb      	adds	r3, r7, #6
 8003f52:	881a      	ldrh	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	@ 0x80
 8003f56:	01db      	lsls	r3, r3, #7
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d100      	bne.n	8003f5e <HAL_PCD_EP_DB_Transmit+0x196>
 8003f5c:	e2d5      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	001a      	movs	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	18d3      	adds	r3, r2, r3
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a8d      	ldr	r2, [pc, #564]	@ (80041a4 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	001a      	movs	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	18d3      	adds	r3, r2, r3
 8003f82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f84:	4988      	ldr	r1, [pc, #544]	@ (80041a8 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003f86:	430a      	orrs	r2, r1
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	e2be      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f8c:	1dbb      	adds	r3, r7, #6
 8003f8e:	881a      	ldrh	r2, [r3, #0]
 8003f90:	2380      	movs	r3, #128	@ 0x80
 8003f92:	01db      	lsls	r3, r3, #7
 8003f94:	4013      	ands	r3, r2
 8003f96:	d015      	beq.n	8003fc4 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	001a      	movs	r2, r3
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	18d3      	adds	r3, r2, r3
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a7e      	ldr	r2, [pc, #504]	@ (80041a4 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003faa:	4013      	ands	r3, r2
 8003fac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	001a      	movs	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	18d3      	adds	r3, r2, r3
 8003fbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fbe:	497a      	ldr	r1, [pc, #488]	@ (80041a8 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2224      	movs	r2, #36	@ 0x24
 8003fc8:	5c9b      	ldrb	r3, [r3, r2]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d000      	beq.n	8003fd0 <HAL_PCD_EP_DB_Transmit+0x208>
 8003fce:	e29c      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	695a      	ldr	r2, [r3, #20]
 8003fd4:	211e      	movs	r1, #30
 8003fd6:	187b      	adds	r3, r7, r1
 8003fd8:	881b      	ldrh	r3, [r3, #0]
 8003fda:	18d2      	adds	r2, r2, r3
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	69da      	ldr	r2, [r3, #28]
 8003fe4:	187b      	adds	r3, r7, r1
 8003fe6:	881b      	ldrh	r3, [r3, #0]
 8003fe8:	18d2      	adds	r2, r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	6a1a      	ldr	r2, [r3, #32]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d309      	bcc.n	800400e <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	6a1a      	ldr	r2, [r3, #32]
 8004004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004006:	1ad2      	subs	r2, r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	621a      	str	r2, [r3, #32]
 800400c:	e016      	b.n	800403c <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d108      	bne.n	8004028 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 8004016:	231e      	movs	r3, #30
 8004018:	18fb      	adds	r3, r7, r3
 800401a:	881b      	ldrh	r3, [r3, #0]
 800401c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	2224      	movs	r2, #36	@ 0x24
 8004022:	2100      	movs	r1, #0
 8004024:	5499      	strb	r1, [r3, r2]
 8004026:	e009      	b.n	800403c <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	2224      	movs	r2, #36	@ 0x24
 800402c:	2100      	movs	r1, #0
 800402e:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2200      	movs	r2, #0
 800403a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	785b      	ldrb	r3, [r3, #1]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d162      	bne.n	800410a <HAL_PCD_EP_DB_Transmit+0x342>
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	4a55      	ldr	r2, [pc, #340]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800404c:	4694      	mov	ip, r2
 800404e:	4463      	add	r3, ip
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	4951      	ldr	r1, [pc, #324]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800405a:	468c      	mov	ip, r1
 800405c:	4463      	add	r3, ip
 800405e:	0192      	lsls	r2, r2, #6
 8004060:	0992      	lsrs	r2, r2, #6
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	2b3e      	cmp	r3, #62	@ 0x3e
 8004068:	d91e      	bls.n	80040a8 <HAL_PCD_EP_DB_Transmit+0x2e0>
 800406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406c:	095b      	lsrs	r3, r3, #5
 800406e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004072:	221f      	movs	r2, #31
 8004074:	4013      	ands	r3, r2
 8004076:	d102      	bne.n	800407e <HAL_PCD_EP_DB_Transmit+0x2b6>
 8004078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407a:	3b01      	subs	r3, #1
 800407c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4a46      	ldr	r2, [pc, #280]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004086:	4694      	mov	ip, r2
 8004088:	4463      	add	r3, ip
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800408e:	069b      	lsls	r3, r3, #26
 8004090:	431a      	orrs	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4941      	ldr	r1, [pc, #260]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800409a:	468c      	mov	ip, r1
 800409c:	4463      	add	r3, ip
 800409e:	2180      	movs	r1, #128	@ 0x80
 80040a0:	0609      	lsls	r1, r1, #24
 80040a2:	430a      	orrs	r2, r1
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e055      	b.n	8004154 <HAL_PCD_EP_DB_Transmit+0x38c>
 80040a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d111      	bne.n	80040d2 <HAL_PCD_EP_DB_Transmit+0x30a>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4a3a      	ldr	r2, [pc, #232]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040b6:	4694      	mov	ip, r2
 80040b8:	4463      	add	r3, ip
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	4937      	ldr	r1, [pc, #220]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040c4:	468c      	mov	ip, r1
 80040c6:	4463      	add	r3, ip
 80040c8:	2180      	movs	r1, #128	@ 0x80
 80040ca:	0609      	lsls	r1, r1, #24
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	e040      	b.n	8004154 <HAL_PCD_EP_DB_Transmit+0x38c>
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040da:	2201      	movs	r2, #1
 80040dc:	4013      	ands	r3, r2
 80040de:	d002      	beq.n	80040e6 <HAL_PCD_EP_DB_Transmit+0x31e>
 80040e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e2:	3301      	adds	r3, #1
 80040e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4a2c      	ldr	r2, [pc, #176]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040ee:	4694      	mov	ip, r2
 80040f0:	4463      	add	r3, ip
 80040f2:	6819      	ldr	r1, [r3, #0]
 80040f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f6:	069a      	lsls	r2, r3, #26
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4828      	ldr	r0, [pc, #160]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004100:	4684      	mov	ip, r0
 8004102:	4463      	add	r3, ip
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	e024      	b.n	8004154 <HAL_PCD_EP_DB_Transmit+0x38c>
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	785b      	ldrb	r3, [r3, #1]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d120      	bne.n	8004154 <HAL_PCD_EP_DB_Transmit+0x38c>
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4a21      	ldr	r2, [pc, #132]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800411a:	4694      	mov	ip, r2
 800411c:	4463      	add	r3, ip
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	491e      	ldr	r1, [pc, #120]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004128:	468c      	mov	ip, r1
 800412a:	4463      	add	r3, ip
 800412c:	0412      	lsls	r2, r2, #16
 800412e:	0c12      	lsrs	r2, r2, #16
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4a19      	ldr	r2, [pc, #100]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800413a:	4694      	mov	ip, r2
 800413c:	4463      	add	r3, ip
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	041a      	lsls	r2, r3, #16
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	00db      	lsls	r3, r3, #3
 800414a:	4815      	ldr	r0, [pc, #84]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800414c:	4684      	mov	ip, r0
 800414e:	4463      	add	r3, ip
 8004150:	430a      	orrs	r2, r1
 8004152:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6818      	ldr	r0, [r3, #0]
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	6959      	ldr	r1, [r3, #20]
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	891a      	ldrh	r2, [r3, #8]
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	b29b      	uxth	r3, r3
 8004164:	f005 fb98 	bl	8009898 <USB_WritePMA>
 8004168:	e1cf      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	251e      	movs	r5, #30
 8004174:	197c      	adds	r4, r7, r5
 8004176:	0019      	movs	r1, r3
 8004178:	0010      	movs	r0, r2
 800417a:	f7fe fd39 	bl	8002bf0 <PCD_GET_EP_DBUF1_CNT>
 800417e:	0003      	movs	r3, r0
 8004180:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	699a      	ldr	r2, [r3, #24]
 8004186:	197b      	adds	r3, r7, r5
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d30e      	bcc.n	80041ac <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	699a      	ldr	r2, [r3, #24]
 8004192:	197b      	adds	r3, r7, r5
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	1ad2      	subs	r2, r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	619a      	str	r2, [r3, #24]
 800419c:	e009      	b.n	80041b2 <HAL_PCD_EP_DB_Transmit+0x3ea>
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	40009800 	.word	0x40009800
 80041a4:	07ff8f8f 	.word	0x07ff8f8f
 80041a8:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2200      	movs	r2, #0
 80041b0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d000      	beq.n	80041bc <HAL_PCD_EP_DB_Transmit+0x3f4>
 80041ba:	e0b2      	b.n	8004322 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	785b      	ldrb	r3, [r3, #1]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d121      	bne.n	8004208 <HAL_PCD_EP_DB_Transmit+0x440>
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4ab5      	ldr	r2, [pc, #724]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80041cc:	4694      	mov	ip, r2
 80041ce:	4463      	add	r3, ip
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	49b1      	ldr	r1, [pc, #708]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80041da:	468c      	mov	ip, r1
 80041dc:	4463      	add	r3, ip
 80041de:	0192      	lsls	r2, r2, #6
 80041e0:	0992      	lsrs	r2, r2, #6
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	4aad      	ldr	r2, [pc, #692]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80041ec:	4694      	mov	ip, r2
 80041ee:	4463      	add	r3, ip
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	49a9      	ldr	r1, [pc, #676]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80041fa:	468c      	mov	ip, r1
 80041fc:	4463      	add	r3, ip
 80041fe:	2180      	movs	r1, #128	@ 0x80
 8004200:	0609      	lsls	r1, r1, #24
 8004202:	430a      	orrs	r2, r1
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e020      	b.n	800424a <HAL_PCD_EP_DB_Transmit+0x482>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	785b      	ldrb	r3, [r3, #1]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d11c      	bne.n	800424a <HAL_PCD_EP_DB_Transmit+0x482>
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	4aa2      	ldr	r2, [pc, #648]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004218:	4694      	mov	ip, r2
 800421a:	4463      	add	r3, ip
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	499e      	ldr	r1, [pc, #632]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004226:	468c      	mov	ip, r1
 8004228:	4463      	add	r3, ip
 800422a:	0412      	lsls	r2, r2, #16
 800422c:	0c12      	lsrs	r2, r2, #16
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	4a9a      	ldr	r2, [pc, #616]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004238:	189a      	adds	r2, r3, r2
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	4997      	ldr	r1, [pc, #604]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004242:	468c      	mov	ip, r1
 8004244:	4463      	add	r3, ip
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	785b      	ldrb	r3, [r3, #1]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d121      	bne.n	8004296 <HAL_PCD_EP_DB_Transmit+0x4ce>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4a91      	ldr	r2, [pc, #580]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800425a:	4694      	mov	ip, r2
 800425c:	4463      	add	r3, ip
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	498e      	ldr	r1, [pc, #568]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004268:	468c      	mov	ip, r1
 800426a:	4463      	add	r3, ip
 800426c:	0192      	lsls	r2, r2, #6
 800426e:	0992      	lsrs	r2, r2, #6
 8004270:	605a      	str	r2, [r3, #4]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	00db      	lsls	r3, r3, #3
 8004278:	4a89      	ldr	r2, [pc, #548]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800427a:	4694      	mov	ip, r2
 800427c:	4463      	add	r3, ip
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4986      	ldr	r1, [pc, #536]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004288:	468c      	mov	ip, r1
 800428a:	4463      	add	r3, ip
 800428c:	2180      	movs	r1, #128	@ 0x80
 800428e:	0609      	lsls	r1, r1, #24
 8004290:	430a      	orrs	r2, r1
 8004292:	605a      	str	r2, [r3, #4]
 8004294:	e020      	b.n	80042d8 <HAL_PCD_EP_DB_Transmit+0x510>
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	785b      	ldrb	r3, [r3, #1]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d11c      	bne.n	80042d8 <HAL_PCD_EP_DB_Transmit+0x510>
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	4a7e      	ldr	r2, [pc, #504]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042a6:	4694      	mov	ip, r2
 80042a8:	4463      	add	r3, ip
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	497b      	ldr	r1, [pc, #492]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042b4:	468c      	mov	ip, r1
 80042b6:	4463      	add	r3, ip
 80042b8:	0412      	lsls	r2, r2, #16
 80042ba:	0c12      	lsrs	r2, r2, #16
 80042bc:	605a      	str	r2, [r3, #4]
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	4a76      	ldr	r2, [pc, #472]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042c6:	189a      	adds	r2, r3, r2
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	4974      	ldr	r1, [pc, #464]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80042d0:	468c      	mov	ip, r1
 80042d2:	4463      	add	r3, ip
 80042d4:	6852      	ldr	r2, [r2, #4]
 80042d6:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	781a      	ldrb	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	0011      	movs	r1, r2
 80042e0:	0018      	movs	r0, r3
 80042e2:	f008 f8bb 	bl	800c45c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042e6:	1dbb      	adds	r3, r7, #6
 80042e8:	881a      	ldrh	r2, [r3, #0]
 80042ea:	2380      	movs	r3, #128	@ 0x80
 80042ec:	01db      	lsls	r3, r3, #7
 80042ee:	4013      	ands	r3, r2
 80042f0:	d000      	beq.n	80042f4 <HAL_PCD_EP_DB_Transmit+0x52c>
 80042f2:	e10a      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	001a      	movs	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	18d3      	adds	r3, r2, r3
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a67      	ldr	r2, [pc, #412]	@ (80044a4 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8004306:	4013      	ands	r3, r2
 8004308:	623b      	str	r3, [r7, #32]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	001a      	movs	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	18d3      	adds	r3, r2, r3
 8004318:	6a3a      	ldr	r2, [r7, #32]
 800431a:	4963      	ldr	r1, [pc, #396]	@ (80044a8 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800431c:	430a      	orrs	r2, r1
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	e0f3      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004322:	1dbb      	adds	r3, r7, #6
 8004324:	881a      	ldrh	r2, [r3, #0]
 8004326:	2380      	movs	r3, #128	@ 0x80
 8004328:	01db      	lsls	r3, r3, #7
 800432a:	4013      	ands	r3, r2
 800432c:	d115      	bne.n	800435a <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	001a      	movs	r2, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	18d3      	adds	r3, r2, r3
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a59      	ldr	r2, [pc, #356]	@ (80044a4 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8004340:	4013      	ands	r3, r2
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	001a      	movs	r2, r3
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	18d3      	adds	r3, r2, r3
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4954      	ldr	r1, [pc, #336]	@ (80044a8 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8004356:	430a      	orrs	r2, r1
 8004358:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2224      	movs	r2, #36	@ 0x24
 800435e:	5c9b      	ldrb	r3, [r3, r2]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d000      	beq.n	8004366 <HAL_PCD_EP_DB_Transmit+0x59e>
 8004364:	e0d1      	b.n	800450a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	695a      	ldr	r2, [r3, #20]
 800436a:	211e      	movs	r1, #30
 800436c:	187b      	adds	r3, r7, r1
 800436e:	881b      	ldrh	r3, [r3, #0]
 8004370:	18d2      	adds	r2, r2, r3
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	69da      	ldr	r2, [r3, #28]
 800437a:	187b      	adds	r3, r7, r1
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	18d2      	adds	r2, r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	6a1a      	ldr	r2, [r3, #32]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	429a      	cmp	r2, r3
 800438e:	d309      	bcc.n	80043a4 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	6a1a      	ldr	r2, [r3, #32]
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	1ad2      	subs	r2, r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	621a      	str	r2, [r3, #32]
 80043a2:	e016      	b.n	80043d2 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d108      	bne.n	80043be <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 80043ac:	231e      	movs	r3, #30
 80043ae:	18fb      	adds	r3, r7, r3
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2224      	movs	r2, #36	@ 0x24
 80043b8:	2100      	movs	r1, #0
 80043ba:	5499      	strb	r1, [r3, r2]
 80043bc:	e009      	b.n	80043d2 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2200      	movs	r2, #0
 80043c8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2224      	movs	r2, #36	@ 0x24
 80043ce:	2100      	movs	r1, #0
 80043d0:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	785b      	ldrb	r3, [r3, #1]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d168      	bne.n	80044ac <HAL_PCD_EP_DB_Transmit+0x6e4>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	4a2f      	ldr	r2, [pc, #188]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043e2:	4694      	mov	ip, r2
 80043e4:	4463      	add	r3, ip
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	492c      	ldr	r1, [pc, #176]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043f0:	468c      	mov	ip, r1
 80043f2:	4463      	add	r3, ip
 80043f4:	0192      	lsls	r2, r2, #6
 80043f6:	0992      	lsrs	r2, r2, #6
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80043fe:	d91e      	bls.n	800443e <HAL_PCD_EP_DB_Transmit+0x676>
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	095b      	lsrs	r3, r3, #5
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	221f      	movs	r2, #31
 800440a:	4013      	ands	r3, r2
 800440c:	d102      	bne.n	8004414 <HAL_PCD_EP_DB_Transmit+0x64c>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	3b01      	subs	r3, #1
 8004412:	61bb      	str	r3, [r7, #24]
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	4a21      	ldr	r2, [pc, #132]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800441c:	4694      	mov	ip, r2
 800441e:	4463      	add	r3, ip
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	069b      	lsls	r3, r3, #26
 8004426:	431a      	orrs	r2, r3
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	491c      	ldr	r1, [pc, #112]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004430:	468c      	mov	ip, r1
 8004432:	4463      	add	r3, ip
 8004434:	2180      	movs	r1, #128	@ 0x80
 8004436:	0609      	lsls	r1, r1, #24
 8004438:	430a      	orrs	r2, r1
 800443a:	605a      	str	r2, [r3, #4]
 800443c:	e05b      	b.n	80044f6 <HAL_PCD_EP_DB_Transmit+0x72e>
 800443e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d111      	bne.n	8004468 <HAL_PCD_EP_DB_Transmit+0x6a0>
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4a15      	ldr	r2, [pc, #84]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800444c:	4694      	mov	ip, r2
 800444e:	4463      	add	r3, ip
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4911      	ldr	r1, [pc, #68]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800445a:	468c      	mov	ip, r1
 800445c:	4463      	add	r3, ip
 800445e:	2180      	movs	r1, #128	@ 0x80
 8004460:	0609      	lsls	r1, r1, #24
 8004462:	430a      	orrs	r2, r1
 8004464:	605a      	str	r2, [r3, #4]
 8004466:	e046      	b.n	80044f6 <HAL_PCD_EP_DB_Transmit+0x72e>
 8004468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446a:	085b      	lsrs	r3, r3, #1
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004470:	2201      	movs	r2, #1
 8004472:	4013      	ands	r3, r2
 8004474:	d002      	beq.n	800447c <HAL_PCD_EP_DB_Transmit+0x6b4>
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	3301      	adds	r3, #1
 800447a:	61bb      	str	r3, [r7, #24]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	4a07      	ldr	r2, [pc, #28]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004484:	4694      	mov	ip, r2
 8004486:	4463      	add	r3, ip
 8004488:	6859      	ldr	r1, [r3, #4]
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	069a      	lsls	r2, r3, #26
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4802      	ldr	r0, [pc, #8]	@ (80044a0 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004496:	4684      	mov	ip, r0
 8004498:	4463      	add	r3, ip
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	e02a      	b.n	80044f6 <HAL_PCD_EP_DB_Transmit+0x72e>
 80044a0:	40009800 	.word	0x40009800
 80044a4:	07ff8f8f 	.word	0x07ff8f8f
 80044a8:	0000c080 	.word	0x0000c080
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	785b      	ldrb	r3, [r3, #1]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d120      	bne.n	80044f6 <HAL_PCD_EP_DB_Transmit+0x72e>
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	4a25      	ldr	r2, [pc, #148]	@ (8004550 <HAL_PCD_EP_DB_Transmit+0x788>)
 80044bc:	4694      	mov	ip, r2
 80044be:	4463      	add	r3, ip
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4921      	ldr	r1, [pc, #132]	@ (8004550 <HAL_PCD_EP_DB_Transmit+0x788>)
 80044ca:	468c      	mov	ip, r1
 80044cc:	4463      	add	r3, ip
 80044ce:	0412      	lsls	r2, r2, #16
 80044d0:	0c12      	lsrs	r2, r2, #16
 80044d2:	605a      	str	r2, [r3, #4]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <HAL_PCD_EP_DB_Transmit+0x788>)
 80044dc:	4694      	mov	ip, r2
 80044de:	4463      	add	r3, ip
 80044e0:	6859      	ldr	r1, [r3, #4]
 80044e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e4:	041a      	lsls	r2, r3, #16
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	4818      	ldr	r0, [pc, #96]	@ (8004550 <HAL_PCD_EP_DB_Transmit+0x788>)
 80044ee:	4684      	mov	ip, r0
 80044f0:	4463      	add	r3, ip
 80044f2:	430a      	orrs	r2, r1
 80044f4:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6959      	ldr	r1, [r3, #20]
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	895a      	ldrh	r2, [r3, #10]
 8004502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004504:	b29b      	uxth	r3, r3
 8004506:	f005 f9c7 	bl	8009898 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	001a      	movs	r2, r3
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	18d3      	adds	r3, r2, r3
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a0e      	ldr	r2, [pc, #56]	@ (8004554 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800451c:	4013      	ands	r3, r2
 800451e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004522:	2210      	movs	r2, #16
 8004524:	4053      	eors	r3, r2
 8004526:	633b      	str	r3, [r7, #48]	@ 0x30
 8004528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452a:	2220      	movs	r2, #32
 800452c:	4053      	eors	r3, r2
 800452e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	001a      	movs	r2, r3
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	18d3      	adds	r3, r2, r3
 800453e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004540:	4905      	ldr	r1, [pc, #20]	@ (8004558 <HAL_PCD_EP_DB_Transmit+0x790>)
 8004542:	430a      	orrs	r2, r1
 8004544:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	0018      	movs	r0, r3
 800454a:	46bd      	mov	sp, r7
 800454c:	b00e      	add	sp, #56	@ 0x38
 800454e:	bdb0      	pop	{r4, r5, r7, pc}
 8004550:	40009800 	.word	0x40009800
 8004554:	07ff8fbf 	.word	0x07ff8fbf
 8004558:	00008080 	.word	0x00008080

0800455c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800455c:	b590      	push	{r4, r7, lr}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	0008      	movs	r0, r1
 8004566:	0011      	movs	r1, r2
 8004568:	607b      	str	r3, [r7, #4]
 800456a:	240a      	movs	r4, #10
 800456c:	193b      	adds	r3, r7, r4
 800456e:	1c02      	adds	r2, r0, #0
 8004570:	801a      	strh	r2, [r3, #0]
 8004572:	2308      	movs	r3, #8
 8004574:	18fb      	adds	r3, r7, r3
 8004576:	1c0a      	adds	r2, r1, #0
 8004578:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800457a:	0021      	movs	r1, r4
 800457c:	187b      	adds	r3, r7, r1
 800457e:	881b      	ldrh	r3, [r3, #0]
 8004580:	2280      	movs	r2, #128	@ 0x80
 8004582:	4013      	ands	r3, r2
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00d      	beq.n	80045a6 <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800458a:	187b      	adds	r3, r7, r1
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	2207      	movs	r2, #7
 8004590:	401a      	ands	r2, r3
 8004592:	0013      	movs	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	189b      	adds	r3, r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	3310      	adds	r3, #16
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	18d3      	adds	r3, r2, r3
 80045a0:	3304      	adds	r3, #4
 80045a2:	617b      	str	r3, [r7, #20]
 80045a4:	e00c      	b.n	80045c0 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045a6:	230a      	movs	r3, #10
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	881a      	ldrh	r2, [r3, #0]
 80045ac:	0013      	movs	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	189b      	adds	r3, r3, r2
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	3351      	adds	r3, #81	@ 0x51
 80045b6:	33ff      	adds	r3, #255	@ 0xff
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	18d3      	adds	r3, r2, r3
 80045bc:	3304      	adds	r3, #4
 80045be:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80045c0:	2308      	movs	r3, #8
 80045c2:	18fb      	adds	r3, r7, r3
 80045c4:	881b      	ldrh	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d107      	bne.n	80045da <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2200      	movs	r2, #0
 80045ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	80da      	strh	r2, [r3, #6]
 80045d8:	e00b      	b.n	80045f2 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2201      	movs	r2, #1
 80045de:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	0c1b      	lsrs	r3, r3, #16
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b007      	add	sp, #28
 80045fa:	bd90      	pop	{r4, r7, pc}

080045fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	23b5      	movs	r3, #181	@ 0xb5
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	2101      	movs	r1, #1
 8004612:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	23b3      	movs	r3, #179	@ 0xb3
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	2100      	movs	r1, #0
 800461c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004622:	2201      	movs	r2, #1
 8004624:	431a      	orrs	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462e:	2202      	movs	r2, #2
 8004630:	431a      	orrs	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b004      	add	sp, #16
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004644:	4b04      	ldr	r3, [pc, #16]	@ (8004658 <HAL_PWREx_EnableVddUSB+0x18>)
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	4b03      	ldr	r3, [pc, #12]	@ (8004658 <HAL_PWREx_EnableVddUSB+0x18>)
 800464a:	2180      	movs	r1, #128	@ 0x80
 800464c:	00c9      	lsls	r1, r1, #3
 800464e:	430a      	orrs	r2, r1
 8004650:	605a      	str	r2, [r3, #4]
}
 8004652:	46c0      	nop			@ (mov r8, r8)
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	40007000 	.word	0x40007000

0800465c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004664:	4b19      	ldr	r3, [pc, #100]	@ (80046cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a19      	ldr	r2, [pc, #100]	@ (80046d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800466a:	4013      	ands	r3, r2
 800466c:	0019      	movs	r1, r3
 800466e:	4b17      	ldr	r3, [pc, #92]	@ (80046cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	430a      	orrs	r2, r1
 8004674:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	2380      	movs	r3, #128	@ 0x80
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	429a      	cmp	r2, r3
 800467e:	d11f      	bne.n	80046c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004680:	4b14      	ldr	r3, [pc, #80]	@ (80046d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	0013      	movs	r3, r2
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	189b      	adds	r3, r3, r2
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	4912      	ldr	r1, [pc, #72]	@ (80046d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800468e:	0018      	movs	r0, r3
 8004690:	f7fb fd54 	bl	800013c <__udivsi3>
 8004694:	0003      	movs	r3, r0
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800469a:	e008      	b.n	80046ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	3b01      	subs	r3, #1
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	e001      	b.n	80046ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e009      	b.n	80046c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046ae:	4b07      	ldr	r3, [pc, #28]	@ (80046cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80046b0:	695a      	ldr	r2, [r3, #20]
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	401a      	ands	r2, r3
 80046b8:	2380      	movs	r3, #128	@ 0x80
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	429a      	cmp	r2, r3
 80046be:	d0ed      	beq.n	800469c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	0018      	movs	r0, r3
 80046c4:	46bd      	mov	sp, r7
 80046c6:	b004      	add	sp, #16
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	40007000 	.word	0x40007000
 80046d0:	fffff9ff 	.word	0xfffff9ff
 80046d4:	20000014 	.word	0x20000014
 80046d8:	000f4240 	.word	0x000f4240

080046dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80046e0:	4b03      	ldr	r3, [pc, #12]	@ (80046f0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	23e0      	movs	r3, #224	@ 0xe0
 80046e6:	01db      	lsls	r3, r3, #7
 80046e8:	4013      	ands	r3, r2
}
 80046ea:	0018      	movs	r0, r3
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	40021000 	.word	0x40021000

080046f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d102      	bne.n	8004708 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	f000 fb50 	bl	8004da8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2201      	movs	r2, #1
 800470e:	4013      	ands	r3, r2
 8004710:	d100      	bne.n	8004714 <HAL_RCC_OscConfig+0x20>
 8004712:	e07c      	b.n	800480e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004714:	4bc3      	ldr	r3, [pc, #780]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	2238      	movs	r2, #56	@ 0x38
 800471a:	4013      	ands	r3, r2
 800471c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800471e:	4bc1      	ldr	r3, [pc, #772]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	2203      	movs	r2, #3
 8004724:	4013      	ands	r3, r2
 8004726:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b10      	cmp	r3, #16
 800472c:	d102      	bne.n	8004734 <HAL_RCC_OscConfig+0x40>
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b03      	cmp	r3, #3
 8004732:	d002      	beq.n	800473a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	2b08      	cmp	r3, #8
 8004738:	d10b      	bne.n	8004752 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800473a:	4bba      	ldr	r3, [pc, #744]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	@ 0x80
 8004740:	029b      	lsls	r3, r3, #10
 8004742:	4013      	ands	r3, r2
 8004744:	d062      	beq.n	800480c <HAL_RCC_OscConfig+0x118>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d15e      	bne.n	800480c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e32a      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	2380      	movs	r3, #128	@ 0x80
 8004758:	025b      	lsls	r3, r3, #9
 800475a:	429a      	cmp	r2, r3
 800475c:	d107      	bne.n	800476e <HAL_RCC_OscConfig+0x7a>
 800475e:	4bb1      	ldr	r3, [pc, #708]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4bb0      	ldr	r3, [pc, #704]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	0249      	lsls	r1, r1, #9
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	e020      	b.n	80047b0 <HAL_RCC_OscConfig+0xbc>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	23a0      	movs	r3, #160	@ 0xa0
 8004774:	02db      	lsls	r3, r3, #11
 8004776:	429a      	cmp	r2, r3
 8004778:	d10e      	bne.n	8004798 <HAL_RCC_OscConfig+0xa4>
 800477a:	4baa      	ldr	r3, [pc, #680]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4ba9      	ldr	r3, [pc, #676]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004780:	2180      	movs	r1, #128	@ 0x80
 8004782:	02c9      	lsls	r1, r1, #11
 8004784:	430a      	orrs	r2, r1
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	4ba6      	ldr	r3, [pc, #664]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	4ba5      	ldr	r3, [pc, #660]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800478e:	2180      	movs	r1, #128	@ 0x80
 8004790:	0249      	lsls	r1, r1, #9
 8004792:	430a      	orrs	r2, r1
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	e00b      	b.n	80047b0 <HAL_RCC_OscConfig+0xbc>
 8004798:	4ba2      	ldr	r3, [pc, #648]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4ba1      	ldr	r3, [pc, #644]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800479e:	49a2      	ldr	r1, [pc, #648]	@ (8004a28 <HAL_RCC_OscConfig+0x334>)
 80047a0:	400a      	ands	r2, r1
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	4b9f      	ldr	r3, [pc, #636]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	4b9e      	ldr	r3, [pc, #632]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80047aa:	49a0      	ldr	r1, [pc, #640]	@ (8004a2c <HAL_RCC_OscConfig+0x338>)
 80047ac:	400a      	ands	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d014      	beq.n	80047e2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7fd f936 	bl	8001a28 <HAL_GetTick>
 80047bc:	0003      	movs	r3, r0
 80047be:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047c0:	e008      	b.n	80047d4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c2:	f7fd f931 	bl	8001a28 <HAL_GetTick>
 80047c6:	0002      	movs	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b64      	cmp	r3, #100	@ 0x64
 80047ce:	d901      	bls.n	80047d4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e2e9      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047d4:	4b93      	ldr	r3, [pc, #588]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	2380      	movs	r3, #128	@ 0x80
 80047da:	029b      	lsls	r3, r3, #10
 80047dc:	4013      	ands	r3, r2
 80047de:	d0f0      	beq.n	80047c2 <HAL_RCC_OscConfig+0xce>
 80047e0:	e015      	b.n	800480e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e2:	f7fd f921 	bl	8001a28 <HAL_GetTick>
 80047e6:	0003      	movs	r3, r0
 80047e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ec:	f7fd f91c 	bl	8001a28 <HAL_GetTick>
 80047f0:	0002      	movs	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b64      	cmp	r3, #100	@ 0x64
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e2d4      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047fe:	4b89      	ldr	r3, [pc, #548]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	2380      	movs	r3, #128	@ 0x80
 8004804:	029b      	lsls	r3, r3, #10
 8004806:	4013      	ands	r3, r2
 8004808:	d1f0      	bne.n	80047ec <HAL_RCC_OscConfig+0xf8>
 800480a:	e000      	b.n	800480e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800480c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2202      	movs	r2, #2
 8004814:	4013      	ands	r3, r2
 8004816:	d100      	bne.n	800481a <HAL_RCC_OscConfig+0x126>
 8004818:	e099      	b.n	800494e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800481a:	4b82      	ldr	r3, [pc, #520]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	2238      	movs	r2, #56	@ 0x38
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004824:	4b7f      	ldr	r3, [pc, #508]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	2203      	movs	r2, #3
 800482a:	4013      	ands	r3, r2
 800482c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	2b10      	cmp	r3, #16
 8004832:	d102      	bne.n	800483a <HAL_RCC_OscConfig+0x146>
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	2b02      	cmp	r3, #2
 8004838:	d002      	beq.n	8004840 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d135      	bne.n	80048ac <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004840:	4b78      	ldr	r3, [pc, #480]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	2380      	movs	r3, #128	@ 0x80
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	4013      	ands	r3, r2
 800484a:	d005      	beq.n	8004858 <HAL_RCC_OscConfig+0x164>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e2a7      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b72      	ldr	r3, [pc, #456]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4a74      	ldr	r2, [pc, #464]	@ (8004a30 <HAL_RCC_OscConfig+0x33c>)
 800485e:	4013      	ands	r3, r2
 8004860:	0019      	movs	r1, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	021a      	lsls	r2, r3, #8
 8004868:	4b6e      	ldr	r3, [pc, #440]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800486a:	430a      	orrs	r2, r1
 800486c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d112      	bne.n	800489a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004874:	4b6b      	ldr	r3, [pc, #428]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a6e      	ldr	r2, [pc, #440]	@ (8004a34 <HAL_RCC_OscConfig+0x340>)
 800487a:	4013      	ands	r3, r2
 800487c:	0019      	movs	r1, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691a      	ldr	r2, [r3, #16]
 8004882:	4b68      	ldr	r3, [pc, #416]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004884:	430a      	orrs	r2, r1
 8004886:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004888:	4b66      	ldr	r3, [pc, #408]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	0adb      	lsrs	r3, r3, #11
 800488e:	2207      	movs	r2, #7
 8004890:	4013      	ands	r3, r2
 8004892:	4a69      	ldr	r2, [pc, #420]	@ (8004a38 <HAL_RCC_OscConfig+0x344>)
 8004894:	40da      	lsrs	r2, r3
 8004896:	4b69      	ldr	r3, [pc, #420]	@ (8004a3c <HAL_RCC_OscConfig+0x348>)
 8004898:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800489a:	4b69      	ldr	r3, [pc, #420]	@ (8004a40 <HAL_RCC_OscConfig+0x34c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	0018      	movs	r0, r3
 80048a0:	f7fd f866 	bl	8001970 <HAL_InitTick>
 80048a4:	1e03      	subs	r3, r0, #0
 80048a6:	d051      	beq.n	800494c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e27d      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d030      	beq.n	8004916 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80048b4:	4b5b      	ldr	r3, [pc, #364]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a5e      	ldr	r2, [pc, #376]	@ (8004a34 <HAL_RCC_OscConfig+0x340>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691a      	ldr	r2, [r3, #16]
 80048c2:	4b58      	ldr	r3, [pc, #352]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80048c4:	430a      	orrs	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80048c8:	4b56      	ldr	r3, [pc, #344]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b55      	ldr	r3, [pc, #340]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80048ce:	2180      	movs	r1, #128	@ 0x80
 80048d0:	0049      	lsls	r1, r1, #1
 80048d2:	430a      	orrs	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fd f8a7 	bl	8001a28 <HAL_GetTick>
 80048da:	0003      	movs	r3, r0
 80048dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048e0:	f7fd f8a2 	bl	8001a28 <HAL_GetTick>
 80048e4:	0002      	movs	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e25a      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	2380      	movs	r3, #128	@ 0x80
 80048f8:	00db      	lsls	r3, r3, #3
 80048fa:	4013      	ands	r3, r2
 80048fc:	d0f0      	beq.n	80048e0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fe:	4b49      	ldr	r3, [pc, #292]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	4a4b      	ldr	r2, [pc, #300]	@ (8004a30 <HAL_RCC_OscConfig+0x33c>)
 8004904:	4013      	ands	r3, r2
 8004906:	0019      	movs	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	021a      	lsls	r2, r3, #8
 800490e:	4b45      	ldr	r3, [pc, #276]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004910:	430a      	orrs	r2, r1
 8004912:	605a      	str	r2, [r3, #4]
 8004914:	e01b      	b.n	800494e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004916:	4b43      	ldr	r3, [pc, #268]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4b42      	ldr	r3, [pc, #264]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800491c:	4949      	ldr	r1, [pc, #292]	@ (8004a44 <HAL_RCC_OscConfig+0x350>)
 800491e:	400a      	ands	r2, r1
 8004920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004922:	f7fd f881 	bl	8001a28 <HAL_GetTick>
 8004926:	0003      	movs	r3, r0
 8004928:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800492c:	f7fd f87c 	bl	8001a28 <HAL_GetTick>
 8004930:	0002      	movs	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e234      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800493e:	4b39      	ldr	r3, [pc, #228]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	2380      	movs	r3, #128	@ 0x80
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	4013      	ands	r3, r2
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x238>
 800494a:	e000      	b.n	800494e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800494c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2208      	movs	r2, #8
 8004954:	4013      	ands	r3, r2
 8004956:	d047      	beq.n	80049e8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004958:	4b32      	ldr	r3, [pc, #200]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2238      	movs	r2, #56	@ 0x38
 800495e:	4013      	ands	r3, r2
 8004960:	2b18      	cmp	r3, #24
 8004962:	d10a      	bne.n	800497a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004964:	4b2f      	ldr	r3, [pc, #188]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004968:	2202      	movs	r2, #2
 800496a:	4013      	ands	r3, r2
 800496c:	d03c      	beq.n	80049e8 <HAL_RCC_OscConfig+0x2f4>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d138      	bne.n	80049e8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e216      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d019      	beq.n	80049b6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004982:	4b28      	ldr	r3, [pc, #160]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004984:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004986:	4b27      	ldr	r3, [pc, #156]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004988:	2101      	movs	r1, #1
 800498a:	430a      	orrs	r2, r1
 800498c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800498e:	f7fd f84b 	bl	8001a28 <HAL_GetTick>
 8004992:	0003      	movs	r3, r0
 8004994:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004998:	f7fd f846 	bl	8001a28 <HAL_GetTick>
 800499c:	0002      	movs	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e1fe      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80049ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ae:	2202      	movs	r2, #2
 80049b0:	4013      	ands	r3, r2
 80049b2:	d0f1      	beq.n	8004998 <HAL_RCC_OscConfig+0x2a4>
 80049b4:	e018      	b.n	80049e8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80049b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80049b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80049bc:	2101      	movs	r1, #1
 80049be:	438a      	bics	r2, r1
 80049c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c2:	f7fd f831 	bl	8001a28 <HAL_GetTick>
 80049c6:	0003      	movs	r3, r0
 80049c8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049cc:	f7fd f82c 	bl	8001a28 <HAL_GetTick>
 80049d0:	0002      	movs	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e1e4      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049de:	4b11      	ldr	r3, [pc, #68]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80049e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e2:	2202      	movs	r2, #2
 80049e4:	4013      	ands	r3, r2
 80049e6:	d1f1      	bne.n	80049cc <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2204      	movs	r2, #4
 80049ee:	4013      	ands	r3, r2
 80049f0:	d100      	bne.n	80049f4 <HAL_RCC_OscConfig+0x300>
 80049f2:	e0c7      	b.n	8004b84 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f4:	231f      	movs	r3, #31
 80049f6:	18fb      	adds	r3, r7, r3
 80049f8:	2200      	movs	r2, #0
 80049fa:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80049fc:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2238      	movs	r2, #56	@ 0x38
 8004a02:	4013      	ands	r3, r2
 8004a04:	2b20      	cmp	r3, #32
 8004a06:	d11f      	bne.n	8004a48 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004a08:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_RCC_OscConfig+0x330>)
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	4013      	ands	r3, r2
 8004a10:	d100      	bne.n	8004a14 <HAL_RCC_OscConfig+0x320>
 8004a12:	e0b7      	b.n	8004b84 <HAL_RCC_OscConfig+0x490>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d000      	beq.n	8004a1e <HAL_RCC_OscConfig+0x32a>
 8004a1c:	e0b2      	b.n	8004b84 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e1c2      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
 8004a22:	46c0      	nop			@ (mov r8, r8)
 8004a24:	40021000 	.word	0x40021000
 8004a28:	fffeffff 	.word	0xfffeffff
 8004a2c:	fffbffff 	.word	0xfffbffff
 8004a30:	ffff80ff 	.word	0xffff80ff
 8004a34:	ffffc7ff 	.word	0xffffc7ff
 8004a38:	00f42400 	.word	0x00f42400
 8004a3c:	20000014 	.word	0x20000014
 8004a40:	20000018 	.word	0x20000018
 8004a44:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a48:	4bb5      	ldr	r3, [pc, #724]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004a4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a4c:	2380      	movs	r3, #128	@ 0x80
 8004a4e:	055b      	lsls	r3, r3, #21
 8004a50:	4013      	ands	r3, r2
 8004a52:	d101      	bne.n	8004a58 <HAL_RCC_OscConfig+0x364>
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x366>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d011      	beq.n	8004a82 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004a5e:	4bb0      	ldr	r3, [pc, #704]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004a60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a62:	4baf      	ldr	r3, [pc, #700]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004a64:	2180      	movs	r1, #128	@ 0x80
 8004a66:	0549      	lsls	r1, r1, #21
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a6c:	4bac      	ldr	r3, [pc, #688]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a70:	2380      	movs	r3, #128	@ 0x80
 8004a72:	055b      	lsls	r3, r3, #21
 8004a74:	4013      	ands	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004a7a:	231f      	movs	r3, #31
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	2201      	movs	r2, #1
 8004a80:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a82:	4ba8      	ldr	r3, [pc, #672]	@ (8004d24 <HAL_RCC_OscConfig+0x630>)
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	2380      	movs	r3, #128	@ 0x80
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	d11a      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a8e:	4ba5      	ldr	r3, [pc, #660]	@ (8004d24 <HAL_RCC_OscConfig+0x630>)
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	4ba4      	ldr	r3, [pc, #656]	@ (8004d24 <HAL_RCC_OscConfig+0x630>)
 8004a94:	2180      	movs	r1, #128	@ 0x80
 8004a96:	0049      	lsls	r1, r1, #1
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004a9c:	f7fc ffc4 	bl	8001a28 <HAL_GetTick>
 8004aa0:	0003      	movs	r3, r0
 8004aa2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aa6:	f7fc ffbf 	bl	8001a28 <HAL_GetTick>
 8004aaa:	0002      	movs	r2, r0
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e177      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ab8:	4b9a      	ldr	r3, [pc, #616]	@ (8004d24 <HAL_RCC_OscConfig+0x630>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	2380      	movs	r3, #128	@ 0x80
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d0f0      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d106      	bne.n	8004ada <HAL_RCC_OscConfig+0x3e6>
 8004acc:	4b94      	ldr	r3, [pc, #592]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004ace:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ad0:	4b93      	ldr	r3, [pc, #588]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ad8:	e01c      	b.n	8004b14 <HAL_RCC_OscConfig+0x420>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	2b05      	cmp	r3, #5
 8004ae0:	d10c      	bne.n	8004afc <HAL_RCC_OscConfig+0x408>
 8004ae2:	4b8f      	ldr	r3, [pc, #572]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004ae4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ae6:	4b8e      	ldr	r3, [pc, #568]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004ae8:	2104      	movs	r1, #4
 8004aea:	430a      	orrs	r2, r1
 8004aec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004aee:	4b8c      	ldr	r3, [pc, #560]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004af0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004af2:	4b8b      	ldr	r3, [pc, #556]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004af4:	2101      	movs	r1, #1
 8004af6:	430a      	orrs	r2, r1
 8004af8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004afa:	e00b      	b.n	8004b14 <HAL_RCC_OscConfig+0x420>
 8004afc:	4b88      	ldr	r3, [pc, #544]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004afe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b00:	4b87      	ldr	r3, [pc, #540]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b02:	2101      	movs	r1, #1
 8004b04:	438a      	bics	r2, r1
 8004b06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b08:	4b85      	ldr	r3, [pc, #532]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b0c:	4b84      	ldr	r3, [pc, #528]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b0e:	2104      	movs	r1, #4
 8004b10:	438a      	bics	r2, r1
 8004b12:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d014      	beq.n	8004b46 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1c:	f7fc ff84 	bl	8001a28 <HAL_GetTick>
 8004b20:	0003      	movs	r3, r0
 8004b22:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b24:	e009      	b.n	8004b3a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b26:	f7fc ff7f 	bl	8001a28 <HAL_GetTick>
 8004b2a:	0002      	movs	r2, r0
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	4a7d      	ldr	r2, [pc, #500]	@ (8004d28 <HAL_RCC_OscConfig+0x634>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e136      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b3a:	4b79      	ldr	r3, [pc, #484]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b3e:	2202      	movs	r2, #2
 8004b40:	4013      	ands	r3, r2
 8004b42:	d0f0      	beq.n	8004b26 <HAL_RCC_OscConfig+0x432>
 8004b44:	e013      	b.n	8004b6e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fc ff6f 	bl	8001a28 <HAL_GetTick>
 8004b4a:	0003      	movs	r3, r0
 8004b4c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b4e:	e009      	b.n	8004b64 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b50:	f7fc ff6a 	bl	8001a28 <HAL_GetTick>
 8004b54:	0002      	movs	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	4a73      	ldr	r2, [pc, #460]	@ (8004d28 <HAL_RCC_OscConfig+0x634>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e121      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b64:	4b6e      	ldr	r3, [pc, #440]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b68:	2202      	movs	r2, #2
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	d1f0      	bne.n	8004b50 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004b6e:	231f      	movs	r3, #31
 8004b70:	18fb      	adds	r3, r7, r3
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d105      	bne.n	8004b84 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004b78:	4b69      	ldr	r3, [pc, #420]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b7c:	4b68      	ldr	r3, [pc, #416]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b7e:	496b      	ldr	r1, [pc, #428]	@ (8004d2c <HAL_RCC_OscConfig+0x638>)
 8004b80:	400a      	ands	r2, r1
 8004b82:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d039      	beq.n	8004c02 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	69db      	ldr	r3, [r3, #28]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d01b      	beq.n	8004bce <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b96:	4b62      	ldr	r3, [pc, #392]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	4b61      	ldr	r3, [pc, #388]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004b9c:	2180      	movs	r1, #128	@ 0x80
 8004b9e:	03c9      	lsls	r1, r1, #15
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba4:	f7fc ff40 	bl	8001a28 <HAL_GetTick>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bae:	f7fc ff3b 	bl	8001a28 <HAL_GetTick>
 8004bb2:	0002      	movs	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e0f3      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004bc0:	4b57      	ldr	r3, [pc, #348]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	2380      	movs	r3, #128	@ 0x80
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	4013      	ands	r3, r2
 8004bca:	d0f0      	beq.n	8004bae <HAL_RCC_OscConfig+0x4ba>
 8004bcc:	e019      	b.n	8004c02 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bce:	4b54      	ldr	r3, [pc, #336]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	4b53      	ldr	r3, [pc, #332]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004bd4:	4956      	ldr	r1, [pc, #344]	@ (8004d30 <HAL_RCC_OscConfig+0x63c>)
 8004bd6:	400a      	ands	r2, r1
 8004bd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bda:	f7fc ff25 	bl	8001a28 <HAL_GetTick>
 8004bde:	0003      	movs	r3, r0
 8004be0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004be4:	f7fc ff20 	bl	8001a28 <HAL_GetTick>
 8004be8:	0002      	movs	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e0d8      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	2380      	movs	r3, #128	@ 0x80
 8004bfc:	041b      	lsls	r3, r3, #16
 8004bfe:	4013      	ands	r3, r2
 8004c00:	d1f0      	bne.n	8004be4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d100      	bne.n	8004c0c <HAL_RCC_OscConfig+0x518>
 8004c0a:	e0cc      	b.n	8004da6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c0c:	4b44      	ldr	r3, [pc, #272]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	2238      	movs	r2, #56	@ 0x38
 8004c12:	4013      	ands	r3, r2
 8004c14:	2b10      	cmp	r3, #16
 8004c16:	d100      	bne.n	8004c1a <HAL_RCC_OscConfig+0x526>
 8004c18:	e07b      	b.n	8004d12 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d156      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c22:	4b3f      	ldr	r3, [pc, #252]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4b3e      	ldr	r3, [pc, #248]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c28:	4942      	ldr	r1, [pc, #264]	@ (8004d34 <HAL_RCC_OscConfig+0x640>)
 8004c2a:	400a      	ands	r2, r1
 8004c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2e:	f7fc fefb 	bl	8001a28 <HAL_GetTick>
 8004c32:	0003      	movs	r3, r0
 8004c34:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c38:	f7fc fef6 	bl	8001a28 <HAL_GetTick>
 8004c3c:	0002      	movs	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0ae      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4a:	4b35      	ldr	r3, [pc, #212]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	2380      	movs	r3, #128	@ 0x80
 8004c50:	049b      	lsls	r3, r3, #18
 8004c52:	4013      	ands	r3, r2
 8004c54:	d1f0      	bne.n	8004c38 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c56:	4b32      	ldr	r3, [pc, #200]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	4a37      	ldr	r2, [pc, #220]	@ (8004d38 <HAL_RCC_OscConfig+0x644>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	0019      	movs	r1, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6e:	021b      	lsls	r3, r3, #8
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c82:	431a      	orrs	r2, r3
 8004c84:	4b26      	ldr	r3, [pc, #152]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c86:	430a      	orrs	r2, r1
 8004c88:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c8a:	4b25      	ldr	r3, [pc, #148]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	4b24      	ldr	r3, [pc, #144]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c90:	2180      	movs	r1, #128	@ 0x80
 8004c92:	0449      	lsls	r1, r1, #17
 8004c94:	430a      	orrs	r2, r1
 8004c96:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004c98:	4b21      	ldr	r3, [pc, #132]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	4b20      	ldr	r3, [pc, #128]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004c9e:	2180      	movs	r1, #128	@ 0x80
 8004ca0:	0549      	lsls	r1, r1, #21
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca6:	f7fc febf 	bl	8001a28 <HAL_GetTick>
 8004caa:	0003      	movs	r3, r0
 8004cac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb0:	f7fc feba 	bl	8001a28 <HAL_GetTick>
 8004cb4:	0002      	movs	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e072      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cc2:	4b17      	ldr	r3, [pc, #92]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	2380      	movs	r3, #128	@ 0x80
 8004cc8:	049b      	lsls	r3, r3, #18
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d0f0      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x5bc>
 8004cce:	e06a      	b.n	8004da6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cd0:	4b13      	ldr	r3, [pc, #76]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	4b12      	ldr	r3, [pc, #72]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004cd6:	4917      	ldr	r1, [pc, #92]	@ (8004d34 <HAL_RCC_OscConfig+0x640>)
 8004cd8:	400a      	ands	r2, r1
 8004cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cdc:	f7fc fea4 	bl	8001a28 <HAL_GetTick>
 8004ce0:	0003      	movs	r3, r0
 8004ce2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ce6:	f7fc fe9f 	bl	8001a28 <HAL_GetTick>
 8004cea:	0002      	movs	r2, r0
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e057      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cf8:	4b09      	ldr	r3, [pc, #36]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	2380      	movs	r3, #128	@ 0x80
 8004cfe:	049b      	lsls	r3, r3, #18
 8004d00:	4013      	ands	r3, r2
 8004d02:	d1f0      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004d04:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <HAL_RCC_OscConfig+0x62c>)
 8004d0a:	490c      	ldr	r1, [pc, #48]	@ (8004d3c <HAL_RCC_OscConfig+0x648>)
 8004d0c:	400a      	ands	r2, r1
 8004d0e:	60da      	str	r2, [r3, #12]
 8004d10:	e049      	b.n	8004da6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d112      	bne.n	8004d40 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e044      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
 8004d1e:	46c0      	nop			@ (mov r8, r8)
 8004d20:	40021000 	.word	0x40021000
 8004d24:	40007000 	.word	0x40007000
 8004d28:	00001388 	.word	0x00001388
 8004d2c:	efffffff 	.word	0xefffffff
 8004d30:	ffbfffff 	.word	0xffbfffff
 8004d34:	feffffff 	.word	0xfeffffff
 8004d38:	11c1808c 	.word	0x11c1808c
 8004d3c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004d40:	4b1b      	ldr	r3, [pc, #108]	@ (8004db0 <HAL_RCC_OscConfig+0x6bc>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	2203      	movs	r2, #3
 8004d4a:	401a      	ands	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d126      	bne.n	8004da2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	2270      	movs	r2, #112	@ 0x70
 8004d58:	401a      	ands	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d11f      	bne.n	8004da2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	23fe      	movs	r3, #254	@ 0xfe
 8004d66:	01db      	lsls	r3, r3, #7
 8004d68:	401a      	ands	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d116      	bne.n	8004da2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	23f8      	movs	r3, #248	@ 0xf8
 8004d78:	039b      	lsls	r3, r3, #14
 8004d7a:	401a      	ands	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d10e      	bne.n	8004da2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	23e0      	movs	r3, #224	@ 0xe0
 8004d88:	051b      	lsls	r3, r3, #20
 8004d8a:	401a      	ands	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d106      	bne.n	8004da2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	0f5b      	lsrs	r3, r3, #29
 8004d98:	075a      	lsls	r2, r3, #29
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d001      	beq.n	8004da6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	0018      	movs	r0, r3
 8004daa:	46bd      	mov	sp, r7
 8004dac:	b008      	add	sp, #32
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	40021000 	.word	0x40021000

08004db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0e9      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b76      	ldr	r3, [pc, #472]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2207      	movs	r2, #7
 8004dce:	4013      	ands	r3, r2
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d91e      	bls.n	8004e14 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b73      	ldr	r3, [pc, #460]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2207      	movs	r2, #7
 8004ddc:	4393      	bics	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	4b70      	ldr	r3, [pc, #448]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004de8:	f7fc fe1e 	bl	8001a28 <HAL_GetTick>
 8004dec:	0003      	movs	r3, r0
 8004dee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004df0:	e009      	b.n	8004e06 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df2:	f7fc fe19 	bl	8001a28 <HAL_GetTick>
 8004df6:	0002      	movs	r2, r0
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	4a6a      	ldr	r2, [pc, #424]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1f4>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e0ca      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e06:	4b67      	ldr	r3, [pc, #412]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2207      	movs	r2, #7
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d1ee      	bne.n	8004df2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2202      	movs	r2, #2
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	d015      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2204      	movs	r2, #4
 8004e24:	4013      	ands	r3, r2
 8004e26:	d006      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004e28:	4b60      	ldr	r3, [pc, #384]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	4b5f      	ldr	r3, [pc, #380]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e2e:	21e0      	movs	r1, #224	@ 0xe0
 8004e30:	01c9      	lsls	r1, r1, #7
 8004e32:	430a      	orrs	r2, r1
 8004e34:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e36:	4b5d      	ldr	r3, [pc, #372]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1fc>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	0019      	movs	r1, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	4b59      	ldr	r3, [pc, #356]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e46:	430a      	orrs	r2, r1
 8004e48:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	4013      	ands	r3, r2
 8004e52:	d057      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d107      	bne.n	8004e6c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e5c:	4b53      	ldr	r3, [pc, #332]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	2380      	movs	r3, #128	@ 0x80
 8004e62:	029b      	lsls	r3, r3, #10
 8004e64:	4013      	ands	r3, r2
 8004e66:	d12b      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e097      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d107      	bne.n	8004e84 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e74:	4b4d      	ldr	r3, [pc, #308]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	2380      	movs	r3, #128	@ 0x80
 8004e7a:	049b      	lsls	r3, r3, #18
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d11f      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e08b      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d107      	bne.n	8004e9c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e8c:	4b47      	ldr	r3, [pc, #284]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4013      	ands	r3, r2
 8004e96:	d113      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e07f      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d106      	bne.n	8004eb2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ea4:	4b41      	ldr	r3, [pc, #260]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d108      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e074      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	4013      	ands	r3, r2
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e06d      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ec0:	4b3a      	ldr	r3, [pc, #232]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	2207      	movs	r2, #7
 8004ec6:	4393      	bics	r3, r2
 8004ec8:	0019      	movs	r1, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	4b37      	ldr	r3, [pc, #220]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ed4:	f7fc fda8 	bl	8001a28 <HAL_GetTick>
 8004ed8:	0003      	movs	r3, r0
 8004eda:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004edc:	e009      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ede:	f7fc fda3 	bl	8001a28 <HAL_GetTick>
 8004ee2:	0002      	movs	r2, r0
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1f4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e054      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef2:	4b2e      	ldr	r3, [pc, #184]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	2238      	movs	r2, #56	@ 0x38
 8004ef8:	401a      	ands	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d1ec      	bne.n	8004ede <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f04:	4b27      	ldr	r3, [pc, #156]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2207      	movs	r2, #7
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d21e      	bcs.n	8004f50 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f12:	4b24      	ldr	r3, [pc, #144]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2207      	movs	r2, #7
 8004f18:	4393      	bics	r3, r2
 8004f1a:	0019      	movs	r1, r3
 8004f1c:	4b21      	ldr	r3, [pc, #132]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f24:	f7fc fd80 	bl	8001a28 <HAL_GetTick>
 8004f28:	0003      	movs	r3, r0
 8004f2a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f2c:	e009      	b.n	8004f42 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2e:	f7fc fd7b 	bl	8001a28 <HAL_GetTick>
 8004f32:	0002      	movs	r2, r0
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1f4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e02c      	b.n	8004f9c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f42:	4b18      	ldr	r3, [pc, #96]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2207      	movs	r2, #7
 8004f48:	4013      	ands	r3, r2
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d1ee      	bne.n	8004f2e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2204      	movs	r2, #4
 8004f56:	4013      	ands	r3, r2
 8004f58:	d009      	beq.n	8004f6e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004f5a:	4b14      	ldr	r3, [pc, #80]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	4a15      	ldr	r2, [pc, #84]	@ (8004fb4 <HAL_RCC_ClockConfig+0x200>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	0019      	movs	r1, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68da      	ldr	r2, [r3, #12]
 8004f68:	4b10      	ldr	r3, [pc, #64]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004f6e:	f000 f829 	bl	8004fc4 <HAL_RCC_GetSysClockFreq>
 8004f72:	0001      	movs	r1, r0
 8004f74:	4b0d      	ldr	r3, [pc, #52]	@ (8004fac <HAL_RCC_ClockConfig+0x1f8>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	401a      	ands	r2, r3
 8004f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fb8 <HAL_RCC_ClockConfig+0x204>)
 8004f80:	0092      	lsls	r2, r2, #2
 8004f82:	58d3      	ldr	r3, [r2, r3]
 8004f84:	221f      	movs	r2, #31
 8004f86:	4013      	ands	r3, r2
 8004f88:	000a      	movs	r2, r1
 8004f8a:	40da      	lsrs	r2, r3
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_RCC_ClockConfig+0x208>)
 8004f8e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f90:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_ClockConfig+0x20c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	0018      	movs	r0, r3
 8004f96:	f7fc fceb 	bl	8001970 <HAL_InitTick>
 8004f9a:	0003      	movs	r3, r0
}
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	b004      	add	sp, #16
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	40022000 	.word	0x40022000
 8004fa8:	00001388 	.word	0x00001388
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	fffff0ff 	.word	0xfffff0ff
 8004fb4:	ffff8fff 	.word	0xffff8fff
 8004fb8:	0800dd04 	.word	0x0800dd04
 8004fbc:	20000014 	.word	0x20000014
 8004fc0:	20000018 	.word	0x20000018

08004fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fca:	4b3c      	ldr	r3, [pc, #240]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	2238      	movs	r2, #56	@ 0x38
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	d10f      	bne.n	8004ff4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004fd4:	4b39      	ldr	r3, [pc, #228]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	0adb      	lsrs	r3, r3, #11
 8004fda:	2207      	movs	r2, #7
 8004fdc:	4013      	ands	r3, r2
 8004fde:	2201      	movs	r2, #1
 8004fe0:	409a      	lsls	r2, r3
 8004fe2:	0013      	movs	r3, r2
 8004fe4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004fe6:	6839      	ldr	r1, [r7, #0]
 8004fe8:	4835      	ldr	r0, [pc, #212]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004fea:	f7fb f8a7 	bl	800013c <__udivsi3>
 8004fee:	0003      	movs	r3, r0
 8004ff0:	613b      	str	r3, [r7, #16]
 8004ff2:	e05d      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ff4:	4b31      	ldr	r3, [pc, #196]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	2238      	movs	r2, #56	@ 0x38
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d102      	bne.n	8005006 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005000:	4b30      	ldr	r3, [pc, #192]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	e054      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005006:	4b2d      	ldr	r3, [pc, #180]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	2238      	movs	r2, #56	@ 0x38
 800500c:	4013      	ands	r3, r2
 800500e:	2b10      	cmp	r3, #16
 8005010:	d138      	bne.n	8005084 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005012:	4b2a      	ldr	r3, [pc, #168]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	2203      	movs	r2, #3
 8005018:	4013      	ands	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800501c:	4b27      	ldr	r3, [pc, #156]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	091b      	lsrs	r3, r3, #4
 8005022:	2207      	movs	r2, #7
 8005024:	4013      	ands	r3, r2
 8005026:	3301      	adds	r3, #1
 8005028:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b03      	cmp	r3, #3
 800502e:	d10d      	bne.n	800504c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	4824      	ldr	r0, [pc, #144]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005034:	f7fb f882 	bl	800013c <__udivsi3>
 8005038:	0003      	movs	r3, r0
 800503a:	0019      	movs	r1, r3
 800503c:	4b1f      	ldr	r3, [pc, #124]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	0a1b      	lsrs	r3, r3, #8
 8005042:	227f      	movs	r2, #127	@ 0x7f
 8005044:	4013      	ands	r3, r2
 8005046:	434b      	muls	r3, r1
 8005048:	617b      	str	r3, [r7, #20]
        break;
 800504a:	e00d      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	481c      	ldr	r0, [pc, #112]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005050:	f7fb f874 	bl	800013c <__udivsi3>
 8005054:	0003      	movs	r3, r0
 8005056:	0019      	movs	r1, r3
 8005058:	4b18      	ldr	r3, [pc, #96]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	0a1b      	lsrs	r3, r3, #8
 800505e:	227f      	movs	r2, #127	@ 0x7f
 8005060:	4013      	ands	r3, r2
 8005062:	434b      	muls	r3, r1
 8005064:	617b      	str	r3, [r7, #20]
        break;
 8005066:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005068:	4b14      	ldr	r3, [pc, #80]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	0f5b      	lsrs	r3, r3, #29
 800506e:	2207      	movs	r2, #7
 8005070:	4013      	ands	r3, r2
 8005072:	3301      	adds	r3, #1
 8005074:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	6978      	ldr	r0, [r7, #20]
 800507a:	f7fb f85f 	bl	800013c <__udivsi3>
 800507e:	0003      	movs	r3, r0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	e015      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005084:	4b0d      	ldr	r3, [pc, #52]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	2238      	movs	r2, #56	@ 0x38
 800508a:	4013      	ands	r3, r2
 800508c:	2b20      	cmp	r3, #32
 800508e:	d103      	bne.n	8005098 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005090:	2380      	movs	r3, #128	@ 0x80
 8005092:	021b      	lsls	r3, r3, #8
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	e00b      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	2238      	movs	r2, #56	@ 0x38
 800509e:	4013      	ands	r3, r2
 80050a0:	2b18      	cmp	r3, #24
 80050a2:	d103      	bne.n	80050ac <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80050a4:	23fa      	movs	r3, #250	@ 0xfa
 80050a6:	01db      	lsls	r3, r3, #7
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	e001      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80050b0:	693b      	ldr	r3, [r7, #16]
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b006      	add	sp, #24
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	46c0      	nop			@ (mov r8, r8)
 80050bc:	40021000 	.word	0x40021000
 80050c0:	00f42400 	.word	0x00f42400
 80050c4:	007a1200 	.word	0x007a1200

080050c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050cc:	4b02      	ldr	r3, [pc, #8]	@ (80050d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80050ce:	681b      	ldr	r3, [r3, #0]
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	46c0      	nop			@ (mov r8, r8)
 80050d8:	20000014 	.word	0x20000014

080050dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050dc:	b5b0      	push	{r4, r5, r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80050e0:	f7ff fff2 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 80050e4:	0004      	movs	r4, r0
 80050e6:	f7ff faf9 	bl	80046dc <LL_RCC_GetAPB1Prescaler>
 80050ea:	0003      	movs	r3, r0
 80050ec:	0b1a      	lsrs	r2, r3, #12
 80050ee:	4b05      	ldr	r3, [pc, #20]	@ (8005104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050f0:	0092      	lsls	r2, r2, #2
 80050f2:	58d3      	ldr	r3, [r2, r3]
 80050f4:	221f      	movs	r2, #31
 80050f6:	4013      	ands	r3, r2
 80050f8:	40dc      	lsrs	r4, r3
 80050fa:	0023      	movs	r3, r4
}
 80050fc:	0018      	movs	r0, r3
 80050fe:	46bd      	mov	sp, r7
 8005100:	bdb0      	pop	{r4, r5, r7, pc}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	0800dd44 	.word	0x0800dd44

08005108 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005110:	2313      	movs	r3, #19
 8005112:	18fb      	adds	r3, r7, r3
 8005114:	2200      	movs	r2, #0
 8005116:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005118:	2312      	movs	r3, #18
 800511a:	18fb      	adds	r3, r7, r3
 800511c:	2200      	movs	r2, #0
 800511e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	2380      	movs	r3, #128	@ 0x80
 8005126:	029b      	lsls	r3, r3, #10
 8005128:	4013      	ands	r3, r2
 800512a:	d100      	bne.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800512c:	e0ad      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800512e:	2011      	movs	r0, #17
 8005130:	183b      	adds	r3, r7, r0
 8005132:	2200      	movs	r2, #0
 8005134:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005136:	4b47      	ldr	r3, [pc, #284]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800513a:	2380      	movs	r3, #128	@ 0x80
 800513c:	055b      	lsls	r3, r3, #21
 800513e:	4013      	ands	r3, r2
 8005140:	d110      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005142:	4b44      	ldr	r3, [pc, #272]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005144:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005146:	4b43      	ldr	r3, [pc, #268]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005148:	2180      	movs	r1, #128	@ 0x80
 800514a:	0549      	lsls	r1, r1, #21
 800514c:	430a      	orrs	r2, r1
 800514e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005150:	4b40      	ldr	r3, [pc, #256]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005154:	2380      	movs	r3, #128	@ 0x80
 8005156:	055b      	lsls	r3, r3, #21
 8005158:	4013      	ands	r3, r2
 800515a:	60bb      	str	r3, [r7, #8]
 800515c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800515e:	183b      	adds	r3, r7, r0
 8005160:	2201      	movs	r2, #1
 8005162:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005164:	4b3c      	ldr	r3, [pc, #240]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	4b3b      	ldr	r3, [pc, #236]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800516a:	2180      	movs	r1, #128	@ 0x80
 800516c:	0049      	lsls	r1, r1, #1
 800516e:	430a      	orrs	r2, r1
 8005170:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005172:	f7fc fc59 	bl	8001a28 <HAL_GetTick>
 8005176:	0003      	movs	r3, r0
 8005178:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800517a:	e00b      	b.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800517c:	f7fc fc54 	bl	8001a28 <HAL_GetTick>
 8005180:	0002      	movs	r2, r0
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d904      	bls.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800518a:	2313      	movs	r3, #19
 800518c:	18fb      	adds	r3, r7, r3
 800518e:	2203      	movs	r2, #3
 8005190:	701a      	strb	r2, [r3, #0]
        break;
 8005192:	e005      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005194:	4b30      	ldr	r3, [pc, #192]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	2380      	movs	r3, #128	@ 0x80
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	4013      	ands	r3, r2
 800519e:	d0ed      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80051a0:	2313      	movs	r3, #19
 80051a2:	18fb      	adds	r3, r7, r3
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d15e      	bne.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051ae:	23c0      	movs	r3, #192	@ 0xc0
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4013      	ands	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d019      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d014      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051c6:	4b23      	ldr	r3, [pc, #140]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ca:	4a24      	ldr	r2, [pc, #144]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051d0:	4b20      	ldr	r3, [pc, #128]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051d6:	2180      	movs	r1, #128	@ 0x80
 80051d8:	0249      	lsls	r1, r1, #9
 80051da:	430a      	orrs	r2, r1
 80051dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051de:	4b1d      	ldr	r3, [pc, #116]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051e4:	491e      	ldr	r1, [pc, #120]	@ (8005260 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80051e6:	400a      	ands	r2, r1
 80051e8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2201      	movs	r2, #1
 80051f4:	4013      	ands	r3, r2
 80051f6:	d016      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f8:	f7fc fc16 	bl	8001a28 <HAL_GetTick>
 80051fc:	0003      	movs	r3, r0
 80051fe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005200:	e00c      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005202:	f7fc fc11 	bl	8001a28 <HAL_GetTick>
 8005206:	0002      	movs	r2, r0
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	4a15      	ldr	r2, [pc, #84]	@ (8005264 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d904      	bls.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005212:	2313      	movs	r3, #19
 8005214:	18fb      	adds	r3, r7, r3
 8005216:	2203      	movs	r2, #3
 8005218:	701a      	strb	r2, [r3, #0]
            break;
 800521a:	e004      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800521c:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800521e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005220:	2202      	movs	r2, #2
 8005222:	4013      	ands	r3, r2
 8005224:	d0ed      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005226:	2313      	movs	r3, #19
 8005228:	18fb      	adds	r3, r7, r3
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10a      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005230:	4b08      	ldr	r3, [pc, #32]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005234:	4a09      	ldr	r2, [pc, #36]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005236:	4013      	ands	r3, r2
 8005238:	0019      	movs	r1, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800523e:	4b05      	ldr	r3, [pc, #20]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005240:	430a      	orrs	r2, r1
 8005242:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005244:	e016      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005246:	2312      	movs	r3, #18
 8005248:	18fb      	adds	r3, r7, r3
 800524a:	2213      	movs	r2, #19
 800524c:	18ba      	adds	r2, r7, r2
 800524e:	7812      	ldrb	r2, [r2, #0]
 8005250:	701a      	strb	r2, [r3, #0]
 8005252:	e00f      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005254:	40021000 	.word	0x40021000
 8005258:	40007000 	.word	0x40007000
 800525c:	fffffcff 	.word	0xfffffcff
 8005260:	fffeffff 	.word	0xfffeffff
 8005264:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005268:	2312      	movs	r3, #18
 800526a:	18fb      	adds	r3, r7, r3
 800526c:	2213      	movs	r2, #19
 800526e:	18ba      	adds	r2, r7, r2
 8005270:	7812      	ldrb	r2, [r2, #0]
 8005272:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005274:	2311      	movs	r3, #17
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d105      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800527e:	4bb6      	ldr	r3, [pc, #728]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005280:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005282:	4bb5      	ldr	r3, [pc, #724]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005284:	49b5      	ldr	r1, [pc, #724]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005286:	400a      	ands	r2, r1
 8005288:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2201      	movs	r2, #1
 8005290:	4013      	ands	r3, r2
 8005292:	d009      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005294:	4bb0      	ldr	r3, [pc, #704]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005298:	2203      	movs	r2, #3
 800529a:	4393      	bics	r3, r2
 800529c:	0019      	movs	r1, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	4bad      	ldr	r3, [pc, #692]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052a4:	430a      	orrs	r2, r1
 80052a6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2202      	movs	r2, #2
 80052ae:	4013      	ands	r3, r2
 80052b0:	d009      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052b2:	4ba9      	ldr	r3, [pc, #676]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b6:	220c      	movs	r2, #12
 80052b8:	4393      	bics	r3, r2
 80052ba:	0019      	movs	r1, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	4ba5      	ldr	r3, [pc, #660]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052c2:	430a      	orrs	r2, r1
 80052c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2204      	movs	r2, #4
 80052cc:	4013      	ands	r3, r2
 80052ce:	d009      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052d0:	4ba1      	ldr	r3, [pc, #644]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d4:	2230      	movs	r2, #48	@ 0x30
 80052d6:	4393      	bics	r3, r2
 80052d8:	0019      	movs	r1, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68da      	ldr	r2, [r3, #12]
 80052de:	4b9e      	ldr	r3, [pc, #632]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052e0:	430a      	orrs	r2, r1
 80052e2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2210      	movs	r2, #16
 80052ea:	4013      	ands	r3, r2
 80052ec:	d009      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ee:	4b9a      	ldr	r3, [pc, #616]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f2:	4a9b      	ldr	r2, [pc, #620]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80052f4:	4013      	ands	r3, r2
 80052f6:	0019      	movs	r1, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691a      	ldr	r2, [r3, #16]
 80052fc:	4b96      	ldr	r3, [pc, #600]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052fe:	430a      	orrs	r2, r1
 8005300:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	2380      	movs	r3, #128	@ 0x80
 8005308:	015b      	lsls	r3, r3, #5
 800530a:	4013      	ands	r3, r2
 800530c:	d009      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800530e:	4b92      	ldr	r3, [pc, #584]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005312:	4a94      	ldr	r2, [pc, #592]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005314:	4013      	ands	r3, r2
 8005316:	0019      	movs	r1, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	695a      	ldr	r2, [r3, #20]
 800531c:	4b8e      	ldr	r3, [pc, #568]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800531e:	430a      	orrs	r2, r1
 8005320:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	2380      	movs	r3, #128	@ 0x80
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	4013      	ands	r3, r2
 800532c:	d009      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800532e:	4b8a      	ldr	r3, [pc, #552]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005332:	4a8d      	ldr	r2, [pc, #564]	@ (8005568 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005334:	4013      	ands	r3, r2
 8005336:	0019      	movs	r1, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800533c:	4b86      	ldr	r3, [pc, #536]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800533e:	430a      	orrs	r2, r1
 8005340:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	2380      	movs	r3, #128	@ 0x80
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	4013      	ands	r3, r2
 800534c:	d009      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800534e:	4b82      	ldr	r3, [pc, #520]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005352:	4a86      	ldr	r2, [pc, #536]	@ (800556c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005354:	4013      	ands	r3, r2
 8005356:	0019      	movs	r1, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535c:	4b7e      	ldr	r3, [pc, #504]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800535e:	430a      	orrs	r2, r1
 8005360:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2220      	movs	r2, #32
 8005368:	4013      	ands	r3, r2
 800536a:	d009      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800536c:	4b7a      	ldr	r3, [pc, #488]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800536e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005370:	4a7f      	ldr	r2, [pc, #508]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005372:	4013      	ands	r3, r2
 8005374:	0019      	movs	r1, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	4b77      	ldr	r3, [pc, #476]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800537c:	430a      	orrs	r2, r1
 800537e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2240      	movs	r2, #64	@ 0x40
 8005386:	4013      	ands	r3, r2
 8005388:	d009      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800538a:	4b73      	ldr	r3, [pc, #460]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800538c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538e:	4a79      	ldr	r2, [pc, #484]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005390:	4013      	ands	r3, r2
 8005392:	0019      	movs	r1, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	69da      	ldr	r2, [r3, #28]
 8005398:	4b6f      	ldr	r3, [pc, #444]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800539a:	430a      	orrs	r2, r1
 800539c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	2380      	movs	r3, #128	@ 0x80
 80053a4:	01db      	lsls	r3, r3, #7
 80053a6:	4013      	ands	r3, r2
 80053a8:	d015      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053aa:	4b6b      	ldr	r3, [pc, #428]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	0899      	lsrs	r1, r3, #2
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053b6:	4b68      	ldr	r3, [pc, #416]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053b8:	430a      	orrs	r2, r1
 80053ba:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053c0:	2380      	movs	r3, #128	@ 0x80
 80053c2:	05db      	lsls	r3, r3, #23
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d106      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053c8:	4b63      	ldr	r3, [pc, #396]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	4b62      	ldr	r3, [pc, #392]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ce:	2180      	movs	r1, #128	@ 0x80
 80053d0:	0249      	lsls	r1, r1, #9
 80053d2:	430a      	orrs	r2, r1
 80053d4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	2380      	movs	r3, #128	@ 0x80
 80053dc:	031b      	lsls	r3, r3, #12
 80053de:	4013      	ands	r3, r2
 80053e0:	d009      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80053e2:	4b5d      	ldr	r3, [pc, #372]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e6:	2240      	movs	r2, #64	@ 0x40
 80053e8:	4393      	bics	r3, r2
 80053ea:	0019      	movs	r1, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053f0:	4b59      	ldr	r3, [pc, #356]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f2:	430a      	orrs	r2, r1
 80053f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	2380      	movs	r3, #128	@ 0x80
 80053fc:	039b      	lsls	r3, r3, #14
 80053fe:	4013      	ands	r3, r2
 8005400:	d016      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005402:	4b55      	ldr	r3, [pc, #340]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005406:	4a5c      	ldr	r2, [pc, #368]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005408:	4013      	ands	r3, r2
 800540a:	0019      	movs	r1, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005410:	4b51      	ldr	r3, [pc, #324]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005412:	430a      	orrs	r2, r1
 8005414:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800541a:	2380      	movs	r3, #128	@ 0x80
 800541c:	03db      	lsls	r3, r3, #15
 800541e:	429a      	cmp	r2, r3
 8005420:	d106      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005422:	4b4d      	ldr	r3, [pc, #308]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	4b4c      	ldr	r3, [pc, #304]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005428:	2180      	movs	r1, #128	@ 0x80
 800542a:	0449      	lsls	r1, r1, #17
 800542c:	430a      	orrs	r2, r1
 800542e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	2380      	movs	r3, #128	@ 0x80
 8005436:	03db      	lsls	r3, r3, #15
 8005438:	4013      	ands	r3, r2
 800543a:	d016      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800543c:	4b46      	ldr	r3, [pc, #280]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005440:	4a4e      	ldr	r2, [pc, #312]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005442:	4013      	ands	r3, r2
 8005444:	0019      	movs	r1, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800544a:	4b43      	ldr	r3, [pc, #268]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800544c:	430a      	orrs	r2, r1
 800544e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005454:	2380      	movs	r3, #128	@ 0x80
 8005456:	045b      	lsls	r3, r3, #17
 8005458:	429a      	cmp	r2, r3
 800545a:	d106      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800545c:	4b3e      	ldr	r3, [pc, #248]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	4b3d      	ldr	r3, [pc, #244]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005462:	2180      	movs	r1, #128	@ 0x80
 8005464:	0449      	lsls	r1, r1, #17
 8005466:	430a      	orrs	r2, r1
 8005468:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	2380      	movs	r3, #128	@ 0x80
 8005470:	011b      	lsls	r3, r3, #4
 8005472:	4013      	ands	r3, r2
 8005474:	d014      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005476:	4b38      	ldr	r3, [pc, #224]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547a:	2203      	movs	r2, #3
 800547c:	4393      	bics	r3, r2
 800547e:	0019      	movs	r1, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a1a      	ldr	r2, [r3, #32]
 8005484:	4b34      	ldr	r3, [pc, #208]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005486:	430a      	orrs	r2, r1
 8005488:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	2b01      	cmp	r3, #1
 8005490:	d106      	bne.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005492:	4b31      	ldr	r3, [pc, #196]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	4b30      	ldr	r3, [pc, #192]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005498:	2180      	movs	r1, #128	@ 0x80
 800549a:	0249      	lsls	r1, r1, #9
 800549c:	430a      	orrs	r2, r1
 800549e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	2380      	movs	r3, #128	@ 0x80
 80054a6:	019b      	lsls	r3, r3, #6
 80054a8:	4013      	ands	r3, r2
 80054aa:	d014      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80054ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b0:	220c      	movs	r2, #12
 80054b2:	4393      	bics	r3, r2
 80054b4:	0019      	movs	r1, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054ba:	4b27      	ldr	r3, [pc, #156]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054bc:	430a      	orrs	r2, r1
 80054be:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d106      	bne.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054c8:	4b23      	ldr	r3, [pc, #140]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	4b22      	ldr	r3, [pc, #136]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ce:	2180      	movs	r1, #128	@ 0x80
 80054d0:	0249      	lsls	r1, r1, #9
 80054d2:	430a      	orrs	r2, r1
 80054d4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	2380      	movs	r3, #128	@ 0x80
 80054dc:	045b      	lsls	r3, r3, #17
 80054de:	4013      	ands	r3, r2
 80054e0:	d016      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054e2:	4b1d      	ldr	r3, [pc, #116]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e6:	4a22      	ldr	r2, [pc, #136]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	0019      	movs	r1, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f0:	4b19      	ldr	r3, [pc, #100]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054f2:	430a      	orrs	r2, r1
 80054f4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054fa:	2380      	movs	r3, #128	@ 0x80
 80054fc:	019b      	lsls	r3, r3, #6
 80054fe:	429a      	cmp	r2, r3
 8005500:	d106      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005502:	4b15      	ldr	r3, [pc, #84]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	4b14      	ldr	r3, [pc, #80]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005508:	2180      	movs	r1, #128	@ 0x80
 800550a:	0449      	lsls	r1, r1, #17
 800550c:	430a      	orrs	r2, r1
 800550e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	2380      	movs	r3, #128	@ 0x80
 8005516:	049b      	lsls	r3, r3, #18
 8005518:	4013      	ands	r3, r2
 800551a:	d016      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800551c:	4b0e      	ldr	r3, [pc, #56]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800551e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005520:	4a10      	ldr	r2, [pc, #64]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005522:	4013      	ands	r3, r2
 8005524:	0019      	movs	r1, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800552a:	4b0b      	ldr	r3, [pc, #44]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800552c:	430a      	orrs	r2, r1
 800552e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005534:	2380      	movs	r3, #128	@ 0x80
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	429a      	cmp	r2, r3
 800553a:	d106      	bne.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800553c:	4b06      	ldr	r3, [pc, #24]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	4b05      	ldr	r3, [pc, #20]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005542:	2180      	movs	r1, #128	@ 0x80
 8005544:	0449      	lsls	r1, r1, #17
 8005546:	430a      	orrs	r2, r1
 8005548:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800554a:	2312      	movs	r3, #18
 800554c:	18fb      	adds	r3, r7, r3
 800554e:	781b      	ldrb	r3, [r3, #0]
}
 8005550:	0018      	movs	r0, r3
 8005552:	46bd      	mov	sp, r7
 8005554:	b006      	add	sp, #24
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40021000 	.word	0x40021000
 800555c:	efffffff 	.word	0xefffffff
 8005560:	fffff3ff 	.word	0xfffff3ff
 8005564:	fffffcff 	.word	0xfffffcff
 8005568:	fff3ffff 	.word	0xfff3ffff
 800556c:	ffcfffff 	.word	0xffcfffff
 8005570:	ffffcfff 	.word	0xffffcfff
 8005574:	ffff3fff 	.word	0xffff3fff
 8005578:	ffbfffff 	.word	0xffbfffff
 800557c:	feffffff 	.word	0xfeffffff

08005580 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e0a8      	b.n	80056e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005596:	2b00      	cmp	r3, #0
 8005598:	d109      	bne.n	80055ae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	2382      	movs	r3, #130	@ 0x82
 80055a0:	005b      	lsls	r3, r3, #1
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d009      	beq.n	80055ba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	61da      	str	r2, [r3, #28]
 80055ac:	e005      	b.n	80055ba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	225d      	movs	r2, #93	@ 0x5d
 80055c4:	5c9b      	ldrb	r3, [r3, r2]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d107      	bne.n	80055dc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	225c      	movs	r2, #92	@ 0x5c
 80055d0:	2100      	movs	r1, #0
 80055d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	0018      	movs	r0, r3
 80055d8:	f7fb fe9c 	bl	8001314 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	225d      	movs	r2, #93	@ 0x5d
 80055e0:	2102      	movs	r1, #2
 80055e2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2140      	movs	r1, #64	@ 0x40
 80055f0:	438a      	bics	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	23e0      	movs	r3, #224	@ 0xe0
 80055fa:	00db      	lsls	r3, r3, #3
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d902      	bls.n	8005606 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005600:	2300      	movs	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	e002      	b.n	800560c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005606:	2380      	movs	r3, #128	@ 0x80
 8005608:	015b      	lsls	r3, r3, #5
 800560a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	23f0      	movs	r3, #240	@ 0xf0
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	429a      	cmp	r2, r3
 8005616:	d008      	beq.n	800562a <HAL_SPI_Init+0xaa>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68da      	ldr	r2, [r3, #12]
 800561c:	23e0      	movs	r3, #224	@ 0xe0
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	429a      	cmp	r2, r3
 8005622:	d002      	beq.n	800562a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	2382      	movs	r3, #130	@ 0x82
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	401a      	ands	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6899      	ldr	r1, [r3, #8]
 8005638:	2384      	movs	r3, #132	@ 0x84
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	400b      	ands	r3, r1
 800563e:	431a      	orrs	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	2102      	movs	r1, #2
 8005646:	400b      	ands	r3, r1
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2101      	movs	r1, #1
 8005650:	400b      	ands	r3, r1
 8005652:	431a      	orrs	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6999      	ldr	r1, [r3, #24]
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	400b      	ands	r3, r1
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	2138      	movs	r1, #56	@ 0x38
 8005666:	400b      	ands	r3, r1
 8005668:	431a      	orrs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	2180      	movs	r1, #128	@ 0x80
 8005670:	400b      	ands	r3, r1
 8005672:	431a      	orrs	r2, r3
 8005674:	0011      	movs	r1, r2
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800567a:	2380      	movs	r3, #128	@ 0x80
 800567c:	019b      	lsls	r3, r3, #6
 800567e:	401a      	ands	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	0c1b      	lsrs	r3, r3, #16
 800568e:	2204      	movs	r2, #4
 8005690:	401a      	ands	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	2110      	movs	r1, #16
 8005698:	400b      	ands	r3, r1
 800569a:	431a      	orrs	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056a0:	2108      	movs	r1, #8
 80056a2:	400b      	ands	r3, r1
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68d9      	ldr	r1, [r3, #12]
 80056aa:	23f0      	movs	r3, #240	@ 0xf0
 80056ac:	011b      	lsls	r3, r3, #4
 80056ae:	400b      	ands	r3, r1
 80056b0:	431a      	orrs	r2, r3
 80056b2:	0011      	movs	r1, r2
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	2380      	movs	r3, #128	@ 0x80
 80056b8:	015b      	lsls	r3, r3, #5
 80056ba:	401a      	ands	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	69da      	ldr	r2, [r3, #28]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4907      	ldr	r1, [pc, #28]	@ (80056ec <HAL_SPI_Init+0x16c>)
 80056d0:	400a      	ands	r2, r1
 80056d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	225d      	movs	r2, #93	@ 0x5d
 80056de:	2101      	movs	r1, #1
 80056e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	0018      	movs	r0, r3
 80056e6:	46bd      	mov	sp, r7
 80056e8:	b004      	add	sp, #16
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	fffff7ff 	.word	0xfffff7ff

080056f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e04a      	b.n	8005798 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	223d      	movs	r2, #61	@ 0x3d
 8005706:	5c9b      	ldrb	r3, [r3, r2]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d107      	bne.n	800571e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	223c      	movs	r2, #60	@ 0x3c
 8005712:	2100      	movs	r1, #0
 8005714:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	0018      	movs	r0, r3
 800571a:	f7fb fe75 	bl	8001408 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	223d      	movs	r2, #61	@ 0x3d
 8005722:	2102      	movs	r1, #2
 8005724:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3304      	adds	r3, #4
 800572e:	0019      	movs	r1, r3
 8005730:	0010      	movs	r0, r2
 8005732:	f000 fb5b 	bl	8005dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2248      	movs	r2, #72	@ 0x48
 800573a:	2101      	movs	r1, #1
 800573c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	223e      	movs	r2, #62	@ 0x3e
 8005742:	2101      	movs	r1, #1
 8005744:	5499      	strb	r1, [r3, r2]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	223f      	movs	r2, #63	@ 0x3f
 800574a:	2101      	movs	r1, #1
 800574c:	5499      	strb	r1, [r3, r2]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2240      	movs	r2, #64	@ 0x40
 8005752:	2101      	movs	r1, #1
 8005754:	5499      	strb	r1, [r3, r2]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2241      	movs	r2, #65	@ 0x41
 800575a:	2101      	movs	r1, #1
 800575c:	5499      	strb	r1, [r3, r2]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2242      	movs	r2, #66	@ 0x42
 8005762:	2101      	movs	r1, #1
 8005764:	5499      	strb	r1, [r3, r2]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2243      	movs	r2, #67	@ 0x43
 800576a:	2101      	movs	r1, #1
 800576c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2244      	movs	r2, #68	@ 0x44
 8005772:	2101      	movs	r1, #1
 8005774:	5499      	strb	r1, [r3, r2]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2245      	movs	r2, #69	@ 0x45
 800577a:	2101      	movs	r1, #1
 800577c:	5499      	strb	r1, [r3, r2]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2246      	movs	r2, #70	@ 0x46
 8005782:	2101      	movs	r1, #1
 8005784:	5499      	strb	r1, [r3, r2]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2247      	movs	r2, #71	@ 0x47
 800578a:	2101      	movs	r1, #1
 800578c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	223d      	movs	r2, #61	@ 0x3d
 8005792:	2101      	movs	r1, #1
 8005794:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	0018      	movs	r0, r3
 800579a:	46bd      	mov	sp, r7
 800579c:	b002      	add	sp, #8
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e04a      	b.n	8005848 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	223d      	movs	r2, #61	@ 0x3d
 80057b6:	5c9b      	ldrb	r3, [r3, r2]
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d107      	bne.n	80057ce <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	223c      	movs	r2, #60	@ 0x3c
 80057c2:	2100      	movs	r1, #0
 80057c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f000 f841 	bl	8005850 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	223d      	movs	r2, #61	@ 0x3d
 80057d2:	2102      	movs	r1, #2
 80057d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	3304      	adds	r3, #4
 80057de:	0019      	movs	r1, r3
 80057e0:	0010      	movs	r0, r2
 80057e2:	f000 fb03 	bl	8005dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2248      	movs	r2, #72	@ 0x48
 80057ea:	2101      	movs	r1, #1
 80057ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	223e      	movs	r2, #62	@ 0x3e
 80057f2:	2101      	movs	r1, #1
 80057f4:	5499      	strb	r1, [r3, r2]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	223f      	movs	r2, #63	@ 0x3f
 80057fa:	2101      	movs	r1, #1
 80057fc:	5499      	strb	r1, [r3, r2]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2240      	movs	r2, #64	@ 0x40
 8005802:	2101      	movs	r1, #1
 8005804:	5499      	strb	r1, [r3, r2]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2241      	movs	r2, #65	@ 0x41
 800580a:	2101      	movs	r1, #1
 800580c:	5499      	strb	r1, [r3, r2]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2242      	movs	r2, #66	@ 0x42
 8005812:	2101      	movs	r1, #1
 8005814:	5499      	strb	r1, [r3, r2]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2243      	movs	r2, #67	@ 0x43
 800581a:	2101      	movs	r1, #1
 800581c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2244      	movs	r2, #68	@ 0x44
 8005822:	2101      	movs	r1, #1
 8005824:	5499      	strb	r1, [r3, r2]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2245      	movs	r2, #69	@ 0x45
 800582a:	2101      	movs	r1, #1
 800582c:	5499      	strb	r1, [r3, r2]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2246      	movs	r2, #70	@ 0x46
 8005832:	2101      	movs	r1, #1
 8005834:	5499      	strb	r1, [r3, r2]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2247      	movs	r2, #71	@ 0x47
 800583a:	2101      	movs	r1, #1
 800583c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	223d      	movs	r2, #61	@ 0x3d
 8005842:	2101      	movs	r1, #1
 8005844:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	0018      	movs	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	b002      	add	sp, #8
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005858:	46c0      	nop			@ (mov r8, r8)
 800585a:	46bd      	mov	sp, r7
 800585c:	b002      	add	sp, #8
 800585e:	bd80      	pop	{r7, pc}

08005860 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d108      	bne.n	8005882 <HAL_TIM_PWM_Start+0x22>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	223e      	movs	r2, #62	@ 0x3e
 8005874:	5c9b      	ldrb	r3, [r3, r2]
 8005876:	b2db      	uxtb	r3, r3
 8005878:	3b01      	subs	r3, #1
 800587a:	1e5a      	subs	r2, r3, #1
 800587c:	4193      	sbcs	r3, r2
 800587e:	b2db      	uxtb	r3, r3
 8005880:	e037      	b.n	80058f2 <HAL_TIM_PWM_Start+0x92>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b04      	cmp	r3, #4
 8005886:	d108      	bne.n	800589a <HAL_TIM_PWM_Start+0x3a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	223f      	movs	r2, #63	@ 0x3f
 800588c:	5c9b      	ldrb	r3, [r3, r2]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	3b01      	subs	r3, #1
 8005892:	1e5a      	subs	r2, r3, #1
 8005894:	4193      	sbcs	r3, r2
 8005896:	b2db      	uxtb	r3, r3
 8005898:	e02b      	b.n	80058f2 <HAL_TIM_PWM_Start+0x92>
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	2b08      	cmp	r3, #8
 800589e:	d108      	bne.n	80058b2 <HAL_TIM_PWM_Start+0x52>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2240      	movs	r2, #64	@ 0x40
 80058a4:	5c9b      	ldrb	r3, [r3, r2]
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	1e5a      	subs	r2, r3, #1
 80058ac:	4193      	sbcs	r3, r2
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	e01f      	b.n	80058f2 <HAL_TIM_PWM_Start+0x92>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b0c      	cmp	r3, #12
 80058b6:	d108      	bne.n	80058ca <HAL_TIM_PWM_Start+0x6a>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2241      	movs	r2, #65	@ 0x41
 80058bc:	5c9b      	ldrb	r3, [r3, r2]
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	3b01      	subs	r3, #1
 80058c2:	1e5a      	subs	r2, r3, #1
 80058c4:	4193      	sbcs	r3, r2
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	e013      	b.n	80058f2 <HAL_TIM_PWM_Start+0x92>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b10      	cmp	r3, #16
 80058ce:	d108      	bne.n	80058e2 <HAL_TIM_PWM_Start+0x82>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2242      	movs	r2, #66	@ 0x42
 80058d4:	5c9b      	ldrb	r3, [r3, r2]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	1e5a      	subs	r2, r3, #1
 80058dc:	4193      	sbcs	r3, r2
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	e007      	b.n	80058f2 <HAL_TIM_PWM_Start+0x92>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2243      	movs	r2, #67	@ 0x43
 80058e6:	5c9b      	ldrb	r3, [r3, r2]
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	1e5a      	subs	r2, r3, #1
 80058ee:	4193      	sbcs	r3, r2
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e090      	b.n	8005a1c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d104      	bne.n	800590a <HAL_TIM_PWM_Start+0xaa>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	223e      	movs	r2, #62	@ 0x3e
 8005904:	2102      	movs	r1, #2
 8005906:	5499      	strb	r1, [r3, r2]
 8005908:	e023      	b.n	8005952 <HAL_TIM_PWM_Start+0xf2>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b04      	cmp	r3, #4
 800590e:	d104      	bne.n	800591a <HAL_TIM_PWM_Start+0xba>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	223f      	movs	r2, #63	@ 0x3f
 8005914:	2102      	movs	r1, #2
 8005916:	5499      	strb	r1, [r3, r2]
 8005918:	e01b      	b.n	8005952 <HAL_TIM_PWM_Start+0xf2>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b08      	cmp	r3, #8
 800591e:	d104      	bne.n	800592a <HAL_TIM_PWM_Start+0xca>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2240      	movs	r2, #64	@ 0x40
 8005924:	2102      	movs	r1, #2
 8005926:	5499      	strb	r1, [r3, r2]
 8005928:	e013      	b.n	8005952 <HAL_TIM_PWM_Start+0xf2>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b0c      	cmp	r3, #12
 800592e:	d104      	bne.n	800593a <HAL_TIM_PWM_Start+0xda>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2241      	movs	r2, #65	@ 0x41
 8005934:	2102      	movs	r1, #2
 8005936:	5499      	strb	r1, [r3, r2]
 8005938:	e00b      	b.n	8005952 <HAL_TIM_PWM_Start+0xf2>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b10      	cmp	r3, #16
 800593e:	d104      	bne.n	800594a <HAL_TIM_PWM_Start+0xea>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2242      	movs	r2, #66	@ 0x42
 8005944:	2102      	movs	r1, #2
 8005946:	5499      	strb	r1, [r3, r2]
 8005948:	e003      	b.n	8005952 <HAL_TIM_PWM_Start+0xf2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2243      	movs	r2, #67	@ 0x43
 800594e:	2102      	movs	r1, #2
 8005950:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6839      	ldr	r1, [r7, #0]
 8005958:	2201      	movs	r2, #1
 800595a:	0018      	movs	r0, r3
 800595c:	f000 fe3e 	bl	80065dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a2f      	ldr	r2, [pc, #188]	@ (8005a24 <HAL_TIM_PWM_Start+0x1c4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d00e      	beq.n	8005988 <HAL_TIM_PWM_Start+0x128>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a28 <HAL_TIM_PWM_Start+0x1c8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d009      	beq.n	8005988 <HAL_TIM_PWM_Start+0x128>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a2c      	ldr	r2, [pc, #176]	@ (8005a2c <HAL_TIM_PWM_Start+0x1cc>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d004      	beq.n	8005988 <HAL_TIM_PWM_Start+0x128>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a2b      	ldr	r2, [pc, #172]	@ (8005a30 <HAL_TIM_PWM_Start+0x1d0>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d101      	bne.n	800598c <HAL_TIM_PWM_Start+0x12c>
 8005988:	2301      	movs	r3, #1
 800598a:	e000      	b.n	800598e <HAL_TIM_PWM_Start+0x12e>
 800598c:	2300      	movs	r3, #0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d008      	beq.n	80059a4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2180      	movs	r1, #128	@ 0x80
 800599e:	0209      	lsls	r1, r1, #8
 80059a0:	430a      	orrs	r2, r1
 80059a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005a24 <HAL_TIM_PWM_Start+0x1c4>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d014      	beq.n	80059d8 <HAL_TIM_PWM_Start+0x178>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	2380      	movs	r3, #128	@ 0x80
 80059b4:	05db      	lsls	r3, r3, #23
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d00e      	beq.n	80059d8 <HAL_TIM_PWM_Start+0x178>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a1d      	ldr	r2, [pc, #116]	@ (8005a34 <HAL_TIM_PWM_Start+0x1d4>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d009      	beq.n	80059d8 <HAL_TIM_PWM_Start+0x178>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a38 <HAL_TIM_PWM_Start+0x1d8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d004      	beq.n	80059d8 <HAL_TIM_PWM_Start+0x178>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a15      	ldr	r2, [pc, #84]	@ (8005a28 <HAL_TIM_PWM_Start+0x1c8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d116      	bne.n	8005a06 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	4a17      	ldr	r2, [pc, #92]	@ (8005a3c <HAL_TIM_PWM_Start+0x1dc>)
 80059e0:	4013      	ands	r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2b06      	cmp	r3, #6
 80059e8:	d016      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x1b8>
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	2380      	movs	r3, #128	@ 0x80
 80059ee:	025b      	lsls	r3, r3, #9
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d011      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2101      	movs	r1, #1
 8005a00:	430a      	orrs	r2, r1
 8005a02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a04:	e008      	b.n	8005a18 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2101      	movs	r1, #1
 8005a12:	430a      	orrs	r2, r1
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e000      	b.n	8005a1a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a18:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	b004      	add	sp, #16
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40012c00 	.word	0x40012c00
 8005a28:	40014000 	.word	0x40014000
 8005a2c:	40014400 	.word	0x40014400
 8005a30:	40014800 	.word	0x40014800
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40000800 	.word	0x40000800
 8005a3c:	00010007 	.word	0x00010007

08005a40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a4c:	2317      	movs	r3, #23
 8005a4e:	18fb      	adds	r3, r7, r3
 8005a50:	2200      	movs	r2, #0
 8005a52:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	223c      	movs	r2, #60	@ 0x3c
 8005a58:	5c9b      	ldrb	r3, [r3, r2]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d101      	bne.n	8005a62 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005a5e:	2302      	movs	r3, #2
 8005a60:	e0e5      	b.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	223c      	movs	r2, #60	@ 0x3c
 8005a66:	2101      	movs	r1, #1
 8005a68:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b14      	cmp	r3, #20
 8005a6e:	d900      	bls.n	8005a72 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005a70:	e0d1      	b.n	8005c16 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	009a      	lsls	r2, r3, #2
 8005a76:	4b70      	ldr	r3, [pc, #448]	@ (8005c38 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005a78:	18d3      	adds	r3, r2, r3
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	0011      	movs	r1, r2
 8005a86:	0018      	movs	r0, r3
 8005a88:	f000 fa48 	bl	8005f1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2108      	movs	r1, #8
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	699a      	ldr	r2, [r3, #24]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2104      	movs	r1, #4
 8005aa8:	438a      	bics	r2, r1
 8005aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6999      	ldr	r1, [r3, #24]
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	691a      	ldr	r2, [r3, #16]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	619a      	str	r2, [r3, #24]
      break;
 8005abe:	e0af      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	0011      	movs	r1, r2
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f000 fab1 	bl	8006030 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	699a      	ldr	r2, [r3, #24]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2180      	movs	r1, #128	@ 0x80
 8005ada:	0109      	lsls	r1, r1, #4
 8005adc:	430a      	orrs	r2, r1
 8005ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699a      	ldr	r2, [r3, #24]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4954      	ldr	r1, [pc, #336]	@ (8005c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005aec:	400a      	ands	r2, r1
 8005aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6999      	ldr	r1, [r3, #24]
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	021a      	lsls	r2, r3, #8
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	619a      	str	r2, [r3, #24]
      break;
 8005b04:	e08c      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	0011      	movs	r1, r2
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f000 fb12 	bl	8006138 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	69da      	ldr	r2, [r3, #28]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2108      	movs	r1, #8
 8005b20:	430a      	orrs	r2, r1
 8005b22:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	69da      	ldr	r2, [r3, #28]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2104      	movs	r1, #4
 8005b30:	438a      	bics	r2, r1
 8005b32:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	69d9      	ldr	r1, [r3, #28]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	691a      	ldr	r2, [r3, #16]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	61da      	str	r2, [r3, #28]
      break;
 8005b46:	e06b      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	0011      	movs	r1, r2
 8005b50:	0018      	movs	r0, r3
 8005b52:	f000 fb79 	bl	8006248 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	69da      	ldr	r2, [r3, #28]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2180      	movs	r1, #128	@ 0x80
 8005b62:	0109      	lsls	r1, r1, #4
 8005b64:	430a      	orrs	r2, r1
 8005b66:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	69da      	ldr	r2, [r3, #28]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4932      	ldr	r1, [pc, #200]	@ (8005c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005b74:	400a      	ands	r2, r1
 8005b76:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	69d9      	ldr	r1, [r3, #28]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	021a      	lsls	r2, r3, #8
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	61da      	str	r2, [r3, #28]
      break;
 8005b8c:	e048      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	0011      	movs	r1, r2
 8005b96:	0018      	movs	r0, r3
 8005b98:	f000 fbc0 	bl	800631c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2108      	movs	r1, #8
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2104      	movs	r1, #4
 8005bb8:	438a      	bics	r2, r1
 8005bba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	691a      	ldr	r2, [r3, #16]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005bce:	e027      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	0011      	movs	r1, r2
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f000 fbff 	bl	80063dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2180      	movs	r1, #128	@ 0x80
 8005bea:	0109      	lsls	r1, r1, #4
 8005bec:	430a      	orrs	r2, r1
 8005bee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4910      	ldr	r1, [pc, #64]	@ (8005c3c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005bfc:	400a      	ands	r2, r1
 8005bfe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	021a      	lsls	r2, r3, #8
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005c14:	e004      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005c16:	2317      	movs	r3, #23
 8005c18:	18fb      	adds	r3, r7, r3
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	701a      	strb	r2, [r3, #0]
      break;
 8005c1e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	223c      	movs	r2, #60	@ 0x3c
 8005c24:	2100      	movs	r1, #0
 8005c26:	5499      	strb	r1, [r3, r2]

  return status;
 8005c28:	2317      	movs	r3, #23
 8005c2a:	18fb      	adds	r3, r7, r3
 8005c2c:	781b      	ldrb	r3, [r3, #0]
}
 8005c2e:	0018      	movs	r0, r3
 8005c30:	46bd      	mov	sp, r7
 8005c32:	b006      	add	sp, #24
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	46c0      	nop			@ (mov r8, r8)
 8005c38:	0800dd64 	.word	0x0800dd64
 8005c3c:	fffffbff 	.word	0xfffffbff

08005c40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4a:	230f      	movs	r3, #15
 8005c4c:	18fb      	adds	r3, r7, r3
 8005c4e:	2200      	movs	r2, #0
 8005c50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	223c      	movs	r2, #60	@ 0x3c
 8005c56:	5c9b      	ldrb	r3, [r3, r2]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_TIM_ConfigClockSource+0x20>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e0bc      	b.n	8005dda <HAL_TIM_ConfigClockSource+0x19a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	223c      	movs	r2, #60	@ 0x3c
 8005c64:	2101      	movs	r1, #1
 8005c66:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	223d      	movs	r2, #61	@ 0x3d
 8005c6c:	2102      	movs	r1, #2
 8005c6e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	4a5a      	ldr	r2, [pc, #360]	@ (8005de4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	4a59      	ldr	r2, [pc, #356]	@ (8005de8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8005c84:	4013      	ands	r3, r2
 8005c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2280      	movs	r2, #128	@ 0x80
 8005c96:	0192      	lsls	r2, r2, #6
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d040      	beq.n	8005d1e <HAL_TIM_ConfigClockSource+0xde>
 8005c9c:	2280      	movs	r2, #128	@ 0x80
 8005c9e:	0192      	lsls	r2, r2, #6
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d900      	bls.n	8005ca6 <HAL_TIM_ConfigClockSource+0x66>
 8005ca4:	e088      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005ca6:	2280      	movs	r2, #128	@ 0x80
 8005ca8:	0152      	lsls	r2, r2, #5
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d100      	bne.n	8005cb0 <HAL_TIM_ConfigClockSource+0x70>
 8005cae:	e088      	b.n	8005dc2 <HAL_TIM_ConfigClockSource+0x182>
 8005cb0:	2280      	movs	r2, #128	@ 0x80
 8005cb2:	0152      	lsls	r2, r2, #5
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d900      	bls.n	8005cba <HAL_TIM_ConfigClockSource+0x7a>
 8005cb8:	e07e      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005cba:	2b70      	cmp	r3, #112	@ 0x70
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_ConfigClockSource+0xb0>
 8005cbe:	d900      	bls.n	8005cc2 <HAL_TIM_ConfigClockSource+0x82>
 8005cc0:	e07a      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005cc2:	2b60      	cmp	r3, #96	@ 0x60
 8005cc4:	d04f      	beq.n	8005d66 <HAL_TIM_ConfigClockSource+0x126>
 8005cc6:	d900      	bls.n	8005cca <HAL_TIM_ConfigClockSource+0x8a>
 8005cc8:	e076      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005cca:	2b50      	cmp	r3, #80	@ 0x50
 8005ccc:	d03b      	beq.n	8005d46 <HAL_TIM_ConfigClockSource+0x106>
 8005cce:	d900      	bls.n	8005cd2 <HAL_TIM_ConfigClockSource+0x92>
 8005cd0:	e072      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005cd2:	2b40      	cmp	r3, #64	@ 0x40
 8005cd4:	d057      	beq.n	8005d86 <HAL_TIM_ConfigClockSource+0x146>
 8005cd6:	d900      	bls.n	8005cda <HAL_TIM_ConfigClockSource+0x9a>
 8005cd8:	e06e      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005cda:	2b30      	cmp	r3, #48	@ 0x30
 8005cdc:	d063      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0x166>
 8005cde:	d86b      	bhi.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005ce0:	2b20      	cmp	r3, #32
 8005ce2:	d060      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0x166>
 8005ce4:	d868      	bhi.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d05d      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0x166>
 8005cea:	2b10      	cmp	r3, #16
 8005cec:	d05b      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0x166>
 8005cee:	e063      	b.n	8005db8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d00:	f000 fc4c 	bl	800659c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2277      	movs	r2, #119	@ 0x77
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]
      break;
 8005d1c:	e052      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d2e:	f000 fc35 	bl	800659c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2180      	movs	r1, #128	@ 0x80
 8005d3e:	01c9      	lsls	r1, r1, #7
 8005d40:	430a      	orrs	r2, r1
 8005d42:	609a      	str	r2, [r3, #8]
      break;
 8005d44:	e03e      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d52:	001a      	movs	r2, r3
 8005d54:	f000 fba6 	bl	80064a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2150      	movs	r1, #80	@ 0x50
 8005d5e:	0018      	movs	r0, r3
 8005d60:	f000 fc00 	bl	8006564 <TIM_ITRx_SetConfig>
      break;
 8005d64:	e02e      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d72:	001a      	movs	r2, r3
 8005d74:	f000 fbc4 	bl	8006500 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2160      	movs	r1, #96	@ 0x60
 8005d7e:	0018      	movs	r0, r3
 8005d80:	f000 fbf0 	bl	8006564 <TIM_ITRx_SetConfig>
      break;
 8005d84:	e01e      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d92:	001a      	movs	r2, r3
 8005d94:	f000 fb86 	bl	80064a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2140      	movs	r1, #64	@ 0x40
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f000 fbe0 	bl	8006564 <TIM_ITRx_SetConfig>
      break;
 8005da4:	e00e      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	0019      	movs	r1, r3
 8005db0:	0010      	movs	r0, r2
 8005db2:	f000 fbd7 	bl	8006564 <TIM_ITRx_SetConfig>
      break;
 8005db6:	e005      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005db8:	230f      	movs	r3, #15
 8005dba:	18fb      	adds	r3, r7, r3
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	701a      	strb	r2, [r3, #0]
      break;
 8005dc0:	e000      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005dc2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	223d      	movs	r2, #61	@ 0x3d
 8005dc8:	2101      	movs	r1, #1
 8005dca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	223c      	movs	r2, #60	@ 0x3c
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	5499      	strb	r1, [r3, r2]

  return status;
 8005dd4:	230f      	movs	r3, #15
 8005dd6:	18fb      	adds	r3, r7, r3
 8005dd8:	781b      	ldrb	r3, [r3, #0]
}
 8005dda:	0018      	movs	r0, r3
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b004      	add	sp, #16
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	ffceff88 	.word	0xffceff88
 8005de8:	ffff00ff 	.word	0xffff00ff

08005dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a3f      	ldr	r2, [pc, #252]	@ (8005efc <TIM_Base_SetConfig+0x110>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d00c      	beq.n	8005e1e <TIM_Base_SetConfig+0x32>
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	2380      	movs	r3, #128	@ 0x80
 8005e08:	05db      	lsls	r3, r3, #23
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d007      	beq.n	8005e1e <TIM_Base_SetConfig+0x32>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a3b      	ldr	r2, [pc, #236]	@ (8005f00 <TIM_Base_SetConfig+0x114>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_Base_SetConfig+0x32>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a3a      	ldr	r2, [pc, #232]	@ (8005f04 <TIM_Base_SetConfig+0x118>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d108      	bne.n	8005e30 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2270      	movs	r2, #112	@ 0x70
 8005e22:	4393      	bics	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a32      	ldr	r2, [pc, #200]	@ (8005efc <TIM_Base_SetConfig+0x110>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d01c      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	2380      	movs	r3, #128	@ 0x80
 8005e3c:	05db      	lsls	r3, r3, #23
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d017      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a2e      	ldr	r2, [pc, #184]	@ (8005f00 <TIM_Base_SetConfig+0x114>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d013      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8005f04 <TIM_Base_SetConfig+0x118>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d00f      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a2c      	ldr	r2, [pc, #176]	@ (8005f08 <TIM_Base_SetConfig+0x11c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d00b      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8005f0c <TIM_Base_SetConfig+0x120>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d007      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a2a      	ldr	r2, [pc, #168]	@ (8005f10 <TIM_Base_SetConfig+0x124>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d003      	beq.n	8005e72 <TIM_Base_SetConfig+0x86>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a29      	ldr	r2, [pc, #164]	@ (8005f14 <TIM_Base_SetConfig+0x128>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d108      	bne.n	8005e84 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4a28      	ldr	r2, [pc, #160]	@ (8005f18 <TIM_Base_SetConfig+0x12c>)
 8005e76:	4013      	ands	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2280      	movs	r2, #128	@ 0x80
 8005e88:	4393      	bics	r3, r2
 8005e8a:	001a      	movs	r2, r3
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689a      	ldr	r2, [r3, #8]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a13      	ldr	r2, [pc, #76]	@ (8005efc <TIM_Base_SetConfig+0x110>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d00b      	beq.n	8005eca <TIM_Base_SetConfig+0xde>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a15      	ldr	r2, [pc, #84]	@ (8005f0c <TIM_Base_SetConfig+0x120>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d007      	beq.n	8005eca <TIM_Base_SetConfig+0xde>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a14      	ldr	r2, [pc, #80]	@ (8005f10 <TIM_Base_SetConfig+0x124>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d003      	beq.n	8005eca <TIM_Base_SetConfig+0xde>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a13      	ldr	r2, [pc, #76]	@ (8005f14 <TIM_Base_SetConfig+0x128>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d103      	bne.n	8005ed2 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	691a      	ldr	r2, [r3, #16]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	2201      	movs	r2, #1
 8005ede:	4013      	ands	r3, r2
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d106      	bne.n	8005ef2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	4393      	bics	r3, r2
 8005eec:	001a      	movs	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	611a      	str	r2, [r3, #16]
  }
}
 8005ef2:	46c0      	nop			@ (mov r8, r8)
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	b004      	add	sp, #16
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	46c0      	nop			@ (mov r8, r8)
 8005efc:	40012c00 	.word	0x40012c00
 8005f00:	40000400 	.word	0x40000400
 8005f04:	40000800 	.word	0x40000800
 8005f08:	40002000 	.word	0x40002000
 8005f0c:	40014000 	.word	0x40014000
 8005f10:	40014400 	.word	0x40014400
 8005f14:	40014800 	.word	0x40014800
 8005f18:	fffffcff 	.word	0xfffffcff

08005f1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	2201      	movs	r2, #1
 8005f32:	4393      	bics	r3, r2
 8005f34:	001a      	movs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	4a32      	ldr	r2, [pc, #200]	@ (8006014 <TIM_OC1_SetConfig+0xf8>)
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2203      	movs	r2, #3
 8005f52:	4393      	bics	r3, r2
 8005f54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	2202      	movs	r2, #2
 8005f64:	4393      	bics	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a28      	ldr	r2, [pc, #160]	@ (8006018 <TIM_OC1_SetConfig+0xfc>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00b      	beq.n	8005f92 <TIM_OC1_SetConfig+0x76>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a27      	ldr	r2, [pc, #156]	@ (800601c <TIM_OC1_SetConfig+0x100>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d007      	beq.n	8005f92 <TIM_OC1_SetConfig+0x76>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a26      	ldr	r2, [pc, #152]	@ (8006020 <TIM_OC1_SetConfig+0x104>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d003      	beq.n	8005f92 <TIM_OC1_SetConfig+0x76>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a25      	ldr	r2, [pc, #148]	@ (8006024 <TIM_OC1_SetConfig+0x108>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d10c      	bne.n	8005fac <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2208      	movs	r2, #8
 8005f96:	4393      	bics	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	2204      	movs	r2, #4
 8005fa8:	4393      	bics	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a1a      	ldr	r2, [pc, #104]	@ (8006018 <TIM_OC1_SetConfig+0xfc>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d00b      	beq.n	8005fcc <TIM_OC1_SetConfig+0xb0>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a19      	ldr	r2, [pc, #100]	@ (800601c <TIM_OC1_SetConfig+0x100>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d007      	beq.n	8005fcc <TIM_OC1_SetConfig+0xb0>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a18      	ldr	r2, [pc, #96]	@ (8006020 <TIM_OC1_SetConfig+0x104>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d003      	beq.n	8005fcc <TIM_OC1_SetConfig+0xb0>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a17      	ldr	r2, [pc, #92]	@ (8006024 <TIM_OC1_SetConfig+0x108>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d111      	bne.n	8005ff0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	4a16      	ldr	r2, [pc, #88]	@ (8006028 <TIM_OC1_SetConfig+0x10c>)
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	4a15      	ldr	r2, [pc, #84]	@ (800602c <TIM_OC1_SetConfig+0x110>)
 8005fd8:	4013      	ands	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	46c0      	nop			@ (mov r8, r8)
 800600c:	46bd      	mov	sp, r7
 800600e:	b006      	add	sp, #24
 8006010:	bd80      	pop	{r7, pc}
 8006012:	46c0      	nop			@ (mov r8, r8)
 8006014:	fffeff8f 	.word	0xfffeff8f
 8006018:	40012c00 	.word	0x40012c00
 800601c:	40014000 	.word	0x40014000
 8006020:	40014400 	.word	0x40014400
 8006024:	40014800 	.word	0x40014800
 8006028:	fffffeff 	.word	0xfffffeff
 800602c:	fffffdff 	.word	0xfffffdff

08006030 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	2210      	movs	r2, #16
 8006046:	4393      	bics	r3, r2
 8006048:	001a      	movs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a2e      	ldr	r2, [pc, #184]	@ (8006118 <TIM_OC2_SetConfig+0xe8>)
 800605e:	4013      	ands	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	4a2d      	ldr	r2, [pc, #180]	@ (800611c <TIM_OC2_SetConfig+0xec>)
 8006066:	4013      	ands	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	021b      	lsls	r3, r3, #8
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2220      	movs	r2, #32
 800607a:	4393      	bics	r3, r2
 800607c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a24      	ldr	r2, [pc, #144]	@ (8006120 <TIM_OC2_SetConfig+0xf0>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d10d      	bne.n	80060ae <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2280      	movs	r2, #128	@ 0x80
 8006096:	4393      	bics	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	011b      	lsls	r3, r3, #4
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	2240      	movs	r2, #64	@ 0x40
 80060aa:	4393      	bics	r3, r2
 80060ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006120 <TIM_OC2_SetConfig+0xf0>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00b      	beq.n	80060ce <TIM_OC2_SetConfig+0x9e>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006124 <TIM_OC2_SetConfig+0xf4>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d007      	beq.n	80060ce <TIM_OC2_SetConfig+0x9e>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a19      	ldr	r2, [pc, #100]	@ (8006128 <TIM_OC2_SetConfig+0xf8>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d003      	beq.n	80060ce <TIM_OC2_SetConfig+0x9e>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a18      	ldr	r2, [pc, #96]	@ (800612c <TIM_OC2_SetConfig+0xfc>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d113      	bne.n	80060f6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	4a17      	ldr	r2, [pc, #92]	@ (8006130 <TIM_OC2_SetConfig+0x100>)
 80060d2:	4013      	ands	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	4a16      	ldr	r2, [pc, #88]	@ (8006134 <TIM_OC2_SetConfig+0x104>)
 80060da:	4013      	ands	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	699b      	ldr	r3, [r3, #24]
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	621a      	str	r2, [r3, #32]
}
 8006110:	46c0      	nop			@ (mov r8, r8)
 8006112:	46bd      	mov	sp, r7
 8006114:	b006      	add	sp, #24
 8006116:	bd80      	pop	{r7, pc}
 8006118:	feff8fff 	.word	0xfeff8fff
 800611c:	fffffcff 	.word	0xfffffcff
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40014000 	.word	0x40014000
 8006128:	40014400 	.word	0x40014400
 800612c:	40014800 	.word	0x40014800
 8006130:	fffffbff 	.word	0xfffffbff
 8006134:	fffff7ff 	.word	0xfffff7ff

08006138 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	4a33      	ldr	r2, [pc, #204]	@ (800621c <TIM_OC3_SetConfig+0xe4>)
 800614e:	401a      	ands	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4a2f      	ldr	r2, [pc, #188]	@ (8006220 <TIM_OC3_SetConfig+0xe8>)
 8006164:	4013      	ands	r3, r2
 8006166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2203      	movs	r2, #3
 800616c:	4393      	bics	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	4a29      	ldr	r2, [pc, #164]	@ (8006224 <TIM_OC3_SetConfig+0xec>)
 800617e:	4013      	ands	r3, r2
 8006180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	021b      	lsls	r3, r3, #8
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a25      	ldr	r2, [pc, #148]	@ (8006228 <TIM_OC3_SetConfig+0xf0>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d10d      	bne.n	80061b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	4a24      	ldr	r2, [pc, #144]	@ (800622c <TIM_OC3_SetConfig+0xf4>)
 800619a:	4013      	ands	r3, r2
 800619c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	021b      	lsls	r3, r3, #8
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	4a20      	ldr	r2, [pc, #128]	@ (8006230 <TIM_OC3_SetConfig+0xf8>)
 80061ae:	4013      	ands	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006228 <TIM_OC3_SetConfig+0xf0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00b      	beq.n	80061d2 <TIM_OC3_SetConfig+0x9a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006234 <TIM_OC3_SetConfig+0xfc>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d007      	beq.n	80061d2 <TIM_OC3_SetConfig+0x9a>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <TIM_OC3_SetConfig+0x100>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d003      	beq.n	80061d2 <TIM_OC3_SetConfig+0x9a>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a1b      	ldr	r2, [pc, #108]	@ (800623c <TIM_OC3_SetConfig+0x104>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d113      	bne.n	80061fa <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006240 <TIM_OC3_SetConfig+0x108>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	4a19      	ldr	r2, [pc, #100]	@ (8006244 <TIM_OC3_SetConfig+0x10c>)
 80061de:	4013      	ands	r3, r2
 80061e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	011b      	lsls	r3, r3, #4
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	011b      	lsls	r3, r3, #4
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	621a      	str	r2, [r3, #32]
}
 8006214:	46c0      	nop			@ (mov r8, r8)
 8006216:	46bd      	mov	sp, r7
 8006218:	b006      	add	sp, #24
 800621a:	bd80      	pop	{r7, pc}
 800621c:	fffffeff 	.word	0xfffffeff
 8006220:	fffeff8f 	.word	0xfffeff8f
 8006224:	fffffdff 	.word	0xfffffdff
 8006228:	40012c00 	.word	0x40012c00
 800622c:	fffff7ff 	.word	0xfffff7ff
 8006230:	fffffbff 	.word	0xfffffbff
 8006234:	40014000 	.word	0x40014000
 8006238:	40014400 	.word	0x40014400
 800623c:	40014800 	.word	0x40014800
 8006240:	ffffefff 	.word	0xffffefff
 8006244:	ffffdfff 	.word	0xffffdfff

08006248 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	4a26      	ldr	r2, [pc, #152]	@ (80062f8 <TIM_OC4_SetConfig+0xb0>)
 800625e:	401a      	ands	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	4a22      	ldr	r2, [pc, #136]	@ (80062fc <TIM_OC4_SetConfig+0xb4>)
 8006274:	4013      	ands	r3, r2
 8006276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	4a21      	ldr	r2, [pc, #132]	@ (8006300 <TIM_OC4_SetConfig+0xb8>)
 800627c:	4013      	ands	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	021b      	lsls	r3, r3, #8
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	4313      	orrs	r3, r2
 800628a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	4a1d      	ldr	r2, [pc, #116]	@ (8006304 <TIM_OC4_SetConfig+0xbc>)
 8006290:	4013      	ands	r3, r2
 8006292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	031b      	lsls	r3, r3, #12
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	4313      	orrs	r3, r2
 800629e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a19      	ldr	r2, [pc, #100]	@ (8006308 <TIM_OC4_SetConfig+0xc0>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00b      	beq.n	80062c0 <TIM_OC4_SetConfig+0x78>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a18      	ldr	r2, [pc, #96]	@ (800630c <TIM_OC4_SetConfig+0xc4>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d007      	beq.n	80062c0 <TIM_OC4_SetConfig+0x78>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a17      	ldr	r2, [pc, #92]	@ (8006310 <TIM_OC4_SetConfig+0xc8>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_OC4_SetConfig+0x78>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a16      	ldr	r2, [pc, #88]	@ (8006314 <TIM_OC4_SetConfig+0xcc>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d109      	bne.n	80062d4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	4a15      	ldr	r2, [pc, #84]	@ (8006318 <TIM_OC4_SetConfig+0xd0>)
 80062c4:	4013      	ands	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	019b      	lsls	r3, r3, #6
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68fa      	ldr	r2, [r7, #12]
 80062de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	685a      	ldr	r2, [r3, #4]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	621a      	str	r2, [r3, #32]
}
 80062ee:	46c0      	nop			@ (mov r8, r8)
 80062f0:	46bd      	mov	sp, r7
 80062f2:	b006      	add	sp, #24
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	46c0      	nop			@ (mov r8, r8)
 80062f8:	ffffefff 	.word	0xffffefff
 80062fc:	feff8fff 	.word	0xfeff8fff
 8006300:	fffffcff 	.word	0xfffffcff
 8006304:	ffffdfff 	.word	0xffffdfff
 8006308:	40012c00 	.word	0x40012c00
 800630c:	40014000 	.word	0x40014000
 8006310:	40014400 	.word	0x40014400
 8006314:	40014800 	.word	0x40014800
 8006318:	ffffbfff 	.word	0xffffbfff

0800631c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	4a23      	ldr	r2, [pc, #140]	@ (80063c0 <TIM_OC5_SetConfig+0xa4>)
 8006332:	401a      	ands	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	4a1f      	ldr	r2, [pc, #124]	@ (80063c4 <TIM_OC5_SetConfig+0xa8>)
 8006348:	4013      	ands	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	4a1b      	ldr	r2, [pc, #108]	@ (80063c8 <TIM_OC5_SetConfig+0xac>)
 800635a:	4013      	ands	r3, r2
 800635c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	041b      	lsls	r3, r3, #16
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a17      	ldr	r2, [pc, #92]	@ (80063cc <TIM_OC5_SetConfig+0xb0>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d00b      	beq.n	800638a <TIM_OC5_SetConfig+0x6e>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a16      	ldr	r2, [pc, #88]	@ (80063d0 <TIM_OC5_SetConfig+0xb4>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d007      	beq.n	800638a <TIM_OC5_SetConfig+0x6e>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a15      	ldr	r2, [pc, #84]	@ (80063d4 <TIM_OC5_SetConfig+0xb8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d003      	beq.n	800638a <TIM_OC5_SetConfig+0x6e>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a14      	ldr	r2, [pc, #80]	@ (80063d8 <TIM_OC5_SetConfig+0xbc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d109      	bne.n	800639e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	4a0c      	ldr	r2, [pc, #48]	@ (80063c0 <TIM_OC5_SetConfig+0xa4>)
 800638e:	4013      	ands	r3, r2
 8006390:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	021b      	lsls	r3, r3, #8
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	4313      	orrs	r3, r2
 800639c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	621a      	str	r2, [r3, #32]
}
 80063b8:	46c0      	nop			@ (mov r8, r8)
 80063ba:	46bd      	mov	sp, r7
 80063bc:	b006      	add	sp, #24
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	fffeffff 	.word	0xfffeffff
 80063c4:	fffeff8f 	.word	0xfffeff8f
 80063c8:	fffdffff 	.word	0xfffdffff
 80063cc:	40012c00 	.word	0x40012c00
 80063d0:	40014000 	.word	0x40014000
 80063d4:	40014400 	.word	0x40014400
 80063d8:	40014800 	.word	0x40014800

080063dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	4a24      	ldr	r2, [pc, #144]	@ (8006484 <TIM_OC6_SetConfig+0xa8>)
 80063f2:	401a      	ands	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4a20      	ldr	r2, [pc, #128]	@ (8006488 <TIM_OC6_SetConfig+0xac>)
 8006408:	4013      	ands	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	021b      	lsls	r3, r3, #8
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	4313      	orrs	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	4a1c      	ldr	r2, [pc, #112]	@ (800648c <TIM_OC6_SetConfig+0xb0>)
 800641c:	4013      	ands	r3, r2
 800641e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	051b      	lsls	r3, r3, #20
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a18      	ldr	r2, [pc, #96]	@ (8006490 <TIM_OC6_SetConfig+0xb4>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d00b      	beq.n	800644c <TIM_OC6_SetConfig+0x70>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a17      	ldr	r2, [pc, #92]	@ (8006494 <TIM_OC6_SetConfig+0xb8>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d007      	beq.n	800644c <TIM_OC6_SetConfig+0x70>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a16      	ldr	r2, [pc, #88]	@ (8006498 <TIM_OC6_SetConfig+0xbc>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d003      	beq.n	800644c <TIM_OC6_SetConfig+0x70>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4a15      	ldr	r2, [pc, #84]	@ (800649c <TIM_OC6_SetConfig+0xc0>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d109      	bne.n	8006460 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	4a14      	ldr	r2, [pc, #80]	@ (80064a0 <TIM_OC6_SetConfig+0xc4>)
 8006450:	4013      	ands	r3, r2
 8006452:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	029b      	lsls	r3, r3, #10
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	4313      	orrs	r3, r2
 800645e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	621a      	str	r2, [r3, #32]
}
 800647a:	46c0      	nop			@ (mov r8, r8)
 800647c:	46bd      	mov	sp, r7
 800647e:	b006      	add	sp, #24
 8006480:	bd80      	pop	{r7, pc}
 8006482:	46c0      	nop			@ (mov r8, r8)
 8006484:	ffefffff 	.word	0xffefffff
 8006488:	feff8fff 	.word	0xfeff8fff
 800648c:	ffdfffff 	.word	0xffdfffff
 8006490:	40012c00 	.word	0x40012c00
 8006494:	40014000 	.word	0x40014000
 8006498:	40014400 	.word	0x40014400
 800649c:	40014800 	.word	0x40014800
 80064a0:	fffbffff 	.word	0xfffbffff

080064a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	2201      	movs	r2, #1
 80064bc:	4393      	bics	r3, r2
 80064be:	001a      	movs	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	22f0      	movs	r2, #240	@ 0xf0
 80064ce:	4393      	bics	r3, r2
 80064d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	011b      	lsls	r3, r3, #4
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	220a      	movs	r2, #10
 80064e0:	4393      	bics	r3, r2
 80064e2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	621a      	str	r2, [r3, #32]
}
 80064f8:	46c0      	nop			@ (mov r8, r8)
 80064fa:	46bd      	mov	sp, r7
 80064fc:	b006      	add	sp, #24
 80064fe:	bd80      	pop	{r7, pc}

08006500 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	2210      	movs	r2, #16
 8006518:	4393      	bics	r3, r2
 800651a:	001a      	movs	r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	4a0d      	ldr	r2, [pc, #52]	@ (8006560 <TIM_TI2_ConfigInputStage+0x60>)
 800652a:	4013      	ands	r3, r2
 800652c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	031b      	lsls	r3, r3, #12
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4313      	orrs	r3, r2
 8006536:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	22a0      	movs	r2, #160	@ 0xa0
 800653c:	4393      	bics	r3, r2
 800653e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	011b      	lsls	r3, r3, #4
 8006544:	697a      	ldr	r2, [r7, #20]
 8006546:	4313      	orrs	r3, r2
 8006548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	621a      	str	r2, [r3, #32]
}
 8006556:	46c0      	nop			@ (mov r8, r8)
 8006558:	46bd      	mov	sp, r7
 800655a:	b006      	add	sp, #24
 800655c:	bd80      	pop	{r7, pc}
 800655e:	46c0      	nop			@ (mov r8, r8)
 8006560:	ffff0fff 	.word	0xffff0fff

08006564 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	4a08      	ldr	r2, [pc, #32]	@ (8006598 <TIM_ITRx_SetConfig+0x34>)
 8006578:	4013      	ands	r3, r2
 800657a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4313      	orrs	r3, r2
 8006582:	2207      	movs	r2, #7
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	609a      	str	r2, [r3, #8]
}
 800658e:	46c0      	nop			@ (mov r8, r8)
 8006590:	46bd      	mov	sp, r7
 8006592:	b004      	add	sp, #16
 8006594:	bd80      	pop	{r7, pc}
 8006596:	46c0      	nop			@ (mov r8, r8)
 8006598:	ffcfff8f 	.word	0xffcfff8f

0800659c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	4a09      	ldr	r2, [pc, #36]	@ (80065d8 <TIM_ETR_SetConfig+0x3c>)
 80065b4:	4013      	ands	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	021a      	lsls	r2, r3, #8
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	431a      	orrs	r2, r3
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	697a      	ldr	r2, [r7, #20]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	609a      	str	r2, [r3, #8]
}
 80065d0:	46c0      	nop			@ (mov r8, r8)
 80065d2:	46bd      	mov	sp, r7
 80065d4:	b006      	add	sp, #24
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	ffff00ff 	.word	0xffff00ff

080065dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	221f      	movs	r2, #31
 80065ec:	4013      	ands	r3, r2
 80065ee:	2201      	movs	r2, #1
 80065f0:	409a      	lsls	r2, r3
 80065f2:	0013      	movs	r3, r2
 80065f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	43d2      	mvns	r2, r2
 80065fe:	401a      	ands	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6a1a      	ldr	r2, [r3, #32]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	211f      	movs	r1, #31
 800660c:	400b      	ands	r3, r1
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	4099      	lsls	r1, r3
 8006612:	000b      	movs	r3, r1
 8006614:	431a      	orrs	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	621a      	str	r2, [r3, #32]
}
 800661a:	46c0      	nop			@ (mov r8, r8)
 800661c:	46bd      	mov	sp, r7
 800661e:	b006      	add	sp, #24
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	223c      	movs	r2, #60	@ 0x3c
 8006632:	5c9b      	ldrb	r3, [r3, r2]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d101      	bne.n	800663c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006638:	2302      	movs	r3, #2
 800663a:	e05a      	b.n	80066f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	223c      	movs	r2, #60	@ 0x3c
 8006640:	2101      	movs	r1, #1
 8006642:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	223d      	movs	r2, #61	@ 0x3d
 8006648:	2102      	movs	r1, #2
 800664a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a26      	ldr	r2, [pc, #152]	@ (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d108      	bne.n	8006678 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	4a25      	ldr	r2, [pc, #148]	@ (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800666a:	4013      	ands	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	4313      	orrs	r3, r2
 8006676:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2270      	movs	r2, #112	@ 0x70
 800667c:	4393      	bics	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	4313      	orrs	r3, r2
 8006688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a19      	ldr	r2, [pc, #100]	@ (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d014      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	2380      	movs	r3, #128	@ 0x80
 80066a2:	05db      	lsls	r3, r3, #23
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d00e      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a15      	ldr	r2, [pc, #84]	@ (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d009      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a14      	ldr	r2, [pc, #80]	@ (8006708 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d004      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a12      	ldr	r2, [pc, #72]	@ (800670c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d10c      	bne.n	80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2280      	movs	r2, #128	@ 0x80
 80066ca:	4393      	bics	r3, r2
 80066cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68ba      	ldr	r2, [r7, #8]
 80066de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	223d      	movs	r2, #61	@ 0x3d
 80066e4:	2101      	movs	r1, #1
 80066e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	223c      	movs	r2, #60	@ 0x3c
 80066ec:	2100      	movs	r1, #0
 80066ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	0018      	movs	r0, r3
 80066f4:	46bd      	mov	sp, r7
 80066f6:	b004      	add	sp, #16
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	46c0      	nop			@ (mov r8, r8)
 80066fc:	40012c00 	.word	0x40012c00
 8006700:	ff0fffff 	.word	0xff0fffff
 8006704:	40000400 	.word	0x40000400
 8006708:	40000800 	.word	0x40000800
 800670c:	40014000 	.word	0x40014000

08006710 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e046      	b.n	80067b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2288      	movs	r2, #136	@ 0x88
 8006726:	589b      	ldr	r3, [r3, r2]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d107      	bne.n	800673c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2284      	movs	r2, #132	@ 0x84
 8006730:	2100      	movs	r1, #0
 8006732:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	0018      	movs	r0, r3
 8006738:	f7fa fefe 	bl	8001538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2288      	movs	r2, #136	@ 0x88
 8006740:	2124      	movs	r1, #36	@ 0x24
 8006742:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2101      	movs	r1, #1
 8006750:	438a      	bics	r2, r1
 8006752:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	0018      	movs	r0, r3
 8006760:	f000 fec4 	bl	80074ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	0018      	movs	r0, r3
 8006768:	f000 fb6a 	bl	8006e40 <UART_SetConfig>
 800676c:	0003      	movs	r3, r0
 800676e:	2b01      	cmp	r3, #1
 8006770:	d101      	bne.n	8006776 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e01c      	b.n	80067b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	490d      	ldr	r1, [pc, #52]	@ (80067b8 <HAL_UART_Init+0xa8>)
 8006782:	400a      	ands	r2, r1
 8006784:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689a      	ldr	r2, [r3, #8]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	212a      	movs	r1, #42	@ 0x2a
 8006792:	438a      	bics	r2, r1
 8006794:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2101      	movs	r1, #1
 80067a2:	430a      	orrs	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	0018      	movs	r0, r3
 80067aa:	f000 ff53 	bl	8007654 <UART_CheckIdleState>
 80067ae:	0003      	movs	r3, r0
}
 80067b0:	0018      	movs	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b002      	add	sp, #8
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	ffffb7ff 	.word	0xffffb7ff

080067bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067bc:	b5b0      	push	{r4, r5, r7, lr}
 80067be:	b0aa      	sub	sp, #168	@ 0xa8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	22a4      	movs	r2, #164	@ 0xa4
 80067cc:	18b9      	adds	r1, r7, r2
 80067ce:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	20a0      	movs	r0, #160	@ 0xa0
 80067d8:	1839      	adds	r1, r7, r0
 80067da:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	249c      	movs	r4, #156	@ 0x9c
 80067e4:	1939      	adds	r1, r7, r4
 80067e6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067e8:	0011      	movs	r1, r2
 80067ea:	18bb      	adds	r3, r7, r2
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4aa2      	ldr	r2, [pc, #648]	@ (8006a78 <HAL_UART_IRQHandler+0x2bc>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	2298      	movs	r2, #152	@ 0x98
 80067f4:	18bd      	adds	r5, r7, r2
 80067f6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80067f8:	18bb      	adds	r3, r7, r2
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d11a      	bne.n	8006836 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006800:	187b      	adds	r3, r7, r1
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2220      	movs	r2, #32
 8006806:	4013      	ands	r3, r2
 8006808:	d015      	beq.n	8006836 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800680a:	183b      	adds	r3, r7, r0
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2220      	movs	r2, #32
 8006810:	4013      	ands	r3, r2
 8006812:	d105      	bne.n	8006820 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006814:	193b      	adds	r3, r7, r4
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	2380      	movs	r3, #128	@ 0x80
 800681a:	055b      	lsls	r3, r3, #21
 800681c:	4013      	ands	r3, r2
 800681e:	d00a      	beq.n	8006836 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006824:	2b00      	cmp	r3, #0
 8006826:	d100      	bne.n	800682a <HAL_UART_IRQHandler+0x6e>
 8006828:	e2dc      	b.n	8006de4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	0010      	movs	r0, r2
 8006832:	4798      	blx	r3
      }
      return;
 8006834:	e2d6      	b.n	8006de4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006836:	2398      	movs	r3, #152	@ 0x98
 8006838:	18fb      	adds	r3, r7, r3
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d100      	bne.n	8006842 <HAL_UART_IRQHandler+0x86>
 8006840:	e122      	b.n	8006a88 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006842:	239c      	movs	r3, #156	@ 0x9c
 8006844:	18fb      	adds	r3, r7, r3
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a8c      	ldr	r2, [pc, #560]	@ (8006a7c <HAL_UART_IRQHandler+0x2c0>)
 800684a:	4013      	ands	r3, r2
 800684c:	d106      	bne.n	800685c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800684e:	23a0      	movs	r3, #160	@ 0xa0
 8006850:	18fb      	adds	r3, r7, r3
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a8a      	ldr	r2, [pc, #552]	@ (8006a80 <HAL_UART_IRQHandler+0x2c4>)
 8006856:	4013      	ands	r3, r2
 8006858:	d100      	bne.n	800685c <HAL_UART_IRQHandler+0xa0>
 800685a:	e115      	b.n	8006a88 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800685c:	23a4      	movs	r3, #164	@ 0xa4
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2201      	movs	r2, #1
 8006864:	4013      	ands	r3, r2
 8006866:	d012      	beq.n	800688e <HAL_UART_IRQHandler+0xd2>
 8006868:	23a0      	movs	r3, #160	@ 0xa0
 800686a:	18fb      	adds	r3, r7, r3
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	2380      	movs	r3, #128	@ 0x80
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	4013      	ands	r3, r2
 8006874:	d00b      	beq.n	800688e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2201      	movs	r2, #1
 800687c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2290      	movs	r2, #144	@ 0x90
 8006882:	589b      	ldr	r3, [r3, r2]
 8006884:	2201      	movs	r2, #1
 8006886:	431a      	orrs	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2190      	movs	r1, #144	@ 0x90
 800688c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800688e:	23a4      	movs	r3, #164	@ 0xa4
 8006890:	18fb      	adds	r3, r7, r3
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2202      	movs	r2, #2
 8006896:	4013      	ands	r3, r2
 8006898:	d011      	beq.n	80068be <HAL_UART_IRQHandler+0x102>
 800689a:	239c      	movs	r3, #156	@ 0x9c
 800689c:	18fb      	adds	r3, r7, r3
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2201      	movs	r2, #1
 80068a2:	4013      	ands	r3, r2
 80068a4:	d00b      	beq.n	80068be <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2202      	movs	r2, #2
 80068ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2290      	movs	r2, #144	@ 0x90
 80068b2:	589b      	ldr	r3, [r3, r2]
 80068b4:	2204      	movs	r2, #4
 80068b6:	431a      	orrs	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2190      	movs	r1, #144	@ 0x90
 80068bc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068be:	23a4      	movs	r3, #164	@ 0xa4
 80068c0:	18fb      	adds	r3, r7, r3
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2204      	movs	r2, #4
 80068c6:	4013      	ands	r3, r2
 80068c8:	d011      	beq.n	80068ee <HAL_UART_IRQHandler+0x132>
 80068ca:	239c      	movs	r3, #156	@ 0x9c
 80068cc:	18fb      	adds	r3, r7, r3
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2201      	movs	r2, #1
 80068d2:	4013      	ands	r3, r2
 80068d4:	d00b      	beq.n	80068ee <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2204      	movs	r2, #4
 80068dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2290      	movs	r2, #144	@ 0x90
 80068e2:	589b      	ldr	r3, [r3, r2]
 80068e4:	2202      	movs	r2, #2
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2190      	movs	r1, #144	@ 0x90
 80068ec:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068ee:	23a4      	movs	r3, #164	@ 0xa4
 80068f0:	18fb      	adds	r3, r7, r3
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2208      	movs	r2, #8
 80068f6:	4013      	ands	r3, r2
 80068f8:	d017      	beq.n	800692a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068fa:	23a0      	movs	r3, #160	@ 0xa0
 80068fc:	18fb      	adds	r3, r7, r3
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2220      	movs	r2, #32
 8006902:	4013      	ands	r3, r2
 8006904:	d105      	bne.n	8006912 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006906:	239c      	movs	r3, #156	@ 0x9c
 8006908:	18fb      	adds	r3, r7, r3
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a5b      	ldr	r2, [pc, #364]	@ (8006a7c <HAL_UART_IRQHandler+0x2c0>)
 800690e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006910:	d00b      	beq.n	800692a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2208      	movs	r2, #8
 8006918:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2290      	movs	r2, #144	@ 0x90
 800691e:	589b      	ldr	r3, [r3, r2]
 8006920:	2208      	movs	r2, #8
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2190      	movs	r1, #144	@ 0x90
 8006928:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800692a:	23a4      	movs	r3, #164	@ 0xa4
 800692c:	18fb      	adds	r3, r7, r3
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	2380      	movs	r3, #128	@ 0x80
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	4013      	ands	r3, r2
 8006936:	d013      	beq.n	8006960 <HAL_UART_IRQHandler+0x1a4>
 8006938:	23a0      	movs	r3, #160	@ 0xa0
 800693a:	18fb      	adds	r3, r7, r3
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	2380      	movs	r3, #128	@ 0x80
 8006940:	04db      	lsls	r3, r3, #19
 8006942:	4013      	ands	r3, r2
 8006944:	d00c      	beq.n	8006960 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2280      	movs	r2, #128	@ 0x80
 800694c:	0112      	lsls	r2, r2, #4
 800694e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2290      	movs	r2, #144	@ 0x90
 8006954:	589b      	ldr	r3, [r3, r2]
 8006956:	2220      	movs	r2, #32
 8006958:	431a      	orrs	r2, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2190      	movs	r1, #144	@ 0x90
 800695e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2290      	movs	r2, #144	@ 0x90
 8006964:	589b      	ldr	r3, [r3, r2]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d100      	bne.n	800696c <HAL_UART_IRQHandler+0x1b0>
 800696a:	e23d      	b.n	8006de8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800696c:	23a4      	movs	r3, #164	@ 0xa4
 800696e:	18fb      	adds	r3, r7, r3
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2220      	movs	r2, #32
 8006974:	4013      	ands	r3, r2
 8006976:	d015      	beq.n	80069a4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006978:	23a0      	movs	r3, #160	@ 0xa0
 800697a:	18fb      	adds	r3, r7, r3
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2220      	movs	r2, #32
 8006980:	4013      	ands	r3, r2
 8006982:	d106      	bne.n	8006992 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006984:	239c      	movs	r3, #156	@ 0x9c
 8006986:	18fb      	adds	r3, r7, r3
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	2380      	movs	r3, #128	@ 0x80
 800698c:	055b      	lsls	r3, r3, #21
 800698e:	4013      	ands	r3, r2
 8006990:	d008      	beq.n	80069a4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006996:	2b00      	cmp	r3, #0
 8006998:	d004      	beq.n	80069a4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	0010      	movs	r0, r2
 80069a2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2290      	movs	r2, #144	@ 0x90
 80069a8:	589b      	ldr	r3, [r3, r2]
 80069aa:	2194      	movs	r1, #148	@ 0x94
 80069ac:	187a      	adds	r2, r7, r1
 80069ae:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	2240      	movs	r2, #64	@ 0x40
 80069b8:	4013      	ands	r3, r2
 80069ba:	2b40      	cmp	r3, #64	@ 0x40
 80069bc:	d004      	beq.n	80069c8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80069be:	187b      	adds	r3, r7, r1
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2228      	movs	r2, #40	@ 0x28
 80069c4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069c6:	d04c      	beq.n	8006a62 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	0018      	movs	r0, r3
 80069cc:	f000 ff5c 	bl	8007888 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	2240      	movs	r2, #64	@ 0x40
 80069d8:	4013      	ands	r3, r2
 80069da:	2b40      	cmp	r3, #64	@ 0x40
 80069dc:	d13c      	bne.n	8006a58 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069de:	f3ef 8310 	mrs	r3, PRIMASK
 80069e2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80069e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069e6:	2090      	movs	r0, #144	@ 0x90
 80069e8:	183a      	adds	r2, r7, r0
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	2301      	movs	r3, #1
 80069ee:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069f2:	f383 8810 	msr	PRIMASK, r3
}
 80069f6:	46c0      	nop			@ (mov r8, r8)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	689a      	ldr	r2, [r3, #8]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2140      	movs	r1, #64	@ 0x40
 8006a04:	438a      	bics	r2, r1
 8006a06:	609a      	str	r2, [r3, #8]
 8006a08:	183b      	adds	r3, r7, r0
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a10:	f383 8810 	msr	PRIMASK, r3
}
 8006a14:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2280      	movs	r2, #128	@ 0x80
 8006a1a:	589b      	ldr	r3, [r3, r2]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d016      	beq.n	8006a4e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2280      	movs	r2, #128	@ 0x80
 8006a24:	589b      	ldr	r3, [r3, r2]
 8006a26:	4a17      	ldr	r2, [pc, #92]	@ (8006a84 <HAL_UART_IRQHandler+0x2c8>)
 8006a28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2280      	movs	r2, #128	@ 0x80
 8006a2e:	589b      	ldr	r3, [r3, r2]
 8006a30:	0018      	movs	r0, r3
 8006a32:	f7fb fa03 	bl	8001e3c <HAL_DMA_Abort_IT>
 8006a36:	1e03      	subs	r3, r0, #0
 8006a38:	d01c      	beq.n	8006a74 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2280      	movs	r2, #128	@ 0x80
 8006a3e:	589b      	ldr	r3, [r3, r2]
 8006a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	2180      	movs	r1, #128	@ 0x80
 8006a46:	5852      	ldr	r2, [r2, r1]
 8006a48:	0010      	movs	r0, r2
 8006a4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4c:	e012      	b.n	8006a74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	0018      	movs	r0, r3
 8006a52:	f000 f9e1 	bl	8006e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a56:	e00d      	b.n	8006a74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f000 f9dc 	bl	8006e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a60:	e008      	b.n	8006a74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	0018      	movs	r0, r3
 8006a66:	f000 f9d7 	bl	8006e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2290      	movs	r2, #144	@ 0x90
 8006a6e:	2100      	movs	r1, #0
 8006a70:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006a72:	e1b9      	b.n	8006de8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a74:	46c0      	nop			@ (mov r8, r8)
    return;
 8006a76:	e1b7      	b.n	8006de8 <HAL_UART_IRQHandler+0x62c>
 8006a78:	0000080f 	.word	0x0000080f
 8006a7c:	10000001 	.word	0x10000001
 8006a80:	04000120 	.word	0x04000120
 8006a84:	08007955 	.word	0x08007955

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d000      	beq.n	8006a92 <HAL_UART_IRQHandler+0x2d6>
 8006a90:	e13e      	b.n	8006d10 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a92:	23a4      	movs	r3, #164	@ 0xa4
 8006a94:	18fb      	adds	r3, r7, r3
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2210      	movs	r2, #16
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	d100      	bne.n	8006aa0 <HAL_UART_IRQHandler+0x2e4>
 8006a9e:	e137      	b.n	8006d10 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006aa0:	23a0      	movs	r3, #160	@ 0xa0
 8006aa2:	18fb      	adds	r3, r7, r3
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2210      	movs	r2, #16
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	d100      	bne.n	8006aae <HAL_UART_IRQHandler+0x2f2>
 8006aac:	e130      	b.n	8006d10 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2210      	movs	r2, #16
 8006ab4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	2240      	movs	r2, #64	@ 0x40
 8006abe:	4013      	ands	r3, r2
 8006ac0:	2b40      	cmp	r3, #64	@ 0x40
 8006ac2:	d000      	beq.n	8006ac6 <HAL_UART_IRQHandler+0x30a>
 8006ac4:	e0a4      	b.n	8006c10 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2280      	movs	r2, #128	@ 0x80
 8006aca:	589b      	ldr	r3, [r3, r2]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	217e      	movs	r1, #126	@ 0x7e
 8006ad2:	187b      	adds	r3, r7, r1
 8006ad4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006ad6:	187b      	adds	r3, r7, r1
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d100      	bne.n	8006ae0 <HAL_UART_IRQHandler+0x324>
 8006ade:	e185      	b.n	8006dec <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	225c      	movs	r2, #92	@ 0x5c
 8006ae4:	5a9b      	ldrh	r3, [r3, r2]
 8006ae6:	187a      	adds	r2, r7, r1
 8006ae8:	8812      	ldrh	r2, [r2, #0]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d300      	bcc.n	8006af0 <HAL_UART_IRQHandler+0x334>
 8006aee:	e17d      	b.n	8006dec <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	187a      	adds	r2, r7, r1
 8006af4:	215e      	movs	r1, #94	@ 0x5e
 8006af6:	8812      	ldrh	r2, [r2, #0]
 8006af8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2280      	movs	r2, #128	@ 0x80
 8006afe:	589b      	ldr	r3, [r3, r2]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2220      	movs	r2, #32
 8006b06:	4013      	ands	r3, r2
 8006b08:	d170      	bne.n	8006bec <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b0a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b14:	2301      	movs	r3, #1
 8006b16:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b1a:	f383 8810 	msr	PRIMASK, r3
}
 8006b1e:	46c0      	nop			@ (mov r8, r8)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	49b4      	ldr	r1, [pc, #720]	@ (8006dfc <HAL_UART_IRQHandler+0x640>)
 8006b2c:	400a      	ands	r2, r1
 8006b2e:	601a      	str	r2, [r3, #0]
 8006b30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b32:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b36:	f383 8810 	msr	PRIMASK, r3
}
 8006b3a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b44:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b46:	2301      	movs	r3, #1
 8006b48:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b4c:	f383 8810 	msr	PRIMASK, r3
}
 8006b50:	46c0      	nop			@ (mov r8, r8)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	438a      	bics	r2, r1
 8006b60:	609a      	str	r2, [r3, #8]
 8006b62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b64:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b68:	f383 8810 	msr	PRIMASK, r3
}
 8006b6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006b74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b76:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b78:	2301      	movs	r3, #1
 8006b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b7e:	f383 8810 	msr	PRIMASK, r3
}
 8006b82:	46c0      	nop			@ (mov r8, r8)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	689a      	ldr	r2, [r3, #8]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2140      	movs	r1, #64	@ 0x40
 8006b90:	438a      	bics	r2, r1
 8006b92:	609a      	str	r2, [r3, #8]
 8006b94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b96:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b9a:	f383 8810 	msr	PRIMASK, r3
}
 8006b9e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	228c      	movs	r2, #140	@ 0x8c
 8006ba4:	2120      	movs	r1, #32
 8006ba6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bae:	f3ef 8310 	mrs	r3, PRIMASK
 8006bb2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bb8:	2301      	movs	r3, #1
 8006bba:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bbe:	f383 8810 	msr	PRIMASK, r3
}
 8006bc2:	46c0      	nop			@ (mov r8, r8)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2110      	movs	r1, #16
 8006bd0:	438a      	bics	r2, r1
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bda:	f383 8810 	msr	PRIMASK, r3
}
 8006bde:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2280      	movs	r2, #128	@ 0x80
 8006be4:	589b      	ldr	r3, [r3, r2]
 8006be6:	0018      	movs	r0, r3
 8006be8:	f7fb f8c8 	bl	8001d7c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	225c      	movs	r2, #92	@ 0x5c
 8006bf6:	5a9a      	ldrh	r2, [r3, r2]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	215e      	movs	r1, #94	@ 0x5e
 8006bfc:	5a5b      	ldrh	r3, [r3, r1]
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	0011      	movs	r1, r2
 8006c08:	0018      	movs	r0, r3
 8006c0a:	f000 f90d 	bl	8006e28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c0e:	e0ed      	b.n	8006dec <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	225c      	movs	r2, #92	@ 0x5c
 8006c14:	5a99      	ldrh	r1, [r3, r2]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	225e      	movs	r2, #94	@ 0x5e
 8006c1a:	5a9b      	ldrh	r3, [r3, r2]
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	208e      	movs	r0, #142	@ 0x8e
 8006c20:	183b      	adds	r3, r7, r0
 8006c22:	1a8a      	subs	r2, r1, r2
 8006c24:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	225e      	movs	r2, #94	@ 0x5e
 8006c2a:	5a9b      	ldrh	r3, [r3, r2]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d100      	bne.n	8006c34 <HAL_UART_IRQHandler+0x478>
 8006c32:	e0dd      	b.n	8006df0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006c34:	183b      	adds	r3, r7, r0
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d100      	bne.n	8006c3e <HAL_UART_IRQHandler+0x482>
 8006c3c:	e0d8      	b.n	8006df0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c3e:	f3ef 8310 	mrs	r3, PRIMASK
 8006c42:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c44:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c46:	2488      	movs	r4, #136	@ 0x88
 8006c48:	193a      	adds	r2, r7, r4
 8006c4a:	6013      	str	r3, [r2, #0]
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f383 8810 	msr	PRIMASK, r3
}
 8006c56:	46c0      	nop			@ (mov r8, r8)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4967      	ldr	r1, [pc, #412]	@ (8006e00 <HAL_UART_IRQHandler+0x644>)
 8006c64:	400a      	ands	r2, r1
 8006c66:	601a      	str	r2, [r3, #0]
 8006c68:	193b      	adds	r3, r7, r4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f383 8810 	msr	PRIMASK, r3
}
 8006c74:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c76:	f3ef 8310 	mrs	r3, PRIMASK
 8006c7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006c7c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c7e:	2484      	movs	r4, #132	@ 0x84
 8006c80:	193a      	adds	r2, r7, r4
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	2301      	movs	r3, #1
 8006c86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	f383 8810 	msr	PRIMASK, r3
}
 8006c8e:	46c0      	nop			@ (mov r8, r8)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689a      	ldr	r2, [r3, #8]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	495a      	ldr	r1, [pc, #360]	@ (8006e04 <HAL_UART_IRQHandler+0x648>)
 8006c9c:	400a      	ands	r2, r1
 8006c9e:	609a      	str	r2, [r3, #8]
 8006ca0:	193b      	adds	r3, r7, r4
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ca6:	6a3b      	ldr	r3, [r7, #32]
 8006ca8:	f383 8810 	msr	PRIMASK, r3
}
 8006cac:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	228c      	movs	r2, #140	@ 0x8c
 8006cb2:	2120      	movs	r1, #32
 8006cb4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cc2:	f3ef 8310 	mrs	r3, PRIMASK
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cca:	2480      	movs	r4, #128	@ 0x80
 8006ccc:	193a      	adds	r2, r7, r4
 8006cce:	6013      	str	r3, [r2, #0]
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd6:	f383 8810 	msr	PRIMASK, r3
}
 8006cda:	46c0      	nop			@ (mov r8, r8)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2110      	movs	r1, #16
 8006ce8:	438a      	bics	r2, r1
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	193b      	adds	r3, r7, r4
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf4:	f383 8810 	msr	PRIMASK, r3
}
 8006cf8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d00:	183b      	adds	r3, r7, r0
 8006d02:	881a      	ldrh	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	0011      	movs	r1, r2
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f000 f88d 	bl	8006e28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d0e:	e06f      	b.n	8006df0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d10:	23a4      	movs	r3, #164	@ 0xa4
 8006d12:	18fb      	adds	r3, r7, r3
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	2380      	movs	r3, #128	@ 0x80
 8006d18:	035b      	lsls	r3, r3, #13
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	d010      	beq.n	8006d40 <HAL_UART_IRQHandler+0x584>
 8006d1e:	239c      	movs	r3, #156	@ 0x9c
 8006d20:	18fb      	adds	r3, r7, r3
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	2380      	movs	r3, #128	@ 0x80
 8006d26:	03db      	lsls	r3, r3, #15
 8006d28:	4013      	ands	r3, r2
 8006d2a:	d009      	beq.n	8006d40 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2280      	movs	r2, #128	@ 0x80
 8006d32:	0352      	lsls	r2, r2, #13
 8006d34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	0018      	movs	r0, r3
 8006d3a:	f000 fe4e 	bl	80079da <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d3e:	e05a      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006d40:	23a4      	movs	r3, #164	@ 0xa4
 8006d42:	18fb      	adds	r3, r7, r3
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2280      	movs	r2, #128	@ 0x80
 8006d48:	4013      	ands	r3, r2
 8006d4a:	d016      	beq.n	8006d7a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006d4c:	23a0      	movs	r3, #160	@ 0xa0
 8006d4e:	18fb      	adds	r3, r7, r3
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2280      	movs	r2, #128	@ 0x80
 8006d54:	4013      	ands	r3, r2
 8006d56:	d106      	bne.n	8006d66 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006d58:	239c      	movs	r3, #156	@ 0x9c
 8006d5a:	18fb      	adds	r3, r7, r3
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	2380      	movs	r3, #128	@ 0x80
 8006d60:	041b      	lsls	r3, r3, #16
 8006d62:	4013      	ands	r3, r2
 8006d64:	d009      	beq.n	8006d7a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d042      	beq.n	8006df4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	0010      	movs	r0, r2
 8006d76:	4798      	blx	r3
    }
    return;
 8006d78:	e03c      	b.n	8006df4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d7a:	23a4      	movs	r3, #164	@ 0xa4
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2240      	movs	r2, #64	@ 0x40
 8006d82:	4013      	ands	r3, r2
 8006d84:	d00a      	beq.n	8006d9c <HAL_UART_IRQHandler+0x5e0>
 8006d86:	23a0      	movs	r3, #160	@ 0xa0
 8006d88:	18fb      	adds	r3, r7, r3
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2240      	movs	r2, #64	@ 0x40
 8006d8e:	4013      	ands	r3, r2
 8006d90:	d004      	beq.n	8006d9c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	0018      	movs	r0, r3
 8006d96:	f000 fdf4 	bl	8007982 <UART_EndTransmit_IT>
    return;
 8006d9a:	e02c      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006d9c:	23a4      	movs	r3, #164	@ 0xa4
 8006d9e:	18fb      	adds	r3, r7, r3
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	2380      	movs	r3, #128	@ 0x80
 8006da4:	041b      	lsls	r3, r3, #16
 8006da6:	4013      	ands	r3, r2
 8006da8:	d00b      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x606>
 8006daa:	23a0      	movs	r3, #160	@ 0xa0
 8006dac:	18fb      	adds	r3, r7, r3
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	2380      	movs	r3, #128	@ 0x80
 8006db2:	05db      	lsls	r3, r3, #23
 8006db4:	4013      	ands	r3, r2
 8006db6:	d004      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f000 fe1d 	bl	80079fa <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dc0:	e019      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006dc2:	23a4      	movs	r3, #164	@ 0xa4
 8006dc4:	18fb      	adds	r3, r7, r3
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	2380      	movs	r3, #128	@ 0x80
 8006dca:	045b      	lsls	r3, r3, #17
 8006dcc:	4013      	ands	r3, r2
 8006dce:	d012      	beq.n	8006df6 <HAL_UART_IRQHandler+0x63a>
 8006dd0:	23a0      	movs	r3, #160	@ 0xa0
 8006dd2:	18fb      	adds	r3, r7, r3
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	da0d      	bge.n	8006df6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f000 fe04 	bl	80079ea <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006de2:	e008      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006de4:	46c0      	nop			@ (mov r8, r8)
 8006de6:	e006      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
    return;
 8006de8:	46c0      	nop			@ (mov r8, r8)
 8006dea:	e004      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006dec:	46c0      	nop			@ (mov r8, r8)
 8006dee:	e002      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
      return;
 8006df0:	46c0      	nop			@ (mov r8, r8)
 8006df2:	e000      	b.n	8006df6 <HAL_UART_IRQHandler+0x63a>
    return;
 8006df4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8006df6:	46bd      	mov	sp, r7
 8006df8:	b02a      	add	sp, #168	@ 0xa8
 8006dfa:	bdb0      	pop	{r4, r5, r7, pc}
 8006dfc:	fffffeff 	.word	0xfffffeff
 8006e00:	fffffedf 	.word	0xfffffedf
 8006e04:	effffffe 	.word	0xeffffffe

08006e08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e10:	46c0      	nop			@ (mov r8, r8)
 8006e12:	46bd      	mov	sp, r7
 8006e14:	b002      	add	sp, #8
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006e20:	46c0      	nop			@ (mov r8, r8)
 8006e22:	46bd      	mov	sp, r7
 8006e24:	b002      	add	sp, #8
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	000a      	movs	r2, r1
 8006e32:	1cbb      	adds	r3, r7, #2
 8006e34:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	b002      	add	sp, #8
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e40:	b5b0      	push	{r4, r5, r7, lr}
 8006e42:	b090      	sub	sp, #64	@ 0x40
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e48:	231a      	movs	r3, #26
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	189b      	adds	r3, r3, r2
 8006e4e:	19db      	adds	r3, r3, r7
 8006e50:	2200      	movs	r2, #0
 8006e52:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	689a      	ldr	r2, [r3, #8]
 8006e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	431a      	orrs	r2, r3
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4ac1      	ldr	r2, [pc, #772]	@ (8007178 <UART_SetConfig+0x338>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	0019      	movs	r1, r3
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e7e:	430b      	orrs	r3, r1
 8006e80:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	4abc      	ldr	r2, [pc, #752]	@ (800717c <UART_SetConfig+0x33c>)
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	0018      	movs	r0, r3
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	68d9      	ldr	r1, [r3, #12]
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	0003      	movs	r3, r0
 8006e98:	430b      	orrs	r3, r1
 8006e9a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4ab6      	ldr	r2, [pc, #728]	@ (8007180 <UART_SetConfig+0x340>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d009      	beq.n	8006ec0 <UART_SetConfig+0x80>
 8006eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4ab4      	ldr	r2, [pc, #720]	@ (8007184 <UART_SetConfig+0x344>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d004      	beq.n	8006ec0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	4ab0      	ldr	r2, [pc, #704]	@ (8007188 <UART_SetConfig+0x348>)
 8006ec8:	4013      	ands	r3, r2
 8006eca:	0019      	movs	r1, r3
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ed2:	430b      	orrs	r3, r1
 8006ed4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006edc:	220f      	movs	r2, #15
 8006ede:	4393      	bics	r3, r2
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	0003      	movs	r3, r0
 8006eec:	430b      	orrs	r3, r1
 8006eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4aa5      	ldr	r2, [pc, #660]	@ (800718c <UART_SetConfig+0x34c>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d131      	bne.n	8006f5e <UART_SetConfig+0x11e>
 8006efa:	4ba5      	ldr	r3, [pc, #660]	@ (8007190 <UART_SetConfig+0x350>)
 8006efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006efe:	2203      	movs	r2, #3
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b03      	cmp	r3, #3
 8006f04:	d01d      	beq.n	8006f42 <UART_SetConfig+0x102>
 8006f06:	d823      	bhi.n	8006f50 <UART_SetConfig+0x110>
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d00c      	beq.n	8006f26 <UART_SetConfig+0xe6>
 8006f0c:	d820      	bhi.n	8006f50 <UART_SetConfig+0x110>
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d002      	beq.n	8006f18 <UART_SetConfig+0xd8>
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d00e      	beq.n	8006f34 <UART_SetConfig+0xf4>
 8006f16:	e01b      	b.n	8006f50 <UART_SetConfig+0x110>
 8006f18:	231b      	movs	r3, #27
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	189b      	adds	r3, r3, r2
 8006f1e:	19db      	adds	r3, r3, r7
 8006f20:	2200      	movs	r2, #0
 8006f22:	701a      	strb	r2, [r3, #0]
 8006f24:	e154      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f26:	231b      	movs	r3, #27
 8006f28:	2220      	movs	r2, #32
 8006f2a:	189b      	adds	r3, r3, r2
 8006f2c:	19db      	adds	r3, r3, r7
 8006f2e:	2202      	movs	r2, #2
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	e14d      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f34:	231b      	movs	r3, #27
 8006f36:	2220      	movs	r2, #32
 8006f38:	189b      	adds	r3, r3, r2
 8006f3a:	19db      	adds	r3, r3, r7
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	701a      	strb	r2, [r3, #0]
 8006f40:	e146      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f42:	231b      	movs	r3, #27
 8006f44:	2220      	movs	r2, #32
 8006f46:	189b      	adds	r3, r3, r2
 8006f48:	19db      	adds	r3, r3, r7
 8006f4a:	2208      	movs	r2, #8
 8006f4c:	701a      	strb	r2, [r3, #0]
 8006f4e:	e13f      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f50:	231b      	movs	r3, #27
 8006f52:	2220      	movs	r2, #32
 8006f54:	189b      	adds	r3, r3, r2
 8006f56:	19db      	adds	r3, r3, r7
 8006f58:	2210      	movs	r2, #16
 8006f5a:	701a      	strb	r2, [r3, #0]
 8006f5c:	e138      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a8c      	ldr	r2, [pc, #560]	@ (8007194 <UART_SetConfig+0x354>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d131      	bne.n	8006fcc <UART_SetConfig+0x18c>
 8006f68:	4b89      	ldr	r3, [pc, #548]	@ (8007190 <UART_SetConfig+0x350>)
 8006f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f6c:	220c      	movs	r2, #12
 8006f6e:	4013      	ands	r3, r2
 8006f70:	2b0c      	cmp	r3, #12
 8006f72:	d01d      	beq.n	8006fb0 <UART_SetConfig+0x170>
 8006f74:	d823      	bhi.n	8006fbe <UART_SetConfig+0x17e>
 8006f76:	2b08      	cmp	r3, #8
 8006f78:	d00c      	beq.n	8006f94 <UART_SetConfig+0x154>
 8006f7a:	d820      	bhi.n	8006fbe <UART_SetConfig+0x17e>
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <UART_SetConfig+0x146>
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d00e      	beq.n	8006fa2 <UART_SetConfig+0x162>
 8006f84:	e01b      	b.n	8006fbe <UART_SetConfig+0x17e>
 8006f86:	231b      	movs	r3, #27
 8006f88:	2220      	movs	r2, #32
 8006f8a:	189b      	adds	r3, r3, r2
 8006f8c:	19db      	adds	r3, r3, r7
 8006f8e:	2200      	movs	r2, #0
 8006f90:	701a      	strb	r2, [r3, #0]
 8006f92:	e11d      	b.n	80071d0 <UART_SetConfig+0x390>
 8006f94:	231b      	movs	r3, #27
 8006f96:	2220      	movs	r2, #32
 8006f98:	189b      	adds	r3, r3, r2
 8006f9a:	19db      	adds	r3, r3, r7
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	e116      	b.n	80071d0 <UART_SetConfig+0x390>
 8006fa2:	231b      	movs	r3, #27
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	189b      	adds	r3, r3, r2
 8006fa8:	19db      	adds	r3, r3, r7
 8006faa:	2204      	movs	r2, #4
 8006fac:	701a      	strb	r2, [r3, #0]
 8006fae:	e10f      	b.n	80071d0 <UART_SetConfig+0x390>
 8006fb0:	231b      	movs	r3, #27
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	189b      	adds	r3, r3, r2
 8006fb6:	19db      	adds	r3, r3, r7
 8006fb8:	2208      	movs	r2, #8
 8006fba:	701a      	strb	r2, [r3, #0]
 8006fbc:	e108      	b.n	80071d0 <UART_SetConfig+0x390>
 8006fbe:	231b      	movs	r3, #27
 8006fc0:	2220      	movs	r2, #32
 8006fc2:	189b      	adds	r3, r3, r2
 8006fc4:	19db      	adds	r3, r3, r7
 8006fc6:	2210      	movs	r2, #16
 8006fc8:	701a      	strb	r2, [r3, #0]
 8006fca:	e101      	b.n	80071d0 <UART_SetConfig+0x390>
 8006fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a71      	ldr	r2, [pc, #452]	@ (8007198 <UART_SetConfig+0x358>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d131      	bne.n	800703a <UART_SetConfig+0x1fa>
 8006fd6:	4b6e      	ldr	r3, [pc, #440]	@ (8007190 <UART_SetConfig+0x350>)
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fda:	2230      	movs	r2, #48	@ 0x30
 8006fdc:	4013      	ands	r3, r2
 8006fde:	2b30      	cmp	r3, #48	@ 0x30
 8006fe0:	d01d      	beq.n	800701e <UART_SetConfig+0x1de>
 8006fe2:	d823      	bhi.n	800702c <UART_SetConfig+0x1ec>
 8006fe4:	2b20      	cmp	r3, #32
 8006fe6:	d00c      	beq.n	8007002 <UART_SetConfig+0x1c2>
 8006fe8:	d820      	bhi.n	800702c <UART_SetConfig+0x1ec>
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <UART_SetConfig+0x1b4>
 8006fee:	2b10      	cmp	r3, #16
 8006ff0:	d00e      	beq.n	8007010 <UART_SetConfig+0x1d0>
 8006ff2:	e01b      	b.n	800702c <UART_SetConfig+0x1ec>
 8006ff4:	231b      	movs	r3, #27
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	189b      	adds	r3, r3, r2
 8006ffa:	19db      	adds	r3, r3, r7
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	701a      	strb	r2, [r3, #0]
 8007000:	e0e6      	b.n	80071d0 <UART_SetConfig+0x390>
 8007002:	231b      	movs	r3, #27
 8007004:	2220      	movs	r2, #32
 8007006:	189b      	adds	r3, r3, r2
 8007008:	19db      	adds	r3, r3, r7
 800700a:	2202      	movs	r2, #2
 800700c:	701a      	strb	r2, [r3, #0]
 800700e:	e0df      	b.n	80071d0 <UART_SetConfig+0x390>
 8007010:	231b      	movs	r3, #27
 8007012:	2220      	movs	r2, #32
 8007014:	189b      	adds	r3, r3, r2
 8007016:	19db      	adds	r3, r3, r7
 8007018:	2204      	movs	r2, #4
 800701a:	701a      	strb	r2, [r3, #0]
 800701c:	e0d8      	b.n	80071d0 <UART_SetConfig+0x390>
 800701e:	231b      	movs	r3, #27
 8007020:	2220      	movs	r2, #32
 8007022:	189b      	adds	r3, r3, r2
 8007024:	19db      	adds	r3, r3, r7
 8007026:	2208      	movs	r2, #8
 8007028:	701a      	strb	r2, [r3, #0]
 800702a:	e0d1      	b.n	80071d0 <UART_SetConfig+0x390>
 800702c:	231b      	movs	r3, #27
 800702e:	2220      	movs	r2, #32
 8007030:	189b      	adds	r3, r3, r2
 8007032:	19db      	adds	r3, r3, r7
 8007034:	2210      	movs	r2, #16
 8007036:	701a      	strb	r2, [r3, #0]
 8007038:	e0ca      	b.n	80071d0 <UART_SetConfig+0x390>
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a57      	ldr	r2, [pc, #348]	@ (800719c <UART_SetConfig+0x35c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d106      	bne.n	8007052 <UART_SetConfig+0x212>
 8007044:	231b      	movs	r3, #27
 8007046:	2220      	movs	r2, #32
 8007048:	189b      	adds	r3, r3, r2
 800704a:	19db      	adds	r3, r3, r7
 800704c:	2200      	movs	r2, #0
 800704e:	701a      	strb	r2, [r3, #0]
 8007050:	e0be      	b.n	80071d0 <UART_SetConfig+0x390>
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a52      	ldr	r2, [pc, #328]	@ (80071a0 <UART_SetConfig+0x360>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d106      	bne.n	800706a <UART_SetConfig+0x22a>
 800705c:	231b      	movs	r3, #27
 800705e:	2220      	movs	r2, #32
 8007060:	189b      	adds	r3, r3, r2
 8007062:	19db      	adds	r3, r3, r7
 8007064:	2200      	movs	r2, #0
 8007066:	701a      	strb	r2, [r3, #0]
 8007068:	e0b2      	b.n	80071d0 <UART_SetConfig+0x390>
 800706a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a4d      	ldr	r2, [pc, #308]	@ (80071a4 <UART_SetConfig+0x364>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d106      	bne.n	8007082 <UART_SetConfig+0x242>
 8007074:	231b      	movs	r3, #27
 8007076:	2220      	movs	r2, #32
 8007078:	189b      	adds	r3, r3, r2
 800707a:	19db      	adds	r3, r3, r7
 800707c:	2200      	movs	r2, #0
 800707e:	701a      	strb	r2, [r3, #0]
 8007080:	e0a6      	b.n	80071d0 <UART_SetConfig+0x390>
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a3e      	ldr	r2, [pc, #248]	@ (8007180 <UART_SetConfig+0x340>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d13e      	bne.n	800710a <UART_SetConfig+0x2ca>
 800708c:	4b40      	ldr	r3, [pc, #256]	@ (8007190 <UART_SetConfig+0x350>)
 800708e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007090:	23c0      	movs	r3, #192	@ 0xc0
 8007092:	011b      	lsls	r3, r3, #4
 8007094:	4013      	ands	r3, r2
 8007096:	22c0      	movs	r2, #192	@ 0xc0
 8007098:	0112      	lsls	r2, r2, #4
 800709a:	4293      	cmp	r3, r2
 800709c:	d027      	beq.n	80070ee <UART_SetConfig+0x2ae>
 800709e:	22c0      	movs	r2, #192	@ 0xc0
 80070a0:	0112      	lsls	r2, r2, #4
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d82a      	bhi.n	80070fc <UART_SetConfig+0x2bc>
 80070a6:	2280      	movs	r2, #128	@ 0x80
 80070a8:	0112      	lsls	r2, r2, #4
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d011      	beq.n	80070d2 <UART_SetConfig+0x292>
 80070ae:	2280      	movs	r2, #128	@ 0x80
 80070b0:	0112      	lsls	r2, r2, #4
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d822      	bhi.n	80070fc <UART_SetConfig+0x2bc>
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d004      	beq.n	80070c4 <UART_SetConfig+0x284>
 80070ba:	2280      	movs	r2, #128	@ 0x80
 80070bc:	00d2      	lsls	r2, r2, #3
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00e      	beq.n	80070e0 <UART_SetConfig+0x2a0>
 80070c2:	e01b      	b.n	80070fc <UART_SetConfig+0x2bc>
 80070c4:	231b      	movs	r3, #27
 80070c6:	2220      	movs	r2, #32
 80070c8:	189b      	adds	r3, r3, r2
 80070ca:	19db      	adds	r3, r3, r7
 80070cc:	2200      	movs	r2, #0
 80070ce:	701a      	strb	r2, [r3, #0]
 80070d0:	e07e      	b.n	80071d0 <UART_SetConfig+0x390>
 80070d2:	231b      	movs	r3, #27
 80070d4:	2220      	movs	r2, #32
 80070d6:	189b      	adds	r3, r3, r2
 80070d8:	19db      	adds	r3, r3, r7
 80070da:	2202      	movs	r2, #2
 80070dc:	701a      	strb	r2, [r3, #0]
 80070de:	e077      	b.n	80071d0 <UART_SetConfig+0x390>
 80070e0:	231b      	movs	r3, #27
 80070e2:	2220      	movs	r2, #32
 80070e4:	189b      	adds	r3, r3, r2
 80070e6:	19db      	adds	r3, r3, r7
 80070e8:	2204      	movs	r2, #4
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	e070      	b.n	80071d0 <UART_SetConfig+0x390>
 80070ee:	231b      	movs	r3, #27
 80070f0:	2220      	movs	r2, #32
 80070f2:	189b      	adds	r3, r3, r2
 80070f4:	19db      	adds	r3, r3, r7
 80070f6:	2208      	movs	r2, #8
 80070f8:	701a      	strb	r2, [r3, #0]
 80070fa:	e069      	b.n	80071d0 <UART_SetConfig+0x390>
 80070fc:	231b      	movs	r3, #27
 80070fe:	2220      	movs	r2, #32
 8007100:	189b      	adds	r3, r3, r2
 8007102:	19db      	adds	r3, r3, r7
 8007104:	2210      	movs	r2, #16
 8007106:	701a      	strb	r2, [r3, #0]
 8007108:	e062      	b.n	80071d0 <UART_SetConfig+0x390>
 800710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a1d      	ldr	r2, [pc, #116]	@ (8007184 <UART_SetConfig+0x344>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d157      	bne.n	80071c4 <UART_SetConfig+0x384>
 8007114:	4b1e      	ldr	r3, [pc, #120]	@ (8007190 <UART_SetConfig+0x350>)
 8007116:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007118:	23c0      	movs	r3, #192	@ 0xc0
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4013      	ands	r3, r2
 800711e:	22c0      	movs	r2, #192	@ 0xc0
 8007120:	0092      	lsls	r2, r2, #2
 8007122:	4293      	cmp	r3, r2
 8007124:	d040      	beq.n	80071a8 <UART_SetConfig+0x368>
 8007126:	22c0      	movs	r2, #192	@ 0xc0
 8007128:	0092      	lsls	r2, r2, #2
 800712a:	4293      	cmp	r3, r2
 800712c:	d843      	bhi.n	80071b6 <UART_SetConfig+0x376>
 800712e:	2280      	movs	r2, #128	@ 0x80
 8007130:	0092      	lsls	r2, r2, #2
 8007132:	4293      	cmp	r3, r2
 8007134:	d011      	beq.n	800715a <UART_SetConfig+0x31a>
 8007136:	2280      	movs	r2, #128	@ 0x80
 8007138:	0092      	lsls	r2, r2, #2
 800713a:	4293      	cmp	r3, r2
 800713c:	d83b      	bhi.n	80071b6 <UART_SetConfig+0x376>
 800713e:	2b00      	cmp	r3, #0
 8007140:	d004      	beq.n	800714c <UART_SetConfig+0x30c>
 8007142:	2280      	movs	r2, #128	@ 0x80
 8007144:	0052      	lsls	r2, r2, #1
 8007146:	4293      	cmp	r3, r2
 8007148:	d00e      	beq.n	8007168 <UART_SetConfig+0x328>
 800714a:	e034      	b.n	80071b6 <UART_SetConfig+0x376>
 800714c:	231b      	movs	r3, #27
 800714e:	2220      	movs	r2, #32
 8007150:	189b      	adds	r3, r3, r2
 8007152:	19db      	adds	r3, r3, r7
 8007154:	2200      	movs	r2, #0
 8007156:	701a      	strb	r2, [r3, #0]
 8007158:	e03a      	b.n	80071d0 <UART_SetConfig+0x390>
 800715a:	231b      	movs	r3, #27
 800715c:	2220      	movs	r2, #32
 800715e:	189b      	adds	r3, r3, r2
 8007160:	19db      	adds	r3, r3, r7
 8007162:	2202      	movs	r2, #2
 8007164:	701a      	strb	r2, [r3, #0]
 8007166:	e033      	b.n	80071d0 <UART_SetConfig+0x390>
 8007168:	231b      	movs	r3, #27
 800716a:	2220      	movs	r2, #32
 800716c:	189b      	adds	r3, r3, r2
 800716e:	19db      	adds	r3, r3, r7
 8007170:	2204      	movs	r2, #4
 8007172:	701a      	strb	r2, [r3, #0]
 8007174:	e02c      	b.n	80071d0 <UART_SetConfig+0x390>
 8007176:	46c0      	nop			@ (mov r8, r8)
 8007178:	cfff69f3 	.word	0xcfff69f3
 800717c:	ffffcfff 	.word	0xffffcfff
 8007180:	40008000 	.word	0x40008000
 8007184:	40008400 	.word	0x40008400
 8007188:	11fff4ff 	.word	0x11fff4ff
 800718c:	40013800 	.word	0x40013800
 8007190:	40021000 	.word	0x40021000
 8007194:	40004400 	.word	0x40004400
 8007198:	40004800 	.word	0x40004800
 800719c:	40004c00 	.word	0x40004c00
 80071a0:	40005000 	.word	0x40005000
 80071a4:	40013c00 	.word	0x40013c00
 80071a8:	231b      	movs	r3, #27
 80071aa:	2220      	movs	r2, #32
 80071ac:	189b      	adds	r3, r3, r2
 80071ae:	19db      	adds	r3, r3, r7
 80071b0:	2208      	movs	r2, #8
 80071b2:	701a      	strb	r2, [r3, #0]
 80071b4:	e00c      	b.n	80071d0 <UART_SetConfig+0x390>
 80071b6:	231b      	movs	r3, #27
 80071b8:	2220      	movs	r2, #32
 80071ba:	189b      	adds	r3, r3, r2
 80071bc:	19db      	adds	r3, r3, r7
 80071be:	2210      	movs	r2, #16
 80071c0:	701a      	strb	r2, [r3, #0]
 80071c2:	e005      	b.n	80071d0 <UART_SetConfig+0x390>
 80071c4:	231b      	movs	r3, #27
 80071c6:	2220      	movs	r2, #32
 80071c8:	189b      	adds	r3, r3, r2
 80071ca:	19db      	adds	r3, r3, r7
 80071cc:	2210      	movs	r2, #16
 80071ce:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4ac1      	ldr	r2, [pc, #772]	@ (80074dc <UART_SetConfig+0x69c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d005      	beq.n	80071e6 <UART_SetConfig+0x3a6>
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4ac0      	ldr	r2, [pc, #768]	@ (80074e0 <UART_SetConfig+0x6a0>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d000      	beq.n	80071e6 <UART_SetConfig+0x3a6>
 80071e4:	e093      	b.n	800730e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071e6:	231b      	movs	r3, #27
 80071e8:	2220      	movs	r2, #32
 80071ea:	189b      	adds	r3, r3, r2
 80071ec:	19db      	adds	r3, r3, r7
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	2b08      	cmp	r3, #8
 80071f2:	d015      	beq.n	8007220 <UART_SetConfig+0x3e0>
 80071f4:	dc18      	bgt.n	8007228 <UART_SetConfig+0x3e8>
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d00d      	beq.n	8007216 <UART_SetConfig+0x3d6>
 80071fa:	dc15      	bgt.n	8007228 <UART_SetConfig+0x3e8>
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <UART_SetConfig+0x3c6>
 8007200:	2b02      	cmp	r3, #2
 8007202:	d005      	beq.n	8007210 <UART_SetConfig+0x3d0>
 8007204:	e010      	b.n	8007228 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007206:	f7fd ff69 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 800720a:	0003      	movs	r3, r0
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800720e:	e014      	b.n	800723a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007210:	4bb4      	ldr	r3, [pc, #720]	@ (80074e4 <UART_SetConfig+0x6a4>)
 8007212:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007214:	e011      	b.n	800723a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007216:	f7fd fed5 	bl	8004fc4 <HAL_RCC_GetSysClockFreq>
 800721a:	0003      	movs	r3, r0
 800721c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800721e:	e00c      	b.n	800723a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007220:	2380      	movs	r3, #128	@ 0x80
 8007222:	021b      	lsls	r3, r3, #8
 8007224:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007226:	e008      	b.n	800723a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800722c:	231a      	movs	r3, #26
 800722e:	2220      	movs	r2, #32
 8007230:	189b      	adds	r3, r3, r2
 8007232:	19db      	adds	r3, r3, r7
 8007234:	2201      	movs	r2, #1
 8007236:	701a      	strb	r2, [r3, #0]
        break;
 8007238:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800723a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800723c:	2b00      	cmp	r3, #0
 800723e:	d100      	bne.n	8007242 <UART_SetConfig+0x402>
 8007240:	e135      	b.n	80074ae <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007244:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007246:	4ba8      	ldr	r3, [pc, #672]	@ (80074e8 <UART_SetConfig+0x6a8>)
 8007248:	0052      	lsls	r2, r2, #1
 800724a:	5ad3      	ldrh	r3, [r2, r3]
 800724c:	0019      	movs	r1, r3
 800724e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007250:	f7f8 ff74 	bl	800013c <__udivsi3>
 8007254:	0003      	movs	r3, r0
 8007256:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	0013      	movs	r3, r2
 800725e:	005b      	lsls	r3, r3, #1
 8007260:	189b      	adds	r3, r3, r2
 8007262:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007264:	429a      	cmp	r2, r3
 8007266:	d305      	bcc.n	8007274 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800726e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007270:	429a      	cmp	r2, r3
 8007272:	d906      	bls.n	8007282 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007274:	231a      	movs	r3, #26
 8007276:	2220      	movs	r2, #32
 8007278:	189b      	adds	r3, r3, r2
 800727a:	19db      	adds	r3, r3, r7
 800727c:	2201      	movs	r2, #1
 800727e:	701a      	strb	r2, [r3, #0]
 8007280:	e044      	b.n	800730c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	2300      	movs	r3, #0
 8007288:	61fb      	str	r3, [r7, #28]
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800728e:	4b96      	ldr	r3, [pc, #600]	@ (80074e8 <UART_SetConfig+0x6a8>)
 8007290:	0052      	lsls	r2, r2, #1
 8007292:	5ad3      	ldrh	r3, [r2, r3]
 8007294:	613b      	str	r3, [r7, #16]
 8007296:	2300      	movs	r3, #0
 8007298:	617b      	str	r3, [r7, #20]
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	69b8      	ldr	r0, [r7, #24]
 80072a0:	69f9      	ldr	r1, [r7, #28]
 80072a2:	f7f9 f8c1 	bl	8000428 <__aeabi_uldivmod>
 80072a6:	0002      	movs	r2, r0
 80072a8:	000b      	movs	r3, r1
 80072aa:	0e11      	lsrs	r1, r2, #24
 80072ac:	021d      	lsls	r5, r3, #8
 80072ae:	430d      	orrs	r5, r1
 80072b0:	0214      	lsls	r4, r2, #8
 80072b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	085b      	lsrs	r3, r3, #1
 80072b8:	60bb      	str	r3, [r7, #8]
 80072ba:	2300      	movs	r3, #0
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	68b8      	ldr	r0, [r7, #8]
 80072c0:	68f9      	ldr	r1, [r7, #12]
 80072c2:	1900      	adds	r0, r0, r4
 80072c4:	4169      	adcs	r1, r5
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	603b      	str	r3, [r7, #0]
 80072cc:	2300      	movs	r3, #0
 80072ce:	607b      	str	r3, [r7, #4]
 80072d0:	683a      	ldr	r2, [r7, #0]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f7f9 f8a8 	bl	8000428 <__aeabi_uldivmod>
 80072d8:	0002      	movs	r2, r0
 80072da:	000b      	movs	r3, r1
 80072dc:	0013      	movs	r3, r2
 80072de:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072e2:	23c0      	movs	r3, #192	@ 0xc0
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d309      	bcc.n	80072fe <UART_SetConfig+0x4be>
 80072ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ec:	2380      	movs	r3, #128	@ 0x80
 80072ee:	035b      	lsls	r3, r3, #13
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d204      	bcs.n	80072fe <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80072f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fa:	60da      	str	r2, [r3, #12]
 80072fc:	e006      	b.n	800730c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80072fe:	231a      	movs	r3, #26
 8007300:	2220      	movs	r2, #32
 8007302:	189b      	adds	r3, r3, r2
 8007304:	19db      	adds	r3, r3, r7
 8007306:	2201      	movs	r2, #1
 8007308:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800730a:	e0d0      	b.n	80074ae <UART_SetConfig+0x66e>
 800730c:	e0cf      	b.n	80074ae <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007310:	69da      	ldr	r2, [r3, #28]
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	429a      	cmp	r2, r3
 8007318:	d000      	beq.n	800731c <UART_SetConfig+0x4dc>
 800731a:	e070      	b.n	80073fe <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800731c:	231b      	movs	r3, #27
 800731e:	2220      	movs	r2, #32
 8007320:	189b      	adds	r3, r3, r2
 8007322:	19db      	adds	r3, r3, r7
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	2b08      	cmp	r3, #8
 8007328:	d015      	beq.n	8007356 <UART_SetConfig+0x516>
 800732a:	dc18      	bgt.n	800735e <UART_SetConfig+0x51e>
 800732c:	2b04      	cmp	r3, #4
 800732e:	d00d      	beq.n	800734c <UART_SetConfig+0x50c>
 8007330:	dc15      	bgt.n	800735e <UART_SetConfig+0x51e>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d002      	beq.n	800733c <UART_SetConfig+0x4fc>
 8007336:	2b02      	cmp	r3, #2
 8007338:	d005      	beq.n	8007346 <UART_SetConfig+0x506>
 800733a:	e010      	b.n	800735e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800733c:	f7fd fece 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 8007340:	0003      	movs	r3, r0
 8007342:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007344:	e014      	b.n	8007370 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007346:	4b67      	ldr	r3, [pc, #412]	@ (80074e4 <UART_SetConfig+0x6a4>)
 8007348:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800734a:	e011      	b.n	8007370 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800734c:	f7fd fe3a 	bl	8004fc4 <HAL_RCC_GetSysClockFreq>
 8007350:	0003      	movs	r3, r0
 8007352:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007354:	e00c      	b.n	8007370 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007356:	2380      	movs	r3, #128	@ 0x80
 8007358:	021b      	lsls	r3, r3, #8
 800735a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800735c:	e008      	b.n	8007370 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800735e:	2300      	movs	r3, #0
 8007360:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007362:	231a      	movs	r3, #26
 8007364:	2220      	movs	r2, #32
 8007366:	189b      	adds	r3, r3, r2
 8007368:	19db      	adds	r3, r3, r7
 800736a:	2201      	movs	r2, #1
 800736c:	701a      	strb	r2, [r3, #0]
        break;
 800736e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007372:	2b00      	cmp	r3, #0
 8007374:	d100      	bne.n	8007378 <UART_SetConfig+0x538>
 8007376:	e09a      	b.n	80074ae <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800737c:	4b5a      	ldr	r3, [pc, #360]	@ (80074e8 <UART_SetConfig+0x6a8>)
 800737e:	0052      	lsls	r2, r2, #1
 8007380:	5ad3      	ldrh	r3, [r2, r3]
 8007382:	0019      	movs	r1, r3
 8007384:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007386:	f7f8 fed9 	bl	800013c <__udivsi3>
 800738a:	0003      	movs	r3, r0
 800738c:	005a      	lsls	r2, r3, #1
 800738e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	085b      	lsrs	r3, r3, #1
 8007394:	18d2      	adds	r2, r2, r3
 8007396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	0019      	movs	r1, r3
 800739c:	0010      	movs	r0, r2
 800739e:	f7f8 fecd 	bl	800013c <__udivsi3>
 80073a2:	0003      	movs	r3, r0
 80073a4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a8:	2b0f      	cmp	r3, #15
 80073aa:	d921      	bls.n	80073f0 <UART_SetConfig+0x5b0>
 80073ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ae:	2380      	movs	r3, #128	@ 0x80
 80073b0:	025b      	lsls	r3, r3, #9
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d21c      	bcs.n	80073f0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	200e      	movs	r0, #14
 80073bc:	2420      	movs	r4, #32
 80073be:	1903      	adds	r3, r0, r4
 80073c0:	19db      	adds	r3, r3, r7
 80073c2:	210f      	movs	r1, #15
 80073c4:	438a      	bics	r2, r1
 80073c6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ca:	085b      	lsrs	r3, r3, #1
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	2207      	movs	r2, #7
 80073d0:	4013      	ands	r3, r2
 80073d2:	b299      	uxth	r1, r3
 80073d4:	1903      	adds	r3, r0, r4
 80073d6:	19db      	adds	r3, r3, r7
 80073d8:	1902      	adds	r2, r0, r4
 80073da:	19d2      	adds	r2, r2, r7
 80073dc:	8812      	ldrh	r2, [r2, #0]
 80073de:	430a      	orrs	r2, r1
 80073e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80073e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	1902      	adds	r2, r0, r4
 80073e8:	19d2      	adds	r2, r2, r7
 80073ea:	8812      	ldrh	r2, [r2, #0]
 80073ec:	60da      	str	r2, [r3, #12]
 80073ee:	e05e      	b.n	80074ae <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80073f0:	231a      	movs	r3, #26
 80073f2:	2220      	movs	r2, #32
 80073f4:	189b      	adds	r3, r3, r2
 80073f6:	19db      	adds	r3, r3, r7
 80073f8:	2201      	movs	r2, #1
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e057      	b.n	80074ae <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073fe:	231b      	movs	r3, #27
 8007400:	2220      	movs	r2, #32
 8007402:	189b      	adds	r3, r3, r2
 8007404:	19db      	adds	r3, r3, r7
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	2b08      	cmp	r3, #8
 800740a:	d015      	beq.n	8007438 <UART_SetConfig+0x5f8>
 800740c:	dc18      	bgt.n	8007440 <UART_SetConfig+0x600>
 800740e:	2b04      	cmp	r3, #4
 8007410:	d00d      	beq.n	800742e <UART_SetConfig+0x5ee>
 8007412:	dc15      	bgt.n	8007440 <UART_SetConfig+0x600>
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <UART_SetConfig+0x5de>
 8007418:	2b02      	cmp	r3, #2
 800741a:	d005      	beq.n	8007428 <UART_SetConfig+0x5e8>
 800741c:	e010      	b.n	8007440 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800741e:	f7fd fe5d 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 8007422:	0003      	movs	r3, r0
 8007424:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007426:	e014      	b.n	8007452 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007428:	4b2e      	ldr	r3, [pc, #184]	@ (80074e4 <UART_SetConfig+0x6a4>)
 800742a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800742c:	e011      	b.n	8007452 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800742e:	f7fd fdc9 	bl	8004fc4 <HAL_RCC_GetSysClockFreq>
 8007432:	0003      	movs	r3, r0
 8007434:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007436:	e00c      	b.n	8007452 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007438:	2380      	movs	r3, #128	@ 0x80
 800743a:	021b      	lsls	r3, r3, #8
 800743c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800743e:	e008      	b.n	8007452 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007444:	231a      	movs	r3, #26
 8007446:	2220      	movs	r2, #32
 8007448:	189b      	adds	r3, r3, r2
 800744a:	19db      	adds	r3, r3, r7
 800744c:	2201      	movs	r2, #1
 800744e:	701a      	strb	r2, [r3, #0]
        break;
 8007450:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007454:	2b00      	cmp	r3, #0
 8007456:	d02a      	beq.n	80074ae <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800745c:	4b22      	ldr	r3, [pc, #136]	@ (80074e8 <UART_SetConfig+0x6a8>)
 800745e:	0052      	lsls	r2, r2, #1
 8007460:	5ad3      	ldrh	r3, [r2, r3]
 8007462:	0019      	movs	r1, r3
 8007464:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007466:	f7f8 fe69 	bl	800013c <__udivsi3>
 800746a:	0003      	movs	r3, r0
 800746c:	001a      	movs	r2, r3
 800746e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	085b      	lsrs	r3, r3, #1
 8007474:	18d2      	adds	r2, r2, r3
 8007476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	0019      	movs	r1, r3
 800747c:	0010      	movs	r0, r2
 800747e:	f7f8 fe5d 	bl	800013c <__udivsi3>
 8007482:	0003      	movs	r3, r0
 8007484:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007488:	2b0f      	cmp	r3, #15
 800748a:	d90a      	bls.n	80074a2 <UART_SetConfig+0x662>
 800748c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800748e:	2380      	movs	r3, #128	@ 0x80
 8007490:	025b      	lsls	r3, r3, #9
 8007492:	429a      	cmp	r2, r3
 8007494:	d205      	bcs.n	80074a2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007498:	b29a      	uxth	r2, r3
 800749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	60da      	str	r2, [r3, #12]
 80074a0:	e005      	b.n	80074ae <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80074a2:	231a      	movs	r3, #26
 80074a4:	2220      	movs	r2, #32
 80074a6:	189b      	adds	r3, r3, r2
 80074a8:	19db      	adds	r3, r3, r7
 80074aa:	2201      	movs	r2, #1
 80074ac:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80074ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b0:	226a      	movs	r2, #106	@ 0x6a
 80074b2:	2101      	movs	r1, #1
 80074b4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80074b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b8:	2268      	movs	r2, #104	@ 0x68
 80074ba:	2101      	movs	r1, #1
 80074bc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	2200      	movs	r2, #0
 80074c2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80074c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c6:	2200      	movs	r2, #0
 80074c8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80074ca:	231a      	movs	r3, #26
 80074cc:	2220      	movs	r2, #32
 80074ce:	189b      	adds	r3, r3, r2
 80074d0:	19db      	adds	r3, r3, r7
 80074d2:	781b      	ldrb	r3, [r3, #0]
}
 80074d4:	0018      	movs	r0, r3
 80074d6:	46bd      	mov	sp, r7
 80074d8:	b010      	add	sp, #64	@ 0x40
 80074da:	bdb0      	pop	{r4, r5, r7, pc}
 80074dc:	40008000 	.word	0x40008000
 80074e0:	40008400 	.word	0x40008400
 80074e4:	00f42400 	.word	0x00f42400
 80074e8:	0800ddb8 	.word	0x0800ddb8

080074ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f8:	2208      	movs	r2, #8
 80074fa:	4013      	ands	r3, r2
 80074fc:	d00b      	beq.n	8007516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	4a4a      	ldr	r2, [pc, #296]	@ (8007630 <UART_AdvFeatureConfig+0x144>)
 8007506:	4013      	ands	r3, r2
 8007508:	0019      	movs	r1, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751a:	2201      	movs	r2, #1
 800751c:	4013      	ands	r3, r2
 800751e:	d00b      	beq.n	8007538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	4a43      	ldr	r2, [pc, #268]	@ (8007634 <UART_AdvFeatureConfig+0x148>)
 8007528:	4013      	ands	r3, r2
 800752a:	0019      	movs	r1, r3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753c:	2202      	movs	r2, #2
 800753e:	4013      	ands	r3, r2
 8007540:	d00b      	beq.n	800755a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	4a3b      	ldr	r2, [pc, #236]	@ (8007638 <UART_AdvFeatureConfig+0x14c>)
 800754a:	4013      	ands	r3, r2
 800754c:	0019      	movs	r1, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	430a      	orrs	r2, r1
 8007558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755e:	2204      	movs	r2, #4
 8007560:	4013      	ands	r3, r2
 8007562:	d00b      	beq.n	800757c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	4a34      	ldr	r2, [pc, #208]	@ (800763c <UART_AdvFeatureConfig+0x150>)
 800756c:	4013      	ands	r3, r2
 800756e:	0019      	movs	r1, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007580:	2210      	movs	r2, #16
 8007582:	4013      	ands	r3, r2
 8007584:	d00b      	beq.n	800759e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	4a2c      	ldr	r2, [pc, #176]	@ (8007640 <UART_AdvFeatureConfig+0x154>)
 800758e:	4013      	ands	r3, r2
 8007590:	0019      	movs	r1, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a2:	2220      	movs	r2, #32
 80075a4:	4013      	ands	r3, r2
 80075a6:	d00b      	beq.n	80075c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	4a25      	ldr	r2, [pc, #148]	@ (8007644 <UART_AdvFeatureConfig+0x158>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	0019      	movs	r1, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	430a      	orrs	r2, r1
 80075be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c4:	2240      	movs	r2, #64	@ 0x40
 80075c6:	4013      	ands	r3, r2
 80075c8:	d01d      	beq.n	8007606 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007648 <UART_AdvFeatureConfig+0x15c>)
 80075d2:	4013      	ands	r3, r2
 80075d4:	0019      	movs	r1, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	430a      	orrs	r2, r1
 80075e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075e6:	2380      	movs	r3, #128	@ 0x80
 80075e8:	035b      	lsls	r3, r3, #13
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d10b      	bne.n	8007606 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	4a15      	ldr	r2, [pc, #84]	@ (800764c <UART_AdvFeatureConfig+0x160>)
 80075f6:	4013      	ands	r3, r2
 80075f8:	0019      	movs	r1, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	430a      	orrs	r2, r1
 8007604:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	2280      	movs	r2, #128	@ 0x80
 800760c:	4013      	ands	r3, r2
 800760e:	d00b      	beq.n	8007628 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	4a0e      	ldr	r2, [pc, #56]	@ (8007650 <UART_AdvFeatureConfig+0x164>)
 8007618:	4013      	ands	r3, r2
 800761a:	0019      	movs	r1, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	605a      	str	r2, [r3, #4]
  }
}
 8007628:	46c0      	nop			@ (mov r8, r8)
 800762a:	46bd      	mov	sp, r7
 800762c:	b002      	add	sp, #8
 800762e:	bd80      	pop	{r7, pc}
 8007630:	ffff7fff 	.word	0xffff7fff
 8007634:	fffdffff 	.word	0xfffdffff
 8007638:	fffeffff 	.word	0xfffeffff
 800763c:	fffbffff 	.word	0xfffbffff
 8007640:	ffffefff 	.word	0xffffefff
 8007644:	ffffdfff 	.word	0xffffdfff
 8007648:	ffefffff 	.word	0xffefffff
 800764c:	ff9fffff 	.word	0xff9fffff
 8007650:	fff7ffff 	.word	0xfff7ffff

08007654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b092      	sub	sp, #72	@ 0x48
 8007658:	af02      	add	r7, sp, #8
 800765a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2290      	movs	r2, #144	@ 0x90
 8007660:	2100      	movs	r1, #0
 8007662:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007664:	f7fa f9e0 	bl	8001a28 <HAL_GetTick>
 8007668:	0003      	movs	r3, r0
 800766a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	2208      	movs	r2, #8
 8007674:	4013      	ands	r3, r2
 8007676:	2b08      	cmp	r3, #8
 8007678:	d12d      	bne.n	80076d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800767a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800767c:	2280      	movs	r2, #128	@ 0x80
 800767e:	0391      	lsls	r1, r2, #14
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	4a47      	ldr	r2, [pc, #284]	@ (80077a0 <UART_CheckIdleState+0x14c>)
 8007684:	9200      	str	r2, [sp, #0]
 8007686:	2200      	movs	r2, #0
 8007688:	f000 f88e 	bl	80077a8 <UART_WaitOnFlagUntilTimeout>
 800768c:	1e03      	subs	r3, r0, #0
 800768e:	d022      	beq.n	80076d6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007690:	f3ef 8310 	mrs	r3, PRIMASK
 8007694:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007698:	63bb      	str	r3, [r7, #56]	@ 0x38
 800769a:	2301      	movs	r3, #1
 800769c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800769e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a0:	f383 8810 	msr	PRIMASK, r3
}
 80076a4:	46c0      	nop			@ (mov r8, r8)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2180      	movs	r1, #128	@ 0x80
 80076b2:	438a      	bics	r2, r1
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076bc:	f383 8810 	msr	PRIMASK, r3
}
 80076c0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2288      	movs	r2, #136	@ 0x88
 80076c6:	2120      	movs	r1, #32
 80076c8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2284      	movs	r2, #132	@ 0x84
 80076ce:	2100      	movs	r1, #0
 80076d0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e060      	b.n	8007798 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2204      	movs	r2, #4
 80076de:	4013      	ands	r3, r2
 80076e0:	2b04      	cmp	r3, #4
 80076e2:	d146      	bne.n	8007772 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076e6:	2280      	movs	r2, #128	@ 0x80
 80076e8:	03d1      	lsls	r1, r2, #15
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	4a2c      	ldr	r2, [pc, #176]	@ (80077a0 <UART_CheckIdleState+0x14c>)
 80076ee:	9200      	str	r2, [sp, #0]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f000 f859 	bl	80077a8 <UART_WaitOnFlagUntilTimeout>
 80076f6:	1e03      	subs	r3, r0, #0
 80076f8:	d03b      	beq.n	8007772 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076fa:	f3ef 8310 	mrs	r3, PRIMASK
 80076fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8007700:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007702:	637b      	str	r3, [r7, #52]	@ 0x34
 8007704:	2301      	movs	r3, #1
 8007706:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	f383 8810 	msr	PRIMASK, r3
}
 800770e:	46c0      	nop			@ (mov r8, r8)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4922      	ldr	r1, [pc, #136]	@ (80077a4 <UART_CheckIdleState+0x150>)
 800771c:	400a      	ands	r2, r1
 800771e:	601a      	str	r2, [r3, #0]
 8007720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007722:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f383 8810 	msr	PRIMASK, r3
}
 800772a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772c:	f3ef 8310 	mrs	r3, PRIMASK
 8007730:	61bb      	str	r3, [r7, #24]
  return(result);
 8007732:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007734:	633b      	str	r3, [r7, #48]	@ 0x30
 8007736:	2301      	movs	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	f383 8810 	msr	PRIMASK, r3
}
 8007740:	46c0      	nop			@ (mov r8, r8)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2101      	movs	r1, #1
 800774e:	438a      	bics	r2, r1
 8007750:	609a      	str	r2, [r3, #8]
 8007752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007754:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	f383 8810 	msr	PRIMASK, r3
}
 800775c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	228c      	movs	r2, #140	@ 0x8c
 8007762:	2120      	movs	r1, #32
 8007764:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2284      	movs	r2, #132	@ 0x84
 800776a:	2100      	movs	r1, #0
 800776c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800776e:	2303      	movs	r3, #3
 8007770:	e012      	b.n	8007798 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2288      	movs	r2, #136	@ 0x88
 8007776:	2120      	movs	r1, #32
 8007778:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	228c      	movs	r2, #140	@ 0x8c
 800777e:	2120      	movs	r1, #32
 8007780:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2284      	movs	r2, #132	@ 0x84
 8007792:	2100      	movs	r1, #0
 8007794:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007796:	2300      	movs	r3, #0
}
 8007798:	0018      	movs	r0, r3
 800779a:	46bd      	mov	sp, r7
 800779c:	b010      	add	sp, #64	@ 0x40
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	01ffffff 	.word	0x01ffffff
 80077a4:	fffffedf 	.word	0xfffffedf

080077a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	1dfb      	adds	r3, r7, #7
 80077b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077b8:	e051      	b.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	3301      	adds	r3, #1
 80077be:	d04e      	beq.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077c0:	f7fa f932 	bl	8001a28 <HAL_GetTick>
 80077c4:	0002      	movs	r2, r0
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	69ba      	ldr	r2, [r7, #24]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d302      	bcc.n	80077d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80077d6:	2303      	movs	r3, #3
 80077d8:	e051      	b.n	800787e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2204      	movs	r2, #4
 80077e2:	4013      	ands	r3, r2
 80077e4:	d03b      	beq.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	2b80      	cmp	r3, #128	@ 0x80
 80077ea:	d038      	beq.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b40      	cmp	r3, #64	@ 0x40
 80077f0:	d035      	beq.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	69db      	ldr	r3, [r3, #28]
 80077f8:	2208      	movs	r2, #8
 80077fa:	4013      	ands	r3, r2
 80077fc:	2b08      	cmp	r3, #8
 80077fe:	d111      	bne.n	8007824 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2208      	movs	r2, #8
 8007806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	0018      	movs	r0, r3
 800780c:	f000 f83c 	bl	8007888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2290      	movs	r2, #144	@ 0x90
 8007814:	2108      	movs	r1, #8
 8007816:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2284      	movs	r2, #132	@ 0x84
 800781c:	2100      	movs	r1, #0
 800781e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e02c      	b.n	800787e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	69da      	ldr	r2, [r3, #28]
 800782a:	2380      	movs	r3, #128	@ 0x80
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	401a      	ands	r2, r3
 8007830:	2380      	movs	r3, #128	@ 0x80
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	429a      	cmp	r2, r3
 8007836:	d112      	bne.n	800785e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2280      	movs	r2, #128	@ 0x80
 800783e:	0112      	lsls	r2, r2, #4
 8007840:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	0018      	movs	r0, r3
 8007846:	f000 f81f 	bl	8007888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2290      	movs	r2, #144	@ 0x90
 800784e:	2120      	movs	r1, #32
 8007850:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2284      	movs	r2, #132	@ 0x84
 8007856:	2100      	movs	r1, #0
 8007858:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e00f      	b.n	800787e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	69db      	ldr	r3, [r3, #28]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	4013      	ands	r3, r2
 8007868:	68ba      	ldr	r2, [r7, #8]
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	425a      	negs	r2, r3
 800786e:	4153      	adcs	r3, r2
 8007870:	b2db      	uxtb	r3, r3
 8007872:	001a      	movs	r2, r3
 8007874:	1dfb      	adds	r3, r7, #7
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d09e      	beq.n	80077ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	0018      	movs	r0, r3
 8007880:	46bd      	mov	sp, r7
 8007882:	b004      	add	sp, #16
 8007884:	bd80      	pop	{r7, pc}
	...

08007888 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b08e      	sub	sp, #56	@ 0x38
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007890:	f3ef 8310 	mrs	r3, PRIMASK
 8007894:	617b      	str	r3, [r7, #20]
  return(result);
 8007896:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007898:	637b      	str	r3, [r7, #52]	@ 0x34
 800789a:	2301      	movs	r3, #1
 800789c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	f383 8810 	msr	PRIMASK, r3
}
 80078a4:	46c0      	nop			@ (mov r8, r8)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4926      	ldr	r1, [pc, #152]	@ (800794c <UART_EndRxTransfer+0xc4>)
 80078b2:	400a      	ands	r2, r1
 80078b4:	601a      	str	r2, [r3, #0]
 80078b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	f383 8810 	msr	PRIMASK, r3
}
 80078c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078c2:	f3ef 8310 	mrs	r3, PRIMASK
 80078c6:	623b      	str	r3, [r7, #32]
  return(result);
 80078c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80078cc:	2301      	movs	r3, #1
 80078ce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d2:	f383 8810 	msr	PRIMASK, r3
}
 80078d6:	46c0      	nop			@ (mov r8, r8)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	491b      	ldr	r1, [pc, #108]	@ (8007950 <UART_EndRxTransfer+0xc8>)
 80078e4:	400a      	ands	r2, r1
 80078e6:	609a      	str	r2, [r3, #8]
 80078e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ee:	f383 8810 	msr	PRIMASK, r3
}
 80078f2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d118      	bne.n	800792e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007900:	60bb      	str	r3, [r7, #8]
  return(result);
 8007902:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007904:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007906:	2301      	movs	r3, #1
 8007908:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f383 8810 	msr	PRIMASK, r3
}
 8007910:	46c0      	nop			@ (mov r8, r8)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2110      	movs	r1, #16
 800791e:	438a      	bics	r2, r1
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007924:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f383 8810 	msr	PRIMASK, r3
}
 800792c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	228c      	movs	r2, #140	@ 0x8c
 8007932:	2120      	movs	r1, #32
 8007934:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2200      	movs	r2, #0
 800793a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007942:	46c0      	nop			@ (mov r8, r8)
 8007944:	46bd      	mov	sp, r7
 8007946:	b00e      	add	sp, #56	@ 0x38
 8007948:	bd80      	pop	{r7, pc}
 800794a:	46c0      	nop			@ (mov r8, r8)
 800794c:	fffffedf 	.word	0xfffffedf
 8007950:	effffffe 	.word	0xeffffffe

08007954 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007960:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	225e      	movs	r2, #94	@ 0x5e
 8007966:	2100      	movs	r1, #0
 8007968:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2256      	movs	r2, #86	@ 0x56
 800796e:	2100      	movs	r1, #0
 8007970:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	0018      	movs	r0, r3
 8007976:	f7ff fa4f 	bl	8006e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800797a:	46c0      	nop			@ (mov r8, r8)
 800797c:	46bd      	mov	sp, r7
 800797e:	b004      	add	sp, #16
 8007980:	bd80      	pop	{r7, pc}

08007982 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b086      	sub	sp, #24
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800798a:	f3ef 8310 	mrs	r3, PRIMASK
 800798e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007990:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007992:	617b      	str	r3, [r7, #20]
 8007994:	2301      	movs	r3, #1
 8007996:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f383 8810 	msr	PRIMASK, r3
}
 800799e:	46c0      	nop			@ (mov r8, r8)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2140      	movs	r1, #64	@ 0x40
 80079ac:	438a      	bics	r2, r1
 80079ae:	601a      	str	r2, [r3, #0]
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f383 8810 	msr	PRIMASK, r3
}
 80079ba:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2288      	movs	r2, #136	@ 0x88
 80079c0:	2120      	movs	r1, #32
 80079c2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	0018      	movs	r0, r3
 80079ce:	f7ff fa1b 	bl	8006e08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079d2:	46c0      	nop			@ (mov r8, r8)
 80079d4:	46bd      	mov	sp, r7
 80079d6:	b006      	add	sp, #24
 80079d8:	bd80      	pop	{r7, pc}

080079da <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b082      	sub	sp, #8
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80079e2:	46c0      	nop			@ (mov r8, r8)
 80079e4:	46bd      	mov	sp, r7
 80079e6:	b002      	add	sp, #8
 80079e8:	bd80      	pop	{r7, pc}

080079ea <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b082      	sub	sp, #8
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80079f2:	46c0      	nop			@ (mov r8, r8)
 80079f4:	46bd      	mov	sp, r7
 80079f6:	b002      	add	sp, #8
 80079f8:	bd80      	pop	{r7, pc}

080079fa <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b082      	sub	sp, #8
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007a02:	46c0      	nop			@ (mov r8, r8)
 8007a04:	46bd      	mov	sp, r7
 8007a06:	b002      	add	sp, #8
 8007a08:	bd80      	pop	{r7, pc}
	...

08007a0c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2284      	movs	r2, #132	@ 0x84
 8007a18:	5c9b      	ldrb	r3, [r3, r2]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d101      	bne.n	8007a22 <HAL_UARTEx_DisableFifoMode+0x16>
 8007a1e:	2302      	movs	r3, #2
 8007a20:	e027      	b.n	8007a72 <HAL_UARTEx_DisableFifoMode+0x66>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2284      	movs	r2, #132	@ 0x84
 8007a26:	2101      	movs	r1, #1
 8007a28:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2288      	movs	r2, #136	@ 0x88
 8007a2e:	2124      	movs	r1, #36	@ 0x24
 8007a30:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2101      	movs	r1, #1
 8007a46:	438a      	bics	r2, r1
 8007a48:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8007a7c <HAL_UARTEx_DisableFifoMode+0x70>)
 8007a4e:	4013      	ands	r3, r2
 8007a50:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2288      	movs	r2, #136	@ 0x88
 8007a64:	2120      	movs	r1, #32
 8007a66:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2284      	movs	r2, #132	@ 0x84
 8007a6c:	2100      	movs	r1, #0
 8007a6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	0018      	movs	r0, r3
 8007a74:	46bd      	mov	sp, r7
 8007a76:	b004      	add	sp, #16
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	46c0      	nop			@ (mov r8, r8)
 8007a7c:	dfffffff 	.word	0xdfffffff

08007a80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2284      	movs	r2, #132	@ 0x84
 8007a8e:	5c9b      	ldrb	r3, [r3, r2]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a94:	2302      	movs	r3, #2
 8007a96:	e02e      	b.n	8007af6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2284      	movs	r2, #132	@ 0x84
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2288      	movs	r2, #136	@ 0x88
 8007aa4:	2124      	movs	r1, #36	@ 0x24
 8007aa6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2101      	movs	r1, #1
 8007abc:	438a      	bics	r2, r1
 8007abe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	00db      	lsls	r3, r3, #3
 8007ac8:	08d9      	lsrs	r1, r3, #3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	430a      	orrs	r2, r1
 8007ad2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	0018      	movs	r0, r3
 8007ad8:	f000 f854 	bl	8007b84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2288      	movs	r2, #136	@ 0x88
 8007ae8:	2120      	movs	r1, #32
 8007aea:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2284      	movs	r2, #132	@ 0x84
 8007af0:	2100      	movs	r1, #0
 8007af2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007af4:	2300      	movs	r3, #0
}
 8007af6:	0018      	movs	r0, r3
 8007af8:	46bd      	mov	sp, r7
 8007afa:	b004      	add	sp, #16
 8007afc:	bd80      	pop	{r7, pc}
	...

08007b00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2284      	movs	r2, #132	@ 0x84
 8007b0e:	5c9b      	ldrb	r3, [r3, r2]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d101      	bne.n	8007b18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007b14:	2302      	movs	r3, #2
 8007b16:	e02f      	b.n	8007b78 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2284      	movs	r2, #132	@ 0x84
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2288      	movs	r2, #136	@ 0x88
 8007b24:	2124      	movs	r1, #36	@ 0x24
 8007b26:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	438a      	bics	r2, r1
 8007b3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	4a0e      	ldr	r2, [pc, #56]	@ (8007b80 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007b48:	4013      	ands	r3, r2
 8007b4a:	0019      	movs	r1, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f000 f813 	bl	8007b84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2288      	movs	r2, #136	@ 0x88
 8007b6a:	2120      	movs	r1, #32
 8007b6c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2284      	movs	r2, #132	@ 0x84
 8007b72:	2100      	movs	r1, #0
 8007b74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	0018      	movs	r0, r3
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	b004      	add	sp, #16
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	f1ffffff 	.word	0xf1ffffff

08007b84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d108      	bne.n	8007ba6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	226a      	movs	r2, #106	@ 0x6a
 8007b98:	2101      	movs	r1, #1
 8007b9a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2268      	movs	r2, #104	@ 0x68
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ba4:	e043      	b.n	8007c2e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ba6:	260f      	movs	r6, #15
 8007ba8:	19bb      	adds	r3, r7, r6
 8007baa:	2208      	movs	r2, #8
 8007bac:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007bae:	200e      	movs	r0, #14
 8007bb0:	183b      	adds	r3, r7, r0
 8007bb2:	2208      	movs	r2, #8
 8007bb4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	0e5b      	lsrs	r3, r3, #25
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	240d      	movs	r4, #13
 8007bc2:	193b      	adds	r3, r7, r4
 8007bc4:	2107      	movs	r1, #7
 8007bc6:	400a      	ands	r2, r1
 8007bc8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	0f5b      	lsrs	r3, r3, #29
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	250c      	movs	r5, #12
 8007bd6:	197b      	adds	r3, r7, r5
 8007bd8:	2107      	movs	r1, #7
 8007bda:	400a      	ands	r2, r1
 8007bdc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bde:	183b      	adds	r3, r7, r0
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	197a      	adds	r2, r7, r5
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	4914      	ldr	r1, [pc, #80]	@ (8007c38 <UARTEx_SetNbDataToProcess+0xb4>)
 8007be8:	5c8a      	ldrb	r2, [r1, r2]
 8007bea:	435a      	muls	r2, r3
 8007bec:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007bee:	197b      	adds	r3, r7, r5
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	4a12      	ldr	r2, [pc, #72]	@ (8007c3c <UARTEx_SetNbDataToProcess+0xb8>)
 8007bf4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bf6:	0019      	movs	r1, r3
 8007bf8:	f7f8 fb2a 	bl	8000250 <__divsi3>
 8007bfc:	0003      	movs	r3, r0
 8007bfe:	b299      	uxth	r1, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	226a      	movs	r2, #106	@ 0x6a
 8007c04:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c06:	19bb      	adds	r3, r7, r6
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	193a      	adds	r2, r7, r4
 8007c0c:	7812      	ldrb	r2, [r2, #0]
 8007c0e:	490a      	ldr	r1, [pc, #40]	@ (8007c38 <UARTEx_SetNbDataToProcess+0xb4>)
 8007c10:	5c8a      	ldrb	r2, [r1, r2]
 8007c12:	435a      	muls	r2, r3
 8007c14:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c16:	193b      	adds	r3, r7, r4
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	4a08      	ldr	r2, [pc, #32]	@ (8007c3c <UARTEx_SetNbDataToProcess+0xb8>)
 8007c1c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c1e:	0019      	movs	r1, r3
 8007c20:	f7f8 fb16 	bl	8000250 <__divsi3>
 8007c24:	0003      	movs	r3, r0
 8007c26:	b299      	uxth	r1, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2268      	movs	r2, #104	@ 0x68
 8007c2c:	5299      	strh	r1, [r3, r2]
}
 8007c2e:	46c0      	nop			@ (mov r8, r8)
 8007c30:	46bd      	mov	sp, r7
 8007c32:	b005      	add	sp, #20
 8007c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c36:	46c0      	nop			@ (mov r8, r8)
 8007c38:	0800ddd0 	.word	0x0800ddd0
 8007c3c:	0800ddd8 	.word	0x0800ddd8

08007c40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c4e:	4b05      	ldr	r3, [pc, #20]	@ (8007c64 <USB_EnableGlobalInt+0x24>)
 8007c50:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	b004      	add	sp, #16
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	46c0      	nop			@ (mov r8, r8)
 8007c64:	0000bf80 	.word	0x0000bf80

08007c68 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c70:	4b06      	ldr	r3, [pc, #24]	@ (8007c8c <USB_DisableGlobalInt+0x24>)
 8007c72:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	43d2      	mvns	r2, r2
 8007c7c:	401a      	ands	r2, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	0018      	movs	r0, r3
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b004      	add	sp, #16
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	0000bf80 	.word	0x0000bf80

08007c90 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	000a      	movs	r2, r1
 8007c9a:	1cfb      	adds	r3, r7, #3
 8007c9c:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8007c9e:	1cfb      	adds	r3, r7, #3
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d106      	bne.n	8007cb4 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007caa:	005b      	lsls	r3, r3, #1
 8007cac:	085a      	lsrs	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8007cb2:	e00d      	b.n	8007cd0 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 8007cb4:	1cfb      	adds	r3, r7, #3
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d107      	bne.n	8007ccc <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc0:	2280      	movs	r2, #128	@ 0x80
 8007cc2:	0612      	lsls	r2, r2, #24
 8007cc4:	431a      	orrs	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	641a      	str	r2, [r3, #64]	@ 0x40
 8007cca:	e001      	b.n	8007cd0 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	0018      	movs	r0, r3
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	b002      	add	sp, #8
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8007cda:	b084      	sub	sp, #16
 8007cdc:	b5b0      	push	{r4, r5, r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	2004      	movs	r0, #4
 8007ce6:	2420      	movs	r4, #32
 8007ce8:	1900      	adds	r0, r0, r4
 8007cea:	19c0      	adds	r0, r0, r7
 8007cec:	6001      	str	r1, [r0, #0]
 8007cee:	6042      	str	r2, [r0, #4]
 8007cf0:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	4393      	bics	r3, r2
 8007d00:	001a      	movs	r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8007d06:	250f      	movs	r5, #15
 8007d08:	197c      	adds	r4, r7, r5
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	0018      	movs	r0, r3
 8007d10:	f7ff ffbe 	bl	8007c90 <USB_SetCurrentMode>
 8007d14:	0003      	movs	r3, r0
 8007d16:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8007d1e:	197b      	adds	r3, r7, r5
 8007d20:	781b      	ldrb	r3, [r3, #0]
}
 8007d22:	0018      	movs	r0, r3
 8007d24:	46bd      	mov	sp, r7
 8007d26:	b004      	add	sp, #16
 8007d28:	bcb0      	pop	{r4, r5, r7}
 8007d2a:	bc08      	pop	{r3}
 8007d2c:	b004      	add	sp, #16
 8007d2e:	4718      	bx	r3

08007d30 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b09e      	sub	sp, #120	@ 0x78
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d3a:	2377      	movs	r3, #119	@ 0x77
 8007d3c:	18fb      	adds	r3, r7, r3
 8007d3e:	2200      	movs	r2, #0
 8007d40:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	18d3      	adds	r3, r2, r3
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4adc      	ldr	r2, [pc, #880]	@ (80080c0 <USB_ActivateEndpoint+0x390>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	78db      	ldrb	r3, [r3, #3]
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	d00e      	beq.n	8007d7a <USB_ActivateEndpoint+0x4a>
 8007d5c:	dc19      	bgt.n	8007d92 <USB_ActivateEndpoint+0x62>
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d01c      	beq.n	8007d9c <USB_ActivateEndpoint+0x6c>
 8007d62:	dc16      	bgt.n	8007d92 <USB_ActivateEndpoint+0x62>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <USB_ActivateEndpoint+0x3e>
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d00c      	beq.n	8007d86 <USB_ActivateEndpoint+0x56>
 8007d6c:	e011      	b.n	8007d92 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007d6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d70:	2280      	movs	r2, #128	@ 0x80
 8007d72:	0092      	lsls	r2, r2, #2
 8007d74:	4313      	orrs	r3, r2
 8007d76:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007d78:	e011      	b.n	8007d9e <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007d7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d7c:	22c0      	movs	r2, #192	@ 0xc0
 8007d7e:	00d2      	lsls	r2, r2, #3
 8007d80:	4313      	orrs	r3, r2
 8007d82:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007d84:	e00b      	b.n	8007d9e <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007d86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d88:	2280      	movs	r2, #128	@ 0x80
 8007d8a:	00d2      	lsls	r2, r2, #3
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8007d90:	e005      	b.n	8007d9e <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8007d92:	2377      	movs	r3, #119	@ 0x77
 8007d94:	18fb      	adds	r3, r7, r3
 8007d96:	2201      	movs	r2, #1
 8007d98:	701a      	strb	r2, [r3, #0]
      break;
 8007d9a:	e000      	b.n	8007d9e <USB_ActivateEndpoint+0x6e>
      break;
 8007d9c:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	18d3      	adds	r3, r2, r3
 8007da8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007daa:	49c6      	ldr	r1, [pc, #792]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 8007dac:	430a      	orrs	r2, r1
 8007dae:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	18d3      	adds	r3, r2, r3
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4ac2      	ldr	r2, [pc, #776]	@ (80080c8 <USB_ActivateEndpoint+0x398>)
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	683a      	ldr	r2, [r7, #0]
 8007dc2:	7812      	ldrb	r2, [r2, #0]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	18d3      	adds	r3, r2, r3
 8007dd2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007dd4:	49bb      	ldr	r1, [pc, #748]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 8007dd6:	430a      	orrs	r2, r1
 8007dd8:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	7b1b      	ldrb	r3, [r3, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d000      	beq.n	8007de4 <USB_ActivateEndpoint+0xb4>
 8007de2:	e155      	b.n	8008090 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	785b      	ldrb	r3, [r3, #1]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d06e      	beq.n	8007eca <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	00db      	lsls	r3, r3, #3
 8007df2:	4ab6      	ldr	r2, [pc, #728]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007df4:	4694      	mov	ip, r2
 8007df6:	4463      	add	r3, ip
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	49b2      	ldr	r1, [pc, #712]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007e02:	468c      	mov	ip, r1
 8007e04:	4463      	add	r3, ip
 8007e06:	0c12      	lsrs	r2, r2, #16
 8007e08:	0412      	lsls	r2, r2, #16
 8007e0a:	601a      	str	r2, [r3, #0]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	4aae      	ldr	r2, [pc, #696]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007e14:	4694      	mov	ip, r2
 8007e16:	4463      	add	r3, ip
 8007e18:	6819      	ldr	r1, [r3, #0]
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	88db      	ldrh	r3, [r3, #6]
 8007e1e:	089b      	lsrs	r3, r3, #2
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	009a      	lsls	r2, r3, #2
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	00db      	lsls	r3, r3, #3
 8007e2a:	48a8      	ldr	r0, [pc, #672]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007e2c:	4684      	mov	ip, r0
 8007e2e:	4463      	add	r3, ip
 8007e30:	430a      	orrs	r2, r1
 8007e32:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	18d3      	adds	r3, r2, r3
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	61bb      	str	r3, [r7, #24]
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	2240      	movs	r2, #64	@ 0x40
 8007e46:	4013      	ands	r3, r2
 8007e48:	d011      	beq.n	8007e6e <USB_ActivateEndpoint+0x13e>
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	18d3      	adds	r3, r2, r3
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a9c      	ldr	r2, [pc, #624]	@ (80080c8 <USB_ActivateEndpoint+0x398>)
 8007e58:	4013      	ands	r3, r2
 8007e5a:	617b      	str	r3, [r7, #20]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	18d3      	adds	r3, r2, r3
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	4999      	ldr	r1, [pc, #612]	@ (80080d0 <USB_ActivateEndpoint+0x3a0>)
 8007e6a:	430a      	orrs	r2, r1
 8007e6c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	78db      	ldrb	r3, [r3, #3]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d016      	beq.n	8007ea4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	18d3      	adds	r3, r2, r3
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a94      	ldr	r2, [pc, #592]	@ (80080d4 <USB_ActivateEndpoint+0x3a4>)
 8007e84:	4013      	ands	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	4053      	eors	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	18d3      	adds	r3, r2, r3
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4989      	ldr	r1, [pc, #548]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 8007e9e:	430a      	orrs	r2, r1
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	e261      	b.n	8008368 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	18d3      	adds	r3, r2, r3
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a88      	ldr	r2, [pc, #544]	@ (80080d4 <USB_ActivateEndpoint+0x3a4>)
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	613b      	str	r3, [r7, #16]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	18d3      	adds	r3, r2, r3
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	4980      	ldr	r1, [pc, #512]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	e24e      	b.n	8008368 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	4a7e      	ldr	r2, [pc, #504]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007ed2:	4694      	mov	ip, r2
 8007ed4:	4463      	add	r3, ip
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	00db      	lsls	r3, r3, #3
 8007ede:	497b      	ldr	r1, [pc, #492]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007ee0:	468c      	mov	ip, r1
 8007ee2:	4463      	add	r3, ip
 8007ee4:	0c12      	lsrs	r2, r2, #16
 8007ee6:	0412      	lsls	r2, r2, #16
 8007ee8:	605a      	str	r2, [r3, #4]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	4a76      	ldr	r2, [pc, #472]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007ef2:	4694      	mov	ip, r2
 8007ef4:	4463      	add	r3, ip
 8007ef6:	6859      	ldr	r1, [r3, #4]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	88db      	ldrh	r3, [r3, #6]
 8007efc:	089b      	lsrs	r3, r3, #2
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	009a      	lsls	r2, r3, #2
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	4870      	ldr	r0, [pc, #448]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f0a:	4684      	mov	ip, r0
 8007f0c:	4463      	add	r3, ip
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	00db      	lsls	r3, r3, #3
 8007f18:	4a6c      	ldr	r2, [pc, #432]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f1a:	4694      	mov	ip, r2
 8007f1c:	4463      	add	r3, ip
 8007f1e:	685a      	ldr	r2, [r3, #4]
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	00db      	lsls	r3, r3, #3
 8007f26:	4969      	ldr	r1, [pc, #420]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f28:	468c      	mov	ip, r1
 8007f2a:	4463      	add	r3, ip
 8007f2c:	0192      	lsls	r2, r2, #6
 8007f2e:	0992      	lsrs	r2, r2, #6
 8007f30:	605a      	str	r2, [r3, #4]
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f38:	d920      	bls.n	8007f7c <USB_ActivateEndpoint+0x24c>
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	095b      	lsrs	r3, r3, #5
 8007f40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	221f      	movs	r2, #31
 8007f48:	4013      	ands	r3, r2
 8007f4a:	d102      	bne.n	8007f52 <USB_ActivateEndpoint+0x222>
 8007f4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	00db      	lsls	r3, r3, #3
 8007f58:	4a5c      	ldr	r2, [pc, #368]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f5a:	4694      	mov	ip, r2
 8007f5c:	4463      	add	r3, ip
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f62:	069b      	lsls	r3, r3, #26
 8007f64:	431a      	orrs	r2, r3
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	00db      	lsls	r3, r3, #3
 8007f6c:	4957      	ldr	r1, [pc, #348]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f6e:	468c      	mov	ip, r1
 8007f70:	4463      	add	r3, ip
 8007f72:	2180      	movs	r1, #128	@ 0x80
 8007f74:	0609      	lsls	r1, r1, #24
 8007f76:	430a      	orrs	r2, r1
 8007f78:	605a      	str	r2, [r3, #4]
 8007f7a:	e032      	b.n	8007fe2 <USB_ActivateEndpoint+0x2b2>
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d111      	bne.n	8007fa8 <USB_ActivateEndpoint+0x278>
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	00db      	lsls	r3, r3, #3
 8007f8a:	4a50      	ldr	r2, [pc, #320]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f8c:	4694      	mov	ip, r2
 8007f8e:	4463      	add	r3, ip
 8007f90:	685a      	ldr	r2, [r3, #4]
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	00db      	lsls	r3, r3, #3
 8007f98:	494c      	ldr	r1, [pc, #304]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007f9a:	468c      	mov	ip, r1
 8007f9c:	4463      	add	r3, ip
 8007f9e:	2180      	movs	r1, #128	@ 0x80
 8007fa0:	0609      	lsls	r1, r1, #24
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	605a      	str	r2, [r3, #4]
 8007fa6:	e01c      	b.n	8007fe2 <USB_ActivateEndpoint+0x2b2>
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	085b      	lsrs	r3, r3, #1
 8007fae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	d002      	beq.n	8007fc0 <USB_ActivateEndpoint+0x290>
 8007fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	00db      	lsls	r3, r3, #3
 8007fc6:	4a41      	ldr	r2, [pc, #260]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007fc8:	4694      	mov	ip, r2
 8007fca:	4463      	add	r3, ip
 8007fcc:	6859      	ldr	r1, [r3, #4]
 8007fce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fd0:	069a      	lsls	r2, r3, #26
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	00db      	lsls	r3, r3, #3
 8007fd8:	483c      	ldr	r0, [pc, #240]	@ (80080cc <USB_ActivateEndpoint+0x39c>)
 8007fda:	4684      	mov	ip, r0
 8007fdc:	4463      	add	r3, ip
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	18d3      	adds	r3, r2, r3
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ff2:	2380      	movs	r3, #128	@ 0x80
 8007ff4:	01db      	lsls	r3, r3, #7
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	d011      	beq.n	800801e <USB_ActivateEndpoint+0x2ee>
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	18d3      	adds	r3, r2, r3
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a30      	ldr	r2, [pc, #192]	@ (80080c8 <USB_ActivateEndpoint+0x398>)
 8008008:	4013      	ands	r3, r2
 800800a:	627b      	str	r3, [r7, #36]	@ 0x24
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	18d3      	adds	r3, r2, r3
 8008016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008018:	492f      	ldr	r1, [pc, #188]	@ (80080d8 <USB_ActivateEndpoint+0x3a8>)
 800801a:	430a      	orrs	r2, r1
 800801c:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d11c      	bne.n	8008060 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	18d3      	adds	r3, r2, r3
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a2a      	ldr	r2, [pc, #168]	@ (80080dc <USB_ActivateEndpoint+0x3ac>)
 8008034:	4013      	ands	r3, r2
 8008036:	61fb      	str	r3, [r7, #28]
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	2280      	movs	r2, #128	@ 0x80
 800803c:	0152      	lsls	r2, r2, #5
 800803e:	4053      	eors	r3, r2
 8008040:	61fb      	str	r3, [r7, #28]
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	2280      	movs	r2, #128	@ 0x80
 8008046:	0192      	lsls	r2, r2, #6
 8008048:	4053      	eors	r3, r2
 800804a:	61fb      	str	r3, [r7, #28]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	18d3      	adds	r3, r2, r3
 8008056:	69fa      	ldr	r2, [r7, #28]
 8008058:	491a      	ldr	r1, [pc, #104]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 800805a:	430a      	orrs	r2, r1
 800805c:	601a      	str	r2, [r3, #0]
 800805e:	e183      	b.n	8008368 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	18d3      	adds	r3, r2, r3
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a1b      	ldr	r2, [pc, #108]	@ (80080dc <USB_ActivateEndpoint+0x3ac>)
 800806e:	4013      	ands	r3, r2
 8008070:	623b      	str	r3, [r7, #32]
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	2280      	movs	r2, #128	@ 0x80
 8008076:	0192      	lsls	r2, r2, #6
 8008078:	4053      	eors	r3, r2
 800807a:	623b      	str	r3, [r7, #32]
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	18d3      	adds	r3, r2, r3
 8008086:	6a3a      	ldr	r2, [r7, #32]
 8008088:	490e      	ldr	r1, [pc, #56]	@ (80080c4 <USB_ActivateEndpoint+0x394>)
 800808a:	430a      	orrs	r2, r1
 800808c:	601a      	str	r2, [r3, #0]
 800808e:	e16b      	b.n	8008368 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	78db      	ldrb	r3, [r3, #3]
 8008094:	2b02      	cmp	r3, #2
 8008096:	d125      	bne.n	80080e4 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	18d3      	adds	r3, r2, r3
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a08      	ldr	r2, [pc, #32]	@ (80080c8 <USB_ActivateEndpoint+0x398>)
 80080a6:	4013      	ands	r3, r2
 80080a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	18d3      	adds	r3, r2, r3
 80080b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80080b6:	490a      	ldr	r1, [pc, #40]	@ (80080e0 <USB_ActivateEndpoint+0x3b0>)
 80080b8:	430a      	orrs	r2, r1
 80080ba:	601a      	str	r2, [r3, #0]
 80080bc:	e024      	b.n	8008108 <USB_ActivateEndpoint+0x3d8>
 80080be:	46c0      	nop			@ (mov r8, r8)
 80080c0:	07ff898f 	.word	0x07ff898f
 80080c4:	00008080 	.word	0x00008080
 80080c8:	07ff8f8f 	.word	0x07ff8f8f
 80080cc:	40009800 	.word	0x40009800
 80080d0:	000080c0 	.word	0x000080c0
 80080d4:	07ff8fbf 	.word	0x07ff8fbf
 80080d8:	0000c080 	.word	0x0000c080
 80080dc:	07ffbf8f 	.word	0x07ffbf8f
 80080e0:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	18d3      	adds	r3, r2, r3
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4aa1      	ldr	r2, [pc, #644]	@ (8008378 <USB_ActivateEndpoint+0x648>)
 80080f2:	4013      	ands	r3, r2
 80080f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	18d3      	adds	r3, r2, r3
 8008100:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008102:	499e      	ldr	r1, [pc, #632]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 8008104:	430a      	orrs	r2, r1
 8008106:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	00db      	lsls	r3, r3, #3
 800810e:	4a9c      	ldr	r2, [pc, #624]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008110:	4694      	mov	ip, r2
 8008112:	4463      	add	r3, ip
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	00db      	lsls	r3, r3, #3
 800811c:	4998      	ldr	r1, [pc, #608]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 800811e:	468c      	mov	ip, r1
 8008120:	4463      	add	r3, ip
 8008122:	0c12      	lsrs	r2, r2, #16
 8008124:	0412      	lsls	r2, r2, #16
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	00db      	lsls	r3, r3, #3
 800812e:	4a94      	ldr	r2, [pc, #592]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008130:	4694      	mov	ip, r2
 8008132:	4463      	add	r3, ip
 8008134:	6819      	ldr	r1, [r3, #0]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	891b      	ldrh	r3, [r3, #8]
 800813a:	089b      	lsrs	r3, r3, #2
 800813c:	b29b      	uxth	r3, r3
 800813e:	009a      	lsls	r2, r3, #2
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	00db      	lsls	r3, r3, #3
 8008146:	488e      	ldr	r0, [pc, #568]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008148:	4684      	mov	ip, r0
 800814a:	4463      	add	r3, ip
 800814c:	430a      	orrs	r2, r1
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	00db      	lsls	r3, r3, #3
 8008156:	4a8a      	ldr	r2, [pc, #552]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008158:	4694      	mov	ip, r2
 800815a:	4463      	add	r3, ip
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	00db      	lsls	r3, r3, #3
 8008164:	4986      	ldr	r1, [pc, #536]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008166:	468c      	mov	ip, r1
 8008168:	4463      	add	r3, ip
 800816a:	0c12      	lsrs	r2, r2, #16
 800816c:	0412      	lsls	r2, r2, #16
 800816e:	605a      	str	r2, [r3, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	00db      	lsls	r3, r3, #3
 8008176:	4a82      	ldr	r2, [pc, #520]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008178:	4694      	mov	ip, r2
 800817a:	4463      	add	r3, ip
 800817c:	6859      	ldr	r1, [r3, #4]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	895b      	ldrh	r3, [r3, #10]
 8008182:	089b      	lsrs	r3, r3, #2
 8008184:	b29b      	uxth	r3, r3
 8008186:	009a      	lsls	r2, r3, #2
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	00db      	lsls	r3, r3, #3
 800818e:	487c      	ldr	r0, [pc, #496]	@ (8008380 <USB_ActivateEndpoint+0x650>)
 8008190:	4684      	mov	ip, r0
 8008192:	4463      	add	r3, ip
 8008194:	430a      	orrs	r2, r1
 8008196:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	785b      	ldrb	r3, [r3, #1]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d169      	bne.n	8008274 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	18d3      	adds	r3, r2, r3
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80081ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081b0:	2380      	movs	r3, #128	@ 0x80
 80081b2:	01db      	lsls	r3, r3, #7
 80081b4:	4013      	ands	r3, r2
 80081b6:	d011      	beq.n	80081dc <USB_ActivateEndpoint+0x4ac>
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	18d3      	adds	r3, r2, r3
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a6f      	ldr	r2, [pc, #444]	@ (8008384 <USB_ActivateEndpoint+0x654>)
 80081c6:	4013      	ands	r3, r2
 80081c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	18d3      	adds	r3, r2, r3
 80081d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80081d6:	496c      	ldr	r1, [pc, #432]	@ (8008388 <USB_ActivateEndpoint+0x658>)
 80081d8:	430a      	orrs	r2, r1
 80081da:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	18d3      	adds	r3, r2, r3
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ec:	2240      	movs	r2, #64	@ 0x40
 80081ee:	4013      	ands	r3, r2
 80081f0:	d011      	beq.n	8008216 <USB_ActivateEndpoint+0x4e6>
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	18d3      	adds	r3, r2, r3
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a61      	ldr	r2, [pc, #388]	@ (8008384 <USB_ActivateEndpoint+0x654>)
 8008200:	4013      	ands	r3, r2
 8008202:	637b      	str	r3, [r7, #52]	@ 0x34
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	18d3      	adds	r3, r2, r3
 800820e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008210:	495e      	ldr	r1, [pc, #376]	@ (800838c <USB_ActivateEndpoint+0x65c>)
 8008212:	430a      	orrs	r2, r1
 8008214:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	18d3      	adds	r3, r2, r3
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a5b      	ldr	r2, [pc, #364]	@ (8008390 <USB_ActivateEndpoint+0x660>)
 8008224:	4013      	ands	r3, r2
 8008226:	633b      	str	r3, [r7, #48]	@ 0x30
 8008228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822a:	2280      	movs	r2, #128	@ 0x80
 800822c:	0152      	lsls	r2, r2, #5
 800822e:	4053      	eors	r3, r2
 8008230:	633b      	str	r3, [r7, #48]	@ 0x30
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	2280      	movs	r2, #128	@ 0x80
 8008236:	0192      	lsls	r2, r2, #6
 8008238:	4053      	eors	r3, r2
 800823a:	633b      	str	r3, [r7, #48]	@ 0x30
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	18d3      	adds	r3, r2, r3
 8008246:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008248:	494c      	ldr	r1, [pc, #304]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 800824a:	430a      	orrs	r2, r1
 800824c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	18d3      	adds	r3, r2, r3
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a4e      	ldr	r2, [pc, #312]	@ (8008394 <USB_ActivateEndpoint+0x664>)
 800825c:	4013      	ands	r3, r2
 800825e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	18d3      	adds	r3, r2, r3
 800826a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800826c:	4943      	ldr	r1, [pc, #268]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 800826e:	430a      	orrs	r2, r1
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e079      	b.n	8008368 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	18d3      	adds	r3, r2, r3
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008282:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008284:	2380      	movs	r3, #128	@ 0x80
 8008286:	01db      	lsls	r3, r3, #7
 8008288:	4013      	ands	r3, r2
 800828a:	d011      	beq.n	80082b0 <USB_ActivateEndpoint+0x580>
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	18d3      	adds	r3, r2, r3
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a3a      	ldr	r2, [pc, #232]	@ (8008384 <USB_ActivateEndpoint+0x654>)
 800829a:	4013      	ands	r3, r2
 800829c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	18d3      	adds	r3, r2, r3
 80082a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082aa:	4937      	ldr	r1, [pc, #220]	@ (8008388 <USB_ActivateEndpoint+0x658>)
 80082ac:	430a      	orrs	r2, r1
 80082ae:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	18d3      	adds	r3, r2, r3
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80082be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082c0:	2240      	movs	r2, #64	@ 0x40
 80082c2:	4013      	ands	r3, r2
 80082c4:	d011      	beq.n	80082ea <USB_ActivateEndpoint+0x5ba>
 80082c6:	687a      	ldr	r2, [r7, #4]
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	18d3      	adds	r3, r2, r3
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a2c      	ldr	r2, [pc, #176]	@ (8008384 <USB_ActivateEndpoint+0x654>)
 80082d4:	4013      	ands	r3, r2
 80082d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	18d3      	adds	r3, r2, r3
 80082e2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80082e4:	4929      	ldr	r1, [pc, #164]	@ (800838c <USB_ActivateEndpoint+0x65c>)
 80082e6:	430a      	orrs	r2, r1
 80082e8:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	78db      	ldrb	r3, [r3, #3]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d016      	beq.n	8008320 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	18d3      	adds	r3, r2, r3
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a25      	ldr	r2, [pc, #148]	@ (8008394 <USB_ActivateEndpoint+0x664>)
 8008300:	4013      	ands	r3, r2
 8008302:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008306:	2220      	movs	r2, #32
 8008308:	4053      	eors	r3, r2
 800830a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	18d3      	adds	r3, r2, r3
 8008316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008318:	4918      	ldr	r1, [pc, #96]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 800831a:	430a      	orrs	r2, r1
 800831c:	601a      	str	r2, [r3, #0]
 800831e:	e011      	b.n	8008344 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	18d3      	adds	r3, r2, r3
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a19      	ldr	r2, [pc, #100]	@ (8008394 <USB_ActivateEndpoint+0x664>)
 800832e:	4013      	ands	r3, r2
 8008330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008332:	687a      	ldr	r2, [r7, #4]
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	18d3      	adds	r3, r2, r3
 800833c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800833e:	490f      	ldr	r1, [pc, #60]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 8008340:	430a      	orrs	r2, r1
 8008342:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	18d3      	adds	r3, r2, r3
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a0f      	ldr	r2, [pc, #60]	@ (8008390 <USB_ActivateEndpoint+0x660>)
 8008352:	4013      	ands	r3, r2
 8008354:	647b      	str	r3, [r7, #68]	@ 0x44
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	18d3      	adds	r3, r2, r3
 8008360:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008362:	4906      	ldr	r1, [pc, #24]	@ (800837c <USB_ActivateEndpoint+0x64c>)
 8008364:	430a      	orrs	r2, r1
 8008366:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008368:	2377      	movs	r3, #119	@ 0x77
 800836a:	18fb      	adds	r3, r7, r3
 800836c:	781b      	ldrb	r3, [r3, #0]
}
 800836e:	0018      	movs	r0, r3
 8008370:	46bd      	mov	sp, r7
 8008372:	b01e      	add	sp, #120	@ 0x78
 8008374:	bd80      	pop	{r7, pc}
 8008376:	46c0      	nop			@ (mov r8, r8)
 8008378:	07ff8e8f 	.word	0x07ff8e8f
 800837c:	00008080 	.word	0x00008080
 8008380:	40009800 	.word	0x40009800
 8008384:	07ff8f8f 	.word	0x07ff8f8f
 8008388:	0000c080 	.word	0x0000c080
 800838c:	000080c0 	.word	0x000080c0
 8008390:	07ffbf8f 	.word	0x07ffbf8f
 8008394:	07ff8fbf 	.word	0x07ff8fbf

08008398 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b096      	sub	sp, #88	@ 0x58
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	7b1b      	ldrb	r3, [r3, #12]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d164      	bne.n	8008474 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	785b      	ldrb	r3, [r3, #1]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d02f      	beq.n	8008412 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	18d3      	adds	r3, r2, r3
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	613b      	str	r3, [r7, #16]
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	2240      	movs	r2, #64	@ 0x40
 80083c4:	4013      	ands	r3, r2
 80083c6:	d011      	beq.n	80083ec <USB_DeactivateEndpoint+0x54>
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	18d3      	adds	r3, r2, r3
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a9d      	ldr	r2, [pc, #628]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 80083d6:	4013      	ands	r3, r2
 80083d8:	60fb      	str	r3, [r7, #12]
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	18d3      	adds	r3, r2, r3
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	499a      	ldr	r1, [pc, #616]	@ (8008650 <USB_DeactivateEndpoint+0x2b8>)
 80083e8:	430a      	orrs	r2, r1
 80083ea:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	18d3      	adds	r3, r2, r3
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a96      	ldr	r2, [pc, #600]	@ (8008654 <USB_DeactivateEndpoint+0x2bc>)
 80083fa:	4013      	ands	r3, r2
 80083fc:	60bb      	str	r3, [r7, #8]
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	18d3      	adds	r3, r2, r3
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	4993      	ldr	r1, [pc, #588]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 800840c:	430a      	orrs	r2, r1
 800840e:	601a      	str	r2, [r3, #0]
 8008410:	e117      	b.n	8008642 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	18d3      	adds	r3, r2, r3
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	61fb      	str	r3, [r7, #28]
 8008420:	69fa      	ldr	r2, [r7, #28]
 8008422:	2380      	movs	r3, #128	@ 0x80
 8008424:	01db      	lsls	r3, r3, #7
 8008426:	4013      	ands	r3, r2
 8008428:	d011      	beq.n	800844e <USB_DeactivateEndpoint+0xb6>
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	18d3      	adds	r3, r2, r3
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a85      	ldr	r2, [pc, #532]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 8008438:	4013      	ands	r3, r2
 800843a:	61bb      	str	r3, [r7, #24]
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	18d3      	adds	r3, r2, r3
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	4984      	ldr	r1, [pc, #528]	@ (800865c <USB_DeactivateEndpoint+0x2c4>)
 800844a:	430a      	orrs	r2, r1
 800844c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	18d3      	adds	r3, r2, r3
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a81      	ldr	r2, [pc, #516]	@ (8008660 <USB_DeactivateEndpoint+0x2c8>)
 800845c:	4013      	ands	r3, r2
 800845e:	617b      	str	r3, [r7, #20]
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	18d3      	adds	r3, r2, r3
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	497a      	ldr	r1, [pc, #488]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 800846e:	430a      	orrs	r2, r1
 8008470:	601a      	str	r2, [r3, #0]
 8008472:	e0e6      	b.n	8008642 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	785b      	ldrb	r3, [r3, #1]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d171      	bne.n	8008560 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	18d3      	adds	r3, r2, r3
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	63bb      	str	r3, [r7, #56]	@ 0x38
 800848a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800848c:	2380      	movs	r3, #128	@ 0x80
 800848e:	01db      	lsls	r3, r3, #7
 8008490:	4013      	ands	r3, r2
 8008492:	d011      	beq.n	80084b8 <USB_DeactivateEndpoint+0x120>
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	18d3      	adds	r3, r2, r3
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a6a      	ldr	r2, [pc, #424]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 80084a2:	4013      	ands	r3, r2
 80084a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	18d3      	adds	r3, r2, r3
 80084b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084b2:	496a      	ldr	r1, [pc, #424]	@ (800865c <USB_DeactivateEndpoint+0x2c4>)
 80084b4:	430a      	orrs	r2, r1
 80084b6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	18d3      	adds	r3, r2, r3
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80084c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c8:	2240      	movs	r2, #64	@ 0x40
 80084ca:	4013      	ands	r3, r2
 80084cc:	d011      	beq.n	80084f2 <USB_DeactivateEndpoint+0x15a>
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	18d3      	adds	r3, r2, r3
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a5c      	ldr	r2, [pc, #368]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 80084dc:	4013      	ands	r3, r2
 80084de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	18d3      	adds	r3, r2, r3
 80084ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084ec:	4958      	ldr	r1, [pc, #352]	@ (8008650 <USB_DeactivateEndpoint+0x2b8>)
 80084ee:	430a      	orrs	r2, r1
 80084f0:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	18d3      	adds	r3, r2, r3
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a53      	ldr	r2, [pc, #332]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 8008500:	4013      	ands	r3, r2
 8008502:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	18d3      	adds	r3, r2, r3
 800850e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008510:	494f      	ldr	r1, [pc, #316]	@ (8008650 <USB_DeactivateEndpoint+0x2b8>)
 8008512:	430a      	orrs	r2, r1
 8008514:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	18d3      	adds	r3, r2, r3
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a4f      	ldr	r2, [pc, #316]	@ (8008660 <USB_DeactivateEndpoint+0x2c8>)
 8008524:	4013      	ands	r3, r2
 8008526:	627b      	str	r3, [r7, #36]	@ 0x24
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	18d3      	adds	r3, r2, r3
 8008532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008534:	4948      	ldr	r1, [pc, #288]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 8008536:	430a      	orrs	r2, r1
 8008538:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	18d3      	adds	r3, r2, r3
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a43      	ldr	r2, [pc, #268]	@ (8008654 <USB_DeactivateEndpoint+0x2bc>)
 8008548:	4013      	ands	r3, r2
 800854a:	623b      	str	r3, [r7, #32]
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	18d3      	adds	r3, r2, r3
 8008556:	6a3a      	ldr	r2, [r7, #32]
 8008558:	493f      	ldr	r1, [pc, #252]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 800855a:	430a      	orrs	r2, r1
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	e070      	b.n	8008642 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	18d3      	adds	r3, r2, r3
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	657b      	str	r3, [r7, #84]	@ 0x54
 800856e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008570:	2380      	movs	r3, #128	@ 0x80
 8008572:	01db      	lsls	r3, r3, #7
 8008574:	4013      	ands	r3, r2
 8008576:	d011      	beq.n	800859c <USB_DeactivateEndpoint+0x204>
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	18d3      	adds	r3, r2, r3
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a31      	ldr	r2, [pc, #196]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 8008586:	4013      	ands	r3, r2
 8008588:	653b      	str	r3, [r7, #80]	@ 0x50
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	18d3      	adds	r3, r2, r3
 8008594:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008596:	4931      	ldr	r1, [pc, #196]	@ (800865c <USB_DeactivateEndpoint+0x2c4>)
 8008598:	430a      	orrs	r2, r1
 800859a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	18d3      	adds	r3, r2, r3
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ac:	2240      	movs	r2, #64	@ 0x40
 80085ae:	4013      	ands	r3, r2
 80085b0:	d011      	beq.n	80085d6 <USB_DeactivateEndpoint+0x23e>
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	18d3      	adds	r3, r2, r3
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a23      	ldr	r2, [pc, #140]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 80085c0:	4013      	ands	r3, r2
 80085c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	18d3      	adds	r3, r2, r3
 80085ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085d0:	491f      	ldr	r1, [pc, #124]	@ (8008650 <USB_DeactivateEndpoint+0x2b8>)
 80085d2:	430a      	orrs	r2, r1
 80085d4:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	18d3      	adds	r3, r2, r3
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a1a      	ldr	r2, [pc, #104]	@ (800864c <USB_DeactivateEndpoint+0x2b4>)
 80085e4:	4013      	ands	r3, r2
 80085e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	18d3      	adds	r3, r2, r3
 80085f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085f4:	4919      	ldr	r1, [pc, #100]	@ (800865c <USB_DeactivateEndpoint+0x2c4>)
 80085f6:	430a      	orrs	r2, r1
 80085f8:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	18d3      	adds	r3, r2, r3
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a13      	ldr	r2, [pc, #76]	@ (8008654 <USB_DeactivateEndpoint+0x2bc>)
 8008608:	4013      	ands	r3, r2
 800860a:	643b      	str	r3, [r7, #64]	@ 0x40
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	18d3      	adds	r3, r2, r3
 8008616:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008618:	490f      	ldr	r1, [pc, #60]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 800861a:	430a      	orrs	r2, r1
 800861c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	18d3      	adds	r3, r2, r3
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a0d      	ldr	r2, [pc, #52]	@ (8008660 <USB_DeactivateEndpoint+0x2c8>)
 800862c:	4013      	ands	r3, r2
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	18d3      	adds	r3, r2, r3
 800863a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800863c:	4906      	ldr	r1, [pc, #24]	@ (8008658 <USB_DeactivateEndpoint+0x2c0>)
 800863e:	430a      	orrs	r2, r1
 8008640:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	0018      	movs	r0, r3
 8008646:	46bd      	mov	sp, r7
 8008648:	b016      	add	sp, #88	@ 0x58
 800864a:	bd80      	pop	{r7, pc}
 800864c:	07ff8f8f 	.word	0x07ff8f8f
 8008650:	000080c0 	.word	0x000080c0
 8008654:	07ff8fbf 	.word	0x07ff8fbf
 8008658:	00008080 	.word	0x00008080
 800865c:	0000c080 	.word	0x0000c080
 8008660:	07ffbf8f 	.word	0x07ffbf8f

08008664 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008664:	b590      	push	{r4, r7, lr}
 8008666:	b097      	sub	sp, #92	@ 0x5c
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	785b      	ldrb	r3, [r3, #1]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d001      	beq.n	800867a <USB_EPStartXfer+0x16>
 8008676:	f000 fcbf 	bl	8008ff8 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	699a      	ldr	r2, [r3, #24]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	429a      	cmp	r2, r3
 8008684:	d903      	bls.n	800868e <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	657b      	str	r3, [r7, #84]	@ 0x54
 800868c:	e002      	b.n	8008694 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	7b1b      	ldrb	r3, [r3, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d12b      	bne.n	80086f4 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	6959      	ldr	r1, [r3, #20]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	88da      	ldrh	r2, [r3, #6]
 80086a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f001 f8f5 	bl	8009898 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	00db      	lsls	r3, r3, #3
 80086b4:	4ace      	ldr	r2, [pc, #824]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80086b6:	4694      	mov	ip, r2
 80086b8:	4463      	add	r3, ip
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	00db      	lsls	r3, r3, #3
 80086c2:	49cb      	ldr	r1, [pc, #812]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80086c4:	468c      	mov	ip, r1
 80086c6:	4463      	add	r3, ip
 80086c8:	0412      	lsls	r2, r2, #16
 80086ca:	0c12      	lsrs	r2, r2, #16
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	00db      	lsls	r3, r3, #3
 80086d4:	4ac6      	ldr	r2, [pc, #792]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80086d6:	4694      	mov	ip, r2
 80086d8:	4463      	add	r3, ip
 80086da:	6819      	ldr	r1, [r3, #0]
 80086dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086de:	041a      	lsls	r2, r3, #16
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	00db      	lsls	r3, r3, #3
 80086e6:	48c2      	ldr	r0, [pc, #776]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80086e8:	4684      	mov	ip, r0
 80086ea:	4463      	add	r3, ip
 80086ec:	430a      	orrs	r2, r1
 80086ee:	601a      	str	r2, [r3, #0]
 80086f0:	f000 fc67 	bl	8008fc2 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	78db      	ldrb	r3, [r3, #3]
 80086f8:	2b02      	cmp	r3, #2
 80086fa:	d000      	beq.n	80086fe <USB_EPStartXfer+0x9a>
 80086fc:	e31a      	b.n	8008d34 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	6a1a      	ldr	r2, [r3, #32]
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	429a      	cmp	r2, r3
 8008708:	d800      	bhi.n	800870c <USB_EPStartXfer+0xa8>
 800870a:	e2c7      	b.n	8008c9c <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	18d3      	adds	r3, r2, r3
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4ab6      	ldr	r2, [pc, #728]	@ (80089f4 <USB_EPStartXfer+0x390>)
 800871a:	4013      	ands	r3, r2
 800871c:	613b      	str	r3, [r7, #16]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	18d3      	adds	r3, r2, r3
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	49b3      	ldr	r1, [pc, #716]	@ (80089f8 <USB_EPStartXfer+0x394>)
 800872c:	430a      	orrs	r2, r1
 800872e:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	6a1a      	ldr	r2, [r3, #32]
 8008734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008736:	1ad2      	subs	r2, r2, r3
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	18d3      	adds	r3, r2, r3
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2240      	movs	r2, #64	@ 0x40
 800874a:	4013      	ands	r3, r2
 800874c:	d100      	bne.n	8008750 <USB_EPStartXfer+0xec>
 800874e:	e155      	b.n	80089fc <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	785b      	ldrb	r3, [r3, #1]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d162      	bne.n	800881e <USB_EPStartXfer+0x1ba>
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	00db      	lsls	r3, r3, #3
 800875e:	4aa4      	ldr	r2, [pc, #656]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008760:	4694      	mov	ip, r2
 8008762:	4463      	add	r3, ip
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	00db      	lsls	r3, r3, #3
 800876c:	49a0      	ldr	r1, [pc, #640]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800876e:	468c      	mov	ip, r1
 8008770:	4463      	add	r3, ip
 8008772:	0192      	lsls	r2, r2, #6
 8008774:	0992      	lsrs	r2, r2, #6
 8008776:	605a      	str	r2, [r3, #4]
 8008778:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800877a:	2b3e      	cmp	r3, #62	@ 0x3e
 800877c:	d91e      	bls.n	80087bc <USB_EPStartXfer+0x158>
 800877e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008780:	095b      	lsrs	r3, r3, #5
 8008782:	653b      	str	r3, [r7, #80]	@ 0x50
 8008784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008786:	221f      	movs	r2, #31
 8008788:	4013      	ands	r3, r2
 800878a:	d102      	bne.n	8008792 <USB_EPStartXfer+0x12e>
 800878c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800878e:	3b01      	subs	r3, #1
 8008790:	653b      	str	r3, [r7, #80]	@ 0x50
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	00db      	lsls	r3, r3, #3
 8008798:	4a95      	ldr	r2, [pc, #596]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800879a:	4694      	mov	ip, r2
 800879c:	4463      	add	r3, ip
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087a2:	069b      	lsls	r3, r3, #26
 80087a4:	431a      	orrs	r2, r3
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	4990      	ldr	r1, [pc, #576]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80087ae:	468c      	mov	ip, r1
 80087b0:	4463      	add	r3, ip
 80087b2:	2180      	movs	r1, #128	@ 0x80
 80087b4:	0609      	lsls	r1, r1, #24
 80087b6:	430a      	orrs	r2, r1
 80087b8:	605a      	str	r2, [r3, #4]
 80087ba:	e055      	b.n	8008868 <USB_EPStartXfer+0x204>
 80087bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d111      	bne.n	80087e6 <USB_EPStartXfer+0x182>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	00db      	lsls	r3, r3, #3
 80087c8:	4a89      	ldr	r2, [pc, #548]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80087ca:	4694      	mov	ip, r2
 80087cc:	4463      	add	r3, ip
 80087ce:	685a      	ldr	r2, [r3, #4]
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	00db      	lsls	r3, r3, #3
 80087d6:	4986      	ldr	r1, [pc, #536]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80087d8:	468c      	mov	ip, r1
 80087da:	4463      	add	r3, ip
 80087dc:	2180      	movs	r1, #128	@ 0x80
 80087de:	0609      	lsls	r1, r1, #24
 80087e0:	430a      	orrs	r2, r1
 80087e2:	605a      	str	r2, [r3, #4]
 80087e4:	e040      	b.n	8008868 <USB_EPStartXfer+0x204>
 80087e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087e8:	085b      	lsrs	r3, r3, #1
 80087ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80087ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087ee:	2201      	movs	r2, #1
 80087f0:	4013      	ands	r3, r2
 80087f2:	d002      	beq.n	80087fa <USB_EPStartXfer+0x196>
 80087f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087f6:	3301      	adds	r3, #1
 80087f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	781b      	ldrb	r3, [r3, #0]
 80087fe:	00db      	lsls	r3, r3, #3
 8008800:	4a7b      	ldr	r2, [pc, #492]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008802:	4694      	mov	ip, r2
 8008804:	4463      	add	r3, ip
 8008806:	6859      	ldr	r1, [r3, #4]
 8008808:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800880a:	069a      	lsls	r2, r3, #26
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	00db      	lsls	r3, r3, #3
 8008812:	4877      	ldr	r0, [pc, #476]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008814:	4684      	mov	ip, r0
 8008816:	4463      	add	r3, ip
 8008818:	430a      	orrs	r2, r1
 800881a:	605a      	str	r2, [r3, #4]
 800881c:	e024      	b.n	8008868 <USB_EPStartXfer+0x204>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	785b      	ldrb	r3, [r3, #1]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d120      	bne.n	8008868 <USB_EPStartXfer+0x204>
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	00db      	lsls	r3, r3, #3
 800882c:	4a70      	ldr	r2, [pc, #448]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800882e:	4694      	mov	ip, r2
 8008830:	4463      	add	r3, ip
 8008832:	685a      	ldr	r2, [r3, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	00db      	lsls	r3, r3, #3
 800883a:	496d      	ldr	r1, [pc, #436]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800883c:	468c      	mov	ip, r1
 800883e:	4463      	add	r3, ip
 8008840:	0412      	lsls	r2, r2, #16
 8008842:	0c12      	lsrs	r2, r2, #16
 8008844:	605a      	str	r2, [r3, #4]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	00db      	lsls	r3, r3, #3
 800884c:	4a68      	ldr	r2, [pc, #416]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800884e:	4694      	mov	ip, r2
 8008850:	4463      	add	r3, ip
 8008852:	6859      	ldr	r1, [r3, #4]
 8008854:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008856:	041a      	lsls	r2, r3, #16
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	00db      	lsls	r3, r3, #3
 800885e:	4864      	ldr	r0, [pc, #400]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008860:	4684      	mov	ip, r0
 8008862:	4463      	add	r3, ip
 8008864:	430a      	orrs	r2, r1
 8008866:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008868:	201a      	movs	r0, #26
 800886a:	183b      	adds	r3, r7, r0
 800886c:	683a      	ldr	r2, [r7, #0]
 800886e:	8952      	ldrh	r2, [r2, #10]
 8008870:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	6959      	ldr	r1, [r3, #20]
 8008876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008878:	b29c      	uxth	r4, r3
 800887a:	183b      	adds	r3, r7, r0
 800887c:	881a      	ldrh	r2, [r3, #0]
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	0023      	movs	r3, r4
 8008882:	f001 f809 	bl	8009898 <USB_WritePMA>
            ep->xfer_buff += len;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	695a      	ldr	r2, [r3, #20]
 800888a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800888c:	18d2      	adds	r2, r2, r3
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	6a1a      	ldr	r2, [r3, #32]
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	429a      	cmp	r2, r3
 800889c:	d906      	bls.n	80088ac <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	6a1a      	ldr	r2, [r3, #32]
 80088a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088a4:	1ad2      	subs	r2, r2, r3
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	621a      	str	r2, [r3, #32]
 80088aa:	e005      	b.n	80088b8 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	6a1b      	ldr	r3, [r3, #32]
 80088b0:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	2200      	movs	r2, #0
 80088b6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	785b      	ldrb	r3, [r3, #1]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d162      	bne.n	8008986 <USB_EPStartXfer+0x322>
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	00db      	lsls	r3, r3, #3
 80088c6:	4a4a      	ldr	r2, [pc, #296]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80088c8:	4694      	mov	ip, r2
 80088ca:	4463      	add	r3, ip
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	00db      	lsls	r3, r3, #3
 80088d4:	4946      	ldr	r1, [pc, #280]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80088d6:	468c      	mov	ip, r1
 80088d8:	4463      	add	r3, ip
 80088da:	0192      	lsls	r2, r2, #6
 80088dc:	0992      	lsrs	r2, r2, #6
 80088de:	601a      	str	r2, [r3, #0]
 80088e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80088e4:	d91e      	bls.n	8008924 <USB_EPStartXfer+0x2c0>
 80088e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088e8:	095b      	lsrs	r3, r3, #5
 80088ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088ee:	221f      	movs	r2, #31
 80088f0:	4013      	ands	r3, r2
 80088f2:	d102      	bne.n	80088fa <USB_EPStartXfer+0x296>
 80088f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088f6:	3b01      	subs	r3, #1
 80088f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	00db      	lsls	r3, r3, #3
 8008900:	4a3b      	ldr	r2, [pc, #236]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008902:	4694      	mov	ip, r2
 8008904:	4463      	add	r3, ip
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800890a:	069b      	lsls	r3, r3, #26
 800890c:	431a      	orrs	r2, r3
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	00db      	lsls	r3, r3, #3
 8008914:	4936      	ldr	r1, [pc, #216]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008916:	468c      	mov	ip, r1
 8008918:	4463      	add	r3, ip
 800891a:	2180      	movs	r1, #128	@ 0x80
 800891c:	0609      	lsls	r1, r1, #24
 800891e:	430a      	orrs	r2, r1
 8008920:	601a      	str	r2, [r3, #0]
 8008922:	e055      	b.n	80089d0 <USB_EPStartXfer+0x36c>
 8008924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008926:	2b00      	cmp	r3, #0
 8008928:	d111      	bne.n	800894e <USB_EPStartXfer+0x2ea>
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	00db      	lsls	r3, r3, #3
 8008930:	4a2f      	ldr	r2, [pc, #188]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008932:	4694      	mov	ip, r2
 8008934:	4463      	add	r3, ip
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	00db      	lsls	r3, r3, #3
 800893e:	492c      	ldr	r1, [pc, #176]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008940:	468c      	mov	ip, r1
 8008942:	4463      	add	r3, ip
 8008944:	2180      	movs	r1, #128	@ 0x80
 8008946:	0609      	lsls	r1, r1, #24
 8008948:	430a      	orrs	r2, r1
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	e040      	b.n	80089d0 <USB_EPStartXfer+0x36c>
 800894e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008950:	085b      	lsrs	r3, r3, #1
 8008952:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008956:	2201      	movs	r2, #1
 8008958:	4013      	ands	r3, r2
 800895a:	d002      	beq.n	8008962 <USB_EPStartXfer+0x2fe>
 800895c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800895e:	3301      	adds	r3, #1
 8008960:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	00db      	lsls	r3, r3, #3
 8008968:	4a21      	ldr	r2, [pc, #132]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800896a:	4694      	mov	ip, r2
 800896c:	4463      	add	r3, ip
 800896e:	6819      	ldr	r1, [r3, #0]
 8008970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008972:	069a      	lsls	r2, r3, #26
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	00db      	lsls	r3, r3, #3
 800897a:	481d      	ldr	r0, [pc, #116]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 800897c:	4684      	mov	ip, r0
 800897e:	4463      	add	r3, ip
 8008980:	430a      	orrs	r2, r1
 8008982:	601a      	str	r2, [r3, #0]
 8008984:	e024      	b.n	80089d0 <USB_EPStartXfer+0x36c>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	785b      	ldrb	r3, [r3, #1]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d120      	bne.n	80089d0 <USB_EPStartXfer+0x36c>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	00db      	lsls	r3, r3, #3
 8008994:	4a16      	ldr	r2, [pc, #88]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 8008996:	4694      	mov	ip, r2
 8008998:	4463      	add	r3, ip
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	00db      	lsls	r3, r3, #3
 80089a2:	4913      	ldr	r1, [pc, #76]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80089a4:	468c      	mov	ip, r1
 80089a6:	4463      	add	r3, ip
 80089a8:	0412      	lsls	r2, r2, #16
 80089aa:	0c12      	lsrs	r2, r2, #16
 80089ac:	601a      	str	r2, [r3, #0]
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	00db      	lsls	r3, r3, #3
 80089b4:	4a0e      	ldr	r2, [pc, #56]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80089b6:	4694      	mov	ip, r2
 80089b8:	4463      	add	r3, ip
 80089ba:	6819      	ldr	r1, [r3, #0]
 80089bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089be:	041a      	lsls	r2, r3, #16
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	00db      	lsls	r3, r3, #3
 80089c6:	480a      	ldr	r0, [pc, #40]	@ (80089f0 <USB_EPStartXfer+0x38c>)
 80089c8:	4684      	mov	ip, r0
 80089ca:	4463      	add	r3, ip
 80089cc:	430a      	orrs	r2, r1
 80089ce:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80089d0:	201a      	movs	r0, #26
 80089d2:	183b      	adds	r3, r7, r0
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	8912      	ldrh	r2, [r2, #8]
 80089d8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	6959      	ldr	r1, [r3, #20]
 80089de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089e0:	b29c      	uxth	r4, r3
 80089e2:	183b      	adds	r3, r7, r0
 80089e4:	881a      	ldrh	r2, [r3, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	0023      	movs	r3, r4
 80089ea:	f000 ff55 	bl	8009898 <USB_WritePMA>
 80089ee:	e2e8      	b.n	8008fc2 <USB_EPStartXfer+0x95e>
 80089f0:	40009800 	.word	0x40009800
 80089f4:	07ff8f8f 	.word	0x07ff8f8f
 80089f8:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	785b      	ldrb	r3, [r3, #1]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d162      	bne.n	8008aca <USB_EPStartXfer+0x466>
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	00db      	lsls	r3, r3, #3
 8008a0a:	4ac7      	ldr	r2, [pc, #796]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a0c:	4694      	mov	ip, r2
 8008a0e:	4463      	add	r3, ip
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	00db      	lsls	r3, r3, #3
 8008a18:	49c3      	ldr	r1, [pc, #780]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a1a:	468c      	mov	ip, r1
 8008a1c:	4463      	add	r3, ip
 8008a1e:	0192      	lsls	r2, r2, #6
 8008a20:	0992      	lsrs	r2, r2, #6
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a26:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a28:	d91e      	bls.n	8008a68 <USB_EPStartXfer+0x404>
 8008a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a2c:	095b      	lsrs	r3, r3, #5
 8008a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a32:	221f      	movs	r2, #31
 8008a34:	4013      	ands	r3, r2
 8008a36:	d102      	bne.n	8008a3e <USB_EPStartXfer+0x3da>
 8008a38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	00db      	lsls	r3, r3, #3
 8008a44:	4ab8      	ldr	r2, [pc, #736]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a46:	4694      	mov	ip, r2
 8008a48:	4463      	add	r3, ip
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a4e:	069b      	lsls	r3, r3, #26
 8008a50:	431a      	orrs	r2, r3
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	00db      	lsls	r3, r3, #3
 8008a58:	49b3      	ldr	r1, [pc, #716]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a5a:	468c      	mov	ip, r1
 8008a5c:	4463      	add	r3, ip
 8008a5e:	2180      	movs	r1, #128	@ 0x80
 8008a60:	0609      	lsls	r1, r1, #24
 8008a62:	430a      	orrs	r2, r1
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	e055      	b.n	8008b14 <USB_EPStartXfer+0x4b0>
 8008a68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d111      	bne.n	8008a92 <USB_EPStartXfer+0x42e>
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	781b      	ldrb	r3, [r3, #0]
 8008a72:	00db      	lsls	r3, r3, #3
 8008a74:	4aac      	ldr	r2, [pc, #688]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a76:	4694      	mov	ip, r2
 8008a78:	4463      	add	r3, ip
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	00db      	lsls	r3, r3, #3
 8008a82:	49a9      	ldr	r1, [pc, #676]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008a84:	468c      	mov	ip, r1
 8008a86:	4463      	add	r3, ip
 8008a88:	2180      	movs	r1, #128	@ 0x80
 8008a8a:	0609      	lsls	r1, r1, #24
 8008a8c:	430a      	orrs	r2, r1
 8008a8e:	601a      	str	r2, [r3, #0]
 8008a90:	e040      	b.n	8008b14 <USB_EPStartXfer+0x4b0>
 8008a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a94:	085b      	lsrs	r3, r3, #1
 8008a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	d002      	beq.n	8008aa6 <USB_EPStartXfer+0x442>
 8008aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	00db      	lsls	r3, r3, #3
 8008aac:	4a9e      	ldr	r2, [pc, #632]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008aae:	4694      	mov	ip, r2
 8008ab0:	4463      	add	r3, ip
 8008ab2:	6819      	ldr	r1, [r3, #0]
 8008ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ab6:	069a      	lsls	r2, r3, #26
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	489a      	ldr	r0, [pc, #616]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008ac0:	4684      	mov	ip, r0
 8008ac2:	4463      	add	r3, ip
 8008ac4:	430a      	orrs	r2, r1
 8008ac6:	601a      	str	r2, [r3, #0]
 8008ac8:	e024      	b.n	8008b14 <USB_EPStartXfer+0x4b0>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	785b      	ldrb	r3, [r3, #1]
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d120      	bne.n	8008b14 <USB_EPStartXfer+0x4b0>
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	4a93      	ldr	r2, [pc, #588]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008ada:	4694      	mov	ip, r2
 8008adc:	4463      	add	r3, ip
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	00db      	lsls	r3, r3, #3
 8008ae6:	4990      	ldr	r1, [pc, #576]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008ae8:	468c      	mov	ip, r1
 8008aea:	4463      	add	r3, ip
 8008aec:	0412      	lsls	r2, r2, #16
 8008aee:	0c12      	lsrs	r2, r2, #16
 8008af0:	601a      	str	r2, [r3, #0]
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	00db      	lsls	r3, r3, #3
 8008af8:	4a8b      	ldr	r2, [pc, #556]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008afa:	4694      	mov	ip, r2
 8008afc:	4463      	add	r3, ip
 8008afe:	6819      	ldr	r1, [r3, #0]
 8008b00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b02:	041a      	lsls	r2, r3, #16
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	4887      	ldr	r0, [pc, #540]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008b0c:	4684      	mov	ip, r0
 8008b0e:	4463      	add	r3, ip
 8008b10:	430a      	orrs	r2, r1
 8008b12:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008b14:	201a      	movs	r0, #26
 8008b16:	183b      	adds	r3, r7, r0
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	8912      	ldrh	r2, [r2, #8]
 8008b1c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	6959      	ldr	r1, [r3, #20]
 8008b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b24:	b29c      	uxth	r4, r3
 8008b26:	183b      	adds	r3, r7, r0
 8008b28:	881a      	ldrh	r2, [r3, #0]
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	0023      	movs	r3, r4
 8008b2e:	f000 feb3 	bl	8009898 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	695a      	ldr	r2, [r3, #20]
 8008b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b38:	18d2      	adds	r2, r2, r3
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	6a1a      	ldr	r2, [r3, #32]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d906      	bls.n	8008b58 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	6a1a      	ldr	r2, [r3, #32]
 8008b4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b50:	1ad2      	subs	r2, r2, r3
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	621a      	str	r2, [r3, #32]
 8008b56:	e005      	b.n	8008b64 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2200      	movs	r2, #0
 8008b62:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	785b      	ldrb	r3, [r3, #1]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d162      	bne.n	8008c32 <USB_EPStartXfer+0x5ce>
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	00db      	lsls	r3, r3, #3
 8008b72:	4a6d      	ldr	r2, [pc, #436]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008b74:	4694      	mov	ip, r2
 8008b76:	4463      	add	r3, ip
 8008b78:	685a      	ldr	r2, [r3, #4]
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	4969      	ldr	r1, [pc, #420]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008b82:	468c      	mov	ip, r1
 8008b84:	4463      	add	r3, ip
 8008b86:	0192      	lsls	r2, r2, #6
 8008b88:	0992      	lsrs	r2, r2, #6
 8008b8a:	605a      	str	r2, [r3, #4]
 8008b8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b8e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b90:	d91e      	bls.n	8008bd0 <USB_EPStartXfer+0x56c>
 8008b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b94:	095b      	lsrs	r3, r3, #5
 8008b96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b9a:	221f      	movs	r2, #31
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	d102      	bne.n	8008ba6 <USB_EPStartXfer+0x542>
 8008ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	00db      	lsls	r3, r3, #3
 8008bac:	4a5e      	ldr	r2, [pc, #376]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008bae:	4694      	mov	ip, r2
 8008bb0:	4463      	add	r3, ip
 8008bb2:	685a      	ldr	r2, [r3, #4]
 8008bb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bb6:	069b      	lsls	r3, r3, #26
 8008bb8:	431a      	orrs	r2, r3
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	4959      	ldr	r1, [pc, #356]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008bc2:	468c      	mov	ip, r1
 8008bc4:	4463      	add	r3, ip
 8008bc6:	2180      	movs	r1, #128	@ 0x80
 8008bc8:	0609      	lsls	r1, r1, #24
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	605a      	str	r2, [r3, #4]
 8008bce:	e055      	b.n	8008c7c <USB_EPStartXfer+0x618>
 8008bd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d111      	bne.n	8008bfa <USB_EPStartXfer+0x596>
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	00db      	lsls	r3, r3, #3
 8008bdc:	4a52      	ldr	r2, [pc, #328]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008bde:	4694      	mov	ip, r2
 8008be0:	4463      	add	r3, ip
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	00db      	lsls	r3, r3, #3
 8008bea:	494f      	ldr	r1, [pc, #316]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008bec:	468c      	mov	ip, r1
 8008bee:	4463      	add	r3, ip
 8008bf0:	2180      	movs	r1, #128	@ 0x80
 8008bf2:	0609      	lsls	r1, r1, #24
 8008bf4:	430a      	orrs	r2, r1
 8008bf6:	605a      	str	r2, [r3, #4]
 8008bf8:	e040      	b.n	8008c7c <USB_EPStartXfer+0x618>
 8008bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bfc:	085b      	lsrs	r3, r3, #1
 8008bfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c02:	2201      	movs	r2, #1
 8008c04:	4013      	ands	r3, r2
 8008c06:	d002      	beq.n	8008c0e <USB_EPStartXfer+0x5aa>
 8008c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	00db      	lsls	r3, r3, #3
 8008c14:	4a44      	ldr	r2, [pc, #272]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c16:	4694      	mov	ip, r2
 8008c18:	4463      	add	r3, ip
 8008c1a:	6859      	ldr	r1, [r3, #4]
 8008c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c1e:	069a      	lsls	r2, r3, #26
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	00db      	lsls	r3, r3, #3
 8008c26:	4840      	ldr	r0, [pc, #256]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c28:	4684      	mov	ip, r0
 8008c2a:	4463      	add	r3, ip
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	605a      	str	r2, [r3, #4]
 8008c30:	e024      	b.n	8008c7c <USB_EPStartXfer+0x618>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	785b      	ldrb	r3, [r3, #1]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d120      	bne.n	8008c7c <USB_EPStartXfer+0x618>
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	00db      	lsls	r3, r3, #3
 8008c40:	4a39      	ldr	r2, [pc, #228]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c42:	4694      	mov	ip, r2
 8008c44:	4463      	add	r3, ip
 8008c46:	685a      	ldr	r2, [r3, #4]
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	00db      	lsls	r3, r3, #3
 8008c4e:	4936      	ldr	r1, [pc, #216]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c50:	468c      	mov	ip, r1
 8008c52:	4463      	add	r3, ip
 8008c54:	0412      	lsls	r2, r2, #16
 8008c56:	0c12      	lsrs	r2, r2, #16
 8008c58:	605a      	str	r2, [r3, #4]
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	00db      	lsls	r3, r3, #3
 8008c60:	4a31      	ldr	r2, [pc, #196]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c62:	4694      	mov	ip, r2
 8008c64:	4463      	add	r3, ip
 8008c66:	6859      	ldr	r1, [r3, #4]
 8008c68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c6a:	041a      	lsls	r2, r3, #16
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	00db      	lsls	r3, r3, #3
 8008c72:	482d      	ldr	r0, [pc, #180]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008c74:	4684      	mov	ip, r0
 8008c76:	4463      	add	r3, ip
 8008c78:	430a      	orrs	r2, r1
 8008c7a:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008c7c:	201a      	movs	r0, #26
 8008c7e:	183b      	adds	r3, r7, r0
 8008c80:	683a      	ldr	r2, [r7, #0]
 8008c82:	8952      	ldrh	r2, [r2, #10]
 8008c84:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	6959      	ldr	r1, [r3, #20]
 8008c8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c8c:	b29c      	uxth	r4, r3
 8008c8e:	183b      	adds	r3, r7, r0
 8008c90:	881a      	ldrh	r2, [r3, #0]
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	0023      	movs	r3, r4
 8008c96:	f000 fdff 	bl	8009898 <USB_WritePMA>
 8008c9a:	e192      	b.n	8008fc2 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	18d3      	adds	r3, r2, r3
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a1f      	ldr	r2, [pc, #124]	@ (8008d2c <USB_EPStartXfer+0x6c8>)
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	617b      	str	r3, [r7, #20]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	18d3      	adds	r3, r2, r3
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	491b      	ldr	r1, [pc, #108]	@ (8008d30 <USB_EPStartXfer+0x6cc>)
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	00db      	lsls	r3, r3, #3
 8008ccc:	4a16      	ldr	r2, [pc, #88]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008cce:	4694      	mov	ip, r2
 8008cd0:	4463      	add	r3, ip
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	00db      	lsls	r3, r3, #3
 8008cda:	4913      	ldr	r1, [pc, #76]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008cdc:	468c      	mov	ip, r1
 8008cde:	4463      	add	r3, ip
 8008ce0:	0412      	lsls	r2, r2, #16
 8008ce2:	0c12      	lsrs	r2, r2, #16
 8008ce4:	601a      	str	r2, [r3, #0]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	00db      	lsls	r3, r3, #3
 8008cec:	4a0e      	ldr	r2, [pc, #56]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008cee:	4694      	mov	ip, r2
 8008cf0:	4463      	add	r3, ip
 8008cf2:	6819      	ldr	r1, [r3, #0]
 8008cf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cf6:	041a      	lsls	r2, r3, #16
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	00db      	lsls	r3, r3, #3
 8008cfe:	480a      	ldr	r0, [pc, #40]	@ (8008d28 <USB_EPStartXfer+0x6c4>)
 8008d00:	4684      	mov	ip, r0
 8008d02:	4463      	add	r3, ip
 8008d04:	430a      	orrs	r2, r1
 8008d06:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008d08:	201a      	movs	r0, #26
 8008d0a:	183b      	adds	r3, r7, r0
 8008d0c:	683a      	ldr	r2, [r7, #0]
 8008d0e:	8912      	ldrh	r2, [r2, #8]
 8008d10:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	6959      	ldr	r1, [r3, #20]
 8008d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d18:	b29c      	uxth	r4, r3
 8008d1a:	183b      	adds	r3, r7, r0
 8008d1c:	881a      	ldrh	r2, [r3, #0]
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	0023      	movs	r3, r4
 8008d22:	f000 fdb9 	bl	8009898 <USB_WritePMA>
 8008d26:	e14c      	b.n	8008fc2 <USB_EPStartXfer+0x95e>
 8008d28:	40009800 	.word	0x40009800
 8008d2c:	07ff8e8f 	.word	0x07ff8e8f
 8008d30:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	6a1a      	ldr	r2, [r3, #32]
 8008d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d3a:	1ad2      	subs	r2, r2, r3
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	18d3      	adds	r3, r2, r3
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2240      	movs	r2, #64	@ 0x40
 8008d4e:	4013      	ands	r3, r2
 8008d50:	d100      	bne.n	8008d54 <USB_EPStartXfer+0x6f0>
 8008d52:	e09b      	b.n	8008e8c <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	785b      	ldrb	r3, [r3, #1]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d162      	bne.n	8008e22 <USB_EPStartXfer+0x7be>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	00db      	lsls	r3, r3, #3
 8008d62:	4ad6      	ldr	r2, [pc, #856]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008d64:	4694      	mov	ip, r2
 8008d66:	4463      	add	r3, ip
 8008d68:	685a      	ldr	r2, [r3, #4]
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	49d2      	ldr	r1, [pc, #840]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008d72:	468c      	mov	ip, r1
 8008d74:	4463      	add	r3, ip
 8008d76:	0192      	lsls	r2, r2, #6
 8008d78:	0992      	lsrs	r2, r2, #6
 8008d7a:	605a      	str	r2, [r3, #4]
 8008d7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d80:	d91e      	bls.n	8008dc0 <USB_EPStartXfer+0x75c>
 8008d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d84:	095b      	lsrs	r3, r3, #5
 8008d86:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d8a:	221f      	movs	r2, #31
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	d102      	bne.n	8008d96 <USB_EPStartXfer+0x732>
 8008d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d92:	3b01      	subs	r3, #1
 8008d94:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	4ac7      	ldr	r2, [pc, #796]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008d9e:	4694      	mov	ip, r2
 8008da0:	4463      	add	r3, ip
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008da6:	069b      	lsls	r3, r3, #26
 8008da8:	431a      	orrs	r2, r3
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	00db      	lsls	r3, r3, #3
 8008db0:	49c2      	ldr	r1, [pc, #776]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008db2:	468c      	mov	ip, r1
 8008db4:	4463      	add	r3, ip
 8008db6:	2180      	movs	r1, #128	@ 0x80
 8008db8:	0609      	lsls	r1, r1, #24
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	605a      	str	r2, [r3, #4]
 8008dbe:	e055      	b.n	8008e6c <USB_EPStartXfer+0x808>
 8008dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d111      	bne.n	8008dea <USB_EPStartXfer+0x786>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	00db      	lsls	r3, r3, #3
 8008dcc:	4abb      	ldr	r2, [pc, #748]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008dce:	4694      	mov	ip, r2
 8008dd0:	4463      	add	r3, ip
 8008dd2:	685a      	ldr	r2, [r3, #4]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	00db      	lsls	r3, r3, #3
 8008dda:	49b8      	ldr	r1, [pc, #736]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008ddc:	468c      	mov	ip, r1
 8008dde:	4463      	add	r3, ip
 8008de0:	2180      	movs	r1, #128	@ 0x80
 8008de2:	0609      	lsls	r1, r1, #24
 8008de4:	430a      	orrs	r2, r1
 8008de6:	605a      	str	r2, [r3, #4]
 8008de8:	e040      	b.n	8008e6c <USB_EPStartXfer+0x808>
 8008dea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dec:	085b      	lsrs	r3, r3, #1
 8008dee:	643b      	str	r3, [r7, #64]	@ 0x40
 8008df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008df2:	2201      	movs	r2, #1
 8008df4:	4013      	ands	r3, r2
 8008df6:	d002      	beq.n	8008dfe <USB_EPStartXfer+0x79a>
 8008df8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	00db      	lsls	r3, r3, #3
 8008e04:	4aad      	ldr	r2, [pc, #692]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e06:	4694      	mov	ip, r2
 8008e08:	4463      	add	r3, ip
 8008e0a:	6859      	ldr	r1, [r3, #4]
 8008e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e0e:	069a      	lsls	r2, r3, #26
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	00db      	lsls	r3, r3, #3
 8008e16:	48a9      	ldr	r0, [pc, #676]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e18:	4684      	mov	ip, r0
 8008e1a:	4463      	add	r3, ip
 8008e1c:	430a      	orrs	r2, r1
 8008e1e:	605a      	str	r2, [r3, #4]
 8008e20:	e024      	b.n	8008e6c <USB_EPStartXfer+0x808>
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	785b      	ldrb	r3, [r3, #1]
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d120      	bne.n	8008e6c <USB_EPStartXfer+0x808>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	4aa2      	ldr	r2, [pc, #648]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e32:	4694      	mov	ip, r2
 8008e34:	4463      	add	r3, ip
 8008e36:	685a      	ldr	r2, [r3, #4]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	00db      	lsls	r3, r3, #3
 8008e3e:	499f      	ldr	r1, [pc, #636]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e40:	468c      	mov	ip, r1
 8008e42:	4463      	add	r3, ip
 8008e44:	0412      	lsls	r2, r2, #16
 8008e46:	0c12      	lsrs	r2, r2, #16
 8008e48:	605a      	str	r2, [r3, #4]
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	781b      	ldrb	r3, [r3, #0]
 8008e4e:	00db      	lsls	r3, r3, #3
 8008e50:	4a9a      	ldr	r2, [pc, #616]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e52:	4694      	mov	ip, r2
 8008e54:	4463      	add	r3, ip
 8008e56:	6859      	ldr	r1, [r3, #4]
 8008e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e5a:	041a      	lsls	r2, r3, #16
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	00db      	lsls	r3, r3, #3
 8008e62:	4896      	ldr	r0, [pc, #600]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e64:	4684      	mov	ip, r0
 8008e66:	4463      	add	r3, ip
 8008e68:	430a      	orrs	r2, r1
 8008e6a:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8008e6c:	201a      	movs	r0, #26
 8008e6e:	183b      	adds	r3, r7, r0
 8008e70:	683a      	ldr	r2, [r7, #0]
 8008e72:	8952      	ldrh	r2, [r2, #10]
 8008e74:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	6959      	ldr	r1, [r3, #20]
 8008e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e7c:	b29c      	uxth	r4, r3
 8008e7e:	183b      	adds	r3, r7, r0
 8008e80:	881a      	ldrh	r2, [r3, #0]
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	0023      	movs	r3, r4
 8008e86:	f000 fd07 	bl	8009898 <USB_WritePMA>
 8008e8a:	e09a      	b.n	8008fc2 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	785b      	ldrb	r3, [r3, #1]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d162      	bne.n	8008f5a <USB_EPStartXfer+0x8f6>
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	00db      	lsls	r3, r3, #3
 8008e9a:	4a88      	ldr	r2, [pc, #544]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008e9c:	4694      	mov	ip, r2
 8008e9e:	4463      	add	r3, ip
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	00db      	lsls	r3, r3, #3
 8008ea8:	4984      	ldr	r1, [pc, #528]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008eaa:	468c      	mov	ip, r1
 8008eac:	4463      	add	r3, ip
 8008eae:	0192      	lsls	r2, r2, #6
 8008eb0:	0992      	lsrs	r2, r2, #6
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008eb6:	2b3e      	cmp	r3, #62	@ 0x3e
 8008eb8:	d91e      	bls.n	8008ef8 <USB_EPStartXfer+0x894>
 8008eba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ebc:	095b      	lsrs	r3, r3, #5
 8008ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ec2:	221f      	movs	r2, #31
 8008ec4:	4013      	ands	r3, r2
 8008ec6:	d102      	bne.n	8008ece <USB_EPStartXfer+0x86a>
 8008ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	00db      	lsls	r3, r3, #3
 8008ed4:	4a79      	ldr	r2, [pc, #484]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008ed6:	4694      	mov	ip, r2
 8008ed8:	4463      	add	r3, ip
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ede:	069b      	lsls	r3, r3, #26
 8008ee0:	431a      	orrs	r2, r3
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	00db      	lsls	r3, r3, #3
 8008ee8:	4974      	ldr	r1, [pc, #464]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008eea:	468c      	mov	ip, r1
 8008eec:	4463      	add	r3, ip
 8008eee:	2180      	movs	r1, #128	@ 0x80
 8008ef0:	0609      	lsls	r1, r1, #24
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	601a      	str	r2, [r3, #0]
 8008ef6:	e055      	b.n	8008fa4 <USB_EPStartXfer+0x940>
 8008ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d111      	bne.n	8008f22 <USB_EPStartXfer+0x8be>
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	00db      	lsls	r3, r3, #3
 8008f04:	4a6d      	ldr	r2, [pc, #436]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f06:	4694      	mov	ip, r2
 8008f08:	4463      	add	r3, ip
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	00db      	lsls	r3, r3, #3
 8008f12:	496a      	ldr	r1, [pc, #424]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f14:	468c      	mov	ip, r1
 8008f16:	4463      	add	r3, ip
 8008f18:	2180      	movs	r1, #128	@ 0x80
 8008f1a:	0609      	lsls	r1, r1, #24
 8008f1c:	430a      	orrs	r2, r1
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	e040      	b.n	8008fa4 <USB_EPStartXfer+0x940>
 8008f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f24:	085b      	lsrs	r3, r3, #1
 8008f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	d002      	beq.n	8008f36 <USB_EPStartXfer+0x8d2>
 8008f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f32:	3301      	adds	r3, #1
 8008f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	00db      	lsls	r3, r3, #3
 8008f3c:	4a5f      	ldr	r2, [pc, #380]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f3e:	4694      	mov	ip, r2
 8008f40:	4463      	add	r3, ip
 8008f42:	6819      	ldr	r1, [r3, #0]
 8008f44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f46:	069a      	lsls	r2, r3, #26
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	00db      	lsls	r3, r3, #3
 8008f4e:	485b      	ldr	r0, [pc, #364]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f50:	4684      	mov	ip, r0
 8008f52:	4463      	add	r3, ip
 8008f54:	430a      	orrs	r2, r1
 8008f56:	601a      	str	r2, [r3, #0]
 8008f58:	e024      	b.n	8008fa4 <USB_EPStartXfer+0x940>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	785b      	ldrb	r3, [r3, #1]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d120      	bne.n	8008fa4 <USB_EPStartXfer+0x940>
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	00db      	lsls	r3, r3, #3
 8008f68:	4a54      	ldr	r2, [pc, #336]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f6a:	4694      	mov	ip, r2
 8008f6c:	4463      	add	r3, ip
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	00db      	lsls	r3, r3, #3
 8008f76:	4951      	ldr	r1, [pc, #324]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f78:	468c      	mov	ip, r1
 8008f7a:	4463      	add	r3, ip
 8008f7c:	0412      	lsls	r2, r2, #16
 8008f7e:	0c12      	lsrs	r2, r2, #16
 8008f80:	601a      	str	r2, [r3, #0]
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	00db      	lsls	r3, r3, #3
 8008f88:	4a4c      	ldr	r2, [pc, #304]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f8a:	4694      	mov	ip, r2
 8008f8c:	4463      	add	r3, ip
 8008f8e:	6819      	ldr	r1, [r3, #0]
 8008f90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f92:	041a      	lsls	r2, r3, #16
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	00db      	lsls	r3, r3, #3
 8008f9a:	4848      	ldr	r0, [pc, #288]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8008f9c:	4684      	mov	ip, r0
 8008f9e:	4463      	add	r3, ip
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008fa4:	201a      	movs	r0, #26
 8008fa6:	183b      	adds	r3, r7, r0
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	8912      	ldrh	r2, [r2, #8]
 8008fac:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	6959      	ldr	r1, [r3, #20]
 8008fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fb4:	b29c      	uxth	r4, r3
 8008fb6:	183b      	adds	r3, r7, r0
 8008fb8:	881a      	ldrh	r2, [r3, #0]
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	0023      	movs	r3, r4
 8008fbe:	f000 fc6b 	bl	8009898 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	18d3      	adds	r3, r2, r3
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a3c      	ldr	r2, [pc, #240]	@ (80090c0 <USB_EPStartXfer+0xa5c>)
 8008fd0:	4013      	ands	r3, r2
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2210      	movs	r2, #16
 8008fd8:	4053      	eors	r3, r2
 8008fda:	60fb      	str	r3, [r7, #12]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	4053      	eors	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	18d3      	adds	r3, r2, r3
 8008fee:	68fa      	ldr	r2, [r7, #12]
 8008ff0:	4934      	ldr	r1, [pc, #208]	@ (80090c4 <USB_EPStartXfer+0xa60>)
 8008ff2:	430a      	orrs	r2, r1
 8008ff4:	601a      	str	r2, [r3, #0]
 8008ff6:	e340      	b.n	800967a <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	7b1b      	ldrb	r3, [r3, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d000      	beq.n	8009002 <USB_EPStartXfer+0x99e>
 8009000:	e07e      	b.n	8009100 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	699a      	ldr	r2, [r3, #24]
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	691b      	ldr	r3, [r3, #16]
 800900a:	429a      	cmp	r2, r3
 800900c:	d909      	bls.n	8009022 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	699a      	ldr	r2, [r3, #24]
 8009018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800901a:	1ad2      	subs	r2, r2, r3
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	619a      	str	r2, [r3, #24]
 8009020:	e005      	b.n	800902e <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	2200      	movs	r2, #0
 800902c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	00db      	lsls	r3, r3, #3
 8009034:	4a21      	ldr	r2, [pc, #132]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8009036:	4694      	mov	ip, r2
 8009038:	4463      	add	r3, ip
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	00db      	lsls	r3, r3, #3
 8009042:	491e      	ldr	r1, [pc, #120]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8009044:	468c      	mov	ip, r1
 8009046:	4463      	add	r3, ip
 8009048:	0192      	lsls	r2, r2, #6
 800904a:	0992      	lsrs	r2, r2, #6
 800904c:	605a      	str	r2, [r3, #4]
 800904e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009050:	2b3e      	cmp	r3, #62	@ 0x3e
 8009052:	d91e      	bls.n	8009092 <USB_EPStartXfer+0xa2e>
 8009054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009056:	095b      	lsrs	r3, r3, #5
 8009058:	63bb      	str	r3, [r7, #56]	@ 0x38
 800905a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800905c:	221f      	movs	r2, #31
 800905e:	4013      	ands	r3, r2
 8009060:	d102      	bne.n	8009068 <USB_EPStartXfer+0xa04>
 8009062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009064:	3b01      	subs	r3, #1
 8009066:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	00db      	lsls	r3, r3, #3
 800906e:	4a13      	ldr	r2, [pc, #76]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8009070:	4694      	mov	ip, r2
 8009072:	4463      	add	r3, ip
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009078:	069b      	lsls	r3, r3, #26
 800907a:	431a      	orrs	r2, r3
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	00db      	lsls	r3, r3, #3
 8009082:	490e      	ldr	r1, [pc, #56]	@ (80090bc <USB_EPStartXfer+0xa58>)
 8009084:	468c      	mov	ip, r1
 8009086:	4463      	add	r3, ip
 8009088:	2180      	movs	r1, #128	@ 0x80
 800908a:	0609      	lsls	r1, r1, #24
 800908c:	430a      	orrs	r2, r1
 800908e:	605a      	str	r2, [r3, #4]
 8009090:	e2d7      	b.n	8009642 <USB_EPStartXfer+0xfde>
 8009092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009094:	2b00      	cmp	r3, #0
 8009096:	d117      	bne.n	80090c8 <USB_EPStartXfer+0xa64>
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	00db      	lsls	r3, r3, #3
 800909e:	4a07      	ldr	r2, [pc, #28]	@ (80090bc <USB_EPStartXfer+0xa58>)
 80090a0:	4694      	mov	ip, r2
 80090a2:	4463      	add	r3, ip
 80090a4:	685a      	ldr	r2, [r3, #4]
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	4903      	ldr	r1, [pc, #12]	@ (80090bc <USB_EPStartXfer+0xa58>)
 80090ae:	468c      	mov	ip, r1
 80090b0:	4463      	add	r3, ip
 80090b2:	2180      	movs	r1, #128	@ 0x80
 80090b4:	0609      	lsls	r1, r1, #24
 80090b6:	430a      	orrs	r2, r1
 80090b8:	605a      	str	r2, [r3, #4]
 80090ba:	e2c2      	b.n	8009642 <USB_EPStartXfer+0xfde>
 80090bc:	40009800 	.word	0x40009800
 80090c0:	07ff8fbf 	.word	0x07ff8fbf
 80090c4:	00008080 	.word	0x00008080
 80090c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090ca:	085b      	lsrs	r3, r3, #1
 80090cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090d0:	2201      	movs	r2, #1
 80090d2:	4013      	ands	r3, r2
 80090d4:	d002      	beq.n	80090dc <USB_EPStartXfer+0xa78>
 80090d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d8:	3301      	adds	r3, #1
 80090da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	00db      	lsls	r3, r3, #3
 80090e2:	4ac4      	ldr	r2, [pc, #784]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80090e4:	4694      	mov	ip, r2
 80090e6:	4463      	add	r3, ip
 80090e8:	6859      	ldr	r1, [r3, #4]
 80090ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ec:	069a      	lsls	r2, r3, #26
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	00db      	lsls	r3, r3, #3
 80090f4:	48bf      	ldr	r0, [pc, #764]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80090f6:	4684      	mov	ip, r0
 80090f8:	4463      	add	r3, ip
 80090fa:	430a      	orrs	r2, r1
 80090fc:	605a      	str	r2, [r3, #4]
 80090fe:	e2a0      	b.n	8009642 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	78db      	ldrb	r3, [r3, #3]
 8009104:	2b02      	cmp	r3, #2
 8009106:	d000      	beq.n	800910a <USB_EPStartXfer+0xaa6>
 8009108:	e15f      	b.n	80093ca <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d168      	bne.n	80091e4 <USB_EPStartXfer+0xb80>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	00db      	lsls	r3, r3, #3
 8009118:	4ab6      	ldr	r2, [pc, #728]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800911a:	4694      	mov	ip, r2
 800911c:	4463      	add	r3, ip
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	49b3      	ldr	r1, [pc, #716]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009128:	468c      	mov	ip, r1
 800912a:	4463      	add	r3, ip
 800912c:	0192      	lsls	r2, r2, #6
 800912e:	0992      	lsrs	r2, r2, #6
 8009130:	601a      	str	r2, [r3, #0]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	691b      	ldr	r3, [r3, #16]
 8009136:	2b3e      	cmp	r3, #62	@ 0x3e
 8009138:	d920      	bls.n	800917c <USB_EPStartXfer+0xb18>
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	095b      	lsrs	r3, r3, #5
 8009140:	637b      	str	r3, [r7, #52]	@ 0x34
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	691b      	ldr	r3, [r3, #16]
 8009146:	221f      	movs	r2, #31
 8009148:	4013      	ands	r3, r2
 800914a:	d102      	bne.n	8009152 <USB_EPStartXfer+0xaee>
 800914c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800914e:	3b01      	subs	r3, #1
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	4aa6      	ldr	r2, [pc, #664]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800915a:	4694      	mov	ip, r2
 800915c:	4463      	add	r3, ip
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009162:	069b      	lsls	r3, r3, #26
 8009164:	431a      	orrs	r2, r3
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	00db      	lsls	r3, r3, #3
 800916c:	49a1      	ldr	r1, [pc, #644]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800916e:	468c      	mov	ip, r1
 8009170:	4463      	add	r3, ip
 8009172:	2180      	movs	r1, #128	@ 0x80
 8009174:	0609      	lsls	r1, r1, #24
 8009176:	430a      	orrs	r2, r1
 8009178:	601a      	str	r2, [r3, #0]
 800917a:	e059      	b.n	8009230 <USB_EPStartXfer+0xbcc>
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d111      	bne.n	80091a8 <USB_EPStartXfer+0xb44>
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	00db      	lsls	r3, r3, #3
 800918a:	4a9a      	ldr	r2, [pc, #616]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800918c:	4694      	mov	ip, r2
 800918e:	4463      	add	r3, ip
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	00db      	lsls	r3, r3, #3
 8009198:	4996      	ldr	r1, [pc, #600]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800919a:	468c      	mov	ip, r1
 800919c:	4463      	add	r3, ip
 800919e:	2180      	movs	r1, #128	@ 0x80
 80091a0:	0609      	lsls	r1, r1, #24
 80091a2:	430a      	orrs	r2, r1
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	e043      	b.n	8009230 <USB_EPStartXfer+0xbcc>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	085b      	lsrs	r3, r3, #1
 80091ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	2201      	movs	r2, #1
 80091b6:	4013      	ands	r3, r2
 80091b8:	d002      	beq.n	80091c0 <USB_EPStartXfer+0xb5c>
 80091ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091bc:	3301      	adds	r3, #1
 80091be:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	00db      	lsls	r3, r3, #3
 80091c6:	4a8b      	ldr	r2, [pc, #556]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80091c8:	4694      	mov	ip, r2
 80091ca:	4463      	add	r3, ip
 80091cc:	6819      	ldr	r1, [r3, #0]
 80091ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d0:	069a      	lsls	r2, r3, #26
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	00db      	lsls	r3, r3, #3
 80091d8:	4886      	ldr	r0, [pc, #536]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80091da:	4684      	mov	ip, r0
 80091dc:	4463      	add	r3, ip
 80091de:	430a      	orrs	r2, r1
 80091e0:	601a      	str	r2, [r3, #0]
 80091e2:	e025      	b.n	8009230 <USB_EPStartXfer+0xbcc>
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	785b      	ldrb	r3, [r3, #1]
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d121      	bne.n	8009230 <USB_EPStartXfer+0xbcc>
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	00db      	lsls	r3, r3, #3
 80091f2:	4a80      	ldr	r2, [pc, #512]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80091f4:	4694      	mov	ip, r2
 80091f6:	4463      	add	r3, ip
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	00db      	lsls	r3, r3, #3
 8009200:	497c      	ldr	r1, [pc, #496]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009202:	468c      	mov	ip, r1
 8009204:	4463      	add	r3, ip
 8009206:	0412      	lsls	r2, r2, #16
 8009208:	0c12      	lsrs	r2, r2, #16
 800920a:	601a      	str	r2, [r3, #0]
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	00db      	lsls	r3, r3, #3
 8009212:	4a78      	ldr	r2, [pc, #480]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009214:	4694      	mov	ip, r2
 8009216:	4463      	add	r3, ip
 8009218:	6819      	ldr	r1, [r3, #0]
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	041a      	lsls	r2, r3, #16
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	00db      	lsls	r3, r3, #3
 8009226:	4873      	ldr	r0, [pc, #460]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009228:	4684      	mov	ip, r0
 800922a:	4463      	add	r3, ip
 800922c:	430a      	orrs	r2, r1
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	785b      	ldrb	r3, [r3, #1]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d168      	bne.n	800930a <USB_EPStartXfer+0xca6>
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	00db      	lsls	r3, r3, #3
 800923e:	4a6d      	ldr	r2, [pc, #436]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009240:	4694      	mov	ip, r2
 8009242:	4463      	add	r3, ip
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	00db      	lsls	r3, r3, #3
 800924c:	4969      	ldr	r1, [pc, #420]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800924e:	468c      	mov	ip, r1
 8009250:	4463      	add	r3, ip
 8009252:	0192      	lsls	r2, r2, #6
 8009254:	0992      	lsrs	r2, r2, #6
 8009256:	605a      	str	r2, [r3, #4]
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	2b3e      	cmp	r3, #62	@ 0x3e
 800925e:	d920      	bls.n	80092a2 <USB_EPStartXfer+0xc3e>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	691b      	ldr	r3, [r3, #16]
 8009264:	095b      	lsrs	r3, r3, #5
 8009266:	633b      	str	r3, [r7, #48]	@ 0x30
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	221f      	movs	r2, #31
 800926e:	4013      	ands	r3, r2
 8009270:	d102      	bne.n	8009278 <USB_EPStartXfer+0xc14>
 8009272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009274:	3b01      	subs	r3, #1
 8009276:	633b      	str	r3, [r7, #48]	@ 0x30
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	00db      	lsls	r3, r3, #3
 800927e:	4a5d      	ldr	r2, [pc, #372]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009280:	4694      	mov	ip, r2
 8009282:	4463      	add	r3, ip
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009288:	069b      	lsls	r3, r3, #26
 800928a:	431a      	orrs	r2, r3
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	00db      	lsls	r3, r3, #3
 8009292:	4958      	ldr	r1, [pc, #352]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009294:	468c      	mov	ip, r1
 8009296:	4463      	add	r3, ip
 8009298:	2180      	movs	r1, #128	@ 0x80
 800929a:	0609      	lsls	r1, r1, #24
 800929c:	430a      	orrs	r2, r1
 800929e:	605a      	str	r2, [r3, #4]
 80092a0:	e059      	b.n	8009356 <USB_EPStartXfer+0xcf2>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d111      	bne.n	80092ce <USB_EPStartXfer+0xc6a>
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	00db      	lsls	r3, r3, #3
 80092b0:	4a50      	ldr	r2, [pc, #320]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80092b2:	4694      	mov	ip, r2
 80092b4:	4463      	add	r3, ip
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	494d      	ldr	r1, [pc, #308]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80092c0:	468c      	mov	ip, r1
 80092c2:	4463      	add	r3, ip
 80092c4:	2180      	movs	r1, #128	@ 0x80
 80092c6:	0609      	lsls	r1, r1, #24
 80092c8:	430a      	orrs	r2, r1
 80092ca:	605a      	str	r2, [r3, #4]
 80092cc:	e043      	b.n	8009356 <USB_EPStartXfer+0xcf2>
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	085b      	lsrs	r3, r3, #1
 80092d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	691b      	ldr	r3, [r3, #16]
 80092da:	2201      	movs	r2, #1
 80092dc:	4013      	ands	r3, r2
 80092de:	d002      	beq.n	80092e6 <USB_EPStartXfer+0xc82>
 80092e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e2:	3301      	adds	r3, #1
 80092e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	00db      	lsls	r3, r3, #3
 80092ec:	4a41      	ldr	r2, [pc, #260]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 80092ee:	4694      	mov	ip, r2
 80092f0:	4463      	add	r3, ip
 80092f2:	6859      	ldr	r1, [r3, #4]
 80092f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f6:	069a      	lsls	r2, r3, #26
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	00db      	lsls	r3, r3, #3
 80092fe:	483d      	ldr	r0, [pc, #244]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009300:	4684      	mov	ip, r0
 8009302:	4463      	add	r3, ip
 8009304:	430a      	orrs	r2, r1
 8009306:	605a      	str	r2, [r3, #4]
 8009308:	e025      	b.n	8009356 <USB_EPStartXfer+0xcf2>
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	785b      	ldrb	r3, [r3, #1]
 800930e:	2b01      	cmp	r3, #1
 8009310:	d121      	bne.n	8009356 <USB_EPStartXfer+0xcf2>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	4a36      	ldr	r2, [pc, #216]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800931a:	4694      	mov	ip, r2
 800931c:	4463      	add	r3, ip
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	00db      	lsls	r3, r3, #3
 8009326:	4933      	ldr	r1, [pc, #204]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 8009328:	468c      	mov	ip, r1
 800932a:	4463      	add	r3, ip
 800932c:	0412      	lsls	r2, r2, #16
 800932e:	0c12      	lsrs	r2, r2, #16
 8009330:	605a      	str	r2, [r3, #4]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	00db      	lsls	r3, r3, #3
 8009338:	4a2e      	ldr	r2, [pc, #184]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800933a:	4694      	mov	ip, r2
 800933c:	4463      	add	r3, ip
 800933e:	6859      	ldr	r1, [r3, #4]
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	691b      	ldr	r3, [r3, #16]
 8009344:	041a      	lsls	r2, r3, #16
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	00db      	lsls	r3, r3, #3
 800934c:	4829      	ldr	r0, [pc, #164]	@ (80093f4 <USB_EPStartXfer+0xd90>)
 800934e:	4684      	mov	ip, r0
 8009350:	4463      	add	r3, ip
 8009352:	430a      	orrs	r2, r1
 8009354:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	69db      	ldr	r3, [r3, #28]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d100      	bne.n	8009360 <USB_EPStartXfer+0xcfc>
 800935e:	e170      	b.n	8009642 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	18d3      	adds	r3, r2, r3
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	2126      	movs	r1, #38	@ 0x26
 800936e:	187b      	adds	r3, r7, r1
 8009370:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009372:	187b      	adds	r3, r7, r1
 8009374:	881a      	ldrh	r2, [r3, #0]
 8009376:	2380      	movs	r3, #128	@ 0x80
 8009378:	01db      	lsls	r3, r3, #7
 800937a:	4013      	ands	r3, r2
 800937c:	d004      	beq.n	8009388 <USB_EPStartXfer+0xd24>
 800937e:	187b      	adds	r3, r7, r1
 8009380:	881b      	ldrh	r3, [r3, #0]
 8009382:	2240      	movs	r2, #64	@ 0x40
 8009384:	4013      	ands	r3, r2
 8009386:	d10d      	bne.n	80093a4 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009388:	2126      	movs	r1, #38	@ 0x26
 800938a:	187b      	adds	r3, r7, r1
 800938c:	881a      	ldrh	r2, [r3, #0]
 800938e:	2380      	movs	r3, #128	@ 0x80
 8009390:	01db      	lsls	r3, r3, #7
 8009392:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009394:	d000      	beq.n	8009398 <USB_EPStartXfer+0xd34>
 8009396:	e154      	b.n	8009642 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009398:	187b      	adds	r3, r7, r1
 800939a:	881b      	ldrh	r3, [r3, #0]
 800939c:	2240      	movs	r2, #64	@ 0x40
 800939e:	4013      	ands	r3, r2
 80093a0:	d000      	beq.n	80093a4 <USB_EPStartXfer+0xd40>
 80093a2:	e14e      	b.n	8009642 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	18d3      	adds	r3, r2, r3
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a11      	ldr	r2, [pc, #68]	@ (80093f8 <USB_EPStartXfer+0xd94>)
 80093b2:	4013      	ands	r3, r2
 80093b4:	623b      	str	r3, [r7, #32]
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	18d3      	adds	r3, r2, r3
 80093c0:	6a3a      	ldr	r2, [r7, #32]
 80093c2:	490e      	ldr	r1, [pc, #56]	@ (80093fc <USB_EPStartXfer+0xd98>)
 80093c4:	430a      	orrs	r2, r1
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	e13b      	b.n	8009642 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	78db      	ldrb	r3, [r3, #3]
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d000      	beq.n	80093d4 <USB_EPStartXfer+0xd70>
 80093d2:	e134      	b.n	800963e <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	699a      	ldr	r2, [r3, #24]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d90f      	bls.n	8009400 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	699a      	ldr	r2, [r3, #24]
 80093ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093ec:	1ad2      	subs	r2, r2, r3
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	619a      	str	r2, [r3, #24]
 80093f2:	e00b      	b.n	800940c <USB_EPStartXfer+0xda8>
 80093f4:	40009800 	.word	0x40009800
 80093f8:	07ff8f8f 	.word	0x07ff8f8f
 80093fc:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	699b      	ldr	r3, [r3, #24]
 8009404:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	2200      	movs	r2, #0
 800940a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	785b      	ldrb	r3, [r3, #1]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d162      	bne.n	80094da <USB_EPStartXfer+0xe76>
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	00db      	lsls	r3, r3, #3
 800941a:	4a9a      	ldr	r2, [pc, #616]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800941c:	4694      	mov	ip, r2
 800941e:	4463      	add	r3, ip
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	4996      	ldr	r1, [pc, #600]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800942a:	468c      	mov	ip, r1
 800942c:	4463      	add	r3, ip
 800942e:	0192      	lsls	r2, r2, #6
 8009430:	0992      	lsrs	r2, r2, #6
 8009432:	601a      	str	r2, [r3, #0]
 8009434:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009436:	2b3e      	cmp	r3, #62	@ 0x3e
 8009438:	d91e      	bls.n	8009478 <USB_EPStartXfer+0xe14>
 800943a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800943c:	095b      	lsrs	r3, r3, #5
 800943e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009440:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009442:	221f      	movs	r2, #31
 8009444:	4013      	ands	r3, r2
 8009446:	d102      	bne.n	800944e <USB_EPStartXfer+0xdea>
 8009448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800944a:	3b01      	subs	r3, #1
 800944c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	00db      	lsls	r3, r3, #3
 8009454:	4a8b      	ldr	r2, [pc, #556]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009456:	4694      	mov	ip, r2
 8009458:	4463      	add	r3, ip
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800945e:	069b      	lsls	r3, r3, #26
 8009460:	431a      	orrs	r2, r3
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	00db      	lsls	r3, r3, #3
 8009468:	4986      	ldr	r1, [pc, #536]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800946a:	468c      	mov	ip, r1
 800946c:	4463      	add	r3, ip
 800946e:	2180      	movs	r1, #128	@ 0x80
 8009470:	0609      	lsls	r1, r1, #24
 8009472:	430a      	orrs	r2, r1
 8009474:	601a      	str	r2, [r3, #0]
 8009476:	e055      	b.n	8009524 <USB_EPStartXfer+0xec0>
 8009478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800947a:	2b00      	cmp	r3, #0
 800947c:	d111      	bne.n	80094a2 <USB_EPStartXfer+0xe3e>
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	00db      	lsls	r3, r3, #3
 8009484:	4a7f      	ldr	r2, [pc, #508]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009486:	4694      	mov	ip, r2
 8009488:	4463      	add	r3, ip
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	00db      	lsls	r3, r3, #3
 8009492:	497c      	ldr	r1, [pc, #496]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009494:	468c      	mov	ip, r1
 8009496:	4463      	add	r3, ip
 8009498:	2180      	movs	r1, #128	@ 0x80
 800949a:	0609      	lsls	r1, r1, #24
 800949c:	430a      	orrs	r2, r1
 800949e:	601a      	str	r2, [r3, #0]
 80094a0:	e040      	b.n	8009524 <USB_EPStartXfer+0xec0>
 80094a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094a4:	085b      	lsrs	r3, r3, #1
 80094a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094aa:	2201      	movs	r2, #1
 80094ac:	4013      	ands	r3, r2
 80094ae:	d002      	beq.n	80094b6 <USB_EPStartXfer+0xe52>
 80094b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b2:	3301      	adds	r3, #1
 80094b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	00db      	lsls	r3, r3, #3
 80094bc:	4a71      	ldr	r2, [pc, #452]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80094be:	4694      	mov	ip, r2
 80094c0:	4463      	add	r3, ip
 80094c2:	6819      	ldr	r1, [r3, #0]
 80094c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c6:	069a      	lsls	r2, r3, #26
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	00db      	lsls	r3, r3, #3
 80094ce:	486d      	ldr	r0, [pc, #436]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80094d0:	4684      	mov	ip, r0
 80094d2:	4463      	add	r3, ip
 80094d4:	430a      	orrs	r2, r1
 80094d6:	601a      	str	r2, [r3, #0]
 80094d8:	e024      	b.n	8009524 <USB_EPStartXfer+0xec0>
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	785b      	ldrb	r3, [r3, #1]
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d120      	bne.n	8009524 <USB_EPStartXfer+0xec0>
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	00db      	lsls	r3, r3, #3
 80094e8:	4a66      	ldr	r2, [pc, #408]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80094ea:	4694      	mov	ip, r2
 80094ec:	4463      	add	r3, ip
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	00db      	lsls	r3, r3, #3
 80094f6:	4963      	ldr	r1, [pc, #396]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80094f8:	468c      	mov	ip, r1
 80094fa:	4463      	add	r3, ip
 80094fc:	0412      	lsls	r2, r2, #16
 80094fe:	0c12      	lsrs	r2, r2, #16
 8009500:	601a      	str	r2, [r3, #0]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	00db      	lsls	r3, r3, #3
 8009508:	4a5e      	ldr	r2, [pc, #376]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800950a:	4694      	mov	ip, r2
 800950c:	4463      	add	r3, ip
 800950e:	6819      	ldr	r1, [r3, #0]
 8009510:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009512:	041a      	lsls	r2, r3, #16
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	00db      	lsls	r3, r3, #3
 800951a:	485a      	ldr	r0, [pc, #360]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800951c:	4684      	mov	ip, r0
 800951e:	4463      	add	r3, ip
 8009520:	430a      	orrs	r2, r1
 8009522:	601a      	str	r2, [r3, #0]
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	785b      	ldrb	r3, [r3, #1]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d162      	bne.n	80095f2 <USB_EPStartXfer+0xf8e>
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	00db      	lsls	r3, r3, #3
 8009532:	4a54      	ldr	r2, [pc, #336]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009534:	4694      	mov	ip, r2
 8009536:	4463      	add	r3, ip
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	00db      	lsls	r3, r3, #3
 8009540:	4950      	ldr	r1, [pc, #320]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009542:	468c      	mov	ip, r1
 8009544:	4463      	add	r3, ip
 8009546:	0192      	lsls	r2, r2, #6
 8009548:	0992      	lsrs	r2, r2, #6
 800954a:	605a      	str	r2, [r3, #4]
 800954c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800954e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009550:	d91e      	bls.n	8009590 <USB_EPStartXfer+0xf2c>
 8009552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009554:	095b      	lsrs	r3, r3, #5
 8009556:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800955a:	221f      	movs	r2, #31
 800955c:	4013      	ands	r3, r2
 800955e:	d102      	bne.n	8009566 <USB_EPStartXfer+0xf02>
 8009560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009562:	3b01      	subs	r3, #1
 8009564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	781b      	ldrb	r3, [r3, #0]
 800956a:	00db      	lsls	r3, r3, #3
 800956c:	4a45      	ldr	r2, [pc, #276]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800956e:	4694      	mov	ip, r2
 8009570:	4463      	add	r3, ip
 8009572:	685a      	ldr	r2, [r3, #4]
 8009574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009576:	069b      	lsls	r3, r3, #26
 8009578:	431a      	orrs	r2, r3
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	00db      	lsls	r3, r3, #3
 8009580:	4940      	ldr	r1, [pc, #256]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009582:	468c      	mov	ip, r1
 8009584:	4463      	add	r3, ip
 8009586:	2180      	movs	r1, #128	@ 0x80
 8009588:	0609      	lsls	r1, r1, #24
 800958a:	430a      	orrs	r2, r1
 800958c:	605a      	str	r2, [r3, #4]
 800958e:	e058      	b.n	8009642 <USB_EPStartXfer+0xfde>
 8009590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009592:	2b00      	cmp	r3, #0
 8009594:	d111      	bne.n	80095ba <USB_EPStartXfer+0xf56>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	00db      	lsls	r3, r3, #3
 800959c:	4a39      	ldr	r2, [pc, #228]	@ (8009684 <USB_EPStartXfer+0x1020>)
 800959e:	4694      	mov	ip, r2
 80095a0:	4463      	add	r3, ip
 80095a2:	685a      	ldr	r2, [r3, #4]
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	00db      	lsls	r3, r3, #3
 80095aa:	4936      	ldr	r1, [pc, #216]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80095ac:	468c      	mov	ip, r1
 80095ae:	4463      	add	r3, ip
 80095b0:	2180      	movs	r1, #128	@ 0x80
 80095b2:	0609      	lsls	r1, r1, #24
 80095b4:	430a      	orrs	r2, r1
 80095b6:	605a      	str	r2, [r3, #4]
 80095b8:	e043      	b.n	8009642 <USB_EPStartXfer+0xfde>
 80095ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095bc:	085b      	lsrs	r3, r3, #1
 80095be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095c2:	2201      	movs	r2, #1
 80095c4:	4013      	ands	r3, r2
 80095c6:	d002      	beq.n	80095ce <USB_EPStartXfer+0xf6a>
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	3301      	adds	r3, #1
 80095cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	00db      	lsls	r3, r3, #3
 80095d4:	4a2b      	ldr	r2, [pc, #172]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80095d6:	4694      	mov	ip, r2
 80095d8:	4463      	add	r3, ip
 80095da:	6859      	ldr	r1, [r3, #4]
 80095dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095de:	069a      	lsls	r2, r3, #26
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	4827      	ldr	r0, [pc, #156]	@ (8009684 <USB_EPStartXfer+0x1020>)
 80095e8:	4684      	mov	ip, r0
 80095ea:	4463      	add	r3, ip
 80095ec:	430a      	orrs	r2, r1
 80095ee:	605a      	str	r2, [r3, #4]
 80095f0:	e027      	b.n	8009642 <USB_EPStartXfer+0xfde>
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	785b      	ldrb	r3, [r3, #1]
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d123      	bne.n	8009642 <USB_EPStartXfer+0xfde>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	00db      	lsls	r3, r3, #3
 8009600:	4a20      	ldr	r2, [pc, #128]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009602:	4694      	mov	ip, r2
 8009604:	4463      	add	r3, ip
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	00db      	lsls	r3, r3, #3
 800960e:	491d      	ldr	r1, [pc, #116]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009610:	468c      	mov	ip, r1
 8009612:	4463      	add	r3, ip
 8009614:	0412      	lsls	r2, r2, #16
 8009616:	0c12      	lsrs	r2, r2, #16
 8009618:	605a      	str	r2, [r3, #4]
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	00db      	lsls	r3, r3, #3
 8009620:	4a18      	ldr	r2, [pc, #96]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009622:	4694      	mov	ip, r2
 8009624:	4463      	add	r3, ip
 8009626:	6859      	ldr	r1, [r3, #4]
 8009628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800962a:	041a      	lsls	r2, r3, #16
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	781b      	ldrb	r3, [r3, #0]
 8009630:	00db      	lsls	r3, r3, #3
 8009632:	4814      	ldr	r0, [pc, #80]	@ (8009684 <USB_EPStartXfer+0x1020>)
 8009634:	4684      	mov	ip, r0
 8009636:	4463      	add	r3, ip
 8009638:	430a      	orrs	r2, r1
 800963a:	605a      	str	r2, [r3, #4]
 800963c:	e001      	b.n	8009642 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	e01c      	b.n	800967c <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	18d3      	adds	r3, r2, r3
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a0e      	ldr	r2, [pc, #56]	@ (8009688 <USB_EPStartXfer+0x1024>)
 8009650:	4013      	ands	r3, r2
 8009652:	61fb      	str	r3, [r7, #28]
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	2280      	movs	r2, #128	@ 0x80
 8009658:	0152      	lsls	r2, r2, #5
 800965a:	4053      	eors	r3, r2
 800965c:	61fb      	str	r3, [r7, #28]
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	2280      	movs	r2, #128	@ 0x80
 8009662:	0192      	lsls	r2, r2, #6
 8009664:	4053      	eors	r3, r2
 8009666:	61fb      	str	r3, [r7, #28]
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	18d3      	adds	r3, r2, r3
 8009672:	69fa      	ldr	r2, [r7, #28]
 8009674:	4905      	ldr	r1, [pc, #20]	@ (800968c <USB_EPStartXfer+0x1028>)
 8009676:	430a      	orrs	r2, r1
 8009678:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800967a:	2300      	movs	r3, #0
}
 800967c:	0018      	movs	r0, r3
 800967e:	46bd      	mov	sp, r7
 8009680:	b017      	add	sp, #92	@ 0x5c
 8009682:	bd90      	pop	{r4, r7, pc}
 8009684:	40009800 	.word	0x40009800
 8009688:	07ffbf8f 	.word	0x07ffbf8f
 800968c:	00008080 	.word	0x00008080

08009690 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	785b      	ldrb	r3, [r3, #1]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d016      	beq.n	80096d0 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80096a2:	687a      	ldr	r2, [r7, #4]
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	18d3      	adds	r3, r2, r3
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a16      	ldr	r2, [pc, #88]	@ (8009708 <USB_EPSetStall+0x78>)
 80096b0:	4013      	ands	r3, r2
 80096b2:	60bb      	str	r3, [r7, #8]
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2210      	movs	r2, #16
 80096b8:	4053      	eors	r3, r2
 80096ba:	60bb      	str	r3, [r7, #8]
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	18d3      	adds	r3, r2, r3
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	4910      	ldr	r1, [pc, #64]	@ (800970c <USB_EPSetStall+0x7c>)
 80096ca:	430a      	orrs	r2, r1
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	e016      	b.n	80096fe <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	18d3      	adds	r3, r2, r3
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a0c      	ldr	r2, [pc, #48]	@ (8009710 <USB_EPSetStall+0x80>)
 80096de:	4013      	ands	r3, r2
 80096e0:	60fb      	str	r3, [r7, #12]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2280      	movs	r2, #128	@ 0x80
 80096e6:	0152      	lsls	r2, r2, #5
 80096e8:	4053      	eors	r3, r2
 80096ea:	60fb      	str	r3, [r7, #12]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	18d3      	adds	r3, r2, r3
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	4904      	ldr	r1, [pc, #16]	@ (800970c <USB_EPSetStall+0x7c>)
 80096fa:	430a      	orrs	r2, r1
 80096fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	0018      	movs	r0, r3
 8009702:	46bd      	mov	sp, r7
 8009704:	b004      	add	sp, #16
 8009706:	bd80      	pop	{r7, pc}
 8009708:	07ff8fbf 	.word	0x07ff8fbf
 800970c:	00008080 	.word	0x00008080
 8009710:	07ffbf8f 	.word	0x07ffbf8f

08009714 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b088      	sub	sp, #32
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	7b1b      	ldrb	r3, [r3, #12]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d000      	beq.n	8009728 <USB_EPClearStall+0x14>
 8009726:	e075      	b.n	8009814 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	785b      	ldrb	r3, [r3, #1]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d037      	beq.n	80097a0 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	18d3      	adds	r3, r2, r3
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	613b      	str	r3, [r7, #16]
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	2240      	movs	r2, #64	@ 0x40
 8009742:	4013      	ands	r3, r2
 8009744:	d011      	beq.n	800976a <USB_EPClearStall+0x56>
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	18d3      	adds	r3, r2, r3
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a33      	ldr	r2, [pc, #204]	@ (8009820 <USB_EPClearStall+0x10c>)
 8009754:	4013      	ands	r3, r2
 8009756:	60fb      	str	r3, [r7, #12]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	18d3      	adds	r3, r2, r3
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	492f      	ldr	r1, [pc, #188]	@ (8009824 <USB_EPClearStall+0x110>)
 8009766:	430a      	orrs	r2, r1
 8009768:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	78db      	ldrb	r3, [r3, #3]
 800976e:	2b01      	cmp	r3, #1
 8009770:	d050      	beq.n	8009814 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	18d3      	adds	r3, r2, r3
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a2a      	ldr	r2, [pc, #168]	@ (8009828 <USB_EPClearStall+0x114>)
 8009780:	4013      	ands	r3, r2
 8009782:	60bb      	str	r3, [r7, #8]
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2220      	movs	r2, #32
 8009788:	4053      	eors	r3, r2
 800978a:	60bb      	str	r3, [r7, #8]
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	18d3      	adds	r3, r2, r3
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	4924      	ldr	r1, [pc, #144]	@ (800982c <USB_EPClearStall+0x118>)
 800979a:	430a      	orrs	r2, r1
 800979c:	601a      	str	r2, [r3, #0]
 800979e:	e039      	b.n	8009814 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	781b      	ldrb	r3, [r3, #0]
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	18d3      	adds	r3, r2, r3
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	61fb      	str	r3, [r7, #28]
 80097ae:	69fa      	ldr	r2, [r7, #28]
 80097b0:	2380      	movs	r3, #128	@ 0x80
 80097b2:	01db      	lsls	r3, r3, #7
 80097b4:	4013      	ands	r3, r2
 80097b6:	d011      	beq.n	80097dc <USB_EPClearStall+0xc8>
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	18d3      	adds	r3, r2, r3
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a16      	ldr	r2, [pc, #88]	@ (8009820 <USB_EPClearStall+0x10c>)
 80097c6:	4013      	ands	r3, r2
 80097c8:	61bb      	str	r3, [r7, #24]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	18d3      	adds	r3, r2, r3
 80097d4:	69ba      	ldr	r2, [r7, #24]
 80097d6:	4916      	ldr	r1, [pc, #88]	@ (8009830 <USB_EPClearStall+0x11c>)
 80097d8:	430a      	orrs	r2, r1
 80097da:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	18d3      	adds	r3, r2, r3
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a12      	ldr	r2, [pc, #72]	@ (8009834 <USB_EPClearStall+0x120>)
 80097ea:	4013      	ands	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	2280      	movs	r2, #128	@ 0x80
 80097f2:	0152      	lsls	r2, r2, #5
 80097f4:	4053      	eors	r3, r2
 80097f6:	617b      	str	r3, [r7, #20]
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	2280      	movs	r2, #128	@ 0x80
 80097fc:	0192      	lsls	r2, r2, #6
 80097fe:	4053      	eors	r3, r2
 8009800:	617b      	str	r3, [r7, #20]
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	18d3      	adds	r3, r2, r3
 800980c:	697a      	ldr	r2, [r7, #20]
 800980e:	4907      	ldr	r1, [pc, #28]	@ (800982c <USB_EPClearStall+0x118>)
 8009810:	430a      	orrs	r2, r1
 8009812:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	0018      	movs	r0, r3
 8009818:	46bd      	mov	sp, r7
 800981a:	b008      	add	sp, #32
 800981c:	bd80      	pop	{r7, pc}
 800981e:	46c0      	nop			@ (mov r8, r8)
 8009820:	07ff8f8f 	.word	0x07ff8f8f
 8009824:	000080c0 	.word	0x000080c0
 8009828:	07ff8fbf 	.word	0x07ff8fbf
 800982c:	00008080 	.word	0x00008080
 8009830:	0000c080 	.word	0x0000c080
 8009834:	07ffbf8f 	.word	0x07ffbf8f

08009838 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b082      	sub	sp, #8
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	000a      	movs	r2, r1
 8009842:	1cfb      	adds	r3, r7, #3
 8009844:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8009846:	1cfb      	adds	r3, r7, #3
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d102      	bne.n	8009854 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2280      	movs	r2, #128	@ 0x80
 8009852:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	0018      	movs	r0, r3
 8009858:	46bd      	mov	sp, r7
 800985a:	b002      	add	sp, #8
 800985c:	bd80      	pop	{r7, pc}

0800985e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b082      	sub	sp, #8
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800986a:	2280      	movs	r2, #128	@ 0x80
 800986c:	0212      	lsls	r2, r2, #8
 800986e:	431a      	orrs	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	0018      	movs	r0, r3
 8009878:	46bd      	mov	sp, r7
 800987a:	b002      	add	sp, #8
 800987c:	bd80      	pop	{r7, pc}

0800987e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800987e:	b580      	push	{r7, lr}
 8009880:	b084      	sub	sp, #16
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800988a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800988c:	68fb      	ldr	r3, [r7, #12]
}
 800988e:	0018      	movs	r0, r3
 8009890:	46bd      	mov	sp, r7
 8009892:	b004      	add	sp, #16
 8009894:	bd80      	pop	{r7, pc}
	...

08009898 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b08a      	sub	sp, #40	@ 0x28
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	0019      	movs	r1, r3
 80098a4:	1dbb      	adds	r3, r7, #6
 80098a6:	801a      	strh	r2, [r3, #0]
 80098a8:	1d3b      	adds	r3, r7, #4
 80098aa:	1c0a      	adds	r2, r1, #0
 80098ac:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80098ae:	1d3b      	adds	r3, r7, #4
 80098b0:	881b      	ldrh	r3, [r3, #0]
 80098b2:	3303      	adds	r3, #3
 80098b4:	089b      	lsrs	r3, r3, #2
 80098b6:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80098b8:	2016      	movs	r0, #22
 80098ba:	183b      	adds	r3, r7, r0
 80098bc:	1d3a      	adds	r2, r7, #4
 80098be:	8812      	ldrh	r2, [r2, #0]
 80098c0:	2103      	movs	r1, #3
 80098c2:	400a      	ands	r2, r1
 80098c4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 80098ca:	183b      	adds	r3, r7, r0
 80098cc:	881b      	ldrh	r3, [r3, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <USB_WritePMA+0x40>
  {
    NbWords--;
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80098d8:	1dbb      	adds	r3, r7, #6
 80098da:	881b      	ldrh	r3, [r3, #0]
 80098dc:	4a28      	ldr	r2, [pc, #160]	@ (8009980 <USB_WritePMA+0xe8>)
 80098de:	4694      	mov	ip, r2
 80098e0:	4463      	add	r3, ip
 80098e2:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	623b      	str	r3, [r7, #32]
 80098e8:	e01f      	b.n	800992a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	781a      	ldrb	r2, [r3, #0]
 80098ee:	7859      	ldrb	r1, [r3, #1]
 80098f0:	0209      	lsls	r1, r1, #8
 80098f2:	430a      	orrs	r2, r1
 80098f4:	7899      	ldrb	r1, [r3, #2]
 80098f6:	0409      	lsls	r1, r1, #16
 80098f8:	430a      	orrs	r2, r1
 80098fa:	78db      	ldrb	r3, [r3, #3]
 80098fc:	061b      	lsls	r3, r3, #24
 80098fe:	4313      	orrs	r3, r2
 8009900:	001a      	movs	r2, r3
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	3304      	adds	r3, #4
 800990a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	3301      	adds	r3, #1
 8009910:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	3301      	adds	r3, #1
 8009916:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	3301      	adds	r3, #1
 800991c:	613b      	str	r3, [r7, #16]
    pBuf++;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	3301      	adds	r3, #1
 8009922:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8009924:	6a3b      	ldr	r3, [r7, #32]
 8009926:	3b01      	subs	r3, #1
 8009928:	623b      	str	r3, [r7, #32]
 800992a:	6a3b      	ldr	r3, [r7, #32]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1dc      	bne.n	80098ea <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8009930:	2316      	movs	r3, #22
 8009932:	18fb      	adds	r3, r7, r3
 8009934:	881b      	ldrh	r3, [r3, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d01e      	beq.n	8009978 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	001a      	movs	r2, r3
 8009944:	6a3b      	ldr	r3, [r7, #32]
 8009946:	00db      	lsls	r3, r3, #3
 8009948:	409a      	lsls	r2, r3
 800994a:	0013      	movs	r3, r2
 800994c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800994e:	4313      	orrs	r3, r2
 8009950:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8009952:	6a3b      	ldr	r3, [r7, #32]
 8009954:	3301      	adds	r3, #1
 8009956:	623b      	str	r3, [r7, #32]
      pBuf++;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	3301      	adds	r3, #1
 800995c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800995e:	2116      	movs	r1, #22
 8009960:	187b      	adds	r3, r7, r1
 8009962:	881a      	ldrh	r2, [r3, #0]
 8009964:	187b      	adds	r3, r7, r1
 8009966:	3a01      	subs	r2, #1
 8009968:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800996a:	187b      	adds	r3, r7, r1
 800996c:	881b      	ldrh	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d1e5      	bne.n	800993e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009976:	601a      	str	r2, [r3, #0]
  }
}
 8009978:	46c0      	nop			@ (mov r8, r8)
 800997a:	46bd      	mov	sp, r7
 800997c:	b00a      	add	sp, #40	@ 0x28
 800997e:	bd80      	pop	{r7, pc}
 8009980:	40009800 	.word	0x40009800

08009984 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009984:	b590      	push	{r4, r7, lr}
 8009986:	b08b      	sub	sp, #44	@ 0x2c
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	0019      	movs	r1, r3
 8009990:	1dbb      	adds	r3, r7, #6
 8009992:	801a      	strh	r2, [r3, #0]
 8009994:	1d3b      	adds	r3, r7, #4
 8009996:	1c0a      	adds	r2, r1, #0
 8009998:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800999a:	1d3b      	adds	r3, r7, #4
 800999c:	881b      	ldrh	r3, [r3, #0]
 800999e:	3303      	adds	r3, #3
 80099a0:	089b      	lsrs	r3, r3, #2
 80099a2:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80099a4:	201a      	movs	r0, #26
 80099a6:	183b      	adds	r3, r7, r0
 80099a8:	1d3a      	adds	r2, r7, #4
 80099aa:	8812      	ldrh	r2, [r2, #0]
 80099ac:	2103      	movs	r1, #3
 80099ae:	400a      	ands	r2, r1
 80099b0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80099b6:	1dbb      	adds	r3, r7, #6
 80099b8:	881b      	ldrh	r3, [r3, #0]
 80099ba:	4a39      	ldr	r2, [pc, #228]	@ (8009aa0 <USB_ReadPMA+0x11c>)
 80099bc:	4694      	mov	ip, r2
 80099be:	4463      	add	r3, ip
 80099c0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80099c2:	183b      	adds	r3, r7, r0
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d002      	beq.n	80099d0 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 80099ca:	69fb      	ldr	r3, [r7, #28]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80099d4:	e03c      	b.n	8009a50 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 80099d6:	6a3b      	ldr	r3, [r7, #32]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	21ff      	movs	r1, #255	@ 0xff
 80099de:	4011      	ands	r1, r2
 80099e0:	000c      	movs	r4, r1
 80099e2:	7819      	ldrb	r1, [r3, #0]
 80099e4:	2000      	movs	r0, #0
 80099e6:	4001      	ands	r1, r0
 80099e8:	1c08      	adds	r0, r1, #0
 80099ea:	1c21      	adds	r1, r4, #0
 80099ec:	4301      	orrs	r1, r0
 80099ee:	7019      	strb	r1, [r3, #0]
 80099f0:	0a11      	lsrs	r1, r2, #8
 80099f2:	20ff      	movs	r0, #255	@ 0xff
 80099f4:	4001      	ands	r1, r0
 80099f6:	000c      	movs	r4, r1
 80099f8:	7859      	ldrb	r1, [r3, #1]
 80099fa:	2000      	movs	r0, #0
 80099fc:	4001      	ands	r1, r0
 80099fe:	1c08      	adds	r0, r1, #0
 8009a00:	1c21      	adds	r1, r4, #0
 8009a02:	4301      	orrs	r1, r0
 8009a04:	7059      	strb	r1, [r3, #1]
 8009a06:	0c11      	lsrs	r1, r2, #16
 8009a08:	20ff      	movs	r0, #255	@ 0xff
 8009a0a:	4001      	ands	r1, r0
 8009a0c:	000c      	movs	r4, r1
 8009a0e:	7899      	ldrb	r1, [r3, #2]
 8009a10:	2000      	movs	r0, #0
 8009a12:	4001      	ands	r1, r0
 8009a14:	1c08      	adds	r0, r1, #0
 8009a16:	1c21      	adds	r1, r4, #0
 8009a18:	4301      	orrs	r1, r0
 8009a1a:	7099      	strb	r1, [r3, #2]
 8009a1c:	0e10      	lsrs	r0, r2, #24
 8009a1e:	78da      	ldrb	r2, [r3, #3]
 8009a20:	2100      	movs	r1, #0
 8009a22:	400a      	ands	r2, r1
 8009a24:	1c11      	adds	r1, r2, #0
 8009a26:	1c02      	adds	r2, r0, #0
 8009a28:	430a      	orrs	r2, r1
 8009a2a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 8009a2c:	6a3b      	ldr	r3, [r7, #32]
 8009a2e:	3304      	adds	r3, #4
 8009a30:	623b      	str	r3, [r7, #32]
    pBuf++;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	3301      	adds	r3, #1
 8009a36:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	3301      	adds	r3, #1
 8009a42:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	3301      	adds	r3, #1
 8009a48:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1bf      	bne.n	80099d6 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8009a56:	231a      	movs	r3, #26
 8009a58:	18fb      	adds	r3, r7, r3
 8009a5a:	881b      	ldrh	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d01b      	beq.n	8009a98 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8009a60:	6a3b      	ldr	r3, [r7, #32]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8009a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	693a      	ldr	r2, [r7, #16]
 8009a6e:	40da      	lsrs	r2, r3
 8009a70:	0013      	movs	r3, r2
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	701a      	strb	r2, [r3, #0]
      count++;
 8009a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	3301      	adds	r3, #1
 8009a82:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8009a84:	211a      	movs	r1, #26
 8009a86:	187b      	adds	r3, r7, r1
 8009a88:	881a      	ldrh	r2, [r3, #0]
 8009a8a:	187b      	adds	r3, r7, r1
 8009a8c:	3a01      	subs	r2, #1
 8009a8e:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8009a90:	187b      	adds	r3, r7, r1
 8009a92:	881b      	ldrh	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1e6      	bne.n	8009a66 <USB_ReadPMA+0xe2>
  }
}
 8009a98:	46c0      	nop			@ (mov r8, r8)
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	b00b      	add	sp, #44	@ 0x2c
 8009a9e:	bd90      	pop	{r4, r7, pc}
 8009aa0:	40009800 	.word	0x40009800

08009aa4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b084      	sub	sp, #16
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	000a      	movs	r2, r1
 8009aae:	1cfb      	adds	r3, r7, #3
 8009ab0:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009ab2:	2387      	movs	r3, #135	@ 0x87
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	0018      	movs	r0, r3
 8009ab8:	f002 ffb6 	bl	800ca28 <USBD_static_malloc>
 8009abc:	0003      	movs	r3, r0
 8009abe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d10a      	bne.n	8009adc <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	23b5      	movs	r3, #181	@ 0xb5
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	58d2      	ldr	r2, [r2, r3]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	32b0      	adds	r2, #176	@ 0xb0
 8009ad2:	0092      	lsls	r2, r2, #2
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8009ad8:	2302      	movs	r3, #2
 8009ada:	e0e9      	b.n	8009cb0 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009adc:	2387      	movs	r3, #135	@ 0x87
 8009ade:	009a      	lsls	r2, r3, #2
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	0018      	movs	r0, r3
 8009ae6:	f003 f91b 	bl	800cd20 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009aea:	687a      	ldr	r2, [r7, #4]
 8009aec:	23b5      	movs	r3, #181	@ 0xb5
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	58d2      	ldr	r2, [r2, r3]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	32b0      	adds	r2, #176	@ 0xb0
 8009af6:	0092      	lsls	r2, r2, #2
 8009af8:	68f9      	ldr	r1, [r7, #12]
 8009afa:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	23b5      	movs	r3, #181	@ 0xb5
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	58d2      	ldr	r2, [r2, r3]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	32b0      	adds	r2, #176	@ 0xb0
 8009b08:	0092      	lsls	r2, r2, #2
 8009b0a:	58d1      	ldr	r1, [r2, r3]
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	23af      	movs	r3, #175	@ 0xaf
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	7c1b      	ldrb	r3, [r3, #16]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d13c      	bne.n	8009b96 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009b1c:	4b66      	ldr	r3, [pc, #408]	@ (8009cb8 <USBD_CDC_Init+0x214>)
 8009b1e:	7819      	ldrb	r1, [r3, #0]
 8009b20:	2380      	movs	r3, #128	@ 0x80
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	2202      	movs	r2, #2
 8009b28:	f002 fdbb 	bl	800c6a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009b2c:	4b62      	ldr	r3, [pc, #392]	@ (8009cb8 <USBD_CDC_Init+0x214>)
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	001a      	movs	r2, r3
 8009b32:	230f      	movs	r3, #15
 8009b34:	401a      	ands	r2, r3
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	0013      	movs	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	189b      	adds	r3, r3, r2
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	18cb      	adds	r3, r1, r3
 8009b42:	3324      	adds	r3, #36	@ 0x24
 8009b44:	2201      	movs	r2, #1
 8009b46:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009b48:	4b5c      	ldr	r3, [pc, #368]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009b4a:	7819      	ldrb	r1, [r3, #0]
 8009b4c:	2380      	movs	r3, #128	@ 0x80
 8009b4e:	009b      	lsls	r3, r3, #2
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	2202      	movs	r2, #2
 8009b54:	f002 fda5 	bl	800c6a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009b58:	4b58      	ldr	r3, [pc, #352]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	001a      	movs	r2, r3
 8009b5e:	230f      	movs	r3, #15
 8009b60:	401a      	ands	r2, r3
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	23b2      	movs	r3, #178	@ 0xb2
 8009b66:	0059      	lsls	r1, r3, #1
 8009b68:	0013      	movs	r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	189b      	adds	r3, r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	18c3      	adds	r3, r0, r3
 8009b72:	185b      	adds	r3, r3, r1
 8009b74:	2201      	movs	r2, #1
 8009b76:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009b78:	4b51      	ldr	r3, [pc, #324]	@ (8009cc0 <USBD_CDC_Init+0x21c>)
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	001a      	movs	r2, r3
 8009b7e:	230f      	movs	r3, #15
 8009b80:	401a      	ands	r2, r3
 8009b82:	6879      	ldr	r1, [r7, #4]
 8009b84:	0013      	movs	r3, r2
 8009b86:	009b      	lsls	r3, r3, #2
 8009b88:	189b      	adds	r3, r3, r2
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	18cb      	adds	r3, r1, r3
 8009b8e:	3326      	adds	r3, #38	@ 0x26
 8009b90:	2210      	movs	r2, #16
 8009b92:	801a      	strh	r2, [r3, #0]
 8009b94:	e039      	b.n	8009c0a <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009b96:	4b48      	ldr	r3, [pc, #288]	@ (8009cb8 <USBD_CDC_Init+0x214>)
 8009b98:	7819      	ldrb	r1, [r3, #0]
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	2340      	movs	r3, #64	@ 0x40
 8009b9e:	2202      	movs	r2, #2
 8009ba0:	f002 fd7f 	bl	800c6a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009ba4:	4b44      	ldr	r3, [pc, #272]	@ (8009cb8 <USBD_CDC_Init+0x214>)
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	001a      	movs	r2, r3
 8009baa:	230f      	movs	r3, #15
 8009bac:	401a      	ands	r2, r3
 8009bae:	6879      	ldr	r1, [r7, #4]
 8009bb0:	0013      	movs	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	189b      	adds	r3, r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	18cb      	adds	r3, r1, r3
 8009bba:	3324      	adds	r3, #36	@ 0x24
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009bc2:	7819      	ldrb	r1, [r3, #0]
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	2340      	movs	r3, #64	@ 0x40
 8009bc8:	2202      	movs	r2, #2
 8009bca:	f002 fd6a 	bl	800c6a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009bce:	4b3b      	ldr	r3, [pc, #236]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	001a      	movs	r2, r3
 8009bd4:	230f      	movs	r3, #15
 8009bd6:	401a      	ands	r2, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	23b2      	movs	r3, #178	@ 0xb2
 8009bdc:	0059      	lsls	r1, r3, #1
 8009bde:	0013      	movs	r3, r2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	189b      	adds	r3, r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	18c3      	adds	r3, r0, r3
 8009be8:	185b      	adds	r3, r3, r1
 8009bea:	2201      	movs	r2, #1
 8009bec:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009bee:	4b34      	ldr	r3, [pc, #208]	@ (8009cc0 <USBD_CDC_Init+0x21c>)
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	001a      	movs	r2, r3
 8009bf4:	230f      	movs	r3, #15
 8009bf6:	401a      	ands	r2, r3
 8009bf8:	6879      	ldr	r1, [r7, #4]
 8009bfa:	0013      	movs	r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	189b      	adds	r3, r3, r2
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	18cb      	adds	r3, r1, r3
 8009c04:	3326      	adds	r3, #38	@ 0x26
 8009c06:	2210      	movs	r2, #16
 8009c08:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8009cc0 <USBD_CDC_Init+0x21c>)
 8009c0c:	7819      	ldrb	r1, [r3, #0]
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	2308      	movs	r3, #8
 8009c12:	2203      	movs	r2, #3
 8009c14:	f002 fd45 	bl	800c6a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009c18:	4b29      	ldr	r3, [pc, #164]	@ (8009cc0 <USBD_CDC_Init+0x21c>)
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	001a      	movs	r2, r3
 8009c1e:	230f      	movs	r3, #15
 8009c20:	401a      	ands	r2, r3
 8009c22:	6879      	ldr	r1, [r7, #4]
 8009c24:	0013      	movs	r3, r2
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	189b      	adds	r3, r3, r2
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	18cb      	adds	r3, r1, r3
 8009c2e:	3324      	adds	r3, #36	@ 0x24
 8009c30:	2201      	movs	r2, #1
 8009c32:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	2381      	movs	r3, #129	@ 0x81
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	23b5      	movs	r3, #181	@ 0xb5
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	58d3      	ldr	r3, [r2, r3]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	33b0      	adds	r3, #176	@ 0xb0
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	18d3      	adds	r3, r2, r3
 8009c4e:	3304      	adds	r3, #4
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009c56:	68fa      	ldr	r2, [r7, #12]
 8009c58:	2385      	movs	r3, #133	@ 0x85
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	2100      	movs	r1, #0
 8009c5e:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	2386      	movs	r3, #134	@ 0x86
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	2100      	movs	r1, #0
 8009c68:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	2381      	movs	r3, #129	@ 0x81
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	58d3      	ldr	r3, [r2, r3]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d101      	bne.n	8009c7a <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 8009c76:	2302      	movs	r3, #2
 8009c78:	e01a      	b.n	8009cb0 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	7c1b      	ldrb	r3, [r3, #16]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10b      	bne.n	8009c9a <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c82:	4b0e      	ldr	r3, [pc, #56]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009c84:	7819      	ldrb	r1, [r3, #0]
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	2381      	movs	r3, #129	@ 0x81
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	58d2      	ldr	r2, [r2, r3]
 8009c8e:	2380      	movs	r3, #128	@ 0x80
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f002 fe48 	bl	800c928 <USBD_LL_PrepareReceive>
 8009c98:	e009      	b.n	8009cae <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009c9a:	4b08      	ldr	r3, [pc, #32]	@ (8009cbc <USBD_CDC_Init+0x218>)
 8009c9c:	7819      	ldrb	r1, [r3, #0]
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	2381      	movs	r3, #129	@ 0x81
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	58d2      	ldr	r2, [r2, r3]
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	2340      	movs	r3, #64	@ 0x40
 8009caa:	f002 fe3d 	bl	800c928 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	0018      	movs	r0, r3
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	b004      	add	sp, #16
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	200000a7 	.word	0x200000a7
 8009cbc:	200000a8 	.word	0x200000a8
 8009cc0:	200000a9 	.word	0x200000a9

08009cc4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	000a      	movs	r2, r1
 8009cce:	1cfb      	adds	r3, r7, #3
 8009cd0:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009cd2:	4b41      	ldr	r3, [pc, #260]	@ (8009dd8 <USBD_CDC_DeInit+0x114>)
 8009cd4:	781a      	ldrb	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	0011      	movs	r1, r2
 8009cda:	0018      	movs	r0, r3
 8009cdc:	f002 fd18 	bl	800c710 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009ce0:	4b3d      	ldr	r3, [pc, #244]	@ (8009dd8 <USBD_CDC_DeInit+0x114>)
 8009ce2:	781b      	ldrb	r3, [r3, #0]
 8009ce4:	001a      	movs	r2, r3
 8009ce6:	230f      	movs	r3, #15
 8009ce8:	401a      	ands	r2, r3
 8009cea:	6879      	ldr	r1, [r7, #4]
 8009cec:	0013      	movs	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	189b      	adds	r3, r3, r2
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	18cb      	adds	r3, r1, r3
 8009cf6:	3324      	adds	r3, #36	@ 0x24
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009cfc:	4b37      	ldr	r3, [pc, #220]	@ (8009ddc <USBD_CDC_DeInit+0x118>)
 8009cfe:	781a      	ldrb	r2, [r3, #0]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	0011      	movs	r1, r2
 8009d04:	0018      	movs	r0, r3
 8009d06:	f002 fd03 	bl	800c710 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009d0a:	4b34      	ldr	r3, [pc, #208]	@ (8009ddc <USBD_CDC_DeInit+0x118>)
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	001a      	movs	r2, r3
 8009d10:	230f      	movs	r3, #15
 8009d12:	401a      	ands	r2, r3
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	23b2      	movs	r3, #178	@ 0xb2
 8009d18:	0059      	lsls	r1, r3, #1
 8009d1a:	0013      	movs	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	189b      	adds	r3, r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	18c3      	adds	r3, r0, r3
 8009d24:	185b      	adds	r3, r3, r1
 8009d26:	2200      	movs	r2, #0
 8009d28:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8009de0 <USBD_CDC_DeInit+0x11c>)
 8009d2c:	781a      	ldrb	r2, [r3, #0]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	0011      	movs	r1, r2
 8009d32:	0018      	movs	r0, r3
 8009d34:	f002 fcec 	bl	800c710 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009d38:	4b29      	ldr	r3, [pc, #164]	@ (8009de0 <USBD_CDC_DeInit+0x11c>)
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	001a      	movs	r2, r3
 8009d3e:	230f      	movs	r3, #15
 8009d40:	401a      	ands	r2, r3
 8009d42:	6879      	ldr	r1, [r7, #4]
 8009d44:	0013      	movs	r3, r2
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	189b      	adds	r3, r3, r2
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	18cb      	adds	r3, r1, r3
 8009d4e:	3324      	adds	r3, #36	@ 0x24
 8009d50:	2200      	movs	r2, #0
 8009d52:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009d54:	4b22      	ldr	r3, [pc, #136]	@ (8009de0 <USBD_CDC_DeInit+0x11c>)
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	001a      	movs	r2, r3
 8009d5a:	230f      	movs	r3, #15
 8009d5c:	401a      	ands	r2, r3
 8009d5e:	6879      	ldr	r1, [r7, #4]
 8009d60:	0013      	movs	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	189b      	adds	r3, r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	18cb      	adds	r3, r1, r3
 8009d6a:	3326      	adds	r3, #38	@ 0x26
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	23b5      	movs	r3, #181	@ 0xb5
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	58d2      	ldr	r2, [r2, r3]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	32b0      	adds	r2, #176	@ 0xb0
 8009d7c:	0092      	lsls	r2, r2, #2
 8009d7e:	58d3      	ldr	r3, [r2, r3]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d024      	beq.n	8009dce <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	23b5      	movs	r3, #181	@ 0xb5
 8009d88:	009b      	lsls	r3, r3, #2
 8009d8a:	58d3      	ldr	r3, [r2, r3]
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	33b0      	adds	r3, #176	@ 0xb0
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	18d3      	adds	r3, r2, r3
 8009d94:	3304      	adds	r3, #4
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	23b5      	movs	r3, #181	@ 0xb5
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	58d2      	ldr	r2, [r2, r3]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	32b0      	adds	r2, #176	@ 0xb0
 8009da8:	0092      	lsls	r2, r2, #2
 8009daa:	58d3      	ldr	r3, [r2, r3]
 8009dac:	0018      	movs	r0, r3
 8009dae:	f002 fe47 	bl	800ca40 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	23b5      	movs	r3, #181	@ 0xb5
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	58d2      	ldr	r2, [r2, r3]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	32b0      	adds	r2, #176	@ 0xb0
 8009dbe:	0092      	lsls	r2, r2, #2
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	23af      	movs	r3, #175	@ 0xaf
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	2100      	movs	r1, #0
 8009dcc:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8009dce:	2300      	movs	r3, #0
}
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	b002      	add	sp, #8
 8009dd6:	bd80      	pop	{r7, pc}
 8009dd8:	200000a7 	.word	0x200000a7
 8009ddc:	200000a8 	.word	0x200000a8
 8009de0:	200000a9 	.word	0x200000a9

08009de4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b086      	sub	sp, #24
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	23b5      	movs	r3, #181	@ 0xb5
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	58d2      	ldr	r2, [r2, r3]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	32b0      	adds	r2, #176	@ 0xb0
 8009dfa:	0092      	lsls	r2, r2, #2
 8009dfc:	58d3      	ldr	r3, [r2, r3]
 8009dfe:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009e00:	230d      	movs	r3, #13
 8009e02:	18fb      	adds	r3, r7, r3
 8009e04:	2200      	movs	r2, #0
 8009e06:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8009e08:	230a      	movs	r3, #10
 8009e0a:	18fb      	adds	r3, r7, r3
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e10:	2317      	movs	r3, #23
 8009e12:	18fb      	adds	r3, r7, r3
 8009e14:	2200      	movs	r2, #0
 8009e16:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 8009e1e:	2303      	movs	r3, #3
 8009e20:	e0d1      	b.n	8009fc6 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	001a      	movs	r2, r3
 8009e28:	2360      	movs	r3, #96	@ 0x60
 8009e2a:	4013      	ands	r3, r2
 8009e2c:	d05b      	beq.n	8009ee6 <USBD_CDC_Setup+0x102>
 8009e2e:	2b20      	cmp	r3, #32
 8009e30:	d000      	beq.n	8009e34 <USBD_CDC_Setup+0x50>
 8009e32:	e0ba      	b.n	8009faa <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	88db      	ldrh	r3, [r3, #6]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d043      	beq.n	8009ec4 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	b25b      	sxtb	r3, r3
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	da22      	bge.n	8009e8c <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	23b5      	movs	r3, #181	@ 0xb5
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	58d3      	ldr	r3, [r2, r3]
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	33b0      	adds	r3, #176	@ 0xb0
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	18d3      	adds	r3, r2, r3
 8009e56:	3304      	adds	r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	683a      	ldr	r2, [r7, #0]
 8009e5e:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009e60:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009e62:	683a      	ldr	r2, [r7, #0]
 8009e64:	88d2      	ldrh	r2, [r2, #6]
 8009e66:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	88db      	ldrh	r3, [r3, #6]
 8009e6c:	220e      	movs	r2, #14
 8009e6e:	18ba      	adds	r2, r7, r2
 8009e70:	b299      	uxth	r1, r3
 8009e72:	2907      	cmp	r1, #7
 8009e74:	d900      	bls.n	8009e78 <USBD_CDC_Setup+0x94>
 8009e76:	2307      	movs	r3, #7
 8009e78:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009e7a:	6939      	ldr	r1, [r7, #16]
 8009e7c:	230e      	movs	r3, #14
 8009e7e:	18fb      	adds	r3, r7, r3
 8009e80:	881a      	ldrh	r2, [r3, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	0018      	movs	r0, r3
 8009e86:	f001 ffa7 	bl	800bdd8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009e8a:	e099      	b.n	8009fc0 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	7859      	ldrb	r1, [r3, #1]
 8009e90:	693a      	ldr	r2, [r7, #16]
 8009e92:	2380      	movs	r3, #128	@ 0x80
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	88db      	ldrh	r3, [r3, #6]
 8009e9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8009e9e:	d803      	bhi.n	8009ea8 <USBD_CDC_Setup+0xc4>
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	88db      	ldrh	r3, [r3, #6]
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	e000      	b.n	8009eaa <USBD_CDC_Setup+0xc6>
 8009ea8:	2240      	movs	r2, #64	@ 0x40
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	4948      	ldr	r1, [pc, #288]	@ (8009fd0 <USBD_CDC_Setup+0x1ec>)
 8009eae:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009eb0:	6939      	ldr	r1, [r7, #16]
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	4a46      	ldr	r2, [pc, #280]	@ (8009fd0 <USBD_CDC_Setup+0x1ec>)
 8009eb6:	5c9b      	ldrb	r3, [r3, r2]
 8009eb8:	001a      	movs	r2, r3
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	0018      	movs	r0, r3
 8009ebe:	f001 ffb8 	bl	800be32 <USBD_CtlPrepareRx>
      break;
 8009ec2:	e07d      	b.n	8009fc0 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	23b5      	movs	r3, #181	@ 0xb5
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	58d3      	ldr	r3, [r2, r3]
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	33b0      	adds	r3, #176	@ 0xb0
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	18d3      	adds	r3, r2, r3
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	683a      	ldr	r2, [r7, #0]
 8009edc:	7850      	ldrb	r0, [r2, #1]
 8009ede:	6839      	ldr	r1, [r7, #0]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	4798      	blx	r3
      break;
 8009ee4:	e06c      	b.n	8009fc0 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	785b      	ldrb	r3, [r3, #1]
 8009eea:	2b0b      	cmp	r3, #11
 8009eec:	d03c      	beq.n	8009f68 <USBD_CDC_Setup+0x184>
 8009eee:	dc4d      	bgt.n	8009f8c <USBD_CDC_Setup+0x1a8>
 8009ef0:	2b0a      	cmp	r3, #10
 8009ef2:	d01f      	beq.n	8009f34 <USBD_CDC_Setup+0x150>
 8009ef4:	dc4a      	bgt.n	8009f8c <USBD_CDC_Setup+0x1a8>
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d002      	beq.n	8009f00 <USBD_CDC_Setup+0x11c>
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d051      	beq.n	8009fa2 <USBD_CDC_Setup+0x1be>
 8009efe:	e045      	b.n	8009f8c <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	23a7      	movs	r3, #167	@ 0xa7
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	5cd3      	ldrb	r3, [r2, r3]
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	2b03      	cmp	r3, #3
 8009f0c:	d107      	bne.n	8009f1e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009f0e:	230a      	movs	r3, #10
 8009f10:	18f9      	adds	r1, r7, r3
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2202      	movs	r2, #2
 8009f16:	0018      	movs	r0, r3
 8009f18:	f001 ff5e 	bl	800bdd8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f1c:	e044      	b.n	8009fa8 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009f1e:	683a      	ldr	r2, [r7, #0]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	0011      	movs	r1, r2
 8009f24:	0018      	movs	r0, r3
 8009f26:	f001 fecf 	bl	800bcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f2a:	2317      	movs	r3, #23
 8009f2c:	18fb      	adds	r3, r7, r3
 8009f2e:	2203      	movs	r2, #3
 8009f30:	701a      	strb	r2, [r3, #0]
          break;
 8009f32:	e039      	b.n	8009fa8 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	23a7      	movs	r3, #167	@ 0xa7
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	5cd3      	ldrb	r3, [r2, r3]
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	2b03      	cmp	r3, #3
 8009f40:	d107      	bne.n	8009f52 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009f42:	230d      	movs	r3, #13
 8009f44:	18f9      	adds	r1, r7, r3
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	0018      	movs	r0, r3
 8009f4c:	f001 ff44 	bl	800bdd8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f50:	e02a      	b.n	8009fa8 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009f52:	683a      	ldr	r2, [r7, #0]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	0011      	movs	r1, r2
 8009f58:	0018      	movs	r0, r3
 8009f5a:	f001 feb5 	bl	800bcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f5e:	2317      	movs	r3, #23
 8009f60:	18fb      	adds	r3, r7, r3
 8009f62:	2203      	movs	r2, #3
 8009f64:	701a      	strb	r2, [r3, #0]
          break;
 8009f66:	e01f      	b.n	8009fa8 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	23a7      	movs	r3, #167	@ 0xa7
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	5cd3      	ldrb	r3, [r2, r3]
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	d017      	beq.n	8009fa6 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	0011      	movs	r1, r2
 8009f7c:	0018      	movs	r0, r3
 8009f7e:	f001 fea3 	bl	800bcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f82:	2317      	movs	r3, #23
 8009f84:	18fb      	adds	r3, r7, r3
 8009f86:	2203      	movs	r2, #3
 8009f88:	701a      	strb	r2, [r3, #0]
          }
          break;
 8009f8a:	e00c      	b.n	8009fa6 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009f8c:	683a      	ldr	r2, [r7, #0]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	0011      	movs	r1, r2
 8009f92:	0018      	movs	r0, r3
 8009f94:	f001 fe98 	bl	800bcc8 <USBD_CtlError>
          ret = USBD_FAIL;
 8009f98:	2317      	movs	r3, #23
 8009f9a:	18fb      	adds	r3, r7, r3
 8009f9c:	2203      	movs	r2, #3
 8009f9e:	701a      	strb	r2, [r3, #0]
          break;
 8009fa0:	e002      	b.n	8009fa8 <USBD_CDC_Setup+0x1c4>
          break;
 8009fa2:	46c0      	nop			@ (mov r8, r8)
 8009fa4:	e00c      	b.n	8009fc0 <USBD_CDC_Setup+0x1dc>
          break;
 8009fa6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8009fa8:	e00a      	b.n	8009fc0 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	0011      	movs	r1, r2
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	f001 fe89 	bl	800bcc8 <USBD_CtlError>
      ret = USBD_FAIL;
 8009fb6:	2317      	movs	r3, #23
 8009fb8:	18fb      	adds	r3, r7, r3
 8009fba:	2203      	movs	r2, #3
 8009fbc:	701a      	strb	r2, [r3, #0]
      break;
 8009fbe:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 8009fc0:	2317      	movs	r3, #23
 8009fc2:	18fb      	adds	r3, r7, r3
 8009fc4:	781b      	ldrb	r3, [r3, #0]
}
 8009fc6:	0018      	movs	r0, r3
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	b006      	add	sp, #24
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	46c0      	nop			@ (mov r8, r8)
 8009fd0:	00000201 	.word	0x00000201

08009fd4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fd4:	b590      	push	{r4, r7, lr}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	000a      	movs	r2, r1
 8009fde:	1cfb      	adds	r3, r7, #3
 8009fe0:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	23b2      	movs	r3, #178	@ 0xb2
 8009fe6:	009b      	lsls	r3, r3, #2
 8009fe8:	58d3      	ldr	r3, [r2, r3]
 8009fea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	23b5      	movs	r3, #181	@ 0xb5
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	58d2      	ldr	r2, [r2, r3]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	32b0      	adds	r2, #176	@ 0xb0
 8009ff8:	0092      	lsls	r2, r2, #2
 8009ffa:	58d3      	ldr	r3, [r2, r3]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d101      	bne.n	800a004 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a000:	2303      	movs	r3, #3
 800a002:	e072      	b.n	800a0ea <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	23b5      	movs	r3, #181	@ 0xb5
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	58d2      	ldr	r2, [r2, r3]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	32b0      	adds	r2, #176	@ 0xb0
 800a010:	0092      	lsls	r2, r2, #2
 800a012:	58d3      	ldr	r3, [r2, r3]
 800a014:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a016:	1cfb      	adds	r3, r7, #3
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	220f      	movs	r2, #15
 800a01c:	401a      	ands	r2, r3
 800a01e:	6879      	ldr	r1, [r7, #4]
 800a020:	0013      	movs	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	189b      	adds	r3, r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	18cb      	adds	r3, r1, r3
 800a02a:	3318      	adds	r3, #24
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d031      	beq.n	800a096 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a032:	1cfb      	adds	r3, r7, #3
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	220f      	movs	r2, #15
 800a038:	401a      	ands	r2, r3
 800a03a:	6879      	ldr	r1, [r7, #4]
 800a03c:	0013      	movs	r3, r2
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	189b      	adds	r3, r3, r2
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	18cb      	adds	r3, r1, r3
 800a046:	3318      	adds	r3, #24
 800a048:	6818      	ldr	r0, [r3, #0]
 800a04a:	1cfb      	adds	r3, r7, #3
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	220f      	movs	r2, #15
 800a050:	401a      	ands	r2, r3
 800a052:	68f9      	ldr	r1, [r7, #12]
 800a054:	0013      	movs	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	189b      	adds	r3, r3, r2
 800a05a:	00db      	lsls	r3, r3, #3
 800a05c:	18cb      	adds	r3, r1, r3
 800a05e:	3324      	adds	r3, #36	@ 0x24
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	0019      	movs	r1, r3
 800a064:	f7f6 f8f0 	bl	8000248 <__aeabi_uidivmod>
 800a068:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a06a:	d114      	bne.n	800a096 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a06c:	1cfb      	adds	r3, r7, #3
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	220f      	movs	r2, #15
 800a072:	401a      	ands	r2, r3
 800a074:	6879      	ldr	r1, [r7, #4]
 800a076:	0013      	movs	r3, r2
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	189b      	adds	r3, r3, r2
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	18cb      	adds	r3, r1, r3
 800a080:	3318      	adds	r3, #24
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a086:	1cfb      	adds	r3, r7, #3
 800a088:	7819      	ldrb	r1, [r3, #0]
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	2300      	movs	r3, #0
 800a08e:	2200      	movs	r2, #0
 800a090:	f002 fc1a 	bl	800c8c8 <USBD_LL_Transmit>
 800a094:	e028      	b.n	800a0e8 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	2385      	movs	r3, #133	@ 0x85
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	2100      	movs	r1, #0
 800a09e:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	23b5      	movs	r3, #181	@ 0xb5
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	58d3      	ldr	r3, [r2, r3]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	33b0      	adds	r3, #176	@ 0xb0
 800a0ac:	009b      	lsls	r3, r3, #2
 800a0ae:	18d3      	adds	r3, r2, r3
 800a0b0:	3304      	adds	r3, #4
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d016      	beq.n	800a0e8 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	23b5      	movs	r3, #181	@ 0xb5
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	58d3      	ldr	r3, [r2, r3]
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	33b0      	adds	r3, #176	@ 0xb0
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	18d3      	adds	r3, r2, r3
 800a0ca:	3304      	adds	r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	691c      	ldr	r4, [r3, #16]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	2382      	movs	r3, #130	@ 0x82
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	58d0      	ldr	r0, [r2, r3]
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2284      	movs	r2, #132	@ 0x84
 800a0dc:	0092      	lsls	r2, r2, #2
 800a0de:	1899      	adds	r1, r3, r2
 800a0e0:	1cfb      	adds	r3, r7, #3
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	001a      	movs	r2, r3
 800a0e6:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	0018      	movs	r0, r3
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	b005      	add	sp, #20
 800a0f0:	bd90      	pop	{r4, r7, pc}

0800a0f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b084      	sub	sp, #16
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
 800a0fa:	000a      	movs	r2, r1
 800a0fc:	1cfb      	adds	r3, r7, #3
 800a0fe:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	23b5      	movs	r3, #181	@ 0xb5
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	58d2      	ldr	r2, [r2, r3]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	32b0      	adds	r2, #176	@ 0xb0
 800a10c:	0092      	lsls	r2, r2, #2
 800a10e:	58d3      	ldr	r3, [r2, r3]
 800a110:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	23b5      	movs	r3, #181	@ 0xb5
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	58d2      	ldr	r2, [r2, r3]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	32b0      	adds	r2, #176	@ 0xb0
 800a11e:	0092      	lsls	r2, r2, #2
 800a120:	58d3      	ldr	r3, [r2, r3]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 800a126:	2303      	movs	r3, #3
 800a128:	e022      	b.n	800a170 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a12a:	1cfb      	adds	r3, r7, #3
 800a12c:	781a      	ldrb	r2, [r3, #0]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	0011      	movs	r1, r2
 800a132:	0018      	movs	r0, r3
 800a134:	f002 fc28 	bl	800c988 <USBD_LL_GetRxDataSize>
 800a138:	0001      	movs	r1, r0
 800a13a:	68fa      	ldr	r2, [r7, #12]
 800a13c:	2383      	movs	r3, #131	@ 0x83
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	23b5      	movs	r3, #181	@ 0xb5
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	58d3      	ldr	r3, [r2, r3]
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	33b0      	adds	r3, #176	@ 0xb0
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	18d3      	adds	r3, r2, r3
 800a152:	3304      	adds	r3, #4
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68da      	ldr	r2, [r3, #12]
 800a158:	68f9      	ldr	r1, [r7, #12]
 800a15a:	2381      	movs	r3, #129	@ 0x81
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	58c8      	ldr	r0, [r1, r3]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2183      	movs	r1, #131	@ 0x83
 800a164:	0089      	lsls	r1, r1, #2
 800a166:	468c      	mov	ip, r1
 800a168:	4463      	add	r3, ip
 800a16a:	0019      	movs	r1, r3
 800a16c:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	0018      	movs	r0, r3
 800a172:	46bd      	mov	sp, r7
 800a174:	b004      	add	sp, #16
 800a176:	bd80      	pop	{r7, pc}

0800a178 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a178:	b590      	push	{r4, r7, lr}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	23b5      	movs	r3, #181	@ 0xb5
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	58d2      	ldr	r2, [r2, r3]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	32b0      	adds	r2, #176	@ 0xb0
 800a18c:	0092      	lsls	r2, r2, #2
 800a18e:	58d3      	ldr	r3, [r2, r3]
 800a190:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d101      	bne.n	800a19c <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a198:	2303      	movs	r3, #3
 800a19a:	e02b      	b.n	800a1f4 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	23b5      	movs	r3, #181	@ 0xb5
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	58d3      	ldr	r3, [r2, r3]
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	33b0      	adds	r3, #176	@ 0xb0
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	18d3      	adds	r3, r2, r3
 800a1ac:	3304      	adds	r3, #4
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d01e      	beq.n	800a1f2 <USBD_CDC_EP0_RxReady+0x7a>
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	2380      	movs	r3, #128	@ 0x80
 800a1b8:	009b      	lsls	r3, r3, #2
 800a1ba:	5cd3      	ldrb	r3, [r2, r3]
 800a1bc:	2bff      	cmp	r3, #255	@ 0xff
 800a1be:	d018      	beq.n	800a1f2 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	23b5      	movs	r3, #181	@ 0xb5
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	58d3      	ldr	r3, [r2, r3]
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	33b0      	adds	r3, #176	@ 0xb0
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	18d3      	adds	r3, r2, r3
 800a1d0:	3304      	adds	r3, #4
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	68f9      	ldr	r1, [r7, #12]
 800a1d8:	2280      	movs	r2, #128	@ 0x80
 800a1da:	0092      	lsls	r2, r2, #2
 800a1dc:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 800a1de:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	4c06      	ldr	r4, [pc, #24]	@ (800a1fc <USBD_CDC_EP0_RxReady+0x84>)
 800a1e4:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a1e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a1e8:	68fa      	ldr	r2, [r7, #12]
 800a1ea:	2380      	movs	r3, #128	@ 0x80
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	21ff      	movs	r1, #255	@ 0xff
 800a1f0:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	0018      	movs	r0, r3
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	b005      	add	sp, #20
 800a1fa:	bd90      	pop	{r4, r7, pc}
 800a1fc:	00000201 	.word	0x00000201

0800a200 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a208:	4b20      	ldr	r3, [pc, #128]	@ (800a28c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a20a:	2182      	movs	r1, #130	@ 0x82
 800a20c:	0018      	movs	r0, r3
 800a20e:	f000 fdbc 	bl	800ad8a <USBD_GetEpDesc>
 800a212:	0003      	movs	r3, r0
 800a214:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a216:	4b1d      	ldr	r3, [pc, #116]	@ (800a28c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a218:	2101      	movs	r1, #1
 800a21a:	0018      	movs	r0, r3
 800a21c:	f000 fdb5 	bl	800ad8a <USBD_GetEpDesc>
 800a220:	0003      	movs	r3, r0
 800a222:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a224:	4b19      	ldr	r3, [pc, #100]	@ (800a28c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a226:	2181      	movs	r1, #129	@ 0x81
 800a228:	0018      	movs	r0, r3
 800a22a:	f000 fdae 	bl	800ad8a <USBD_GetEpDesc>
 800a22e:	0003      	movs	r3, r0
 800a230:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d002      	beq.n	800a23e <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	2210      	movs	r2, #16
 800a23c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d00b      	beq.n	800a25c <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	791a      	ldrb	r2, [r3, #4]
 800a248:	2100      	movs	r1, #0
 800a24a:	400a      	ands	r2, r1
 800a24c:	1c11      	adds	r1, r2, #0
 800a24e:	2240      	movs	r2, #64	@ 0x40
 800a250:	430a      	orrs	r2, r1
 800a252:	711a      	strb	r2, [r3, #4]
 800a254:	795a      	ldrb	r2, [r3, #5]
 800a256:	2100      	movs	r1, #0
 800a258:	400a      	ands	r2, r1
 800a25a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00b      	beq.n	800a27a <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	791a      	ldrb	r2, [r3, #4]
 800a266:	2100      	movs	r1, #0
 800a268:	400a      	ands	r2, r1
 800a26a:	1c11      	adds	r1, r2, #0
 800a26c:	2240      	movs	r2, #64	@ 0x40
 800a26e:	430a      	orrs	r2, r1
 800a270:	711a      	strb	r2, [r3, #4]
 800a272:	795a      	ldrb	r2, [r3, #5]
 800a274:	2100      	movs	r1, #0
 800a276:	400a      	ands	r2, r1
 800a278:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2243      	movs	r2, #67	@ 0x43
 800a27e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a280:	4b02      	ldr	r3, [pc, #8]	@ (800a28c <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 800a282:	0018      	movs	r0, r3
 800a284:	46bd      	mov	sp, r7
 800a286:	b006      	add	sp, #24
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	46c0      	nop			@ (mov r8, r8)
 800a28c:	20000064 	.word	0x20000064

0800a290 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b086      	sub	sp, #24
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a298:	4b20      	ldr	r3, [pc, #128]	@ (800a31c <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a29a:	2182      	movs	r1, #130	@ 0x82
 800a29c:	0018      	movs	r0, r3
 800a29e:	f000 fd74 	bl	800ad8a <USBD_GetEpDesc>
 800a2a2:	0003      	movs	r3, r0
 800a2a4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a2a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a31c <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a2a8:	2101      	movs	r1, #1
 800a2aa:	0018      	movs	r0, r3
 800a2ac:	f000 fd6d 	bl	800ad8a <USBD_GetEpDesc>
 800a2b0:	0003      	movs	r3, r0
 800a2b2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a2b4:	4b19      	ldr	r3, [pc, #100]	@ (800a31c <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a2b6:	2181      	movs	r1, #129	@ 0x81
 800a2b8:	0018      	movs	r0, r3
 800a2ba:	f000 fd66 	bl	800ad8a <USBD_GetEpDesc>
 800a2be:	0003      	movs	r3, r0
 800a2c0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d002      	beq.n	800a2ce <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	2210      	movs	r2, #16
 800a2cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00b      	beq.n	800a2ec <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	791a      	ldrb	r2, [r3, #4]
 800a2d8:	2100      	movs	r1, #0
 800a2da:	400a      	ands	r2, r1
 800a2dc:	711a      	strb	r2, [r3, #4]
 800a2de:	795a      	ldrb	r2, [r3, #5]
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	400a      	ands	r2, r1
 800a2e4:	1c11      	adds	r1, r2, #0
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	430a      	orrs	r2, r1
 800a2ea:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d00b      	beq.n	800a30a <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	791a      	ldrb	r2, [r3, #4]
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	400a      	ands	r2, r1
 800a2fa:	711a      	strb	r2, [r3, #4]
 800a2fc:	795a      	ldrb	r2, [r3, #5]
 800a2fe:	2100      	movs	r1, #0
 800a300:	400a      	ands	r2, r1
 800a302:	1c11      	adds	r1, r2, #0
 800a304:	2202      	movs	r2, #2
 800a306:	430a      	orrs	r2, r1
 800a308:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2243      	movs	r2, #67	@ 0x43
 800a30e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a310:	4b02      	ldr	r3, [pc, #8]	@ (800a31c <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 800a312:	0018      	movs	r0, r3
 800a314:	46bd      	mov	sp, r7
 800a316:	b006      	add	sp, #24
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	46c0      	nop			@ (mov r8, r8)
 800a31c:	20000064 	.word	0x20000064

0800a320 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b086      	sub	sp, #24
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a328:	4b20      	ldr	r3, [pc, #128]	@ (800a3ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a32a:	2182      	movs	r1, #130	@ 0x82
 800a32c:	0018      	movs	r0, r3
 800a32e:	f000 fd2c 	bl	800ad8a <USBD_GetEpDesc>
 800a332:	0003      	movs	r3, r0
 800a334:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a336:	4b1d      	ldr	r3, [pc, #116]	@ (800a3ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a338:	2101      	movs	r1, #1
 800a33a:	0018      	movs	r0, r3
 800a33c:	f000 fd25 	bl	800ad8a <USBD_GetEpDesc>
 800a340:	0003      	movs	r3, r0
 800a342:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a344:	4b19      	ldr	r3, [pc, #100]	@ (800a3ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a346:	2181      	movs	r1, #129	@ 0x81
 800a348:	0018      	movs	r0, r3
 800a34a:	f000 fd1e 	bl	800ad8a <USBD_GetEpDesc>
 800a34e:	0003      	movs	r3, r0
 800a350:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d002      	beq.n	800a35e <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	2210      	movs	r2, #16
 800a35c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d00b      	beq.n	800a37c <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	791a      	ldrb	r2, [r3, #4]
 800a368:	2100      	movs	r1, #0
 800a36a:	400a      	ands	r2, r1
 800a36c:	1c11      	adds	r1, r2, #0
 800a36e:	2240      	movs	r2, #64	@ 0x40
 800a370:	430a      	orrs	r2, r1
 800a372:	711a      	strb	r2, [r3, #4]
 800a374:	795a      	ldrb	r2, [r3, #5]
 800a376:	2100      	movs	r1, #0
 800a378:	400a      	ands	r2, r1
 800a37a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d00b      	beq.n	800a39a <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	791a      	ldrb	r2, [r3, #4]
 800a386:	2100      	movs	r1, #0
 800a388:	400a      	ands	r2, r1
 800a38a:	1c11      	adds	r1, r2, #0
 800a38c:	2240      	movs	r2, #64	@ 0x40
 800a38e:	430a      	orrs	r2, r1
 800a390:	711a      	strb	r2, [r3, #4]
 800a392:	795a      	ldrb	r2, [r3, #5]
 800a394:	2100      	movs	r1, #0
 800a396:	400a      	ands	r2, r1
 800a398:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2243      	movs	r2, #67	@ 0x43
 800a39e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a3a0:	4b02      	ldr	r3, [pc, #8]	@ (800a3ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 800a3a2:	0018      	movs	r0, r3
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	b006      	add	sp, #24
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	46c0      	nop			@ (mov r8, r8)
 800a3ac:	20000064 	.word	0x20000064

0800a3b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b082      	sub	sp, #8
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	220a      	movs	r2, #10
 800a3bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a3be:	4b02      	ldr	r3, [pc, #8]	@ (800a3c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a3c0:	0018      	movs	r0, r3
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	b002      	add	sp, #8
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	20000020 	.word	0x20000020

0800a3cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d101      	bne.n	800a3e0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a3dc:	2303      	movs	r3, #3
 800a3de:	e00b      	b.n	800a3f8 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	23b5      	movs	r3, #181	@ 0xb5
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	58d3      	ldr	r3, [r2, r3]
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	33b0      	adds	r3, #176	@ 0xb0
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	18d3      	adds	r3, r2, r3
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	0018      	movs	r0, r3
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	b002      	add	sp, #8
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b086      	sub	sp, #24
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	23b5      	movs	r3, #181	@ 0xb5
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	58d2      	ldr	r2, [r2, r3]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	32b0      	adds	r2, #176	@ 0xb0
 800a418:	0092      	lsls	r2, r2, #2
 800a41a:	58d3      	ldr	r3, [r2, r3]
 800a41c:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d101      	bne.n	800a428 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a424:	2303      	movs	r3, #3
 800a426:	e00a      	b.n	800a43e <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800a428:	697a      	ldr	r2, [r7, #20]
 800a42a:	2382      	movs	r3, #130	@ 0x82
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	68b9      	ldr	r1, [r7, #8]
 800a430:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a432:	697a      	ldr	r2, [r7, #20]
 800a434:	2384      	movs	r3, #132	@ 0x84
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	0018      	movs	r0, r3
 800a440:	46bd      	mov	sp, r7
 800a442:	b006      	add	sp, #24
 800a444:	bd80      	pop	{r7, pc}

0800a446 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a446:	b580      	push	{r7, lr}
 800a448:	b084      	sub	sp, #16
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
 800a44e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	23b5      	movs	r3, #181	@ 0xb5
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	58d2      	ldr	r2, [r2, r3]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	32b0      	adds	r2, #176	@ 0xb0
 800a45c:	0092      	lsls	r2, r2, #2
 800a45e:	58d3      	ldr	r3, [r2, r3]
 800a460:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d101      	bne.n	800a46c <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a468:	2303      	movs	r3, #3
 800a46a:	e005      	b.n	800a478 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800a46c:	68fa      	ldr	r2, [r7, #12]
 800a46e:	2381      	movs	r3, #129	@ 0x81
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	6839      	ldr	r1, [r7, #0]
 800a474:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	0018      	movs	r0, r3
 800a47a:	46bd      	mov	sp, r7
 800a47c:	b004      	add	sp, #16
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a480:	b590      	push	{r4, r7, lr}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	23b5      	movs	r3, #181	@ 0xb5
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	58d2      	ldr	r2, [r2, r3]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	32b0      	adds	r2, #176	@ 0xb0
 800a494:	0092      	lsls	r2, r2, #2
 800a496:	58d3      	ldr	r3, [r2, r3]
 800a498:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a49a:	230f      	movs	r3, #15
 800a49c:	18fb      	adds	r3, r7, r3
 800a49e:	2201      	movs	r2, #1
 800a4a0:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a4a8:	2303      	movs	r3, #3
 800a4aa:	e030      	b.n	800a50e <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800a4ac:	68ba      	ldr	r2, [r7, #8]
 800a4ae:	2385      	movs	r3, #133	@ 0x85
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	58d3      	ldr	r3, [r2, r3]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d127      	bne.n	800a508 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a4b8:	68ba      	ldr	r2, [r7, #8]
 800a4ba:	2385      	movs	r3, #133	@ 0x85
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	2101      	movs	r1, #1
 800a4c0:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a4c2:	4b15      	ldr	r3, [pc, #84]	@ (800a518 <USBD_CDC_TransmitPacket+0x98>)
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	001a      	movs	r2, r3
 800a4c8:	230f      	movs	r3, #15
 800a4ca:	401a      	ands	r2, r3
 800a4cc:	68b9      	ldr	r1, [r7, #8]
 800a4ce:	2384      	movs	r3, #132	@ 0x84
 800a4d0:	009b      	lsls	r3, r3, #2
 800a4d2:	58c9      	ldr	r1, [r1, r3]
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	0013      	movs	r3, r2
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	189b      	adds	r3, r3, r2
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	18c3      	adds	r3, r0, r3
 800a4e0:	3318      	adds	r3, #24
 800a4e2:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a518 <USBD_CDC_TransmitPacket+0x98>)
 800a4e6:	7819      	ldrb	r1, [r3, #0]
 800a4e8:	68ba      	ldr	r2, [r7, #8]
 800a4ea:	2382      	movs	r3, #130	@ 0x82
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	58d4      	ldr	r4, [r2, r3]
 800a4f0:	68ba      	ldr	r2, [r7, #8]
 800a4f2:	2384      	movs	r3, #132	@ 0x84
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	58d3      	ldr	r3, [r2, r3]
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	0022      	movs	r2, r4
 800a4fc:	f002 f9e4 	bl	800c8c8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a500:	230f      	movs	r3, #15
 800a502:	18fb      	adds	r3, r7, r3
 800a504:	2200      	movs	r2, #0
 800a506:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800a508:	230f      	movs	r3, #15
 800a50a:	18fb      	adds	r3, r7, r3
 800a50c:	781b      	ldrb	r3, [r3, #0]
}
 800a50e:	0018      	movs	r0, r3
 800a510:	46bd      	mov	sp, r7
 800a512:	b005      	add	sp, #20
 800a514:	bd90      	pop	{r4, r7, pc}
 800a516:	46c0      	nop			@ (mov r8, r8)
 800a518:	200000a7 	.word	0x200000a7

0800a51c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	23b5      	movs	r3, #181	@ 0xb5
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	58d2      	ldr	r2, [r2, r3]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	32b0      	adds	r2, #176	@ 0xb0
 800a530:	0092      	lsls	r2, r2, #2
 800a532:	58d3      	ldr	r3, [r2, r3]
 800a534:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	23b5      	movs	r3, #181	@ 0xb5
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	58d2      	ldr	r2, [r2, r3]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	32b0      	adds	r2, #176	@ 0xb0
 800a542:	0092      	lsls	r2, r2, #2
 800a544:	58d3      	ldr	r3, [r2, r3]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d101      	bne.n	800a54e <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a54a:	2303      	movs	r3, #3
 800a54c:	e01a      	b.n	800a584 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	7c1b      	ldrb	r3, [r3, #16]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d10b      	bne.n	800a56e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a556:	4b0d      	ldr	r3, [pc, #52]	@ (800a58c <USBD_CDC_ReceivePacket+0x70>)
 800a558:	7819      	ldrb	r1, [r3, #0]
 800a55a:	68fa      	ldr	r2, [r7, #12]
 800a55c:	2381      	movs	r3, #129	@ 0x81
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	58d2      	ldr	r2, [r2, r3]
 800a562:	2380      	movs	r3, #128	@ 0x80
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f002 f9de 	bl	800c928 <USBD_LL_PrepareReceive>
 800a56c:	e009      	b.n	800a582 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a56e:	4b07      	ldr	r3, [pc, #28]	@ (800a58c <USBD_CDC_ReceivePacket+0x70>)
 800a570:	7819      	ldrb	r1, [r3, #0]
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	2381      	movs	r3, #129	@ 0x81
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	58d2      	ldr	r2, [r2, r3]
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	2340      	movs	r3, #64	@ 0x40
 800a57e:	f002 f9d3 	bl	800c928 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a582:	2300      	movs	r3, #0
}
 800a584:	0018      	movs	r0, r3
 800a586:	46bd      	mov	sp, r7
 800a588:	b004      	add	sp, #16
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	200000a8 	.word	0x200000a8

0800a590 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a590:	b5b0      	push	{r4, r5, r7, lr}
 800a592:	b086      	sub	sp, #24
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	1dfb      	adds	r3, r7, #7
 800a59c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d10c      	bne.n	800a5be <USBD_Init+0x2e>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a5a4:	4b1d      	ldr	r3, [pc, #116]	@ (800a61c <USBD_Init+0x8c>)
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	f002 fb54 	bl	800cc54 <iprintf>
 800a5ac:	4b1c      	ldr	r3, [pc, #112]	@ (800a620 <USBD_Init+0x90>)
 800a5ae:	0018      	movs	r0, r3
 800a5b0:	f002 fb50 	bl	800cc54 <iprintf>
 800a5b4:	200a      	movs	r0, #10
 800a5b6:	f002 fb5d 	bl	800cc74 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a5ba:	2303      	movs	r3, #3
 800a5bc:	e029      	b.n	800a612 <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a5be:	68fa      	ldr	r2, [r7, #12]
 800a5c0:	23ae      	movs	r3, #174	@ 0xae
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 800a5c8:	68fa      	ldr	r2, [r7, #12]
 800a5ca:	23b1      	movs	r3, #177	@ 0xb1
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	2100      	movs	r1, #0
 800a5d0:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	23b4      	movs	r3, #180	@ 0xb4
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	2100      	movs	r1, #0
 800a5da:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d004      	beq.n	800a5ec <USBD_Init+0x5c>
  {
    pdev->pDesc = pdesc;
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	23ad      	movs	r3, #173	@ 0xad
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	68b9      	ldr	r1, [r7, #8]
 800a5ea:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	23a7      	movs	r3, #167	@ 0xa7
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	2101      	movs	r1, #1
 800a5f4:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	1dfa      	adds	r2, r7, #7
 800a5fa:	7812      	ldrb	r2, [r2, #0]
 800a5fc:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a5fe:	2517      	movs	r5, #23
 800a600:	197c      	adds	r4, r7, r5
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	0018      	movs	r0, r3
 800a606:	f001 ffb5 	bl	800c574 <USBD_LL_Init>
 800a60a:	0003      	movs	r3, r0
 800a60c:	7023      	strb	r3, [r4, #0]

  return ret;
 800a60e:	197b      	adds	r3, r7, r5
 800a610:	781b      	ldrb	r3, [r3, #0]
}
 800a612:	0018      	movs	r0, r3
 800a614:	46bd      	mov	sp, r7
 800a616:	b006      	add	sp, #24
 800a618:	bdb0      	pop	{r4, r5, r7, pc}
 800a61a:	46c0      	nop			@ (mov r8, r8)
 800a61c:	0800dc58 	.word	0x0800dc58
 800a620:	0800dc60 	.word	0x0800dc60

0800a624 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a62e:	230e      	movs	r3, #14
 800a630:	18fb      	adds	r3, r7, r3
 800a632:	2200      	movs	r2, #0
 800a634:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10c      	bne.n	800a656 <USBD_RegisterClass+0x32>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a63c:	4b1e      	ldr	r3, [pc, #120]	@ (800a6b8 <USBD_RegisterClass+0x94>)
 800a63e:	0018      	movs	r0, r3
 800a640:	f002 fb08 	bl	800cc54 <iprintf>
 800a644:	4b1d      	ldr	r3, [pc, #116]	@ (800a6bc <USBD_RegisterClass+0x98>)
 800a646:	0018      	movs	r0, r3
 800a648:	f002 fb04 	bl	800cc54 <iprintf>
 800a64c:	200a      	movs	r0, #10
 800a64e:	f002 fb11 	bl	800cc74 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a652:	2303      	movs	r3, #3
 800a654:	e02b      	b.n	800a6ae <USBD_RegisterClass+0x8a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	23ae      	movs	r3, #174	@ 0xae
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	6839      	ldr	r1, [r7, #0]
 800a65e:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	23b5      	movs	r3, #181	@ 0xb5
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	58d2      	ldr	r2, [r2, r3]
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	32ae      	adds	r2, #174	@ 0xae
 800a66c:	0092      	lsls	r2, r2, #2
 800a66e:	58d3      	ldr	r3, [r2, r3]
 800a670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a672:	2b00      	cmp	r3, #0
 800a674:	d011      	beq.n	800a69a <USBD_RegisterClass+0x76>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a676:	687a      	ldr	r2, [r7, #4]
 800a678:	23b5      	movs	r3, #181	@ 0xb5
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	58d2      	ldr	r2, [r2, r3]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	32ae      	adds	r2, #174	@ 0xae
 800a682:	0092      	lsls	r2, r2, #2
 800a684:	58d3      	ldr	r3, [r2, r3]
 800a686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a688:	220e      	movs	r2, #14
 800a68a:	18ba      	adds	r2, r7, r2
 800a68c:	0010      	movs	r0, r2
 800a68e:	4798      	blx	r3
 800a690:	0001      	movs	r1, r0
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	23b4      	movs	r3, #180	@ 0xb4
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	23b6      	movs	r3, #182	@ 0xb6
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	58d3      	ldr	r3, [r2, r3]
 800a6a2:	1c59      	adds	r1, r3, #1
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	23b6      	movs	r3, #182	@ 0xb6
 800a6a8:	009b      	lsls	r3, r3, #2
 800a6aa:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a6ac:	2300      	movs	r3, #0
}
 800a6ae:	0018      	movs	r0, r3
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	b004      	add	sp, #16
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	46c0      	nop			@ (mov r8, r8)
 800a6b8:	0800dc58 	.word	0x0800dc58
 800a6bc:	0800dc78 	.word	0x0800dc78

0800a6c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	0018      	movs	r0, r3
 800a6cc:	f001 ffc4 	bl	800c658 <USBD_LL_Start>
 800a6d0:	0003      	movs	r3, r0
}
 800a6d2:	0018      	movs	r0, r3
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	b002      	add	sp, #8
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b082      	sub	sp, #8
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a6e2:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a6e4:	0018      	movs	r0, r3
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	b002      	add	sp, #8
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6ec:	b590      	push	{r4, r7, lr}
 800a6ee:	b085      	sub	sp, #20
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	000a      	movs	r2, r1
 800a6f6:	1cfb      	adds	r3, r7, #3
 800a6f8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6fa:	210f      	movs	r1, #15
 800a6fc:	187b      	adds	r3, r7, r1
 800a6fe:	2200      	movs	r2, #0
 800a700:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	23ae      	movs	r3, #174	@ 0xae
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	58d3      	ldr	r3, [r2, r3]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00c      	beq.n	800a728 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	23ae      	movs	r3, #174	@ 0xae
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	58d3      	ldr	r3, [r2, r3]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	187c      	adds	r4, r7, r1
 800a71a:	1cfa      	adds	r2, r7, #3
 800a71c:	7811      	ldrb	r1, [r2, #0]
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	0010      	movs	r0, r2
 800a722:	4798      	blx	r3
 800a724:	0003      	movs	r3, r0
 800a726:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a728:	230f      	movs	r3, #15
 800a72a:	18fb      	adds	r3, r7, r3
 800a72c:	781b      	ldrb	r3, [r3, #0]
}
 800a72e:	0018      	movs	r0, r3
 800a730:	46bd      	mov	sp, r7
 800a732:	b005      	add	sp, #20
 800a734:	bd90      	pop	{r4, r7, pc}

0800a736 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a736:	b590      	push	{r4, r7, lr}
 800a738:	b085      	sub	sp, #20
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
 800a73e:	000a      	movs	r2, r1
 800a740:	1cfb      	adds	r3, r7, #3
 800a742:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a744:	240f      	movs	r4, #15
 800a746:	193b      	adds	r3, r7, r4
 800a748:	2200      	movs	r2, #0
 800a74a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	23ae      	movs	r3, #174	@ 0xae
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	58d3      	ldr	r3, [r2, r3]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	1cfa      	adds	r2, r7, #3
 800a758:	7811      	ldrb	r1, [r2, #0]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	0010      	movs	r0, r2
 800a75e:	4798      	blx	r3
 800a760:	1e03      	subs	r3, r0, #0
 800a762:	d002      	beq.n	800a76a <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 800a764:	193b      	adds	r3, r7, r4
 800a766:	2203      	movs	r2, #3
 800a768:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a76a:	230f      	movs	r3, #15
 800a76c:	18fb      	adds	r3, r7, r3
 800a76e:	781b      	ldrb	r3, [r3, #0]
}
 800a770:	0018      	movs	r0, r3
 800a772:	46bd      	mov	sp, r7
 800a774:	b005      	add	sp, #20
 800a776:	bd90      	pop	{r4, r7, pc}

0800a778 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a778:	b590      	push	{r4, r7, lr}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	4a30      	ldr	r2, [pc, #192]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a786:	4694      	mov	ip, r2
 800a788:	4463      	add	r3, ip
 800a78a:	683a      	ldr	r2, [r7, #0]
 800a78c:	0011      	movs	r1, r2
 800a78e:	0018      	movs	r0, r3
 800a790:	f001 fa5d 	bl	800bc4e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	23a5      	movs	r3, #165	@ 0xa5
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	2101      	movs	r1, #1
 800a79c:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	23ac      	movs	r3, #172	@ 0xac
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	5ad3      	ldrh	r3, [r2, r3]
 800a7a6:	0019      	movs	r1, r3
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	23a6      	movs	r3, #166	@ 0xa6
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a25      	ldr	r2, [pc, #148]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a7b4:	5c9b      	ldrb	r3, [r3, r2]
 800a7b6:	001a      	movs	r2, r3
 800a7b8:	231f      	movs	r3, #31
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d01f      	beq.n	800a800 <USBD_LL_SetupStage+0x88>
 800a7c0:	d82b      	bhi.n	800a81a <USBD_LL_SetupStage+0xa2>
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <USBD_LL_SetupStage+0x54>
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d00d      	beq.n	800a7e6 <USBD_LL_SetupStage+0x6e>
 800a7ca:	e026      	b.n	800a81a <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4a1e      	ldr	r2, [pc, #120]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a7d0:	189a      	adds	r2, r3, r2
 800a7d2:	230f      	movs	r3, #15
 800a7d4:	18fc      	adds	r4, r7, r3
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	0011      	movs	r1, r2
 800a7da:	0018      	movs	r0, r3
 800a7dc:	f000 fb5c 	bl	800ae98 <USBD_StdDevReq>
 800a7e0:	0003      	movs	r3, r0
 800a7e2:	7023      	strb	r3, [r4, #0]
      break;
 800a7e4:	e029      	b.n	800a83a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a17      	ldr	r2, [pc, #92]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a7ea:	189a      	adds	r2, r3, r2
 800a7ec:	230f      	movs	r3, #15
 800a7ee:	18fc      	adds	r4, r7, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	0011      	movs	r1, r2
 800a7f4:	0018      	movs	r0, r3
 800a7f6:	f000 fbcd 	bl	800af94 <USBD_StdItfReq>
 800a7fa:	0003      	movs	r3, r0
 800a7fc:	7023      	strb	r3, [r4, #0]
      break;
 800a7fe:	e01c      	b.n	800a83a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a11      	ldr	r2, [pc, #68]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a804:	189a      	adds	r2, r3, r2
 800a806:	230f      	movs	r3, #15
 800a808:	18fc      	adds	r4, r7, r3
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	0011      	movs	r1, r2
 800a80e:	0018      	movs	r0, r3
 800a810:	f000 fc4d 	bl	800b0ae <USBD_StdEPReq>
 800a814:	0003      	movs	r3, r0
 800a816:	7023      	strb	r3, [r4, #0]
      break;
 800a818:	e00f      	b.n	800a83a <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	4a0a      	ldr	r2, [pc, #40]	@ (800a848 <USBD_LL_SetupStage+0xd0>)
 800a81e:	5c9b      	ldrb	r3, [r3, r2]
 800a820:	227f      	movs	r2, #127	@ 0x7f
 800a822:	4393      	bics	r3, r2
 800a824:	b2da      	uxtb	r2, r3
 800a826:	230f      	movs	r3, #15
 800a828:	18fc      	adds	r4, r7, r3
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	0011      	movs	r1, r2
 800a82e:	0018      	movs	r0, r3
 800a830:	f001 ff99 	bl	800c766 <USBD_LL_StallEP>
 800a834:	0003      	movs	r3, r0
 800a836:	7023      	strb	r3, [r4, #0]
      break;
 800a838:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800a83a:	230f      	movs	r3, #15
 800a83c:	18fb      	adds	r3, r7, r3
 800a83e:	781b      	ldrb	r3, [r3, #0]
}
 800a840:	0018      	movs	r0, r3
 800a842:	46bd      	mov	sp, r7
 800a844:	b005      	add	sp, #20
 800a846:	bd90      	pop	{r4, r7, pc}
 800a848:	000002aa 	.word	0x000002aa

0800a84c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a84c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	607a      	str	r2, [r7, #4]
 800a856:	200b      	movs	r0, #11
 800a858:	183b      	adds	r3, r7, r0
 800a85a:	1c0a      	adds	r2, r1, #0
 800a85c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a85e:	2317      	movs	r3, #23
 800a860:	18fb      	adds	r3, r7, r3
 800a862:	2200      	movs	r2, #0
 800a864:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 800a866:	183b      	adds	r3, r7, r0
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d000      	beq.n	800a870 <USBD_LL_DataOutStage+0x24>
 800a86e:	e084      	b.n	800a97a <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	3355      	adds	r3, #85	@ 0x55
 800a874:	33ff      	adds	r3, #255	@ 0xff
 800a876:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	23a5      	movs	r3, #165	@ 0xa5
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	58d3      	ldr	r3, [r2, r3]
 800a880:	2b03      	cmp	r3, #3
 800a882:	d000      	beq.n	800a886 <USBD_LL_DataOutStage+0x3a>
 800a884:	e0c0      	b.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a886:	693b      	ldr	r3, [r7, #16]
 800a888:	689a      	ldr	r2, [r3, #8]
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d914      	bls.n	800a8bc <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	689a      	ldr	r2, [r3, #8]
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	1ad2      	subs	r2, r2, r3
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	68d9      	ldr	r1, [r3, #12]
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	689a      	ldr	r2, [r3, #8]
 800a8a8:	000b      	movs	r3, r1
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d900      	bls.n	800a8b0 <USBD_LL_DataOutStage+0x64>
 800a8ae:	0013      	movs	r3, r2
 800a8b0:	6879      	ldr	r1, [r7, #4]
 800a8b2:	68f8      	ldr	r0, [r7, #12]
 800a8b4:	001a      	movs	r2, r3
 800a8b6:	f001 fadc 	bl	800be72 <USBD_CtlContinueRx>
 800a8ba:	e0a5      	b.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	4a55      	ldr	r2, [pc, #340]	@ (800aa14 <USBD_LL_DataOutStage+0x1c8>)
 800a8c0:	5c9b      	ldrb	r3, [r3, r2]
 800a8c2:	001a      	movs	r2, r3
 800a8c4:	231f      	movs	r3, #31
 800a8c6:	4013      	ands	r3, r2
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d018      	beq.n	800a8fe <USBD_LL_DataOutStage+0xb2>
 800a8cc:	d825      	bhi.n	800a91a <USBD_LL_DataOutStage+0xce>
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <USBD_LL_DataOutStage+0x8c>
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d005      	beq.n	800a8e2 <USBD_LL_DataOutStage+0x96>
 800a8d6:	e020      	b.n	800a91a <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a8d8:	2316      	movs	r3, #22
 800a8da:	18fb      	adds	r3, r7, r3
 800a8dc:	2200      	movs	r2, #0
 800a8de:	701a      	strb	r2, [r3, #0]
            break;
 800a8e0:	e020      	b.n	800a924 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	4a4c      	ldr	r2, [pc, #304]	@ (800aa18 <USBD_LL_DataOutStage+0x1cc>)
 800a8e6:	5a9b      	ldrh	r3, [r3, r2]
 800a8e8:	b2da      	uxtb	r2, r3
 800a8ea:	2316      	movs	r3, #22
 800a8ec:	18fc      	adds	r4, r7, r3
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	0011      	movs	r1, r2
 800a8f2:	0018      	movs	r0, r3
 800a8f4:	f000 fa31 	bl	800ad5a <USBD_CoreFindIF>
 800a8f8:	0003      	movs	r3, r0
 800a8fa:	7023      	strb	r3, [r4, #0]
            break;
 800a8fc:	e012      	b.n	800a924 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	4a45      	ldr	r2, [pc, #276]	@ (800aa18 <USBD_LL_DataOutStage+0x1cc>)
 800a902:	5a9b      	ldrh	r3, [r3, r2]
 800a904:	b2da      	uxtb	r2, r3
 800a906:	2316      	movs	r3, #22
 800a908:	18fc      	adds	r4, r7, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	0011      	movs	r1, r2
 800a90e:	0018      	movs	r0, r3
 800a910:	f000 fa2f 	bl	800ad72 <USBD_CoreFindEP>
 800a914:	0003      	movs	r3, r0
 800a916:	7023      	strb	r3, [r4, #0]
            break;
 800a918:	e004      	b.n	800a924 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a91a:	2316      	movs	r3, #22
 800a91c:	18fb      	adds	r3, r7, r3
 800a91e:	2200      	movs	r2, #0
 800a920:	701a      	strb	r2, [r3, #0]
            break;
 800a922:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a924:	2116      	movs	r1, #22
 800a926:	187b      	adds	r3, r7, r1
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d120      	bne.n	800a970 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a92e:	68fa      	ldr	r2, [r7, #12]
 800a930:	23a7      	movs	r3, #167	@ 0xa7
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	5cd3      	ldrb	r3, [r2, r3]
 800a936:	b2db      	uxtb	r3, r3
 800a938:	2b03      	cmp	r3, #3
 800a93a:	d119      	bne.n	800a970 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a93c:	187b      	adds	r3, r7, r1
 800a93e:	781a      	ldrb	r2, [r3, #0]
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	32ae      	adds	r2, #174	@ 0xae
 800a944:	0092      	lsls	r2, r2, #2
 800a946:	58d3      	ldr	r3, [r2, r3]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d010      	beq.n	800a970 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 800a94e:	0008      	movs	r0, r1
 800a950:	187b      	adds	r3, r7, r1
 800a952:	7819      	ldrb	r1, [r3, #0]
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	23b5      	movs	r3, #181	@ 0xb5
 800a958:	009b      	lsls	r3, r3, #2
 800a95a:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a95c:	183b      	adds	r3, r7, r0
 800a95e:	781a      	ldrb	r2, [r3, #0]
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	32ae      	adds	r2, #174	@ 0xae
 800a964:	0092      	lsls	r2, r2, #2
 800a966:	58d3      	ldr	r3, [r2, r3]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	68fa      	ldr	r2, [r7, #12]
 800a96c:	0010      	movs	r0, r2
 800a96e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	0018      	movs	r0, r3
 800a974:	f001 fa8e 	bl	800be94 <USBD_CtlSendStatus>
 800a978:	e046      	b.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a97a:	260b      	movs	r6, #11
 800a97c:	19bb      	adds	r3, r7, r6
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	227f      	movs	r2, #127	@ 0x7f
 800a982:	4013      	ands	r3, r2
 800a984:	b2da      	uxtb	r2, r3
 800a986:	2516      	movs	r5, #22
 800a988:	197c      	adds	r4, r7, r5
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	0011      	movs	r1, r2
 800a98e:	0018      	movs	r0, r3
 800a990:	f000 f9ef 	bl	800ad72 <USBD_CoreFindEP>
 800a994:	0003      	movs	r3, r0
 800a996:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a998:	0029      	movs	r1, r5
 800a99a:	187b      	adds	r3, r7, r1
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	2bff      	cmp	r3, #255	@ 0xff
 800a9a0:	d032      	beq.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
 800a9a2:	187b      	adds	r3, r7, r1
 800a9a4:	781b      	ldrb	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d12e      	bne.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9aa:	68fa      	ldr	r2, [r7, #12]
 800a9ac:	23a7      	movs	r3, #167	@ 0xa7
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	5cd3      	ldrb	r3, [r2, r3]
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	2b03      	cmp	r3, #3
 800a9b6:	d11f      	bne.n	800a9f8 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a9b8:	187b      	adds	r3, r7, r1
 800a9ba:	781a      	ldrb	r2, [r3, #0]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	32ae      	adds	r2, #174	@ 0xae
 800a9c0:	0092      	lsls	r2, r2, #2
 800a9c2:	58d3      	ldr	r3, [r2, r3]
 800a9c4:	699b      	ldr	r3, [r3, #24]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d016      	beq.n	800a9f8 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 800a9ca:	0008      	movs	r0, r1
 800a9cc:	187b      	adds	r3, r7, r1
 800a9ce:	7819      	ldrb	r1, [r3, #0]
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	23b5      	movs	r3, #181	@ 0xb5
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a9d8:	183b      	adds	r3, r7, r0
 800a9da:	781a      	ldrb	r2, [r3, #0]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	32ae      	adds	r2, #174	@ 0xae
 800a9e0:	0092      	lsls	r2, r2, #2
 800a9e2:	58d3      	ldr	r3, [r2, r3]
 800a9e4:	699b      	ldr	r3, [r3, #24]
 800a9e6:	2217      	movs	r2, #23
 800a9e8:	18bc      	adds	r4, r7, r2
 800a9ea:	19ba      	adds	r2, r7, r6
 800a9ec:	7811      	ldrb	r1, [r2, #0]
 800a9ee:	68fa      	ldr	r2, [r7, #12]
 800a9f0:	0010      	movs	r0, r2
 800a9f2:	4798      	blx	r3
 800a9f4:	0003      	movs	r3, r0
 800a9f6:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 800a9f8:	2217      	movs	r2, #23
 800a9fa:	18bb      	adds	r3, r7, r2
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d002      	beq.n	800aa08 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 800aa02:	18bb      	adds	r3, r7, r2
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	e000      	b.n	800aa0a <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 800aa08:	2300      	movs	r3, #0
}
 800aa0a:	0018      	movs	r0, r3
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	b007      	add	sp, #28
 800aa10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa12:	46c0      	nop			@ (mov r8, r8)
 800aa14:	000002aa 	.word	0x000002aa
 800aa18:	000002ae 	.word	0x000002ae

0800aa1c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa1e:	b087      	sub	sp, #28
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	607a      	str	r2, [r7, #4]
 800aa26:	200b      	movs	r0, #11
 800aa28:	183b      	adds	r3, r7, r0
 800aa2a:	1c0a      	adds	r2, r1, #0
 800aa2c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800aa2e:	183b      	adds	r3, r7, r0
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d000      	beq.n	800aa38 <USBD_LL_DataInStage+0x1c>
 800aa36:	e07d      	b.n	800ab34 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	3314      	adds	r3, #20
 800aa3c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aa3e:	68fa      	ldr	r2, [r7, #12]
 800aa40:	23a5      	movs	r3, #165	@ 0xa5
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	58d3      	ldr	r3, [r2, r3]
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	d164      	bne.n	800ab14 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	689a      	ldr	r2, [r3, #8]
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d914      	bls.n	800aa80 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	689a      	ldr	r2, [r3, #8]
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	68db      	ldr	r3, [r3, #12]
 800aa5e:	1ad2      	subs	r2, r2, r3
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	689a      	ldr	r2, [r3, #8]
 800aa68:	6879      	ldr	r1, [r7, #4]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	0018      	movs	r0, r3
 800aa6e:	f001 f9cf 	bl	800be10 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	2300      	movs	r3, #0
 800aa76:	2200      	movs	r2, #0
 800aa78:	2100      	movs	r1, #0
 800aa7a:	f001 ff55 	bl	800c928 <USBD_LL_PrepareReceive>
 800aa7e:	e049      	b.n	800ab14 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	68da      	ldr	r2, [r3, #12]
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	689b      	ldr	r3, [r3, #8]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d11f      	bne.n	800aacc <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	685a      	ldr	r2, [r3, #4]
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d319      	bcc.n	800aacc <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	68f9      	ldr	r1, [r7, #12]
 800aa9e:	23a6      	movs	r3, #166	@ 0xa6
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d211      	bcs.n	800aacc <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	2100      	movs	r1, #0
 800aaae:	0018      	movs	r0, r3
 800aab0:	f001 f9ae 	bl	800be10 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aab4:	68fa      	ldr	r2, [r7, #12]
 800aab6:	23a6      	movs	r3, #166	@ 0xa6
 800aab8:	009b      	lsls	r3, r3, #2
 800aaba:	2100      	movs	r1, #0
 800aabc:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aabe:	68f8      	ldr	r0, [r7, #12]
 800aac0:	2300      	movs	r3, #0
 800aac2:	2200      	movs	r2, #0
 800aac4:	2100      	movs	r1, #0
 800aac6:	f001 ff2f 	bl	800c928 <USBD_LL_PrepareReceive>
 800aaca:	e023      	b.n	800ab14 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	23a7      	movs	r3, #167	@ 0xa7
 800aad0:	009b      	lsls	r3, r3, #2
 800aad2:	5cd3      	ldrb	r3, [r2, r3]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b03      	cmp	r3, #3
 800aad8:	d113      	bne.n	800ab02 <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800aada:	68fa      	ldr	r2, [r7, #12]
 800aadc:	23ae      	movs	r3, #174	@ 0xae
 800aade:	009b      	lsls	r3, r3, #2
 800aae0:	58d3      	ldr	r3, [r2, r3]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d00c      	beq.n	800ab02 <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	23b5      	movs	r3, #181	@ 0xb5
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	2100      	movs	r1, #0
 800aaf0:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	23ae      	movs	r3, #174	@ 0xae
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	58d3      	ldr	r3, [r2, r3]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	0010      	movs	r0, r2
 800ab00:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2180      	movs	r1, #128	@ 0x80
 800ab06:	0018      	movs	r0, r3
 800ab08:	f001 fe2d 	bl	800c766 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	0018      	movs	r0, r3
 800ab10:	f001 f9d4 	bl	800bebc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800ab14:	68fa      	ldr	r2, [r7, #12]
 800ab16:	23a8      	movs	r3, #168	@ 0xa8
 800ab18:	009b      	lsls	r3, r3, #2
 800ab1a:	5cd3      	ldrb	r3, [r2, r3]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d050      	beq.n	800abc2 <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	0018      	movs	r0, r3
 800ab24:	f7ff fdd9 	bl	800a6da <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab28:	68fa      	ldr	r2, [r7, #12]
 800ab2a:	23a8      	movs	r3, #168	@ 0xa8
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	2100      	movs	r1, #0
 800ab30:	54d1      	strb	r1, [r2, r3]
 800ab32:	e046      	b.n	800abc2 <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ab34:	260b      	movs	r6, #11
 800ab36:	19bb      	adds	r3, r7, r6
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	2280      	movs	r2, #128	@ 0x80
 800ab3c:	4252      	negs	r2, r2
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	b2da      	uxtb	r2, r3
 800ab42:	2517      	movs	r5, #23
 800ab44:	197c      	adds	r4, r7, r5
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	0011      	movs	r1, r2
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f000 f911 	bl	800ad72 <USBD_CoreFindEP>
 800ab50:	0003      	movs	r3, r0
 800ab52:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab54:	0029      	movs	r1, r5
 800ab56:	187b      	adds	r3, r7, r1
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	2bff      	cmp	r3, #255	@ 0xff
 800ab5c:	d031      	beq.n	800abc2 <USBD_LL_DataInStage+0x1a6>
 800ab5e:	187b      	adds	r3, r7, r1
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d12d      	bne.n	800abc2 <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab66:	68fa      	ldr	r2, [r7, #12]
 800ab68:	23a7      	movs	r3, #167	@ 0xa7
 800ab6a:	009b      	lsls	r3, r3, #2
 800ab6c:	5cd3      	ldrb	r3, [r2, r3]
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	2b03      	cmp	r3, #3
 800ab72:	d126      	bne.n	800abc2 <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ab74:	187b      	adds	r3, r7, r1
 800ab76:	781a      	ldrb	r2, [r3, #0]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	32ae      	adds	r2, #174	@ 0xae
 800ab7c:	0092      	lsls	r2, r2, #2
 800ab7e:	58d3      	ldr	r3, [r2, r3]
 800ab80:	695b      	ldr	r3, [r3, #20]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d01d      	beq.n	800abc2 <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 800ab86:	0008      	movs	r0, r1
 800ab88:	187b      	adds	r3, r7, r1
 800ab8a:	7819      	ldrb	r1, [r3, #0]
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	23b5      	movs	r3, #181	@ 0xb5
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ab94:	183b      	adds	r3, r7, r0
 800ab96:	781a      	ldrb	r2, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	32ae      	adds	r2, #174	@ 0xae
 800ab9c:	0092      	lsls	r2, r2, #2
 800ab9e:	58d3      	ldr	r3, [r2, r3]
 800aba0:	695b      	ldr	r3, [r3, #20]
 800aba2:	2516      	movs	r5, #22
 800aba4:	197c      	adds	r4, r7, r5
 800aba6:	19ba      	adds	r2, r7, r6
 800aba8:	7811      	ldrb	r1, [r2, #0]
 800abaa:	68fa      	ldr	r2, [r7, #12]
 800abac:	0010      	movs	r0, r2
 800abae:	4798      	blx	r3
 800abb0:	0003      	movs	r3, r0
 800abb2:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 800abb4:	197b      	adds	r3, r7, r5
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d002      	beq.n	800abc2 <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 800abbc:	197b      	adds	r3, r7, r5
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	e000      	b.n	800abc4 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 800abc2:	2300      	movs	r3, #0
}
 800abc4:	0018      	movs	r0, r3
 800abc6:	46bd      	mov	sp, r7
 800abc8:	b007      	add	sp, #28
 800abca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800abcc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800abcc:	b590      	push	{r4, r7, lr}
 800abce:	b085      	sub	sp, #20
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800abd4:	240f      	movs	r4, #15
 800abd6:	193b      	adds	r3, r7, r4
 800abd8:	2200      	movs	r2, #0
 800abda:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	23a7      	movs	r3, #167	@ 0xa7
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	2101      	movs	r1, #1
 800abe4:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	23a5      	movs	r3, #165	@ 0xa5
 800abea:	009b      	lsls	r3, r3, #2
 800abec:	2100      	movs	r1, #0
 800abee:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	23a9      	movs	r3, #169	@ 0xa9
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	2100      	movs	r1, #0
 800abfe:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	23a8      	movs	r3, #168	@ 0xa8
 800ac04:	009b      	lsls	r3, r3, #2
 800ac06:	2100      	movs	r1, #0
 800ac08:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	23ae      	movs	r3, #174	@ 0xae
 800ac0e:	009b      	lsls	r3, r3, #2
 800ac10:	58d3      	ldr	r3, [r2, r3]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d016      	beq.n	800ac44 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	23ae      	movs	r3, #174	@ 0xae
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	58d3      	ldr	r3, [r2, r3]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d00f      	beq.n	800ac44 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	23ae      	movs	r3, #174	@ 0xae
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	58d3      	ldr	r3, [r2, r3]
 800ac2c:	685a      	ldr	r2, [r3, #4]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	b2d9      	uxtb	r1, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	0018      	movs	r0, r3
 800ac38:	4790      	blx	r2
 800ac3a:	1e03      	subs	r3, r0, #0
 800ac3c:	d002      	beq.n	800ac44 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 800ac3e:	193b      	adds	r3, r7, r4
 800ac40:	2203      	movs	r2, #3
 800ac42:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	2340      	movs	r3, #64	@ 0x40
 800ac48:	2200      	movs	r2, #0
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	f001 fd29 	bl	800c6a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	23b2      	movs	r3, #178	@ 0xb2
 800ac54:	005b      	lsls	r3, r3, #1
 800ac56:	2101      	movs	r1, #1
 800ac58:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	23b0      	movs	r3, #176	@ 0xb0
 800ac5e:	005b      	lsls	r3, r3, #1
 800ac60:	2140      	movs	r1, #64	@ 0x40
 800ac62:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	2340      	movs	r3, #64	@ 0x40
 800ac68:	2200      	movs	r2, #0
 800ac6a:	2180      	movs	r1, #128	@ 0x80
 800ac6c:	f001 fd19 	bl	800c6a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2201      	movs	r2, #1
 800ac74:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2240      	movs	r2, #64	@ 0x40
 800ac7a:	621a      	str	r2, [r3, #32]

  return ret;
 800ac7c:	230f      	movs	r3, #15
 800ac7e:	18fb      	adds	r3, r7, r3
 800ac80:	781b      	ldrb	r3, [r3, #0]
}
 800ac82:	0018      	movs	r0, r3
 800ac84:	46bd      	mov	sp, r7
 800ac86:	b005      	add	sp, #20
 800ac88:	bd90      	pop	{r4, r7, pc}

0800ac8a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b082      	sub	sp, #8
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
 800ac92:	000a      	movs	r2, r1
 800ac94:	1cfb      	adds	r3, r7, #3
 800ac96:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	1cfa      	adds	r2, r7, #3
 800ac9c:	7812      	ldrb	r2, [r2, #0]
 800ac9e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	0018      	movs	r0, r3
 800aca4:	46bd      	mov	sp, r7
 800aca6:	b002      	add	sp, #8
 800aca8:	bd80      	pop	{r7, pc}
	...

0800acac <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	23a7      	movs	r3, #167	@ 0xa7
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	5cd3      	ldrb	r3, [r2, r3]
 800acbc:	b2d9      	uxtb	r1, r3
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	4a05      	ldr	r2, [pc, #20]	@ (800acd8 <USBD_LL_Suspend+0x2c>)
 800acc2:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	23a7      	movs	r3, #167	@ 0xa7
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	2104      	movs	r1, #4
 800accc:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	0018      	movs	r0, r3
 800acd2:	46bd      	mov	sp, r7
 800acd4:	b002      	add	sp, #8
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	0000029d 	.word	0x0000029d

0800acdc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b082      	sub	sp, #8
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	23a7      	movs	r3, #167	@ 0xa7
 800ace8:	009b      	lsls	r3, r3, #2
 800acea:	5cd3      	ldrb	r3, [r2, r3]
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b04      	cmp	r3, #4
 800acf0:	d107      	bne.n	800ad02 <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	4a05      	ldr	r2, [pc, #20]	@ (800ad0c <USBD_LL_Resume+0x30>)
 800acf6:	5c9b      	ldrb	r3, [r3, r2]
 800acf8:	b2d9      	uxtb	r1, r3
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	23a7      	movs	r3, #167	@ 0xa7
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800ad02:	2300      	movs	r3, #0
}
 800ad04:	0018      	movs	r0, r3
 800ad06:	46bd      	mov	sp, r7
 800ad08:	b002      	add	sp, #8
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	0000029d 	.word	0x0000029d

0800ad10 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b082      	sub	sp, #8
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	23a7      	movs	r3, #167	@ 0xa7
 800ad1c:	009b      	lsls	r3, r3, #2
 800ad1e:	5cd3      	ldrb	r3, [r2, r3]
 800ad20:	b2db      	uxtb	r3, r3
 800ad22:	2b03      	cmp	r3, #3
 800ad24:	d114      	bne.n	800ad50 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	23ae      	movs	r3, #174	@ 0xae
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	58d3      	ldr	r3, [r2, r3]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d00e      	beq.n	800ad50 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	23ae      	movs	r3, #174	@ 0xae
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	58d3      	ldr	r3, [r2, r3]
 800ad3a:	69db      	ldr	r3, [r3, #28]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d007      	beq.n	800ad50 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	23ae      	movs	r3, #174	@ 0xae
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	58d3      	ldr	r3, [r2, r3]
 800ad48:	69db      	ldr	r3, [r3, #28]
 800ad4a:	687a      	ldr	r2, [r7, #4]
 800ad4c:	0010      	movs	r0, r2
 800ad4e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	0018      	movs	r0, r3
 800ad54:	46bd      	mov	sp, r7
 800ad56:	b002      	add	sp, #8
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b082      	sub	sp, #8
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	000a      	movs	r2, r1
 800ad64:	1cfb      	adds	r3, r7, #3
 800ad66:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad68:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad6a:	0018      	movs	r0, r3
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	b002      	add	sp, #8
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b082      	sub	sp, #8
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	6078      	str	r0, [r7, #4]
 800ad7a:	000a      	movs	r2, r1
 800ad7c:	1cfb      	adds	r3, r7, #3
 800ad7e:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad80:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad82:	0018      	movs	r0, r3
 800ad84:	46bd      	mov	sp, r7
 800ad86:	b002      	add	sp, #8
 800ad88:	bd80      	pop	{r7, pc}

0800ad8a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ad8a:	b580      	push	{r7, lr}
 800ad8c:	b086      	sub	sp, #24
 800ad8e:	af00      	add	r7, sp, #0
 800ad90:	6078      	str	r0, [r7, #4]
 800ad92:	000a      	movs	r2, r1
 800ad94:	1cfb      	adds	r3, r7, #3
 800ad96:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ada0:	2300      	movs	r3, #0
 800ada2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	789a      	ldrb	r2, [r3, #2]
 800ada8:	78db      	ldrb	r3, [r3, #3]
 800adaa:	021b      	lsls	r3, r3, #8
 800adac:	4313      	orrs	r3, r2
 800adae:	b29b      	uxth	r3, r3
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	7812      	ldrb	r2, [r2, #0]
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d92a      	bls.n	800ae0e <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	001a      	movs	r2, r3
 800adbe:	230a      	movs	r3, #10
 800adc0:	18fb      	adds	r3, r7, r3
 800adc2:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 800adc4:	e016      	b.n	800adf4 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800adc6:	230a      	movs	r3, #10
 800adc8:	18fa      	adds	r2, r7, r3
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	0011      	movs	r1, r2
 800adce:	0018      	movs	r0, r3
 800add0:	f000 f822 	bl	800ae18 <USBD_GetNextDesc>
 800add4:	0003      	movs	r3, r0
 800add6:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	785b      	ldrb	r3, [r3, #1]
 800addc:	2b05      	cmp	r3, #5
 800adde:	d109      	bne.n	800adf4 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ade4:	693b      	ldr	r3, [r7, #16]
 800ade6:	789b      	ldrb	r3, [r3, #2]
 800ade8:	1cfa      	adds	r2, r7, #3
 800adea:	7812      	ldrb	r2, [r2, #0]
 800adec:	429a      	cmp	r2, r3
 800adee:	d00d      	beq.n	800ae0c <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800adf0:	2300      	movs	r3, #0
 800adf2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	789a      	ldrb	r2, [r3, #2]
 800adf8:	78db      	ldrb	r3, [r3, #3]
 800adfa:	021b      	lsls	r3, r3, #8
 800adfc:	4313      	orrs	r3, r2
 800adfe:	b29a      	uxth	r2, r3
 800ae00:	230a      	movs	r3, #10
 800ae02:	18fb      	adds	r3, r7, r3
 800ae04:	881b      	ldrh	r3, [r3, #0]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d8dd      	bhi.n	800adc6 <USBD_GetEpDesc+0x3c>
 800ae0a:	e000      	b.n	800ae0e <USBD_GetEpDesc+0x84>
          break;
 800ae0c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ae0e:	693b      	ldr	r3, [r7, #16]
}
 800ae10:	0018      	movs	r0, r3
 800ae12:	46bd      	mov	sp, r7
 800ae14:	b006      	add	sp, #24
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b084      	sub	sp, #16
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
 800ae20:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	68fa      	ldr	r2, [r7, #12]
 800ae2c:	7812      	ldrb	r2, [r2, #0]
 800ae2e:	189b      	adds	r3, r3, r2
 800ae30:	b29a      	uxth	r2, r3
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	001a      	movs	r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	189b      	adds	r3, r3, r2
 800ae40:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ae42:	68fb      	ldr	r3, [r7, #12]
}
 800ae44:	0018      	movs	r0, r3
 800ae46:	46bd      	mov	sp, r7
 800ae48:	b004      	add	sp, #16
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	781a      	ldrb	r2, [r3, #0]
 800ae5c:	2112      	movs	r1, #18
 800ae5e:	187b      	adds	r3, r7, r1
 800ae60:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	3301      	adds	r3, #1
 800ae66:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	781a      	ldrb	r2, [r3, #0]
 800ae6c:	2010      	movs	r0, #16
 800ae6e:	183b      	adds	r3, r7, r0
 800ae70:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae72:	183b      	adds	r3, r7, r0
 800ae74:	881b      	ldrh	r3, [r3, #0]
 800ae76:	021b      	lsls	r3, r3, #8
 800ae78:	b21a      	sxth	r2, r3
 800ae7a:	187b      	adds	r3, r7, r1
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	5e5b      	ldrsh	r3, [r3, r1]
 800ae80:	4313      	orrs	r3, r2
 800ae82:	b21a      	sxth	r2, r3
 800ae84:	210e      	movs	r1, #14
 800ae86:	187b      	adds	r3, r7, r1
 800ae88:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800ae8a:	187b      	adds	r3, r7, r1
 800ae8c:	881b      	ldrh	r3, [r3, #0]
}
 800ae8e:	0018      	movs	r0, r3
 800ae90:	46bd      	mov	sp, r7
 800ae92:	b006      	add	sp, #24
 800ae94:	bd80      	pop	{r7, pc}
	...

0800ae98 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae98:	b590      	push	{r4, r7, lr}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aea2:	230f      	movs	r3, #15
 800aea4:	18fb      	adds	r3, r7, r3
 800aea6:	2200      	movs	r2, #0
 800aea8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	001a      	movs	r2, r3
 800aeb0:	2360      	movs	r3, #96	@ 0x60
 800aeb2:	4013      	ands	r3, r2
 800aeb4:	2b40      	cmp	r3, #64	@ 0x40
 800aeb6:	d004      	beq.n	800aec2 <USBD_StdDevReq+0x2a>
 800aeb8:	d85b      	bhi.n	800af72 <USBD_StdDevReq+0xda>
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d013      	beq.n	800aee6 <USBD_StdDevReq+0x4e>
 800aebe:	2b20      	cmp	r3, #32
 800aec0:	d157      	bne.n	800af72 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800aec2:	687a      	ldr	r2, [r7, #4]
 800aec4:	23b5      	movs	r3, #181	@ 0xb5
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	58d2      	ldr	r2, [r2, r3]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	32ae      	adds	r2, #174	@ 0xae
 800aece:	0092      	lsls	r2, r2, #2
 800aed0:	58d3      	ldr	r3, [r2, r3]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	220f      	movs	r2, #15
 800aed6:	18bc      	adds	r4, r7, r2
 800aed8:	6839      	ldr	r1, [r7, #0]
 800aeda:	687a      	ldr	r2, [r7, #4]
 800aedc:	0010      	movs	r0, r2
 800aede:	4798      	blx	r3
 800aee0:	0003      	movs	r3, r0
 800aee2:	7023      	strb	r3, [r4, #0]
      break;
 800aee4:	e04c      	b.n	800af80 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	785b      	ldrb	r3, [r3, #1]
 800aeea:	2b09      	cmp	r3, #9
 800aeec:	d839      	bhi.n	800af62 <USBD_StdDevReq+0xca>
 800aeee:	009a      	lsls	r2, r3, #2
 800aef0:	4b27      	ldr	r3, [pc, #156]	@ (800af90 <USBD_StdDevReq+0xf8>)
 800aef2:	18d3      	adds	r3, r2, r3
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aef8:	683a      	ldr	r2, [r7, #0]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	0011      	movs	r1, r2
 800aefe:	0018      	movs	r0, r3
 800af00:	f000 fada 	bl	800b4b8 <USBD_GetDescriptor>
          break;
 800af04:	e034      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800af06:	683a      	ldr	r2, [r7, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	0011      	movs	r1, r2
 800af0c:	0018      	movs	r0, r3
 800af0e:	f000 fcad 	bl	800b86c <USBD_SetAddress>
          break;
 800af12:	e02d      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800af14:	230f      	movs	r3, #15
 800af16:	18fc      	adds	r4, r7, r3
 800af18:	683a      	ldr	r2, [r7, #0]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	0011      	movs	r1, r2
 800af1e:	0018      	movs	r0, r3
 800af20:	f000 fcfa 	bl	800b918 <USBD_SetConfig>
 800af24:	0003      	movs	r3, r0
 800af26:	7023      	strb	r3, [r4, #0]
          break;
 800af28:	e022      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800af2a:	683a      	ldr	r2, [r7, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	0011      	movs	r1, r2
 800af30:	0018      	movs	r0, r3
 800af32:	f000 fdbf 	bl	800bab4 <USBD_GetConfig>
          break;
 800af36:	e01b      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	0011      	movs	r1, r2
 800af3e:	0018      	movs	r0, r3
 800af40:	f000 fdf4 	bl	800bb2c <USBD_GetStatus>
          break;
 800af44:	e014      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	0011      	movs	r1, r2
 800af4c:	0018      	movs	r0, r3
 800af4e:	f000 fe28 	bl	800bba2 <USBD_SetFeature>
          break;
 800af52:	e00d      	b.n	800af70 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	0011      	movs	r1, r2
 800af5a:	0018      	movs	r0, r3
 800af5c:	f000 fe50 	bl	800bc00 <USBD_ClrFeature>
          break;
 800af60:	e006      	b.n	800af70 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	0011      	movs	r1, r2
 800af68:	0018      	movs	r0, r3
 800af6a:	f000 fead 	bl	800bcc8 <USBD_CtlError>
          break;
 800af6e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800af70:	e006      	b.n	800af80 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	0011      	movs	r1, r2
 800af78:	0018      	movs	r0, r3
 800af7a:	f000 fea5 	bl	800bcc8 <USBD_CtlError>
      break;
 800af7e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800af80:	230f      	movs	r3, #15
 800af82:	18fb      	adds	r3, r7, r3
 800af84:	781b      	ldrb	r3, [r3, #0]
}
 800af86:	0018      	movs	r0, r3
 800af88:	46bd      	mov	sp, r7
 800af8a:	b005      	add	sp, #20
 800af8c:	bd90      	pop	{r4, r7, pc}
 800af8e:	46c0      	nop			@ (mov r8, r8)
 800af90:	0800dde0 	.word	0x0800dde0

0800af94 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af94:	b5b0      	push	{r4, r5, r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af9e:	230f      	movs	r3, #15
 800afa0:	18fb      	adds	r3, r7, r3
 800afa2:	2200      	movs	r2, #0
 800afa4:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	001a      	movs	r2, r3
 800afac:	2360      	movs	r3, #96	@ 0x60
 800afae:	4013      	ands	r3, r2
 800afb0:	2b40      	cmp	r3, #64	@ 0x40
 800afb2:	d005      	beq.n	800afc0 <USBD_StdItfReq+0x2c>
 800afb4:	d900      	bls.n	800afb8 <USBD_StdItfReq+0x24>
 800afb6:	e06c      	b.n	800b092 <USBD_StdItfReq+0xfe>
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <USBD_StdItfReq+0x2c>
 800afbc:	2b20      	cmp	r3, #32
 800afbe:	d168      	bne.n	800b092 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	23a7      	movs	r3, #167	@ 0xa7
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	5cd3      	ldrb	r3, [r2, r3]
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	3b01      	subs	r3, #1
 800afcc:	2b02      	cmp	r3, #2
 800afce:	d857      	bhi.n	800b080 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	889b      	ldrh	r3, [r3, #4]
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	d84b      	bhi.n	800b072 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	889b      	ldrh	r3, [r3, #4]
 800afde:	b2da      	uxtb	r2, r3
 800afe0:	250e      	movs	r5, #14
 800afe2:	197c      	adds	r4, r7, r5
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	0011      	movs	r1, r2
 800afe8:	0018      	movs	r0, r3
 800afea:	f7ff feb6 	bl	800ad5a <USBD_CoreFindIF>
 800afee:	0003      	movs	r3, r0
 800aff0:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aff2:	0029      	movs	r1, r5
 800aff4:	187b      	adds	r3, r7, r1
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	2bff      	cmp	r3, #255	@ 0xff
 800affa:	d028      	beq.n	800b04e <USBD_StdItfReq+0xba>
 800affc:	187b      	adds	r3, r7, r1
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d124      	bne.n	800b04e <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b004:	187b      	adds	r3, r7, r1
 800b006:	781a      	ldrb	r2, [r3, #0]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	32ae      	adds	r2, #174	@ 0xae
 800b00c:	0092      	lsls	r2, r2, #2
 800b00e:	58d3      	ldr	r3, [r2, r3]
 800b010:	689b      	ldr	r3, [r3, #8]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d016      	beq.n	800b044 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800b016:	0008      	movs	r0, r1
 800b018:	187b      	adds	r3, r7, r1
 800b01a:	7819      	ldrb	r1, [r3, #0]
 800b01c:	687a      	ldr	r2, [r7, #4]
 800b01e:	23b5      	movs	r3, #181	@ 0xb5
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b024:	183b      	adds	r3, r7, r0
 800b026:	781a      	ldrb	r2, [r3, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	32ae      	adds	r2, #174	@ 0xae
 800b02c:	0092      	lsls	r2, r2, #2
 800b02e:	58d3      	ldr	r3, [r2, r3]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	220f      	movs	r2, #15
 800b034:	18bc      	adds	r4, r7, r2
 800b036:	6839      	ldr	r1, [r7, #0]
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	0010      	movs	r0, r2
 800b03c:	4798      	blx	r3
 800b03e:	0003      	movs	r3, r0
 800b040:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b042:	e008      	b.n	800b056 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b044:	230f      	movs	r3, #15
 800b046:	18fb      	adds	r3, r7, r3
 800b048:	2203      	movs	r2, #3
 800b04a:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b04c:	e003      	b.n	800b056 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b04e:	230f      	movs	r3, #15
 800b050:	18fb      	adds	r3, r7, r3
 800b052:	2203      	movs	r2, #3
 800b054:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	88db      	ldrh	r3, [r3, #6]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d117      	bne.n	800b08e <USBD_StdItfReq+0xfa>
 800b05e:	230f      	movs	r3, #15
 800b060:	18fb      	adds	r3, r7, r3
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d112      	bne.n	800b08e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	0018      	movs	r0, r3
 800b06c:	f000 ff12 	bl	800be94 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b070:	e00d      	b.n	800b08e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800b072:	683a      	ldr	r2, [r7, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	0011      	movs	r1, r2
 800b078:	0018      	movs	r0, r3
 800b07a:	f000 fe25 	bl	800bcc8 <USBD_CtlError>
          break;
 800b07e:	e006      	b.n	800b08e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800b080:	683a      	ldr	r2, [r7, #0]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	0011      	movs	r1, r2
 800b086:	0018      	movs	r0, r3
 800b088:	f000 fe1e 	bl	800bcc8 <USBD_CtlError>
          break;
 800b08c:	e000      	b.n	800b090 <USBD_StdItfReq+0xfc>
          break;
 800b08e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b090:	e006      	b.n	800b0a0 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800b092:	683a      	ldr	r2, [r7, #0]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	0011      	movs	r1, r2
 800b098:	0018      	movs	r0, r3
 800b09a:	f000 fe15 	bl	800bcc8 <USBD_CtlError>
      break;
 800b09e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b0a0:	230f      	movs	r3, #15
 800b0a2:	18fb      	adds	r3, r7, r3
 800b0a4:	781b      	ldrb	r3, [r3, #0]
}
 800b0a6:	0018      	movs	r0, r3
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	b004      	add	sp, #16
 800b0ac:	bdb0      	pop	{r4, r5, r7, pc}

0800b0ae <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0ae:	b5b0      	push	{r4, r5, r7, lr}
 800b0b0:	b084      	sub	sp, #16
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	6078      	str	r0, [r7, #4]
 800b0b6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b0b8:	230f      	movs	r3, #15
 800b0ba:	18fb      	adds	r3, r7, r3
 800b0bc:	2200      	movs	r2, #0
 800b0be:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	889a      	ldrh	r2, [r3, #4]
 800b0c4:	230e      	movs	r3, #14
 800b0c6:	18fb      	adds	r3, r7, r3
 800b0c8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	001a      	movs	r2, r3
 800b0d0:	2360      	movs	r3, #96	@ 0x60
 800b0d2:	4013      	ands	r3, r2
 800b0d4:	2b40      	cmp	r3, #64	@ 0x40
 800b0d6:	d006      	beq.n	800b0e6 <USBD_StdEPReq+0x38>
 800b0d8:	d900      	bls.n	800b0dc <USBD_StdEPReq+0x2e>
 800b0da:	e1de      	b.n	800b49a <USBD_StdEPReq+0x3ec>
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d039      	beq.n	800b154 <USBD_StdEPReq+0xa6>
 800b0e0:	2b20      	cmp	r3, #32
 800b0e2:	d000      	beq.n	800b0e6 <USBD_StdEPReq+0x38>
 800b0e4:	e1d9      	b.n	800b49a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b0e6:	250d      	movs	r5, #13
 800b0e8:	197c      	adds	r4, r7, r5
 800b0ea:	230e      	movs	r3, #14
 800b0ec:	18fb      	adds	r3, r7, r3
 800b0ee:	781a      	ldrb	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	0011      	movs	r1, r2
 800b0f4:	0018      	movs	r0, r3
 800b0f6:	f7ff fe3c 	bl	800ad72 <USBD_CoreFindEP>
 800b0fa:	0003      	movs	r3, r0
 800b0fc:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0fe:	197b      	adds	r3, r7, r5
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	2bff      	cmp	r3, #255	@ 0xff
 800b104:	d100      	bne.n	800b108 <USBD_StdEPReq+0x5a>
 800b106:	e1cf      	b.n	800b4a8 <USBD_StdEPReq+0x3fa>
 800b108:	197b      	adds	r3, r7, r5
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d000      	beq.n	800b112 <USBD_StdEPReq+0x64>
 800b110:	e1ca      	b.n	800b4a8 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800b112:	197b      	adds	r3, r7, r5
 800b114:	7819      	ldrb	r1, [r3, #0]
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	23b5      	movs	r3, #181	@ 0xb5
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b11e:	0029      	movs	r1, r5
 800b120:	187b      	adds	r3, r7, r1
 800b122:	781a      	ldrb	r2, [r3, #0]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	32ae      	adds	r2, #174	@ 0xae
 800b128:	0092      	lsls	r2, r2, #2
 800b12a:	58d3      	ldr	r3, [r2, r3]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d100      	bne.n	800b134 <USBD_StdEPReq+0x86>
 800b132:	e1b9      	b.n	800b4a8 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b134:	187b      	adds	r3, r7, r1
 800b136:	781a      	ldrb	r2, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	32ae      	adds	r2, #174	@ 0xae
 800b13c:	0092      	lsls	r2, r2, #2
 800b13e:	58d3      	ldr	r3, [r2, r3]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	220f      	movs	r2, #15
 800b144:	18bc      	adds	r4, r7, r2
 800b146:	6839      	ldr	r1, [r7, #0]
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	0010      	movs	r0, r2
 800b14c:	4798      	blx	r3
 800b14e:	0003      	movs	r3, r0
 800b150:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800b152:	e1a9      	b.n	800b4a8 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	785b      	ldrb	r3, [r3, #1]
 800b158:	2b03      	cmp	r3, #3
 800b15a:	d007      	beq.n	800b16c <USBD_StdEPReq+0xbe>
 800b15c:	dd00      	ble.n	800b160 <USBD_StdEPReq+0xb2>
 800b15e:	e194      	b.n	800b48a <USBD_StdEPReq+0x3dc>
 800b160:	2b00      	cmp	r3, #0
 800b162:	d100      	bne.n	800b166 <USBD_StdEPReq+0xb8>
 800b164:	e0c9      	b.n	800b2fa <USBD_StdEPReq+0x24c>
 800b166:	2b01      	cmp	r3, #1
 800b168:	d04d      	beq.n	800b206 <USBD_StdEPReq+0x158>
 800b16a:	e18e      	b.n	800b48a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	23a7      	movs	r3, #167	@ 0xa7
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	5cd3      	ldrb	r3, [r2, r3]
 800b174:	b2db      	uxtb	r3, r3
 800b176:	2b02      	cmp	r3, #2
 800b178:	d002      	beq.n	800b180 <USBD_StdEPReq+0xd2>
 800b17a:	2b03      	cmp	r3, #3
 800b17c:	d01e      	beq.n	800b1bc <USBD_StdEPReq+0x10e>
 800b17e:	e03a      	b.n	800b1f6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b180:	220e      	movs	r2, #14
 800b182:	18bb      	adds	r3, r7, r2
 800b184:	781b      	ldrb	r3, [r3, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d011      	beq.n	800b1ae <USBD_StdEPReq+0x100>
 800b18a:	18bb      	adds	r3, r7, r2
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	2b80      	cmp	r3, #128	@ 0x80
 800b190:	d00d      	beq.n	800b1ae <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b192:	18bb      	adds	r3, r7, r2
 800b194:	781a      	ldrb	r2, [r3, #0]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	0011      	movs	r1, r2
 800b19a:	0018      	movs	r0, r3
 800b19c:	f001 fae3 	bl	800c766 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2180      	movs	r1, #128	@ 0x80
 800b1a4:	0018      	movs	r0, r3
 800b1a6:	f001 fade 	bl	800c766 <USBD_LL_StallEP>
 800b1aa:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b1ac:	e02a      	b.n	800b204 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800b1ae:	683a      	ldr	r2, [r7, #0]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	0011      	movs	r1, r2
 800b1b4:	0018      	movs	r0, r3
 800b1b6:	f000 fd87 	bl	800bcc8 <USBD_CtlError>
              break;
 800b1ba:	e023      	b.n	800b204 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	885b      	ldrh	r3, [r3, #2]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d113      	bne.n	800b1ec <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b1c4:	220e      	movs	r2, #14
 800b1c6:	18bb      	adds	r3, r7, r2
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00e      	beq.n	800b1ec <USBD_StdEPReq+0x13e>
 800b1ce:	18bb      	adds	r3, r7, r2
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	2b80      	cmp	r3, #128	@ 0x80
 800b1d4:	d00a      	beq.n	800b1ec <USBD_StdEPReq+0x13e>
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	88db      	ldrh	r3, [r3, #6]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d106      	bne.n	800b1ec <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1de:	18bb      	adds	r3, r7, r2
 800b1e0:	781a      	ldrb	r2, [r3, #0]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	0011      	movs	r1, r2
 800b1e6:	0018      	movs	r0, r3
 800b1e8:	f001 fabd 	bl	800c766 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	0018      	movs	r0, r3
 800b1f0:	f000 fe50 	bl	800be94 <USBD_CtlSendStatus>

              break;
 800b1f4:	e006      	b.n	800b204 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	0011      	movs	r1, r2
 800b1fc:	0018      	movs	r0, r3
 800b1fe:	f000 fd63 	bl	800bcc8 <USBD_CtlError>
              break;
 800b202:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b204:	e148      	b.n	800b498 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	23a7      	movs	r3, #167	@ 0xa7
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	5cd3      	ldrb	r3, [r2, r3]
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	2b02      	cmp	r3, #2
 800b212:	d002      	beq.n	800b21a <USBD_StdEPReq+0x16c>
 800b214:	2b03      	cmp	r3, #3
 800b216:	d01e      	beq.n	800b256 <USBD_StdEPReq+0x1a8>
 800b218:	e066      	b.n	800b2e8 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b21a:	220e      	movs	r2, #14
 800b21c:	18bb      	adds	r3, r7, r2
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d011      	beq.n	800b248 <USBD_StdEPReq+0x19a>
 800b224:	18bb      	adds	r3, r7, r2
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	2b80      	cmp	r3, #128	@ 0x80
 800b22a:	d00d      	beq.n	800b248 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b22c:	18bb      	adds	r3, r7, r2
 800b22e:	781a      	ldrb	r2, [r3, #0]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	0011      	movs	r1, r2
 800b234:	0018      	movs	r0, r3
 800b236:	f001 fa96 	bl	800c766 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2180      	movs	r1, #128	@ 0x80
 800b23e:	0018      	movs	r0, r3
 800b240:	f001 fa91 	bl	800c766 <USBD_LL_StallEP>
 800b244:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b246:	e057      	b.n	800b2f8 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800b248:	683a      	ldr	r2, [r7, #0]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	0011      	movs	r1, r2
 800b24e:	0018      	movs	r0, r3
 800b250:	f000 fd3a 	bl	800bcc8 <USBD_CtlError>
              break;
 800b254:	e050      	b.n	800b2f8 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	885b      	ldrh	r3, [r3, #2]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d14b      	bne.n	800b2f6 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b25e:	210e      	movs	r1, #14
 800b260:	187b      	adds	r3, r7, r1
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	227f      	movs	r2, #127	@ 0x7f
 800b266:	4013      	ands	r3, r2
 800b268:	d006      	beq.n	800b278 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b26a:	187b      	adds	r3, r7, r1
 800b26c:	781a      	ldrb	r2, [r3, #0]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	0011      	movs	r1, r2
 800b272:	0018      	movs	r0, r3
 800b274:	f001 faa2 	bl	800c7bc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	0018      	movs	r0, r3
 800b27c:	f000 fe0a 	bl	800be94 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b280:	250d      	movs	r5, #13
 800b282:	197c      	adds	r4, r7, r5
 800b284:	230e      	movs	r3, #14
 800b286:	18fb      	adds	r3, r7, r3
 800b288:	781a      	ldrb	r2, [r3, #0]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	0011      	movs	r1, r2
 800b28e:	0018      	movs	r0, r3
 800b290:	f7ff fd6f 	bl	800ad72 <USBD_CoreFindEP>
 800b294:	0003      	movs	r3, r0
 800b296:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b298:	197b      	adds	r3, r7, r5
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2bff      	cmp	r3, #255	@ 0xff
 800b29e:	d02a      	beq.n	800b2f6 <USBD_StdEPReq+0x248>
 800b2a0:	197b      	adds	r3, r7, r5
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d126      	bne.n	800b2f6 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800b2a8:	197b      	adds	r3, r7, r5
 800b2aa:	7819      	ldrb	r1, [r3, #0]
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	23b5      	movs	r3, #181	@ 0xb5
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b2b4:	0029      	movs	r1, r5
 800b2b6:	187b      	adds	r3, r7, r1
 800b2b8:	781a      	ldrb	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	32ae      	adds	r2, #174	@ 0xae
 800b2be:	0092      	lsls	r2, r2, #2
 800b2c0:	58d3      	ldr	r3, [r2, r3]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d016      	beq.n	800b2f6 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b2c8:	187b      	adds	r3, r7, r1
 800b2ca:	781a      	ldrb	r2, [r3, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	32ae      	adds	r2, #174	@ 0xae
 800b2d0:	0092      	lsls	r2, r2, #2
 800b2d2:	58d3      	ldr	r3, [r2, r3]
 800b2d4:	689b      	ldr	r3, [r3, #8]
 800b2d6:	220f      	movs	r2, #15
 800b2d8:	18bc      	adds	r4, r7, r2
 800b2da:	6839      	ldr	r1, [r7, #0]
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	0010      	movs	r0, r2
 800b2e0:	4798      	blx	r3
 800b2e2:	0003      	movs	r3, r0
 800b2e4:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800b2e6:	e006      	b.n	800b2f6 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800b2e8:	683a      	ldr	r2, [r7, #0]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	0011      	movs	r1, r2
 800b2ee:	0018      	movs	r0, r3
 800b2f0:	f000 fcea 	bl	800bcc8 <USBD_CtlError>
              break;
 800b2f4:	e000      	b.n	800b2f8 <USBD_StdEPReq+0x24a>
              break;
 800b2f6:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b2f8:	e0ce      	b.n	800b498 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	23a7      	movs	r3, #167	@ 0xa7
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	5cd3      	ldrb	r3, [r2, r3]
 800b302:	b2db      	uxtb	r3, r3
 800b304:	2b02      	cmp	r3, #2
 800b306:	d002      	beq.n	800b30e <USBD_StdEPReq+0x260>
 800b308:	2b03      	cmp	r3, #3
 800b30a:	d03c      	beq.n	800b386 <USBD_StdEPReq+0x2d8>
 800b30c:	e0b5      	b.n	800b47a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b30e:	220e      	movs	r2, #14
 800b310:	18bb      	adds	r3, r7, r2
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d00a      	beq.n	800b32e <USBD_StdEPReq+0x280>
 800b318:	18bb      	adds	r3, r7, r2
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	2b80      	cmp	r3, #128	@ 0x80
 800b31e:	d006      	beq.n	800b32e <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800b320:	683a      	ldr	r2, [r7, #0]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	0011      	movs	r1, r2
 800b326:	0018      	movs	r0, r3
 800b328:	f000 fcce 	bl	800bcc8 <USBD_CtlError>
                break;
 800b32c:	e0ac      	b.n	800b488 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b32e:	220e      	movs	r2, #14
 800b330:	18bb      	adds	r3, r7, r2
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	b25b      	sxtb	r3, r3
 800b336:	2b00      	cmp	r3, #0
 800b338:	da0c      	bge.n	800b354 <USBD_StdEPReq+0x2a6>
 800b33a:	18bb      	adds	r3, r7, r2
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	227f      	movs	r2, #127	@ 0x7f
 800b340:	401a      	ands	r2, r3
 800b342:	0013      	movs	r3, r2
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	189b      	adds	r3, r3, r2
 800b348:	009b      	lsls	r3, r3, #2
 800b34a:	3310      	adds	r3, #16
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	18d3      	adds	r3, r2, r3
 800b350:	3304      	adds	r3, #4
 800b352:	e00d      	b.n	800b370 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b354:	230e      	movs	r3, #14
 800b356:	18fb      	adds	r3, r7, r3
 800b358:	781b      	ldrb	r3, [r3, #0]
 800b35a:	227f      	movs	r2, #127	@ 0x7f
 800b35c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b35e:	0013      	movs	r3, r2
 800b360:	009b      	lsls	r3, r3, #2
 800b362:	189b      	adds	r3, r3, r2
 800b364:	009b      	lsls	r3, r3, #2
 800b366:	3351      	adds	r3, #81	@ 0x51
 800b368:	33ff      	adds	r3, #255	@ 0xff
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	18d3      	adds	r3, r2, r3
 800b36e:	3304      	adds	r3, #4
 800b370:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b378:	68b9      	ldr	r1, [r7, #8]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2202      	movs	r2, #2
 800b37e:	0018      	movs	r0, r3
 800b380:	f000 fd2a 	bl	800bdd8 <USBD_CtlSendData>
              break;
 800b384:	e080      	b.n	800b488 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b386:	220e      	movs	r2, #14
 800b388:	18bb      	adds	r3, r7, r2
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	b25b      	sxtb	r3, r3
 800b38e:	2b00      	cmp	r3, #0
 800b390:	da14      	bge.n	800b3bc <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b392:	18bb      	adds	r3, r7, r2
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	220f      	movs	r2, #15
 800b398:	401a      	ands	r2, r3
 800b39a:	6879      	ldr	r1, [r7, #4]
 800b39c:	0013      	movs	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	189b      	adds	r3, r3, r2
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	18cb      	adds	r3, r1, r3
 800b3a6:	3324      	adds	r3, #36	@ 0x24
 800b3a8:	881b      	ldrh	r3, [r3, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d11e      	bne.n	800b3ec <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b3ae:	683a      	ldr	r2, [r7, #0]
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	0011      	movs	r1, r2
 800b3b4:	0018      	movs	r0, r3
 800b3b6:	f000 fc87 	bl	800bcc8 <USBD_CtlError>
                  break;
 800b3ba:	e065      	b.n	800b488 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b3bc:	230e      	movs	r3, #14
 800b3be:	18fb      	adds	r3, r7, r3
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	220f      	movs	r2, #15
 800b3c4:	401a      	ands	r2, r3
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	23b2      	movs	r3, #178	@ 0xb2
 800b3ca:	0059      	lsls	r1, r3, #1
 800b3cc:	0013      	movs	r3, r2
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	189b      	adds	r3, r3, r2
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	18c3      	adds	r3, r0, r3
 800b3d6:	185b      	adds	r3, r3, r1
 800b3d8:	881b      	ldrh	r3, [r3, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d106      	bne.n	800b3ec <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b3de:	683a      	ldr	r2, [r7, #0]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	0011      	movs	r1, r2
 800b3e4:	0018      	movs	r0, r3
 800b3e6:	f000 fc6f 	bl	800bcc8 <USBD_CtlError>
                  break;
 800b3ea:	e04d      	b.n	800b488 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3ec:	220e      	movs	r2, #14
 800b3ee:	18bb      	adds	r3, r7, r2
 800b3f0:	781b      	ldrb	r3, [r3, #0]
 800b3f2:	b25b      	sxtb	r3, r3
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	da0c      	bge.n	800b412 <USBD_StdEPReq+0x364>
 800b3f8:	18bb      	adds	r3, r7, r2
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	227f      	movs	r2, #127	@ 0x7f
 800b3fe:	401a      	ands	r2, r3
 800b400:	0013      	movs	r3, r2
 800b402:	009b      	lsls	r3, r3, #2
 800b404:	189b      	adds	r3, r3, r2
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	3310      	adds	r3, #16
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	18d3      	adds	r3, r2, r3
 800b40e:	3304      	adds	r3, #4
 800b410:	e00d      	b.n	800b42e <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b412:	230e      	movs	r3, #14
 800b414:	18fb      	adds	r3, r7, r3
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	227f      	movs	r2, #127	@ 0x7f
 800b41a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b41c:	0013      	movs	r3, r2
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	189b      	adds	r3, r3, r2
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	3351      	adds	r3, #81	@ 0x51
 800b426:	33ff      	adds	r3, #255	@ 0xff
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	18d3      	adds	r3, r2, r3
 800b42c:	3304      	adds	r3, #4
 800b42e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b430:	220e      	movs	r2, #14
 800b432:	18bb      	adds	r3, r7, r2
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d003      	beq.n	800b442 <USBD_StdEPReq+0x394>
 800b43a:	18bb      	adds	r3, r7, r2
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	2b80      	cmp	r3, #128	@ 0x80
 800b440:	d103      	bne.n	800b44a <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	2200      	movs	r2, #0
 800b446:	601a      	str	r2, [r3, #0]
 800b448:	e010      	b.n	800b46c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b44a:	230e      	movs	r3, #14
 800b44c:	18fb      	adds	r3, r7, r3
 800b44e:	781a      	ldrb	r2, [r3, #0]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	0011      	movs	r1, r2
 800b454:	0018      	movs	r0, r3
 800b456:	f001 f9dc 	bl	800c812 <USBD_LL_IsStallEP>
 800b45a:	1e03      	subs	r3, r0, #0
 800b45c:	d003      	beq.n	800b466 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	2201      	movs	r2, #1
 800b462:	601a      	str	r2, [r3, #0]
 800b464:	e002      	b.n	800b46c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	2200      	movs	r2, #0
 800b46a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b46c:	68b9      	ldr	r1, [r7, #8]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2202      	movs	r2, #2
 800b472:	0018      	movs	r0, r3
 800b474:	f000 fcb0 	bl	800bdd8 <USBD_CtlSendData>
              break;
 800b478:	e006      	b.n	800b488 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	0011      	movs	r1, r2
 800b480:	0018      	movs	r0, r3
 800b482:	f000 fc21 	bl	800bcc8 <USBD_CtlError>
              break;
 800b486:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b488:	e006      	b.n	800b498 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800b48a:	683a      	ldr	r2, [r7, #0]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	0011      	movs	r1, r2
 800b490:	0018      	movs	r0, r3
 800b492:	f000 fc19 	bl	800bcc8 <USBD_CtlError>
          break;
 800b496:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b498:	e007      	b.n	800b4aa <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800b49a:	683a      	ldr	r2, [r7, #0]
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	0011      	movs	r1, r2
 800b4a0:	0018      	movs	r0, r3
 800b4a2:	f000 fc11 	bl	800bcc8 <USBD_CtlError>
      break;
 800b4a6:	e000      	b.n	800b4aa <USBD_StdEPReq+0x3fc>
      break;
 800b4a8:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b4aa:	230f      	movs	r3, #15
 800b4ac:	18fb      	adds	r3, r7, r3
 800b4ae:	781b      	ldrb	r3, [r3, #0]
}
 800b4b0:	0018      	movs	r0, r3
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	b004      	add	sp, #16
 800b4b6:	bdb0      	pop	{r4, r5, r7, pc}

0800b4b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b4c2:	2308      	movs	r3, #8
 800b4c4:	18fb      	adds	r3, r7, r3
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b4ce:	230b      	movs	r3, #11
 800b4d0:	18fb      	adds	r3, r7, r3
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	885b      	ldrh	r3, [r3, #2]
 800b4da:	0a1b      	lsrs	r3, r3, #8
 800b4dc:	b29b      	uxth	r3, r3
 800b4de:	2b0f      	cmp	r3, #15
 800b4e0:	d900      	bls.n	800b4e4 <USBD_GetDescriptor+0x2c>
 800b4e2:	e17b      	b.n	800b7dc <USBD_GetDescriptor+0x324>
 800b4e4:	009a      	lsls	r2, r3, #2
 800b4e6:	4bdd      	ldr	r3, [pc, #884]	@ (800b85c <USBD_GetDescriptor+0x3a4>)
 800b4e8:	18d3      	adds	r3, r2, r3
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	23ad      	movs	r3, #173	@ 0xad
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	58d3      	ldr	r3, [r2, r3]
 800b4f6:	69db      	ldr	r3, [r3, #28]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d00d      	beq.n	800b518 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	23ad      	movs	r3, #173	@ 0xad
 800b500:	009b      	lsls	r3, r3, #2
 800b502:	58d3      	ldr	r3, [r2, r3]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	7c12      	ldrb	r2, [r2, #16]
 800b50a:	2108      	movs	r1, #8
 800b50c:	1879      	adds	r1, r7, r1
 800b50e:	0010      	movs	r0, r2
 800b510:	4798      	blx	r3
 800b512:	0003      	movs	r3, r0
 800b514:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b516:	e16e      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b518:	683a      	ldr	r2, [r7, #0]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	0011      	movs	r1, r2
 800b51e:	0018      	movs	r0, r3
 800b520:	f000 fbd2 	bl	800bcc8 <USBD_CtlError>
        err++;
 800b524:	210b      	movs	r1, #11
 800b526:	187b      	adds	r3, r7, r1
 800b528:	781a      	ldrb	r2, [r3, #0]
 800b52a:	187b      	adds	r3, r7, r1
 800b52c:	3201      	adds	r2, #1
 800b52e:	701a      	strb	r2, [r3, #0]
      break;
 800b530:	e161      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	23ad      	movs	r3, #173	@ 0xad
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	58d3      	ldr	r3, [r2, r3]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	687a      	ldr	r2, [r7, #4]
 800b53e:	7c12      	ldrb	r2, [r2, #16]
 800b540:	2108      	movs	r1, #8
 800b542:	1879      	adds	r1, r7, r1
 800b544:	0010      	movs	r0, r2
 800b546:	4798      	blx	r3
 800b548:	0003      	movs	r3, r0
 800b54a:	60fb      	str	r3, [r7, #12]
      break;
 800b54c:	e153      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	7c1b      	ldrb	r3, [r3, #16]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d10f      	bne.n	800b576 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	23ae      	movs	r3, #174	@ 0xae
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	58d3      	ldr	r3, [r2, r3]
 800b55e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b560:	2208      	movs	r2, #8
 800b562:	18ba      	adds	r2, r7, r2
 800b564:	0010      	movs	r0, r2
 800b566:	4798      	blx	r3
 800b568:	0003      	movs	r3, r0
 800b56a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3301      	adds	r3, #1
 800b570:	2202      	movs	r2, #2
 800b572:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b574:	e13f      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	23ae      	movs	r3, #174	@ 0xae
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	58d3      	ldr	r3, [r2, r3]
 800b57e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b580:	2208      	movs	r2, #8
 800b582:	18ba      	adds	r2, r7, r2
 800b584:	0010      	movs	r0, r2
 800b586:	4798      	blx	r3
 800b588:	0003      	movs	r3, r0
 800b58a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	3301      	adds	r3, #1
 800b590:	2202      	movs	r2, #2
 800b592:	701a      	strb	r2, [r3, #0]
      break;
 800b594:	e12f      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	885b      	ldrh	r3, [r3, #2]
 800b59a:	b2db      	uxtb	r3, r3
 800b59c:	2b05      	cmp	r3, #5
 800b59e:	d900      	bls.n	800b5a2 <USBD_GetDescriptor+0xea>
 800b5a0:	e0d0      	b.n	800b744 <USBD_GetDescriptor+0x28c>
 800b5a2:	009a      	lsls	r2, r3, #2
 800b5a4:	4bae      	ldr	r3, [pc, #696]	@ (800b860 <USBD_GetDescriptor+0x3a8>)
 800b5a6:	18d3      	adds	r3, r2, r3
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b5ac:	687a      	ldr	r2, [r7, #4]
 800b5ae:	23ad      	movs	r3, #173	@ 0xad
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	58d3      	ldr	r3, [r2, r3]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d00d      	beq.n	800b5d6 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	23ad      	movs	r3, #173	@ 0xad
 800b5be:	009b      	lsls	r3, r3, #2
 800b5c0:	58d3      	ldr	r3, [r2, r3]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	7c12      	ldrb	r2, [r2, #16]
 800b5c8:	2108      	movs	r1, #8
 800b5ca:	1879      	adds	r1, r7, r1
 800b5cc:	0010      	movs	r0, r2
 800b5ce:	4798      	blx	r3
 800b5d0:	0003      	movs	r3, r0
 800b5d2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5d4:	e0c3      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b5d6:	683a      	ldr	r2, [r7, #0]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	0011      	movs	r1, r2
 800b5dc:	0018      	movs	r0, r3
 800b5de:	f000 fb73 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b5e2:	210b      	movs	r1, #11
 800b5e4:	187b      	adds	r3, r7, r1
 800b5e6:	781a      	ldrb	r2, [r3, #0]
 800b5e8:	187b      	adds	r3, r7, r1
 800b5ea:	3201      	adds	r2, #1
 800b5ec:	701a      	strb	r2, [r3, #0]
          break;
 800b5ee:	e0b6      	b.n	800b75e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	23ad      	movs	r3, #173	@ 0xad
 800b5f4:	009b      	lsls	r3, r3, #2
 800b5f6:	58d3      	ldr	r3, [r2, r3]
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00d      	beq.n	800b61a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	23ad      	movs	r3, #173	@ 0xad
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	58d3      	ldr	r3, [r2, r3]
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	7c12      	ldrb	r2, [r2, #16]
 800b60c:	2108      	movs	r1, #8
 800b60e:	1879      	adds	r1, r7, r1
 800b610:	0010      	movs	r0, r2
 800b612:	4798      	blx	r3
 800b614:	0003      	movs	r3, r0
 800b616:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b618:	e0a1      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b61a:	683a      	ldr	r2, [r7, #0]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	0011      	movs	r1, r2
 800b620:	0018      	movs	r0, r3
 800b622:	f000 fb51 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b626:	210b      	movs	r1, #11
 800b628:	187b      	adds	r3, r7, r1
 800b62a:	781a      	ldrb	r2, [r3, #0]
 800b62c:	187b      	adds	r3, r7, r1
 800b62e:	3201      	adds	r2, #1
 800b630:	701a      	strb	r2, [r3, #0]
          break;
 800b632:	e094      	b.n	800b75e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	23ad      	movs	r3, #173	@ 0xad
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	58d3      	ldr	r3, [r2, r3]
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00d      	beq.n	800b65e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	23ad      	movs	r3, #173	@ 0xad
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	58d3      	ldr	r3, [r2, r3]
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	7c12      	ldrb	r2, [r2, #16]
 800b650:	2108      	movs	r1, #8
 800b652:	1879      	adds	r1, r7, r1
 800b654:	0010      	movs	r0, r2
 800b656:	4798      	blx	r3
 800b658:	0003      	movs	r3, r0
 800b65a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b65c:	e07f      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b65e:	683a      	ldr	r2, [r7, #0]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	0011      	movs	r1, r2
 800b664:	0018      	movs	r0, r3
 800b666:	f000 fb2f 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b66a:	210b      	movs	r1, #11
 800b66c:	187b      	adds	r3, r7, r1
 800b66e:	781a      	ldrb	r2, [r3, #0]
 800b670:	187b      	adds	r3, r7, r1
 800b672:	3201      	adds	r2, #1
 800b674:	701a      	strb	r2, [r3, #0]
          break;
 800b676:	e072      	b.n	800b75e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	23ad      	movs	r3, #173	@ 0xad
 800b67c:	009b      	lsls	r3, r3, #2
 800b67e:	58d3      	ldr	r3, [r2, r3]
 800b680:	691b      	ldr	r3, [r3, #16]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d00d      	beq.n	800b6a2 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b686:	687a      	ldr	r2, [r7, #4]
 800b688:	23ad      	movs	r3, #173	@ 0xad
 800b68a:	009b      	lsls	r3, r3, #2
 800b68c:	58d3      	ldr	r3, [r2, r3]
 800b68e:	691b      	ldr	r3, [r3, #16]
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	7c12      	ldrb	r2, [r2, #16]
 800b694:	2108      	movs	r1, #8
 800b696:	1879      	adds	r1, r7, r1
 800b698:	0010      	movs	r0, r2
 800b69a:	4798      	blx	r3
 800b69c:	0003      	movs	r3, r0
 800b69e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6a0:	e05d      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b6a2:	683a      	ldr	r2, [r7, #0]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	0011      	movs	r1, r2
 800b6a8:	0018      	movs	r0, r3
 800b6aa:	f000 fb0d 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b6ae:	210b      	movs	r1, #11
 800b6b0:	187b      	adds	r3, r7, r1
 800b6b2:	781a      	ldrb	r2, [r3, #0]
 800b6b4:	187b      	adds	r3, r7, r1
 800b6b6:	3201      	adds	r2, #1
 800b6b8:	701a      	strb	r2, [r3, #0]
          break;
 800b6ba:	e050      	b.n	800b75e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	23ad      	movs	r3, #173	@ 0xad
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	58d3      	ldr	r3, [r2, r3]
 800b6c4:	695b      	ldr	r3, [r3, #20]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00d      	beq.n	800b6e6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b6ca:	687a      	ldr	r2, [r7, #4]
 800b6cc:	23ad      	movs	r3, #173	@ 0xad
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	58d3      	ldr	r3, [r2, r3]
 800b6d2:	695b      	ldr	r3, [r3, #20]
 800b6d4:	687a      	ldr	r2, [r7, #4]
 800b6d6:	7c12      	ldrb	r2, [r2, #16]
 800b6d8:	2108      	movs	r1, #8
 800b6da:	1879      	adds	r1, r7, r1
 800b6dc:	0010      	movs	r0, r2
 800b6de:	4798      	blx	r3
 800b6e0:	0003      	movs	r3, r0
 800b6e2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6e4:	e03b      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b6e6:	683a      	ldr	r2, [r7, #0]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	0011      	movs	r1, r2
 800b6ec:	0018      	movs	r0, r3
 800b6ee:	f000 faeb 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b6f2:	210b      	movs	r1, #11
 800b6f4:	187b      	adds	r3, r7, r1
 800b6f6:	781a      	ldrb	r2, [r3, #0]
 800b6f8:	187b      	adds	r3, r7, r1
 800b6fa:	3201      	adds	r2, #1
 800b6fc:	701a      	strb	r2, [r3, #0]
          break;
 800b6fe:	e02e      	b.n	800b75e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b700:	687a      	ldr	r2, [r7, #4]
 800b702:	23ad      	movs	r3, #173	@ 0xad
 800b704:	009b      	lsls	r3, r3, #2
 800b706:	58d3      	ldr	r3, [r2, r3]
 800b708:	699b      	ldr	r3, [r3, #24]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00d      	beq.n	800b72a <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	23ad      	movs	r3, #173	@ 0xad
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	58d3      	ldr	r3, [r2, r3]
 800b716:	699b      	ldr	r3, [r3, #24]
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	7c12      	ldrb	r2, [r2, #16]
 800b71c:	2108      	movs	r1, #8
 800b71e:	1879      	adds	r1, r7, r1
 800b720:	0010      	movs	r0, r2
 800b722:	4798      	blx	r3
 800b724:	0003      	movs	r3, r0
 800b726:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b728:	e019      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b72a:	683a      	ldr	r2, [r7, #0]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	0011      	movs	r1, r2
 800b730:	0018      	movs	r0, r3
 800b732:	f000 fac9 	bl	800bcc8 <USBD_CtlError>
            err++;
 800b736:	210b      	movs	r1, #11
 800b738:	187b      	adds	r3, r7, r1
 800b73a:	781a      	ldrb	r2, [r3, #0]
 800b73c:	187b      	adds	r3, r7, r1
 800b73e:	3201      	adds	r2, #1
 800b740:	701a      	strb	r2, [r3, #0]
          break;
 800b742:	e00c      	b.n	800b75e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b744:	683a      	ldr	r2, [r7, #0]
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	0011      	movs	r1, r2
 800b74a:	0018      	movs	r0, r3
 800b74c:	f000 fabc 	bl	800bcc8 <USBD_CtlError>
          err++;
 800b750:	210b      	movs	r1, #11
 800b752:	187b      	adds	r3, r7, r1
 800b754:	781a      	ldrb	r2, [r3, #0]
 800b756:	187b      	adds	r3, r7, r1
 800b758:	3201      	adds	r2, #1
 800b75a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b75c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b75e:	e04a      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	7c1b      	ldrb	r3, [r3, #16]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10b      	bne.n	800b780 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	23ae      	movs	r3, #174	@ 0xae
 800b76c:	009b      	lsls	r3, r3, #2
 800b76e:	58d3      	ldr	r3, [r2, r3]
 800b770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b772:	2208      	movs	r2, #8
 800b774:	18ba      	adds	r2, r7, r2
 800b776:	0010      	movs	r0, r2
 800b778:	4798      	blx	r3
 800b77a:	0003      	movs	r3, r0
 800b77c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b77e:	e03a      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b780:	683a      	ldr	r2, [r7, #0]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	0011      	movs	r1, r2
 800b786:	0018      	movs	r0, r3
 800b788:	f000 fa9e 	bl	800bcc8 <USBD_CtlError>
        err++;
 800b78c:	210b      	movs	r1, #11
 800b78e:	187b      	adds	r3, r7, r1
 800b790:	781a      	ldrb	r2, [r3, #0]
 800b792:	187b      	adds	r3, r7, r1
 800b794:	3201      	adds	r2, #1
 800b796:	701a      	strb	r2, [r3, #0]
      break;
 800b798:	e02d      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	7c1b      	ldrb	r3, [r3, #16]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10f      	bne.n	800b7c2 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	23ae      	movs	r3, #174	@ 0xae
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	58d3      	ldr	r3, [r2, r3]
 800b7aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7ac:	2208      	movs	r2, #8
 800b7ae:	18ba      	adds	r2, r7, r2
 800b7b0:	0010      	movs	r0, r2
 800b7b2:	4798      	blx	r3
 800b7b4:	0003      	movs	r3, r0
 800b7b6:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	2207      	movs	r2, #7
 800b7be:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b7c0:	e019      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b7c2:	683a      	ldr	r2, [r7, #0]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	0011      	movs	r1, r2
 800b7c8:	0018      	movs	r0, r3
 800b7ca:	f000 fa7d 	bl	800bcc8 <USBD_CtlError>
        err++;
 800b7ce:	210b      	movs	r1, #11
 800b7d0:	187b      	adds	r3, r7, r1
 800b7d2:	781a      	ldrb	r2, [r3, #0]
 800b7d4:	187b      	adds	r3, r7, r1
 800b7d6:	3201      	adds	r2, #1
 800b7d8:	701a      	strb	r2, [r3, #0]
      break;
 800b7da:	e00c      	b.n	800b7f6 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800b7dc:	683a      	ldr	r2, [r7, #0]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	0011      	movs	r1, r2
 800b7e2:	0018      	movs	r0, r3
 800b7e4:	f000 fa70 	bl	800bcc8 <USBD_CtlError>
      err++;
 800b7e8:	210b      	movs	r1, #11
 800b7ea:	187b      	adds	r3, r7, r1
 800b7ec:	781a      	ldrb	r2, [r3, #0]
 800b7ee:	187b      	adds	r3, r7, r1
 800b7f0:	3201      	adds	r2, #1
 800b7f2:	701a      	strb	r2, [r3, #0]
      break;
 800b7f4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800b7f6:	230b      	movs	r3, #11
 800b7f8:	18fb      	adds	r3, r7, r3
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d131      	bne.n	800b864 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	88db      	ldrh	r3, [r3, #6]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d023      	beq.n	800b850 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800b808:	2108      	movs	r1, #8
 800b80a:	187b      	adds	r3, r7, r1
 800b80c:	881b      	ldrh	r3, [r3, #0]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d017      	beq.n	800b842 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	88da      	ldrh	r2, [r3, #6]
 800b816:	187b      	adds	r3, r7, r1
 800b818:	881b      	ldrh	r3, [r3, #0]
 800b81a:	1c18      	adds	r0, r3, #0
 800b81c:	1c11      	adds	r1, r2, #0
 800b81e:	b28a      	uxth	r2, r1
 800b820:	b283      	uxth	r3, r0
 800b822:	429a      	cmp	r2, r3
 800b824:	d900      	bls.n	800b828 <USBD_GetDescriptor+0x370>
 800b826:	1c01      	adds	r1, r0, #0
 800b828:	b28a      	uxth	r2, r1
 800b82a:	2108      	movs	r1, #8
 800b82c:	187b      	adds	r3, r7, r1
 800b82e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b830:	187b      	adds	r3, r7, r1
 800b832:	881b      	ldrh	r3, [r3, #0]
 800b834:	001a      	movs	r2, r3
 800b836:	68f9      	ldr	r1, [r7, #12]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	0018      	movs	r0, r3
 800b83c:	f000 facc 	bl	800bdd8 <USBD_CtlSendData>
 800b840:	e011      	b.n	800b866 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	0011      	movs	r1, r2
 800b848:	0018      	movs	r0, r3
 800b84a:	f000 fa3d 	bl	800bcc8 <USBD_CtlError>
 800b84e:	e00a      	b.n	800b866 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	0018      	movs	r0, r3
 800b854:	f000 fb1e 	bl	800be94 <USBD_CtlSendStatus>
 800b858:	e005      	b.n	800b866 <USBD_GetDescriptor+0x3ae>
 800b85a:	46c0      	nop			@ (mov r8, r8)
 800b85c:	0800de08 	.word	0x0800de08
 800b860:	0800de48 	.word	0x0800de48
    return;
 800b864:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b866:	46bd      	mov	sp, r7
 800b868:	b004      	add	sp, #16
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b86c:	b590      	push	{r4, r7, lr}
 800b86e:	b085      	sub	sp, #20
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	889b      	ldrh	r3, [r3, #4]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d13e      	bne.n	800b8fc <USBD_SetAddress+0x90>
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	88db      	ldrh	r3, [r3, #6]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d13a      	bne.n	800b8fc <USBD_SetAddress+0x90>
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	885b      	ldrh	r3, [r3, #2]
 800b88a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b88c:	d836      	bhi.n	800b8fc <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	885b      	ldrh	r3, [r3, #2]
 800b892:	b2da      	uxtb	r2, r3
 800b894:	230f      	movs	r3, #15
 800b896:	18fb      	adds	r3, r7, r3
 800b898:	217f      	movs	r1, #127	@ 0x7f
 800b89a:	400a      	ands	r2, r1
 800b89c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	23a7      	movs	r3, #167	@ 0xa7
 800b8a2:	009b      	lsls	r3, r3, #2
 800b8a4:	5cd3      	ldrb	r3, [r2, r3]
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	2b03      	cmp	r3, #3
 800b8aa:	d106      	bne.n	800b8ba <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800b8ac:	683a      	ldr	r2, [r7, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	0011      	movs	r1, r2
 800b8b2:	0018      	movs	r0, r3
 800b8b4:	f000 fa08 	bl	800bcc8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8b8:	e027      	b.n	800b90a <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	240f      	movs	r4, #15
 800b8be:	193a      	adds	r2, r7, r4
 800b8c0:	4914      	ldr	r1, [pc, #80]	@ (800b914 <USBD_SetAddress+0xa8>)
 800b8c2:	7812      	ldrb	r2, [r2, #0]
 800b8c4:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b8c6:	193b      	adds	r3, r7, r4
 800b8c8:	781a      	ldrb	r2, [r3, #0]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	0011      	movs	r1, r2
 800b8ce:	0018      	movs	r0, r3
 800b8d0:	f000 ffcf 	bl	800c872 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	0018      	movs	r0, r3
 800b8d8:	f000 fadc 	bl	800be94 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b8dc:	193b      	adds	r3, r7, r4
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d005      	beq.n	800b8f0 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	23a7      	movs	r3, #167	@ 0xa7
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	2102      	movs	r1, #2
 800b8ec:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8ee:	e00c      	b.n	800b90a <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b8f0:	687a      	ldr	r2, [r7, #4]
 800b8f2:	23a7      	movs	r3, #167	@ 0xa7
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	2101      	movs	r1, #1
 800b8f8:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8fa:	e006      	b.n	800b90a <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b8fc:	683a      	ldr	r2, [r7, #0]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	0011      	movs	r1, r2
 800b902:	0018      	movs	r0, r3
 800b904:	f000 f9e0 	bl	800bcc8 <USBD_CtlError>
  }
}
 800b908:	46c0      	nop			@ (mov r8, r8)
 800b90a:	46c0      	nop			@ (mov r8, r8)
 800b90c:	46bd      	mov	sp, r7
 800b90e:	b005      	add	sp, #20
 800b910:	bd90      	pop	{r4, r7, pc}
 800b912:	46c0      	nop			@ (mov r8, r8)
 800b914:	0000029e 	.word	0x0000029e

0800b918 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b918:	b5b0      	push	{r4, r5, r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b922:	230f      	movs	r3, #15
 800b924:	18fb      	adds	r3, r7, r3
 800b926:	2200      	movs	r2, #0
 800b928:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	885b      	ldrh	r3, [r3, #2]
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	4b5f      	ldr	r3, [pc, #380]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b932:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b934:	4b5e      	ldr	r3, [pc, #376]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	2b01      	cmp	r3, #1
 800b93a:	d907      	bls.n	800b94c <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800b93c:	683a      	ldr	r2, [r7, #0]
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	0011      	movs	r1, r2
 800b942:	0018      	movs	r0, r3
 800b944:	f000 f9c0 	bl	800bcc8 <USBD_CtlError>
    return USBD_FAIL;
 800b948:	2303      	movs	r3, #3
 800b94a:	e0ac      	b.n	800baa6 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	23a7      	movs	r3, #167	@ 0xa7
 800b950:	009b      	lsls	r3, r3, #2
 800b952:	5cd3      	ldrb	r3, [r2, r3]
 800b954:	b2db      	uxtb	r3, r3
 800b956:	2b02      	cmp	r3, #2
 800b958:	d002      	beq.n	800b960 <USBD_SetConfig+0x48>
 800b95a:	2b03      	cmp	r3, #3
 800b95c:	d033      	beq.n	800b9c6 <USBD_SetConfig+0xae>
 800b95e:	e08d      	b.n	800ba7c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b960:	4b53      	ldr	r3, [pc, #332]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b962:	781b      	ldrb	r3, [r3, #0]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d029      	beq.n	800b9bc <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800b968:	4b51      	ldr	r3, [pc, #324]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	001a      	movs	r2, r3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b972:	4b4f      	ldr	r3, [pc, #316]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b974:	781a      	ldrb	r2, [r3, #0]
 800b976:	250f      	movs	r5, #15
 800b978:	197c      	adds	r4, r7, r5
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	0011      	movs	r1, r2
 800b97e:	0018      	movs	r0, r3
 800b980:	f7fe feb4 	bl	800a6ec <USBD_SetClassConfig>
 800b984:	0003      	movs	r3, r0
 800b986:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800b988:	197b      	adds	r3, r7, r5
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00b      	beq.n	800b9a8 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800b990:	683a      	ldr	r2, [r7, #0]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	0011      	movs	r1, r2
 800b996:	0018      	movs	r0, r3
 800b998:	f000 f996 	bl	800bcc8 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	23a7      	movs	r3, #167	@ 0xa7
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	2102      	movs	r1, #2
 800b9a4:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b9a6:	e07b      	b.n	800baa0 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	0018      	movs	r0, r3
 800b9ac:	f000 fa72 	bl	800be94 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	23a7      	movs	r3, #167	@ 0xa7
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	2103      	movs	r1, #3
 800b9b8:	54d1      	strb	r1, [r2, r3]
      break;
 800b9ba:	e071      	b.n	800baa0 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	0018      	movs	r0, r3
 800b9c0:	f000 fa68 	bl	800be94 <USBD_CtlSendStatus>
      break;
 800b9c4:	e06c      	b.n	800baa0 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b9c6:	4b3a      	ldr	r3, [pc, #232]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d115      	bne.n	800b9fa <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	23a7      	movs	r3, #167	@ 0xa7
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	2102      	movs	r1, #2
 800b9d6:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800b9d8:	4b35      	ldr	r3, [pc, #212]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	001a      	movs	r2, r3
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b9e2:	4b33      	ldr	r3, [pc, #204]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b9e4:	781a      	ldrb	r2, [r3, #0]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	0011      	movs	r1, r2
 800b9ea:	0018      	movs	r0, r3
 800b9ec:	f7fe fea3 	bl	800a736 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	0018      	movs	r0, r3
 800b9f4:	f000 fa4e 	bl	800be94 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b9f8:	e052      	b.n	800baa0 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800b9fa:	4b2d      	ldr	r3, [pc, #180]	@ (800bab0 <USBD_SetConfig+0x198>)
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	001a      	movs	r2, r3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d034      	beq.n	800ba72 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	685b      	ldr	r3, [r3, #4]
 800ba0c:	b2da      	uxtb	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	0011      	movs	r1, r2
 800ba12:	0018      	movs	r0, r3
 800ba14:	f7fe fe8f 	bl	800a736 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ba18:	4b25      	ldr	r3, [pc, #148]	@ (800bab0 <USBD_SetConfig+0x198>)
 800ba1a:	781b      	ldrb	r3, [r3, #0]
 800ba1c:	001a      	movs	r2, r3
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ba22:	4b23      	ldr	r3, [pc, #140]	@ (800bab0 <USBD_SetConfig+0x198>)
 800ba24:	781a      	ldrb	r2, [r3, #0]
 800ba26:	250f      	movs	r5, #15
 800ba28:	197c      	adds	r4, r7, r5
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	0011      	movs	r1, r2
 800ba2e:	0018      	movs	r0, r3
 800ba30:	f7fe fe5c 	bl	800a6ec <USBD_SetClassConfig>
 800ba34:	0003      	movs	r3, r0
 800ba36:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800ba38:	197b      	adds	r3, r7, r5
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d013      	beq.n	800ba68 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800ba40:	683a      	ldr	r2, [r7, #0]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	0011      	movs	r1, r2
 800ba46:	0018      	movs	r0, r3
 800ba48:	f000 f93e 	bl	800bcc8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	b2da      	uxtb	r2, r3
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	0011      	movs	r1, r2
 800ba56:	0018      	movs	r0, r3
 800ba58:	f7fe fe6d 	bl	800a736 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	23a7      	movs	r3, #167	@ 0xa7
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	2102      	movs	r1, #2
 800ba64:	54d1      	strb	r1, [r2, r3]
      break;
 800ba66:	e01b      	b.n	800baa0 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	0018      	movs	r0, r3
 800ba6c:	f000 fa12 	bl	800be94 <USBD_CtlSendStatus>
      break;
 800ba70:	e016      	b.n	800baa0 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	0018      	movs	r0, r3
 800ba76:	f000 fa0d 	bl	800be94 <USBD_CtlSendStatus>
      break;
 800ba7a:	e011      	b.n	800baa0 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800ba7c:	683a      	ldr	r2, [r7, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	0011      	movs	r1, r2
 800ba82:	0018      	movs	r0, r3
 800ba84:	f000 f920 	bl	800bcc8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ba88:	4b09      	ldr	r3, [pc, #36]	@ (800bab0 <USBD_SetConfig+0x198>)
 800ba8a:	781a      	ldrb	r2, [r3, #0]
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	0011      	movs	r1, r2
 800ba90:	0018      	movs	r0, r3
 800ba92:	f7fe fe50 	bl	800a736 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ba96:	230f      	movs	r3, #15
 800ba98:	18fb      	adds	r3, r7, r3
 800ba9a:	2203      	movs	r2, #3
 800ba9c:	701a      	strb	r2, [r3, #0]
      break;
 800ba9e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800baa0:	230f      	movs	r3, #15
 800baa2:	18fb      	adds	r3, r7, r3
 800baa4:	781b      	ldrb	r3, [r3, #0]
}
 800baa6:	0018      	movs	r0, r3
 800baa8:	46bd      	mov	sp, r7
 800baaa:	b004      	add	sp, #16
 800baac:	bdb0      	pop	{r4, r5, r7, pc}
 800baae:	46c0      	nop			@ (mov r8, r8)
 800bab0:	200005f4 	.word	0x200005f4

0800bab4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	88db      	ldrh	r3, [r3, #6]
 800bac2:	2b01      	cmp	r3, #1
 800bac4:	d006      	beq.n	800bad4 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800bac6:	683a      	ldr	r2, [r7, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	0011      	movs	r1, r2
 800bacc:	0018      	movs	r0, r3
 800bace:	f000 f8fb 	bl	800bcc8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bad2:	e027      	b.n	800bb24 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	23a7      	movs	r3, #167	@ 0xa7
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	5cd3      	ldrb	r3, [r2, r3]
 800badc:	b2db      	uxtb	r3, r3
 800bade:	2b02      	cmp	r3, #2
 800bae0:	dc02      	bgt.n	800bae8 <USBD_GetConfig+0x34>
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	dc03      	bgt.n	800baee <USBD_GetConfig+0x3a>
 800bae6:	e016      	b.n	800bb16 <USBD_GetConfig+0x62>
 800bae8:	2b03      	cmp	r3, #3
 800baea:	d00c      	beq.n	800bb06 <USBD_GetConfig+0x52>
 800baec:	e013      	b.n	800bb16 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	3308      	adds	r3, #8
 800baf8:	0019      	movs	r1, r3
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2201      	movs	r2, #1
 800bafe:	0018      	movs	r0, r3
 800bb00:	f000 f96a 	bl	800bdd8 <USBD_CtlSendData>
        break;
 800bb04:	e00e      	b.n	800bb24 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	1d19      	adds	r1, r3, #4
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	0018      	movs	r0, r3
 800bb10:	f000 f962 	bl	800bdd8 <USBD_CtlSendData>
        break;
 800bb14:	e006      	b.n	800bb24 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800bb16:	683a      	ldr	r2, [r7, #0]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	0011      	movs	r1, r2
 800bb1c:	0018      	movs	r0, r3
 800bb1e:	f000 f8d3 	bl	800bcc8 <USBD_CtlError>
        break;
 800bb22:	46c0      	nop			@ (mov r8, r8)
}
 800bb24:	46c0      	nop			@ (mov r8, r8)
 800bb26:	46bd      	mov	sp, r7
 800bb28:	b002      	add	sp, #8
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	23a7      	movs	r3, #167	@ 0xa7
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	5cd3      	ldrb	r3, [r2, r3]
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	3b01      	subs	r3, #1
 800bb42:	2b02      	cmp	r3, #2
 800bb44:	d822      	bhi.n	800bb8c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	88db      	ldrh	r3, [r3, #6]
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d006      	beq.n	800bb5c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	0011      	movs	r1, r2
 800bb54:	0018      	movs	r0, r3
 800bb56:	f000 f8b7 	bl	800bcc8 <USBD_CtlError>
        break;
 800bb5a:	e01e      	b.n	800bb9a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2201      	movs	r2, #1
 800bb60:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	23a9      	movs	r3, #169	@ 0xa9
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	58d3      	ldr	r3, [r2, r3]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d005      	beq.n	800bb7a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	2202      	movs	r2, #2
 800bb74:	431a      	orrs	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	330c      	adds	r3, #12
 800bb7e:	0019      	movs	r1, r3
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2202      	movs	r2, #2
 800bb84:	0018      	movs	r0, r3
 800bb86:	f000 f927 	bl	800bdd8 <USBD_CtlSendData>
      break;
 800bb8a:	e006      	b.n	800bb9a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800bb8c:	683a      	ldr	r2, [r7, #0]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	0011      	movs	r1, r2
 800bb92:	0018      	movs	r0, r3
 800bb94:	f000 f898 	bl	800bcc8 <USBD_CtlError>
      break;
 800bb98:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bb9a:	46c0      	nop			@ (mov r8, r8)
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	b002      	add	sp, #8
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b082      	sub	sp, #8
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	6078      	str	r0, [r7, #4]
 800bbaa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	885b      	ldrh	r3, [r3, #2]
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d109      	bne.n	800bbc8 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	23a9      	movs	r3, #169	@ 0xa9
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	2101      	movs	r1, #1
 800bbbc:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	0018      	movs	r0, r3
 800bbc2:	f000 f967 	bl	800be94 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bbc6:	e017      	b.n	800bbf8 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	885b      	ldrh	r3, [r3, #2]
 800bbcc:	2b02      	cmp	r3, #2
 800bbce:	d10d      	bne.n	800bbec <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	889b      	ldrh	r3, [r3, #4]
 800bbd4:	0a1b      	lsrs	r3, r3, #8
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	b2d9      	uxtb	r1, r3
 800bbda:	687a      	ldr	r2, [r7, #4]
 800bbdc:	23a8      	movs	r3, #168	@ 0xa8
 800bbde:	009b      	lsls	r3, r3, #2
 800bbe0:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	0018      	movs	r0, r3
 800bbe6:	f000 f955 	bl	800be94 <USBD_CtlSendStatus>
}
 800bbea:	e005      	b.n	800bbf8 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800bbec:	683a      	ldr	r2, [r7, #0]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	0011      	movs	r1, r2
 800bbf2:	0018      	movs	r0, r3
 800bbf4:	f000 f868 	bl	800bcc8 <USBD_CtlError>
}
 800bbf8:	46c0      	nop			@ (mov r8, r8)
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	b002      	add	sp, #8
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b082      	sub	sp, #8
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	23a7      	movs	r3, #167	@ 0xa7
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	5cd3      	ldrb	r3, [r2, r3]
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	3b01      	subs	r3, #1
 800bc16:	2b02      	cmp	r3, #2
 800bc18:	d80d      	bhi.n	800bc36 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	885b      	ldrh	r3, [r3, #2]
 800bc1e:	2b01      	cmp	r3, #1
 800bc20:	d110      	bne.n	800bc44 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	23a9      	movs	r3, #169	@ 0xa9
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	2100      	movs	r1, #0
 800bc2a:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	0018      	movs	r0, r3
 800bc30:	f000 f930 	bl	800be94 <USBD_CtlSendStatus>
      }
      break;
 800bc34:	e006      	b.n	800bc44 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800bc36:	683a      	ldr	r2, [r7, #0]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	0011      	movs	r1, r2
 800bc3c:	0018      	movs	r0, r3
 800bc3e:	f000 f843 	bl	800bcc8 <USBD_CtlError>
      break;
 800bc42:	e000      	b.n	800bc46 <USBD_ClrFeature+0x46>
      break;
 800bc44:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bc46:	46c0      	nop			@ (mov r8, r8)
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	b002      	add	sp, #8
 800bc4c:	bd80      	pop	{r7, pc}

0800bc4e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bc4e:	b580      	push	{r7, lr}
 800bc50:	b084      	sub	sp, #16
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
 800bc56:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	781a      	ldrb	r2, [r3, #0]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	3301      	adds	r3, #1
 800bc68:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	781a      	ldrb	r2, [r3, #0]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	3301      	adds	r3, #1
 800bc76:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	0018      	movs	r0, r3
 800bc7c:	f7ff f8e6 	bl	800ae4c <SWAPBYTE>
 800bc80:	0003      	movs	r3, r0
 800bc82:	001a      	movs	r2, r3
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	3301      	adds	r3, #1
 800bc92:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	0018      	movs	r0, r3
 800bc98:	f7ff f8d8 	bl	800ae4c <SWAPBYTE>
 800bc9c:	0003      	movs	r3, r0
 800bc9e:	001a      	movs	r2, r3
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	3301      	adds	r3, #1
 800bca8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	3301      	adds	r3, #1
 800bcae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	0018      	movs	r0, r3
 800bcb4:	f7ff f8ca 	bl	800ae4c <SWAPBYTE>
 800bcb8:	0003      	movs	r3, r0
 800bcba:	001a      	movs	r2, r3
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	80da      	strh	r2, [r3, #6]
}
 800bcc0:	46c0      	nop			@ (mov r8, r8)
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	b004      	add	sp, #16
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
 800bcd0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2180      	movs	r1, #128	@ 0x80
 800bcd6:	0018      	movs	r0, r3
 800bcd8:	f000 fd45 	bl	800c766 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2100      	movs	r1, #0
 800bce0:	0018      	movs	r0, r3
 800bce2:	f000 fd40 	bl	800c766 <USBD_LL_StallEP>
}
 800bce6:	46c0      	nop			@ (mov r8, r8)
 800bce8:	46bd      	mov	sp, r7
 800bcea:	b002      	add	sp, #8
 800bcec:	bd80      	pop	{r7, pc}

0800bcee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bcee:	b590      	push	{r4, r7, lr}
 800bcf0:	b087      	sub	sp, #28
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	60f8      	str	r0, [r7, #12]
 800bcf6:	60b9      	str	r1, [r7, #8]
 800bcf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bcfa:	2417      	movs	r4, #23
 800bcfc:	193b      	adds	r3, r7, r4
 800bcfe:	2200      	movs	r2, #0
 800bd00:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d044      	beq.n	800bd92 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	0018      	movs	r0, r3
 800bd10:	f000 f843 	bl	800bd9a <USBD_GetLen>
 800bd14:	0003      	movs	r3, r0
 800bd16:	3301      	adds	r3, #1
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	18db      	adds	r3, r3, r3
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bd22:	193b      	adds	r3, r7, r4
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	18d3      	adds	r3, r2, r3
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	7812      	ldrb	r2, [r2, #0]
 800bd2e:	701a      	strb	r2, [r3, #0]
  idx++;
 800bd30:	193b      	adds	r3, r7, r4
 800bd32:	781a      	ldrb	r2, [r3, #0]
 800bd34:	193b      	adds	r3, r7, r4
 800bd36:	3201      	adds	r2, #1
 800bd38:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bd3a:	193b      	adds	r3, r7, r4
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	68ba      	ldr	r2, [r7, #8]
 800bd40:	18d3      	adds	r3, r2, r3
 800bd42:	2203      	movs	r2, #3
 800bd44:	701a      	strb	r2, [r3, #0]
  idx++;
 800bd46:	193b      	adds	r3, r7, r4
 800bd48:	781a      	ldrb	r2, [r3, #0]
 800bd4a:	193b      	adds	r3, r7, r4
 800bd4c:	3201      	adds	r2, #1
 800bd4e:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800bd50:	e01a      	b.n	800bd88 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800bd52:	2117      	movs	r1, #23
 800bd54:	187b      	adds	r3, r7, r1
 800bd56:	781b      	ldrb	r3, [r3, #0]
 800bd58:	68ba      	ldr	r2, [r7, #8]
 800bd5a:	18d3      	adds	r3, r2, r3
 800bd5c:	693a      	ldr	r2, [r7, #16]
 800bd5e:	7812      	ldrb	r2, [r2, #0]
 800bd60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	3301      	adds	r3, #1
 800bd66:	613b      	str	r3, [r7, #16]
    idx++;
 800bd68:	187b      	adds	r3, r7, r1
 800bd6a:	781a      	ldrb	r2, [r3, #0]
 800bd6c:	187b      	adds	r3, r7, r1
 800bd6e:	3201      	adds	r2, #1
 800bd70:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800bd72:	187b      	adds	r3, r7, r1
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	68ba      	ldr	r2, [r7, #8]
 800bd78:	18d3      	adds	r3, r2, r3
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	701a      	strb	r2, [r3, #0]
    idx++;
 800bd7e:	187b      	adds	r3, r7, r1
 800bd80:	781a      	ldrb	r2, [r3, #0]
 800bd82:	187b      	adds	r3, r7, r1
 800bd84:	3201      	adds	r2, #1
 800bd86:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	781b      	ldrb	r3, [r3, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d1e0      	bne.n	800bd52 <USBD_GetString+0x64>
 800bd90:	e000      	b.n	800bd94 <USBD_GetString+0xa6>
    return;
 800bd92:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bd94:	46bd      	mov	sp, r7
 800bd96:	b007      	add	sp, #28
 800bd98:	bd90      	pop	{r4, r7, pc}

0800bd9a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bd9a:	b580      	push	{r7, lr}
 800bd9c:	b084      	sub	sp, #16
 800bd9e:	af00      	add	r7, sp, #0
 800bda0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bda2:	230f      	movs	r3, #15
 800bda4:	18fb      	adds	r3, r7, r3
 800bda6:	2200      	movs	r2, #0
 800bda8:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bdae:	e008      	b.n	800bdc2 <USBD_GetLen+0x28>
  {
    len++;
 800bdb0:	210f      	movs	r1, #15
 800bdb2:	187b      	adds	r3, r7, r1
 800bdb4:	781a      	ldrb	r2, [r3, #0]
 800bdb6:	187b      	adds	r3, r7, r1
 800bdb8:	3201      	adds	r2, #1
 800bdba:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d1f2      	bne.n	800bdb0 <USBD_GetLen+0x16>
  }

  return len;
 800bdca:	230f      	movs	r3, #15
 800bdcc:	18fb      	adds	r3, r7, r3
 800bdce:	781b      	ldrb	r3, [r3, #0]
}
 800bdd0:	0018      	movs	r0, r3
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	b004      	add	sp, #16
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	60f8      	str	r0, [r7, #12]
 800bde0:	60b9      	str	r1, [r7, #8]
 800bde2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	23a5      	movs	r3, #165	@ 0xa5
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	2102      	movs	r1, #2
 800bdec:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	687a      	ldr	r2, [r7, #4]
 800bdf8:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	68ba      	ldr	r2, [r7, #8]
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	2100      	movs	r1, #0
 800be02:	f000 fd61 	bl	800c8c8 <USBD_LL_Transmit>

  return USBD_OK;
 800be06:	2300      	movs	r3, #0
}
 800be08:	0018      	movs	r0, r3
 800be0a:	46bd      	mov	sp, r7
 800be0c:	b004      	add	sp, #16
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b084      	sub	sp, #16
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	68ba      	ldr	r2, [r7, #8]
 800be20:	68f8      	ldr	r0, [r7, #12]
 800be22:	2100      	movs	r1, #0
 800be24:	f000 fd50 	bl	800c8c8 <USBD_LL_Transmit>

  return USBD_OK;
 800be28:	2300      	movs	r3, #0
}
 800be2a:	0018      	movs	r0, r3
 800be2c:	46bd      	mov	sp, r7
 800be2e:	b004      	add	sp, #16
 800be30:	bd80      	pop	{r7, pc}

0800be32 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800be32:	b580      	push	{r7, lr}
 800be34:	b084      	sub	sp, #16
 800be36:	af00      	add	r7, sp, #0
 800be38:	60f8      	str	r0, [r7, #12]
 800be3a:	60b9      	str	r1, [r7, #8]
 800be3c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800be3e:	68fa      	ldr	r2, [r7, #12]
 800be40:	23a5      	movs	r3, #165	@ 0xa5
 800be42:	009b      	lsls	r3, r3, #2
 800be44:	2103      	movs	r1, #3
 800be46:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800be48:	68fa      	ldr	r2, [r7, #12]
 800be4a:	23ac      	movs	r3, #172	@ 0xac
 800be4c:	005b      	lsls	r3, r3, #1
 800be4e:	6879      	ldr	r1, [r7, #4]
 800be50:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800be52:	68fa      	ldr	r2, [r7, #12]
 800be54:	23ae      	movs	r3, #174	@ 0xae
 800be56:	005b      	lsls	r3, r3, #1
 800be58:	6879      	ldr	r1, [r7, #4]
 800be5a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	68ba      	ldr	r2, [r7, #8]
 800be60:	68f8      	ldr	r0, [r7, #12]
 800be62:	2100      	movs	r1, #0
 800be64:	f000 fd60 	bl	800c928 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800be68:	2300      	movs	r3, #0
}
 800be6a:	0018      	movs	r0, r3
 800be6c:	46bd      	mov	sp, r7
 800be6e:	b004      	add	sp, #16
 800be70:	bd80      	pop	{r7, pc}

0800be72 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800be72:	b580      	push	{r7, lr}
 800be74:	b084      	sub	sp, #16
 800be76:	af00      	add	r7, sp, #0
 800be78:	60f8      	str	r0, [r7, #12]
 800be7a:	60b9      	str	r1, [r7, #8]
 800be7c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	68ba      	ldr	r2, [r7, #8]
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	2100      	movs	r1, #0
 800be86:	f000 fd4f 	bl	800c928 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800be8a:	2300      	movs	r3, #0
}
 800be8c:	0018      	movs	r0, r3
 800be8e:	46bd      	mov	sp, r7
 800be90:	b004      	add	sp, #16
 800be92:	bd80      	pop	{r7, pc}

0800be94 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b082      	sub	sp, #8
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800be9c:	687a      	ldr	r2, [r7, #4]
 800be9e:	23a5      	movs	r3, #165	@ 0xa5
 800bea0:	009b      	lsls	r3, r3, #2
 800bea2:	2104      	movs	r1, #4
 800bea4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	2300      	movs	r3, #0
 800beaa:	2200      	movs	r2, #0
 800beac:	2100      	movs	r1, #0
 800beae:	f000 fd0b 	bl	800c8c8 <USBD_LL_Transmit>

  return USBD_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	0018      	movs	r0, r3
 800beb6:	46bd      	mov	sp, r7
 800beb8:	b002      	add	sp, #8
 800beba:	bd80      	pop	{r7, pc}

0800bebc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b082      	sub	sp, #8
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bec4:	687a      	ldr	r2, [r7, #4]
 800bec6:	23a5      	movs	r3, #165	@ 0xa5
 800bec8:	009b      	lsls	r3, r3, #2
 800beca:	2105      	movs	r1, #5
 800becc:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	2300      	movs	r3, #0
 800bed2:	2200      	movs	r2, #0
 800bed4:	2100      	movs	r1, #0
 800bed6:	f000 fd27 	bl	800c928 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800beda:	2300      	movs	r3, #0
}
 800bedc:	0018      	movs	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	b002      	add	sp, #8
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800bee8:	4914      	ldr	r1, [pc, #80]	@ (800bf3c <MX_USB_Device_Init+0x58>)
 800beea:	4b15      	ldr	r3, [pc, #84]	@ (800bf40 <MX_USB_Device_Init+0x5c>)
 800beec:	2200      	movs	r2, #0
 800beee:	0018      	movs	r0, r3
 800bef0:	f7fe fb4e 	bl	800a590 <USBD_Init>
 800bef4:	1e03      	subs	r3, r0, #0
 800bef6:	d001      	beq.n	800befc <MX_USB_Device_Init+0x18>
    Error_Handler();
 800bef8:	f7f5 f91c 	bl	8001134 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800befc:	4a11      	ldr	r2, [pc, #68]	@ (800bf44 <MX_USB_Device_Init+0x60>)
 800befe:	4b10      	ldr	r3, [pc, #64]	@ (800bf40 <MX_USB_Device_Init+0x5c>)
 800bf00:	0011      	movs	r1, r2
 800bf02:	0018      	movs	r0, r3
 800bf04:	f7fe fb8e 	bl	800a624 <USBD_RegisterClass>
 800bf08:	1e03      	subs	r3, r0, #0
 800bf0a:	d001      	beq.n	800bf10 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 800bf0c:	f7f5 f912 	bl	8001134 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800bf10:	4a0d      	ldr	r2, [pc, #52]	@ (800bf48 <MX_USB_Device_Init+0x64>)
 800bf12:	4b0b      	ldr	r3, [pc, #44]	@ (800bf40 <MX_USB_Device_Init+0x5c>)
 800bf14:	0011      	movs	r1, r2
 800bf16:	0018      	movs	r0, r3
 800bf18:	f7fe fa58 	bl	800a3cc <USBD_CDC_RegisterInterface>
 800bf1c:	1e03      	subs	r3, r0, #0
 800bf1e:	d001      	beq.n	800bf24 <MX_USB_Device_Init+0x40>
    Error_Handler();
 800bf20:	f7f5 f908 	bl	8001134 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800bf24:	4b06      	ldr	r3, [pc, #24]	@ (800bf40 <MX_USB_Device_Init+0x5c>)
 800bf26:	0018      	movs	r0, r3
 800bf28:	f7fe fbca 	bl	800a6c0 <USBD_Start>
 800bf2c:	1e03      	subs	r3, r0, #0
 800bf2e:	d001      	beq.n	800bf34 <MX_USB_Device_Init+0x50>
    Error_Handler();
 800bf30:	f7f5 f900 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800bf34:	46c0      	nop			@ (mov r8, r8)
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	46c0      	nop			@ (mov r8, r8)
 800bf3c:	200000c0 	.word	0x200000c0
 800bf40:	200005f8 	.word	0x200005f8
 800bf44:	2000002c 	.word	0x2000002c
 800bf48:	200000ac 	.word	0x200000ac

0800bf4c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bf50:	4907      	ldr	r1, [pc, #28]	@ (800bf70 <CDC_Init_FS+0x24>)
 800bf52:	4b08      	ldr	r3, [pc, #32]	@ (800bf74 <CDC_Init_FS+0x28>)
 800bf54:	2200      	movs	r2, #0
 800bf56:	0018      	movs	r0, r3
 800bf58:	f7fe fa52 	bl	800a400 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bf5c:	4a06      	ldr	r2, [pc, #24]	@ (800bf78 <CDC_Init_FS+0x2c>)
 800bf5e:	4b05      	ldr	r3, [pc, #20]	@ (800bf74 <CDC_Init_FS+0x28>)
 800bf60:	0011      	movs	r1, r2
 800bf62:	0018      	movs	r0, r3
 800bf64:	f7fe fa6f 	bl	800a446 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bf68:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bf6a:	0018      	movs	r0, r3
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	bd80      	pop	{r7, pc}
 800bf70:	200010d4 	.word	0x200010d4
 800bf74:	200005f8 	.word	0x200005f8
 800bf78:	200008d4 	.word	0x200008d4

0800bf7c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bf80:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bf82:	0018      	movs	r0, r3
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6039      	str	r1, [r7, #0]
 800bf90:	0011      	movs	r1, r2
 800bf92:	1dfb      	adds	r3, r7, #7
 800bf94:	1c02      	adds	r2, r0, #0
 800bf96:	701a      	strb	r2, [r3, #0]
 800bf98:	1d3b      	adds	r3, r7, #4
 800bf9a:	1c0a      	adds	r2, r1, #0
 800bf9c:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bf9e:	1dfb      	adds	r3, r7, #7
 800bfa0:	781b      	ldrb	r3, [r3, #0]
 800bfa2:	2b23      	cmp	r3, #35	@ 0x23
 800bfa4:	d804      	bhi.n	800bfb0 <CDC_Control_FS+0x28>
 800bfa6:	009a      	lsls	r2, r3, #2
 800bfa8:	4b04      	ldr	r3, [pc, #16]	@ (800bfbc <CDC_Control_FS+0x34>)
 800bfaa:	18d3      	adds	r3, r2, r3
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bfb0:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800bfb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bfb4:	0018      	movs	r0, r3
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	b002      	add	sp, #8
 800bfba:	bd80      	pop	{r7, pc}
 800bfbc:	0800de60 	.word	0x0800de60

0800bfc0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b084      	sub	sp, #16
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
 800bfc8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	  for (uint32_t i = 0; i < *Len; i++)
 800bfca:	2300      	movs	r3, #0
 800bfcc:	60fb      	str	r3, [r7, #12]
 800bfce:	e01c      	b.n	800c00a <CDC_Receive_FS+0x4a>
	  {
	    // If a Carriage Return (CR) is received, send both CR and LF
	    if (Buf[i] == '\r')
 800bfd0:	687a      	ldr	r2, [r7, #4]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	18d3      	adds	r3, r2, r3
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	2b0d      	cmp	r3, #13
 800bfda:	d10c      	bne.n	800bff6 <CDC_Receive_FS+0x36>
	    {
	      uint8_t crlf[] = "\r\n"; // Or {0x0D, 0x0A}
 800bfdc:	2008      	movs	r0, #8
 800bfde:	183b      	adds	r3, r7, r0
 800bfe0:	4a19      	ldr	r2, [pc, #100]	@ (800c048 <CDC_Receive_FS+0x88>)
 800bfe2:	8811      	ldrh	r1, [r2, #0]
 800bfe4:	8019      	strh	r1, [r3, #0]
 800bfe6:	7892      	ldrb	r2, [r2, #2]
 800bfe8:	709a      	strb	r2, [r3, #2]
	      CDC_Transmit_FS(crlf, sizeof(crlf) - 1); // Transmit CR LF
 800bfea:	183b      	adds	r3, r7, r0
 800bfec:	2102      	movs	r1, #2
 800bfee:	0018      	movs	r0, r3
 800bff0:	f000 f82e 	bl	800c050 <CDC_Transmit_FS>
 800bff4:	e006      	b.n	800c004 <CDC_Receive_FS+0x44>
	    }
	    else
	    {
	      CDC_Transmit_FS(&Buf[i], 1); // Echo the character back
 800bff6:	687a      	ldr	r2, [r7, #4]
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	18d3      	adds	r3, r2, r3
 800bffc:	2101      	movs	r1, #1
 800bffe:	0018      	movs	r0, r3
 800c000:	f000 f826 	bl	800c050 <CDC_Transmit_FS>
	  for (uint32_t i = 0; i < *Len; i++)
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	3301      	adds	r3, #1
 800c008:	60fb      	str	r3, [r7, #12]
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	68fa      	ldr	r2, [r7, #12]
 800c010:	429a      	cmp	r2, r3
 800c012:	d3dd      	bcc.n	800bfd0 <CDC_Receive_FS+0x10>
	    }
	  }
	  volatile char c = Buf[0];
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	781a      	ldrb	r2, [r3, #0]
 800c018:	210b      	movs	r1, #11
 800c01a:	187b      	adds	r3, r7, r1
 800c01c:	701a      	strb	r2, [r3, #0]
	  cli_rx(c);
 800c01e:	187b      	adds	r3, r7, r1
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	b2db      	uxtb	r3, r3
 800c024:	0018      	movs	r0, r3
 800c026:	f7f4 fc5d 	bl	80008e4 <cli_rx>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	4b07      	ldr	r3, [pc, #28]	@ (800c04c <CDC_Receive_FS+0x8c>)
 800c02e:	0011      	movs	r1, r2
 800c030:	0018      	movs	r0, r3
 800c032:	f7fe fa08 	bl	800a446 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c036:	4b05      	ldr	r3, [pc, #20]	@ (800c04c <CDC_Receive_FS+0x8c>)
 800c038:	0018      	movs	r0, r3
 800c03a:	f7fe fa6f 	bl	800a51c <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800c03e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c040:	0018      	movs	r0, r3
 800c042:	46bd      	mov	sp, r7
 800c044:	b004      	add	sp, #16
 800c046:	bd80      	pop	{r7, pc}
 800c048:	0800dc90 	.word	0x0800dc90
 800c04c:	200005f8 	.word	0x200005f8

0800c050 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c050:	b5b0      	push	{r4, r5, r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	000a      	movs	r2, r1
 800c05a:	1cbb      	adds	r3, r7, #2
 800c05c:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800c05e:	230f      	movs	r3, #15
 800c060:	18fb      	adds	r3, r7, r3
 800c062:	2200      	movs	r2, #0
 800c064:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c066:	4a11      	ldr	r2, [pc, #68]	@ (800c0ac <CDC_Transmit_FS+0x5c>)
 800c068:	23af      	movs	r3, #175	@ 0xaf
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	58d3      	ldr	r3, [r2, r3]
 800c06e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c070:	68ba      	ldr	r2, [r7, #8]
 800c072:	2385      	movs	r3, #133	@ 0x85
 800c074:	009b      	lsls	r3, r3, #2
 800c076:	58d3      	ldr	r3, [r2, r3]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d001      	beq.n	800c080 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800c07c:	2301      	movs	r3, #1
 800c07e:	e010      	b.n	800c0a2 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c080:	1cbb      	adds	r3, r7, #2
 800c082:	881a      	ldrh	r2, [r3, #0]
 800c084:	6879      	ldr	r1, [r7, #4]
 800c086:	4b09      	ldr	r3, [pc, #36]	@ (800c0ac <CDC_Transmit_FS+0x5c>)
 800c088:	0018      	movs	r0, r3
 800c08a:	f7fe f9b9 	bl	800a400 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c08e:	250f      	movs	r5, #15
 800c090:	197c      	adds	r4, r7, r5
 800c092:	4b06      	ldr	r3, [pc, #24]	@ (800c0ac <CDC_Transmit_FS+0x5c>)
 800c094:	0018      	movs	r0, r3
 800c096:	f7fe f9f3 	bl	800a480 <USBD_CDC_TransmitPacket>
 800c09a:	0003      	movs	r3, r0
 800c09c:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800c09e:	197b      	adds	r3, r7, r5
 800c0a0:	781b      	ldrb	r3, [r3, #0]
}
 800c0a2:	0018      	movs	r0, r3
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	b004      	add	sp, #16
 800c0a8:	bdb0      	pop	{r4, r5, r7, pc}
 800c0aa:	46c0      	nop			@ (mov r8, r8)
 800c0ac:	200005f8 	.word	0x200005f8

0800c0b0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b086      	sub	sp, #24
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	60f8      	str	r0, [r7, #12]
 800c0b8:	60b9      	str	r1, [r7, #8]
 800c0ba:	1dfb      	adds	r3, r7, #7
 800c0bc:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800c0be:	2117      	movs	r1, #23
 800c0c0:	187b      	adds	r3, r7, r1
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c0c6:	187b      	adds	r3, r7, r1
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	b25b      	sxtb	r3, r3
}
 800c0cc:	0018      	movs	r0, r3
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	b006      	add	sp, #24
 800c0d2:	bd80      	pop	{r7, pc}

0800c0d4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b082      	sub	sp, #8
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	0002      	movs	r2, r0
 800c0dc:	6039      	str	r1, [r7, #0]
 800c0de:	1dfb      	adds	r3, r7, #7
 800c0e0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	2212      	movs	r2, #18
 800c0e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c0e8:	4b02      	ldr	r3, [pc, #8]	@ (800c0f4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c0ea:	0018      	movs	r0, r3
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	b002      	add	sp, #8
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	46c0      	nop			@ (mov r8, r8)
 800c0f4:	200000e0 	.word	0x200000e0

0800c0f8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	0002      	movs	r2, r0
 800c100:	6039      	str	r1, [r7, #0]
 800c102:	1dfb      	adds	r3, r7, #7
 800c104:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	2204      	movs	r2, #4
 800c10a:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c10c:	4b02      	ldr	r3, [pc, #8]	@ (800c118 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c10e:	0018      	movs	r0, r3
 800c110:	46bd      	mov	sp, r7
 800c112:	b002      	add	sp, #8
 800c114:	bd80      	pop	{r7, pc}
 800c116:	46c0      	nop			@ (mov r8, r8)
 800c118:	200000f4 	.word	0x200000f4

0800c11c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
 800c122:	0002      	movs	r2, r0
 800c124:	6039      	str	r1, [r7, #0]
 800c126:	1dfb      	adds	r3, r7, #7
 800c128:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c12a:	1dfb      	adds	r3, r7, #7
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d106      	bne.n	800c140 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c132:	683a      	ldr	r2, [r7, #0]
 800c134:	4908      	ldr	r1, [pc, #32]	@ (800c158 <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c136:	4b09      	ldr	r3, [pc, #36]	@ (800c15c <USBD_CDC_ProductStrDescriptor+0x40>)
 800c138:	0018      	movs	r0, r3
 800c13a:	f7ff fdd8 	bl	800bcee <USBD_GetString>
 800c13e:	e005      	b.n	800c14c <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c140:	683a      	ldr	r2, [r7, #0]
 800c142:	4905      	ldr	r1, [pc, #20]	@ (800c158 <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c144:	4b05      	ldr	r3, [pc, #20]	@ (800c15c <USBD_CDC_ProductStrDescriptor+0x40>)
 800c146:	0018      	movs	r0, r3
 800c148:	f7ff fdd1 	bl	800bcee <USBD_GetString>
  }
  return USBD_StrDesc;
 800c14c:	4b02      	ldr	r3, [pc, #8]	@ (800c158 <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800c14e:	0018      	movs	r0, r3
 800c150:	46bd      	mov	sp, r7
 800c152:	b002      	add	sp, #8
 800c154:	bd80      	pop	{r7, pc}
 800c156:	46c0      	nop			@ (mov r8, r8)
 800c158:	200018d4 	.word	0x200018d4
 800c15c:	0800dc94 	.word	0x0800dc94

0800c160 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
 800c166:	0002      	movs	r2, r0
 800c168:	6039      	str	r1, [r7, #0]
 800c16a:	1dfb      	adds	r3, r7, #7
 800c16c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c16e:	683a      	ldr	r2, [r7, #0]
 800c170:	4904      	ldr	r1, [pc, #16]	@ (800c184 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800c172:	4b05      	ldr	r3, [pc, #20]	@ (800c188 <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800c174:	0018      	movs	r0, r3
 800c176:	f7ff fdba 	bl	800bcee <USBD_GetString>
  return USBD_StrDesc;
 800c17a:	4b02      	ldr	r3, [pc, #8]	@ (800c184 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800c17c:	0018      	movs	r0, r3
 800c17e:	46bd      	mov	sp, r7
 800c180:	b002      	add	sp, #8
 800c182:	bd80      	pop	{r7, pc}
 800c184:	200018d4 	.word	0x200018d4
 800c188:	0800dcac 	.word	0x0800dcac

0800c18c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
 800c192:	0002      	movs	r2, r0
 800c194:	6039      	str	r1, [r7, #0]
 800c196:	1dfb      	adds	r3, r7, #7
 800c198:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	221a      	movs	r2, #26
 800c19e:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c1a0:	f000 f84c 	bl	800c23c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800c1a6:	0018      	movs	r0, r3
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	b002      	add	sp, #8
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	46c0      	nop			@ (mov r8, r8)
 800c1b0:	200000f8 	.word	0x200000f8

0800c1b4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	0002      	movs	r2, r0
 800c1bc:	6039      	str	r1, [r7, #0]
 800c1be:	1dfb      	adds	r3, r7, #7
 800c1c0:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800c1c2:	1dfb      	adds	r3, r7, #7
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d106      	bne.n	800c1d8 <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c1ca:	683a      	ldr	r2, [r7, #0]
 800c1cc:	4908      	ldr	r1, [pc, #32]	@ (800c1f0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c1ce:	4b09      	ldr	r3, [pc, #36]	@ (800c1f4 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c1d0:	0018      	movs	r0, r3
 800c1d2:	f7ff fd8c 	bl	800bcee <USBD_GetString>
 800c1d6:	e005      	b.n	800c1e4 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c1d8:	683a      	ldr	r2, [r7, #0]
 800c1da:	4905      	ldr	r1, [pc, #20]	@ (800c1f0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c1dc:	4b05      	ldr	r3, [pc, #20]	@ (800c1f4 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c1de:	0018      	movs	r0, r3
 800c1e0:	f7ff fd85 	bl	800bcee <USBD_GetString>
  }
  return USBD_StrDesc;
 800c1e4:	4b02      	ldr	r3, [pc, #8]	@ (800c1f0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800c1e6:	0018      	movs	r0, r3
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	b002      	add	sp, #8
 800c1ec:	bd80      	pop	{r7, pc}
 800c1ee:	46c0      	nop			@ (mov r8, r8)
 800c1f0:	200018d4 	.word	0x200018d4
 800c1f4:	0800dcc0 	.word	0x0800dcc0

0800c1f8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b082      	sub	sp, #8
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	0002      	movs	r2, r0
 800c200:	6039      	str	r1, [r7, #0]
 800c202:	1dfb      	adds	r3, r7, #7
 800c204:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c206:	1dfb      	adds	r3, r7, #7
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d106      	bne.n	800c21c <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c20e:	683a      	ldr	r2, [r7, #0]
 800c210:	4908      	ldr	r1, [pc, #32]	@ (800c234 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c212:	4b09      	ldr	r3, [pc, #36]	@ (800c238 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c214:	0018      	movs	r0, r3
 800c216:	f7ff fd6a 	bl	800bcee <USBD_GetString>
 800c21a:	e005      	b.n	800c228 <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c21c:	683a      	ldr	r2, [r7, #0]
 800c21e:	4905      	ldr	r1, [pc, #20]	@ (800c234 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c220:	4b05      	ldr	r3, [pc, #20]	@ (800c238 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c222:	0018      	movs	r0, r3
 800c224:	f7ff fd63 	bl	800bcee <USBD_GetString>
  }
  return USBD_StrDesc;
 800c228:	4b02      	ldr	r3, [pc, #8]	@ (800c234 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800c22a:	0018      	movs	r0, r3
 800c22c:	46bd      	mov	sp, r7
 800c22e:	b002      	add	sp, #8
 800c230:	bd80      	pop	{r7, pc}
 800c232:	46c0      	nop			@ (mov r8, r8)
 800c234:	200018d4 	.word	0x200018d4
 800c238:	0800dccc 	.word	0x0800dccc

0800c23c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b084      	sub	sp, #16
 800c240:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c242:	4b10      	ldr	r3, [pc, #64]	@ (800c284 <Get_SerialNum+0x48>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c248:	4b0f      	ldr	r3, [pc, #60]	@ (800c288 <Get_SerialNum+0x4c>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c24e:	4b0f      	ldr	r3, [pc, #60]	@ (800c28c <Get_SerialNum+0x50>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	18d3      	adds	r3, r2, r3
 800c25a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00b      	beq.n	800c27a <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c262:	490b      	ldr	r1, [pc, #44]	@ (800c290 <Get_SerialNum+0x54>)
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2208      	movs	r2, #8
 800c268:	0018      	movs	r0, r3
 800c26a:	f000 f815 	bl	800c298 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c26e:	4909      	ldr	r1, [pc, #36]	@ (800c294 <Get_SerialNum+0x58>)
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	2204      	movs	r2, #4
 800c274:	0018      	movs	r0, r3
 800c276:	f000 f80f 	bl	800c298 <IntToUnicode>
  }
}
 800c27a:	46c0      	nop			@ (mov r8, r8)
 800c27c:	46bd      	mov	sp, r7
 800c27e:	b004      	add	sp, #16
 800c280:	bd80      	pop	{r7, pc}
 800c282:	46c0      	nop			@ (mov r8, r8)
 800c284:	1fff7590 	.word	0x1fff7590
 800c288:	1fff7594 	.word	0x1fff7594
 800c28c:	1fff7598 	.word	0x1fff7598
 800c290:	200000fa 	.word	0x200000fa
 800c294:	2000010a 	.word	0x2000010a

0800c298 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b086      	sub	sp, #24
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	1dfb      	adds	r3, r7, #7
 800c2a4:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800c2a6:	2117      	movs	r1, #23
 800c2a8:	187b      	adds	r3, r7, r1
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800c2ae:	187b      	adds	r3, r7, r1
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	701a      	strb	r2, [r3, #0]
 800c2b4:	e02f      	b.n	800c316 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	0f1b      	lsrs	r3, r3, #28
 800c2ba:	2b09      	cmp	r3, #9
 800c2bc:	d80d      	bhi.n	800c2da <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	0f1b      	lsrs	r3, r3, #28
 800c2c2:	b2da      	uxtb	r2, r3
 800c2c4:	2317      	movs	r3, #23
 800c2c6:	18fb      	adds	r3, r7, r3
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	005b      	lsls	r3, r3, #1
 800c2cc:	0019      	movs	r1, r3
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	185b      	adds	r3, r3, r1
 800c2d2:	3230      	adds	r2, #48	@ 0x30
 800c2d4:	b2d2      	uxtb	r2, r2
 800c2d6:	701a      	strb	r2, [r3, #0]
 800c2d8:	e00c      	b.n	800c2f4 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	0f1b      	lsrs	r3, r3, #28
 800c2de:	b2da      	uxtb	r2, r3
 800c2e0:	2317      	movs	r3, #23
 800c2e2:	18fb      	adds	r3, r7, r3
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	005b      	lsls	r3, r3, #1
 800c2e8:	0019      	movs	r1, r3
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	185b      	adds	r3, r3, r1
 800c2ee:	3237      	adds	r2, #55	@ 0x37
 800c2f0:	b2d2      	uxtb	r2, r2
 800c2f2:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	011b      	lsls	r3, r3, #4
 800c2f8:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c2fa:	2117      	movs	r1, #23
 800c2fc:	187b      	adds	r3, r7, r1
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	005b      	lsls	r3, r3, #1
 800c302:	3301      	adds	r3, #1
 800c304:	68ba      	ldr	r2, [r7, #8]
 800c306:	18d3      	adds	r3, r2, r3
 800c308:	2200      	movs	r2, #0
 800c30a:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c30c:	187b      	adds	r3, r7, r1
 800c30e:	781a      	ldrb	r2, [r3, #0]
 800c310:	187b      	adds	r3, r7, r1
 800c312:	3201      	adds	r2, #1
 800c314:	701a      	strb	r2, [r3, #0]
 800c316:	2317      	movs	r3, #23
 800c318:	18fa      	adds	r2, r7, r3
 800c31a:	1dfb      	adds	r3, r7, #7
 800c31c:	7812      	ldrb	r2, [r2, #0]
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	429a      	cmp	r2, r3
 800c322:	d3c8      	bcc.n	800c2b6 <IntToUnicode+0x1e>
  }
}
 800c324:	46c0      	nop			@ (mov r8, r8)
 800c326:	46c0      	nop			@ (mov r8, r8)
 800c328:	46bd      	mov	sp, r7
 800c32a:	b006      	add	sp, #24
 800c32c:	bd80      	pop	{r7, pc}
	...

0800c330 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c330:	b590      	push	{r4, r7, lr}
 800c332:	b099      	sub	sp, #100	@ 0x64
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c338:	2414      	movs	r4, #20
 800c33a:	193b      	adds	r3, r7, r4
 800c33c:	0018      	movs	r0, r3
 800c33e:	234c      	movs	r3, #76	@ 0x4c
 800c340:	001a      	movs	r2, r3
 800c342:	2100      	movs	r1, #0
 800c344:	f000 fcec 	bl	800cd20 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a25      	ldr	r2, [pc, #148]	@ (800c3e4 <HAL_PCD_MspInit+0xb4>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d143      	bne.n	800c3da <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c352:	193b      	adds	r3, r7, r4
 800c354:	2280      	movs	r2, #128	@ 0x80
 800c356:	0452      	lsls	r2, r2, #17
 800c358:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c35a:	193b      	adds	r3, r7, r4
 800c35c:	2200      	movs	r2, #0
 800c35e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c360:	193b      	adds	r3, r7, r4
 800c362:	0018      	movs	r0, r3
 800c364:	f7f8 fed0 	bl	8005108 <HAL_RCCEx_PeriphCLKConfig>
 800c368:	1e03      	subs	r3, r0, #0
 800c36a:	d001      	beq.n	800c370 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800c36c:	f7f4 fee2 	bl	8001134 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c370:	4b1d      	ldr	r3, [pc, #116]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c372:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c374:	4b1c      	ldr	r3, [pc, #112]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c376:	2180      	movs	r1, #128	@ 0x80
 800c378:	0189      	lsls	r1, r1, #6
 800c37a:	430a      	orrs	r2, r1
 800c37c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c37e:	4b1a      	ldr	r3, [pc, #104]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c380:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c382:	2380      	movs	r3, #128	@ 0x80
 800c384:	019b      	lsls	r3, r3, #6
 800c386:	4013      	ands	r3, r2
 800c388:	613b      	str	r3, [r7, #16]
 800c38a:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c38c:	4b16      	ldr	r3, [pc, #88]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c38e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c390:	2380      	movs	r3, #128	@ 0x80
 800c392:	055b      	lsls	r3, r3, #21
 800c394:	4013      	ands	r3, r2
 800c396:	d116      	bne.n	800c3c6 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c398:	4b13      	ldr	r3, [pc, #76]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c39a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c39c:	4b12      	ldr	r3, [pc, #72]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c39e:	2180      	movs	r1, #128	@ 0x80
 800c3a0:	0549      	lsls	r1, r1, #21
 800c3a2:	430a      	orrs	r2, r1
 800c3a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c3a6:	4b10      	ldr	r3, [pc, #64]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c3a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c3aa:	2380      	movs	r3, #128	@ 0x80
 800c3ac:	055b      	lsls	r3, r3, #21
 800c3ae:	4013      	ands	r3, r2
 800c3b0:	60fb      	str	r3, [r7, #12]
 800c3b2:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800c3b4:	f7f8 f944 	bl	8004640 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c3b8:	4b0b      	ldr	r3, [pc, #44]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c3ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c3bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c3e8 <HAL_PCD_MspInit+0xb8>)
 800c3be:	490b      	ldr	r1, [pc, #44]	@ (800c3ec <HAL_PCD_MspInit+0xbc>)
 800c3c0:	400a      	ands	r2, r1
 800c3c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c3c4:	e001      	b.n	800c3ca <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c3c6:	f7f8 f93b 	bl	8004640 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	2100      	movs	r1, #0
 800c3ce:	2008      	movs	r0, #8
 800c3d0:	f7f5 fbf6 	bl	8001bc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800c3d4:	2008      	movs	r0, #8
 800c3d6:	f7f5 fc08 	bl	8001bea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800c3da:	46c0      	nop			@ (mov r8, r8)
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	b019      	add	sp, #100	@ 0x64
 800c3e0:	bd90      	pop	{r4, r7, pc}
 800c3e2:	46c0      	nop			@ (mov r8, r8)
 800c3e4:	40005c00 	.word	0x40005c00
 800c3e8:	40021000 	.word	0x40021000
 800c3ec:	efffffff 	.word	0xefffffff

0800c3f0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	23b7      	movs	r3, #183	@ 0xb7
 800c3fc:	009b      	lsls	r3, r3, #2
 800c3fe:	58d2      	ldr	r2, [r2, r3]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	21a7      	movs	r1, #167	@ 0xa7
 800c404:	0089      	lsls	r1, r1, #2
 800c406:	468c      	mov	ip, r1
 800c408:	4463      	add	r3, ip
 800c40a:	0019      	movs	r1, r3
 800c40c:	0010      	movs	r0, r2
 800c40e:	f7fe f9b3 	bl	800a778 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c412:	46c0      	nop			@ (mov r8, r8)
 800c414:	46bd      	mov	sp, r7
 800c416:	b002      	add	sp, #8
 800c418:	bd80      	pop	{r7, pc}

0800c41a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c41a:	b590      	push	{r4, r7, lr}
 800c41c:	b083      	sub	sp, #12
 800c41e:	af00      	add	r7, sp, #0
 800c420:	6078      	str	r0, [r7, #4]
 800c422:	000a      	movs	r2, r1
 800c424:	1cfb      	adds	r3, r7, #3
 800c426:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c428:	687a      	ldr	r2, [r7, #4]
 800c42a:	23b7      	movs	r3, #183	@ 0xb7
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	58d4      	ldr	r4, [r2, r3]
 800c430:	1cfb      	adds	r3, r7, #3
 800c432:	781a      	ldrb	r2, [r3, #0]
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	23b4      	movs	r3, #180	@ 0xb4
 800c438:	0059      	lsls	r1, r3, #1
 800c43a:	0013      	movs	r3, r2
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	189b      	adds	r3, r3, r2
 800c440:	00db      	lsls	r3, r3, #3
 800c442:	18c3      	adds	r3, r0, r3
 800c444:	185b      	adds	r3, r3, r1
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	1cfb      	adds	r3, r7, #3
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	0019      	movs	r1, r3
 800c44e:	0020      	movs	r0, r4
 800c450:	f7fe f9fc 	bl	800a84c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c454:	46c0      	nop			@ (mov r8, r8)
 800c456:	46bd      	mov	sp, r7
 800c458:	b003      	add	sp, #12
 800c45a:	bd90      	pop	{r4, r7, pc}

0800c45c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b082      	sub	sp, #8
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	000a      	movs	r2, r1
 800c466:	1cfb      	adds	r3, r7, #3
 800c468:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	23b7      	movs	r3, #183	@ 0xb7
 800c46e:	009b      	lsls	r3, r3, #2
 800c470:	58d0      	ldr	r0, [r2, r3]
 800c472:	1cfb      	adds	r3, r7, #3
 800c474:	781a      	ldrb	r2, [r3, #0]
 800c476:	6879      	ldr	r1, [r7, #4]
 800c478:	0013      	movs	r3, r2
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	189b      	adds	r3, r3, r2
 800c47e:	00db      	lsls	r3, r3, #3
 800c480:	18cb      	adds	r3, r1, r3
 800c482:	3328      	adds	r3, #40	@ 0x28
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	1cfb      	adds	r3, r7, #3
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	0019      	movs	r1, r3
 800c48c:	f7fe fac6 	bl	800aa1c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c490:	46c0      	nop			@ (mov r8, r8)
 800c492:	46bd      	mov	sp, r7
 800c494:	b002      	add	sp, #8
 800c496:	bd80      	pop	{r7, pc}

0800c498 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	23b7      	movs	r3, #183	@ 0xb7
 800c4a4:	009b      	lsls	r3, r3, #2
 800c4a6:	58d3      	ldr	r3, [r2, r3]
 800c4a8:	0018      	movs	r0, r3
 800c4aa:	f7fe fc31 	bl	800ad10 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c4ae:	46c0      	nop			@ (mov r8, r8)
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	b002      	add	sp, #8
 800c4b4:	bd80      	pop	{r7, pc}

0800c4b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4b6:	b580      	push	{r7, lr}
 800c4b8:	b084      	sub	sp, #16
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c4be:	230f      	movs	r3, #15
 800c4c0:	18fb      	adds	r3, r7, r3
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	79db      	ldrb	r3, [r3, #7]
 800c4ca:	2b02      	cmp	r3, #2
 800c4cc:	d001      	beq.n	800c4d2 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c4ce:	f7f4 fe31 	bl	8001134 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c4d2:	687a      	ldr	r2, [r7, #4]
 800c4d4:	23b7      	movs	r3, #183	@ 0xb7
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	58d2      	ldr	r2, [r2, r3]
 800c4da:	230f      	movs	r3, #15
 800c4dc:	18fb      	adds	r3, r7, r3
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	0019      	movs	r1, r3
 800c4e2:	0010      	movs	r0, r2
 800c4e4:	f7fe fbd1 	bl	800ac8a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	23b7      	movs	r3, #183	@ 0xb7
 800c4ec:	009b      	lsls	r3, r3, #2
 800c4ee:	58d3      	ldr	r3, [r2, r3]
 800c4f0:	0018      	movs	r0, r3
 800c4f2:	f7fe fb6b 	bl	800abcc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c4f6:	46c0      	nop			@ (mov r8, r8)
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	b004      	add	sp, #16
 800c4fc:	bd80      	pop	{r7, pc}
	...

0800c500 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c508:	687a      	ldr	r2, [r7, #4]
 800c50a:	23b7      	movs	r3, #183	@ 0xb7
 800c50c:	009b      	lsls	r3, r3, #2
 800c50e:	58d3      	ldr	r3, [r2, r3]
 800c510:	0018      	movs	r0, r3
 800c512:	f7fe fbcb 	bl	800acac <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	7adb      	ldrb	r3, [r3, #11]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d005      	beq.n	800c52a <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c51e:	4b05      	ldr	r3, [pc, #20]	@ (800c534 <HAL_PCD_SuspendCallback+0x34>)
 800c520:	691a      	ldr	r2, [r3, #16]
 800c522:	4b04      	ldr	r3, [pc, #16]	@ (800c534 <HAL_PCD_SuspendCallback+0x34>)
 800c524:	2106      	movs	r1, #6
 800c526:	430a      	orrs	r2, r1
 800c528:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c52a:	46c0      	nop			@ (mov r8, r8)
 800c52c:	46bd      	mov	sp, r7
 800c52e:	b002      	add	sp, #8
 800c530:	bd80      	pop	{r7, pc}
 800c532:	46c0      	nop			@ (mov r8, r8)
 800c534:	e000ed00 	.word	0xe000ed00

0800c538 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b082      	sub	sp, #8
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	7adb      	ldrb	r3, [r3, #11]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d007      	beq.n	800c558 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c548:	4b09      	ldr	r3, [pc, #36]	@ (800c570 <HAL_PCD_ResumeCallback+0x38>)
 800c54a:	691a      	ldr	r2, [r3, #16]
 800c54c:	4b08      	ldr	r3, [pc, #32]	@ (800c570 <HAL_PCD_ResumeCallback+0x38>)
 800c54e:	2106      	movs	r1, #6
 800c550:	438a      	bics	r2, r1
 800c552:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c554:	f000 fa7c 	bl	800ca50 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	23b7      	movs	r3, #183	@ 0xb7
 800c55c:	009b      	lsls	r3, r3, #2
 800c55e:	58d3      	ldr	r3, [r2, r3]
 800c560:	0018      	movs	r0, r3
 800c562:	f7fe fbbb 	bl	800acdc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c566:	46c0      	nop			@ (mov r8, r8)
 800c568:	46bd      	mov	sp, r7
 800c56a:	b002      	add	sp, #8
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	46c0      	nop			@ (mov r8, r8)
 800c570:	e000ed00 	.word	0xe000ed00

0800c574 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b082      	sub	sp, #8
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 800c57c:	4a34      	ldr	r2, [pc, #208]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c57e:	23b7      	movs	r3, #183	@ 0xb7
 800c580:	009b      	lsls	r3, r3, #2
 800c582:	6879      	ldr	r1, [r7, #4]
 800c584:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 800c586:	687a      	ldr	r2, [r7, #4]
 800c588:	23b2      	movs	r3, #178	@ 0xb2
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	4930      	ldr	r1, [pc, #192]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c58e:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 800c590:	4b2f      	ldr	r3, [pc, #188]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c592:	4a30      	ldr	r2, [pc, #192]	@ (800c654 <USBD_LL_Init+0xe0>)
 800c594:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800c596:	4b2e      	ldr	r3, [pc, #184]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c598:	2208      	movs	r2, #8
 800c59a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 800c59c:	4b2c      	ldr	r3, [pc, #176]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c59e:	2208      	movs	r2, #8
 800c5a0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800c5a2:	4b2b      	ldr	r3, [pc, #172]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5a4:	2202      	movs	r2, #2
 800c5a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c5a8:	4b29      	ldr	r3, [pc, #164]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5aa:	2202      	movs	r2, #2
 800c5ac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800c5ae:	4b28      	ldr	r3, [pc, #160]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800c5b4:	4b26      	ldr	r3, [pc, #152]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800c5ba:	4b25      	ldr	r3, [pc, #148]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5bc:	2200      	movs	r2, #0
 800c5be:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800c5c0:	4b23      	ldr	r3, [pc, #140]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800c5c6:	4b22      	ldr	r3, [pc, #136]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800c5cc:	4b20      	ldr	r3, [pc, #128]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800c5d2:	4b1f      	ldr	r3, [pc, #124]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800c5d8:	4b1d      	ldr	r3, [pc, #116]	@ (800c650 <USBD_LL_Init+0xdc>)
 800c5da:	0018      	movs	r0, r3
 800c5dc:	f7f6 fb2a 	bl	8002c34 <HAL_PCD_Init>
 800c5e0:	1e03      	subs	r3, r0, #0
 800c5e2:	d001      	beq.n	800c5e8 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c5e4:	f7f4 fda6 	bl	8001134 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	23b2      	movs	r3, #178	@ 0xb2
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	58d0      	ldr	r0, [r2, r3]
 800c5f0:	2318      	movs	r3, #24
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	2100      	movs	r1, #0
 800c5f6:	f7f7 ffb1 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c5fa:	687a      	ldr	r2, [r7, #4]
 800c5fc:	23b2      	movs	r3, #178	@ 0xb2
 800c5fe:	009b      	lsls	r3, r3, #2
 800c600:	58d0      	ldr	r0, [r2, r3]
 800c602:	2358      	movs	r3, #88	@ 0x58
 800c604:	2200      	movs	r2, #0
 800c606:	2180      	movs	r1, #128	@ 0x80
 800c608:	f7f7 ffa8 	bl	800455c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c60c:	687a      	ldr	r2, [r7, #4]
 800c60e:	23b2      	movs	r3, #178	@ 0xb2
 800c610:	009b      	lsls	r3, r3, #2
 800c612:	58d0      	ldr	r0, [r2, r3]
 800c614:	23c0      	movs	r3, #192	@ 0xc0
 800c616:	2200      	movs	r2, #0
 800c618:	2181      	movs	r1, #129	@ 0x81
 800c61a:	f7f7 ff9f 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	23b2      	movs	r3, #178	@ 0xb2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	58d0      	ldr	r0, [r2, r3]
 800c626:	2388      	movs	r3, #136	@ 0x88
 800c628:	005b      	lsls	r3, r3, #1
 800c62a:	2200      	movs	r2, #0
 800c62c:	2101      	movs	r1, #1
 800c62e:	f7f7 ff95 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c632:	687a      	ldr	r2, [r7, #4]
 800c634:	23b2      	movs	r3, #178	@ 0xb2
 800c636:	009b      	lsls	r3, r3, #2
 800c638:	58d0      	ldr	r0, [r2, r3]
 800c63a:	2380      	movs	r3, #128	@ 0x80
 800c63c:	005b      	lsls	r3, r3, #1
 800c63e:	2200      	movs	r2, #0
 800c640:	2182      	movs	r1, #130	@ 0x82
 800c642:	f7f7 ff8b 	bl	800455c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	0018      	movs	r0, r3
 800c64a:	46bd      	mov	sp, r7
 800c64c:	b002      	add	sp, #8
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	20001ad4 	.word	0x20001ad4
 800c654:	40005c00 	.word	0x40005c00

0800c658 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c65a:	b085      	sub	sp, #20
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c660:	210f      	movs	r1, #15
 800c662:	187b      	adds	r3, r7, r1
 800c664:	2200      	movs	r2, #0
 800c666:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c668:	260e      	movs	r6, #14
 800c66a:	19bb      	adds	r3, r7, r6
 800c66c:	2200      	movs	r2, #0
 800c66e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c670:	687a      	ldr	r2, [r7, #4]
 800c672:	23b2      	movs	r3, #178	@ 0xb2
 800c674:	009b      	lsls	r3, r3, #2
 800c676:	58d3      	ldr	r3, [r2, r3]
 800c678:	000d      	movs	r5, r1
 800c67a:	187c      	adds	r4, r7, r1
 800c67c:	0018      	movs	r0, r3
 800c67e:	f7f6 fbd3 	bl	8002e28 <HAL_PCD_Start>
 800c682:	0003      	movs	r3, r0
 800c684:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c686:	19bc      	adds	r4, r7, r6
 800c688:	197b      	adds	r3, r7, r5
 800c68a:	781b      	ldrb	r3, [r3, #0]
 800c68c:	0018      	movs	r0, r3
 800c68e:	f000 f9e6 	bl	800ca5e <USBD_Get_USB_Status>
 800c692:	0003      	movs	r3, r0
 800c694:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c696:	19bb      	adds	r3, r7, r6
 800c698:	781b      	ldrb	r3, [r3, #0]
}
 800c69a:	0018      	movs	r0, r3
 800c69c:	46bd      	mov	sp, r7
 800c69e:	b005      	add	sp, #20
 800c6a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c6a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c6a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6a4:	b085      	sub	sp, #20
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
 800c6aa:	000c      	movs	r4, r1
 800c6ac:	0010      	movs	r0, r2
 800c6ae:	0019      	movs	r1, r3
 800c6b0:	1cfb      	adds	r3, r7, #3
 800c6b2:	1c22      	adds	r2, r4, #0
 800c6b4:	701a      	strb	r2, [r3, #0]
 800c6b6:	1cbb      	adds	r3, r7, #2
 800c6b8:	1c02      	adds	r2, r0, #0
 800c6ba:	701a      	strb	r2, [r3, #0]
 800c6bc:	003b      	movs	r3, r7
 800c6be:	1c0a      	adds	r2, r1, #0
 800c6c0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6c2:	260f      	movs	r6, #15
 800c6c4:	19bb      	adds	r3, r7, r6
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6ca:	250e      	movs	r5, #14
 800c6cc:	197b      	adds	r3, r7, r5
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c6d2:	687a      	ldr	r2, [r7, #4]
 800c6d4:	23b2      	movs	r3, #178	@ 0xb2
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	58d0      	ldr	r0, [r2, r3]
 800c6da:	19bc      	adds	r4, r7, r6
 800c6dc:	1cbb      	adds	r3, r7, #2
 800c6de:	781d      	ldrb	r5, [r3, #0]
 800c6e0:	003b      	movs	r3, r7
 800c6e2:	881a      	ldrh	r2, [r3, #0]
 800c6e4:	1cfb      	adds	r3, r7, #3
 800c6e6:	7819      	ldrb	r1, [r3, #0]
 800c6e8:	002b      	movs	r3, r5
 800c6ea:	f7f6 fd03 	bl	80030f4 <HAL_PCD_EP_Open>
 800c6ee:	0003      	movs	r3, r0
 800c6f0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6f2:	250e      	movs	r5, #14
 800c6f4:	197c      	adds	r4, r7, r5
 800c6f6:	19bb      	adds	r3, r7, r6
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	0018      	movs	r0, r3
 800c6fc:	f000 f9af 	bl	800ca5e <USBD_Get_USB_Status>
 800c700:	0003      	movs	r3, r0
 800c702:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c704:	197b      	adds	r3, r7, r5
 800c706:	781b      	ldrb	r3, [r3, #0]
}
 800c708:	0018      	movs	r0, r3
 800c70a:	46bd      	mov	sp, r7
 800c70c:	b005      	add	sp, #20
 800c70e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c710 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c710:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c712:	b085      	sub	sp, #20
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	000a      	movs	r2, r1
 800c71a:	1cfb      	adds	r3, r7, #3
 800c71c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c71e:	210f      	movs	r1, #15
 800c720:	187b      	adds	r3, r7, r1
 800c722:	2200      	movs	r2, #0
 800c724:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c726:	260e      	movs	r6, #14
 800c728:	19bb      	adds	r3, r7, r6
 800c72a:	2200      	movs	r2, #0
 800c72c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c72e:	687a      	ldr	r2, [r7, #4]
 800c730:	23b2      	movs	r3, #178	@ 0xb2
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	58d2      	ldr	r2, [r2, r3]
 800c736:	000d      	movs	r5, r1
 800c738:	187c      	adds	r4, r7, r1
 800c73a:	1cfb      	adds	r3, r7, #3
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	0019      	movs	r1, r3
 800c740:	0010      	movs	r0, r2
 800c742:	f7f6 fd48 	bl	80031d6 <HAL_PCD_EP_Close>
 800c746:	0003      	movs	r3, r0
 800c748:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c74a:	19bc      	adds	r4, r7, r6
 800c74c:	197b      	adds	r3, r7, r5
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	0018      	movs	r0, r3
 800c752:	f000 f984 	bl	800ca5e <USBD_Get_USB_Status>
 800c756:	0003      	movs	r3, r0
 800c758:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c75a:	19bb      	adds	r3, r7, r6
 800c75c:	781b      	ldrb	r3, [r3, #0]
}
 800c75e:	0018      	movs	r0, r3
 800c760:	46bd      	mov	sp, r7
 800c762:	b005      	add	sp, #20
 800c764:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c766 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c766:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c768:	b085      	sub	sp, #20
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	000a      	movs	r2, r1
 800c770:	1cfb      	adds	r3, r7, #3
 800c772:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c774:	210f      	movs	r1, #15
 800c776:	187b      	adds	r3, r7, r1
 800c778:	2200      	movs	r2, #0
 800c77a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c77c:	260e      	movs	r6, #14
 800c77e:	19bb      	adds	r3, r7, r6
 800c780:	2200      	movs	r2, #0
 800c782:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	23b2      	movs	r3, #178	@ 0xb2
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	58d2      	ldr	r2, [r2, r3]
 800c78c:	000d      	movs	r5, r1
 800c78e:	187c      	adds	r4, r7, r1
 800c790:	1cfb      	adds	r3, r7, #3
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	0019      	movs	r1, r3
 800c796:	0010      	movs	r0, r2
 800c798:	f7f6 fdfe 	bl	8003398 <HAL_PCD_EP_SetStall>
 800c79c:	0003      	movs	r3, r0
 800c79e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7a0:	19bc      	adds	r4, r7, r6
 800c7a2:	197b      	adds	r3, r7, r5
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	0018      	movs	r0, r3
 800c7a8:	f000 f959 	bl	800ca5e <USBD_Get_USB_Status>
 800c7ac:	0003      	movs	r3, r0
 800c7ae:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c7b0:	19bb      	adds	r3, r7, r6
 800c7b2:	781b      	ldrb	r3, [r3, #0]
}
 800c7b4:	0018      	movs	r0, r3
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	b005      	add	sp, #20
 800c7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c7bc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7be:	b085      	sub	sp, #20
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
 800c7c4:	000a      	movs	r2, r1
 800c7c6:	1cfb      	adds	r3, r7, #3
 800c7c8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7ca:	210f      	movs	r1, #15
 800c7cc:	187b      	adds	r3, r7, r1
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7d2:	260e      	movs	r6, #14
 800c7d4:	19bb      	adds	r3, r7, r6
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7da:	687a      	ldr	r2, [r7, #4]
 800c7dc:	23b2      	movs	r3, #178	@ 0xb2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	58d2      	ldr	r2, [r2, r3]
 800c7e2:	000d      	movs	r5, r1
 800c7e4:	187c      	adds	r4, r7, r1
 800c7e6:	1cfb      	adds	r3, r7, #3
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	0019      	movs	r1, r3
 800c7ec:	0010      	movs	r0, r2
 800c7ee:	f7f6 fe31 	bl	8003454 <HAL_PCD_EP_ClrStall>
 800c7f2:	0003      	movs	r3, r0
 800c7f4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7f6:	19bc      	adds	r4, r7, r6
 800c7f8:	197b      	adds	r3, r7, r5
 800c7fa:	781b      	ldrb	r3, [r3, #0]
 800c7fc:	0018      	movs	r0, r3
 800c7fe:	f000 f92e 	bl	800ca5e <USBD_Get_USB_Status>
 800c802:	0003      	movs	r3, r0
 800c804:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c806:	19bb      	adds	r3, r7, r6
 800c808:	781b      	ldrb	r3, [r3, #0]
}
 800c80a:	0018      	movs	r0, r3
 800c80c:	46bd      	mov	sp, r7
 800c80e:	b005      	add	sp, #20
 800c810:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c812 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c812:	b580      	push	{r7, lr}
 800c814:	b084      	sub	sp, #16
 800c816:	af00      	add	r7, sp, #0
 800c818:	6078      	str	r0, [r7, #4]
 800c81a:	000a      	movs	r2, r1
 800c81c:	1cfb      	adds	r3, r7, #3
 800c81e:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	23b2      	movs	r3, #178	@ 0xb2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	58d3      	ldr	r3, [r2, r3]
 800c828:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c82a:	1cfb      	adds	r3, r7, #3
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	b25b      	sxtb	r3, r3
 800c830:	2b00      	cmp	r3, #0
 800c832:	da0c      	bge.n	800c84e <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c834:	1cfb      	adds	r3, r7, #3
 800c836:	781b      	ldrb	r3, [r3, #0]
 800c838:	227f      	movs	r2, #127	@ 0x7f
 800c83a:	401a      	ands	r2, r3
 800c83c:	68f9      	ldr	r1, [r7, #12]
 800c83e:	0013      	movs	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	189b      	adds	r3, r3, r2
 800c844:	00db      	lsls	r3, r3, #3
 800c846:	18cb      	adds	r3, r1, r3
 800c848:	3316      	adds	r3, #22
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	e00d      	b.n	800c86a <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c84e:	1cfb      	adds	r3, r7, #3
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	227f      	movs	r2, #127	@ 0x7f
 800c854:	401a      	ands	r2, r3
 800c856:	68f8      	ldr	r0, [r7, #12]
 800c858:	23ab      	movs	r3, #171	@ 0xab
 800c85a:	0059      	lsls	r1, r3, #1
 800c85c:	0013      	movs	r3, r2
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	189b      	adds	r3, r3, r2
 800c862:	00db      	lsls	r3, r3, #3
 800c864:	18c3      	adds	r3, r0, r3
 800c866:	185b      	adds	r3, r3, r1
 800c868:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c86a:	0018      	movs	r0, r3
 800c86c:	46bd      	mov	sp, r7
 800c86e:	b004      	add	sp, #16
 800c870:	bd80      	pop	{r7, pc}

0800c872 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c872:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c874:	b085      	sub	sp, #20
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
 800c87a:	000a      	movs	r2, r1
 800c87c:	1cfb      	adds	r3, r7, #3
 800c87e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c880:	210f      	movs	r1, #15
 800c882:	187b      	adds	r3, r7, r1
 800c884:	2200      	movs	r2, #0
 800c886:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c888:	260e      	movs	r6, #14
 800c88a:	19bb      	adds	r3, r7, r6
 800c88c:	2200      	movs	r2, #0
 800c88e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c890:	687a      	ldr	r2, [r7, #4]
 800c892:	23b2      	movs	r3, #178	@ 0xb2
 800c894:	009b      	lsls	r3, r3, #2
 800c896:	58d2      	ldr	r2, [r2, r3]
 800c898:	000d      	movs	r5, r1
 800c89a:	187c      	adds	r4, r7, r1
 800c89c:	1cfb      	adds	r3, r7, #3
 800c89e:	781b      	ldrb	r3, [r3, #0]
 800c8a0:	0019      	movs	r1, r3
 800c8a2:	0010      	movs	r0, r2
 800c8a4:	f7f6 fbfc 	bl	80030a0 <HAL_PCD_SetAddress>
 800c8a8:	0003      	movs	r3, r0
 800c8aa:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8ac:	19bc      	adds	r4, r7, r6
 800c8ae:	197b      	adds	r3, r7, r5
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	0018      	movs	r0, r3
 800c8b4:	f000 f8d3 	bl	800ca5e <USBD_Get_USB_Status>
 800c8b8:	0003      	movs	r3, r0
 800c8ba:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c8bc:	19bb      	adds	r3, r7, r6
 800c8be:	781b      	ldrb	r3, [r3, #0]
}
 800c8c0:	0018      	movs	r0, r3
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	b005      	add	sp, #20
 800c8c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c8c8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8ca:	b087      	sub	sp, #28
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	607a      	str	r2, [r7, #4]
 800c8d2:	603b      	str	r3, [r7, #0]
 800c8d4:	230b      	movs	r3, #11
 800c8d6:	18fb      	adds	r3, r7, r3
 800c8d8:	1c0a      	adds	r2, r1, #0
 800c8da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8dc:	2617      	movs	r6, #23
 800c8de:	19bb      	adds	r3, r7, r6
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8e4:	2516      	movs	r5, #22
 800c8e6:	197b      	adds	r3, r7, r5
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c8ec:	68fa      	ldr	r2, [r7, #12]
 800c8ee:	23b2      	movs	r3, #178	@ 0xb2
 800c8f0:	009b      	lsls	r3, r3, #2
 800c8f2:	58d0      	ldr	r0, [r2, r3]
 800c8f4:	19bc      	adds	r4, r7, r6
 800c8f6:	683d      	ldr	r5, [r7, #0]
 800c8f8:	687a      	ldr	r2, [r7, #4]
 800c8fa:	230b      	movs	r3, #11
 800c8fc:	18fb      	adds	r3, r7, r3
 800c8fe:	7819      	ldrb	r1, [r3, #0]
 800c900:	002b      	movs	r3, r5
 800c902:	f7f6 fd0c 	bl	800331e <HAL_PCD_EP_Transmit>
 800c906:	0003      	movs	r3, r0
 800c908:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c90a:	2516      	movs	r5, #22
 800c90c:	197c      	adds	r4, r7, r5
 800c90e:	19bb      	adds	r3, r7, r6
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	0018      	movs	r0, r3
 800c914:	f000 f8a3 	bl	800ca5e <USBD_Get_USB_Status>
 800c918:	0003      	movs	r3, r0
 800c91a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c91c:	197b      	adds	r3, r7, r5
 800c91e:	781b      	ldrb	r3, [r3, #0]
}
 800c920:	0018      	movs	r0, r3
 800c922:	46bd      	mov	sp, r7
 800c924:	b007      	add	sp, #28
 800c926:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c928 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c92a:	b087      	sub	sp, #28
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	60f8      	str	r0, [r7, #12]
 800c930:	607a      	str	r2, [r7, #4]
 800c932:	603b      	str	r3, [r7, #0]
 800c934:	230b      	movs	r3, #11
 800c936:	18fb      	adds	r3, r7, r3
 800c938:	1c0a      	adds	r2, r1, #0
 800c93a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c93c:	2617      	movs	r6, #23
 800c93e:	19bb      	adds	r3, r7, r6
 800c940:	2200      	movs	r2, #0
 800c942:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c944:	2516      	movs	r5, #22
 800c946:	197b      	adds	r3, r7, r5
 800c948:	2200      	movs	r2, #0
 800c94a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c94c:	68fa      	ldr	r2, [r7, #12]
 800c94e:	23b2      	movs	r3, #178	@ 0xb2
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	58d0      	ldr	r0, [r2, r3]
 800c954:	19bc      	adds	r4, r7, r6
 800c956:	683d      	ldr	r5, [r7, #0]
 800c958:	687a      	ldr	r2, [r7, #4]
 800c95a:	230b      	movs	r3, #11
 800c95c:	18fb      	adds	r3, r7, r3
 800c95e:	7819      	ldrb	r1, [r3, #0]
 800c960:	002b      	movs	r3, r5
 800c962:	f7f6 fc8b 	bl	800327c <HAL_PCD_EP_Receive>
 800c966:	0003      	movs	r3, r0
 800c968:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c96a:	2516      	movs	r5, #22
 800c96c:	197c      	adds	r4, r7, r5
 800c96e:	19bb      	adds	r3, r7, r6
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	0018      	movs	r0, r3
 800c974:	f000 f873 	bl	800ca5e <USBD_Get_USB_Status>
 800c978:	0003      	movs	r3, r0
 800c97a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c97c:	197b      	adds	r3, r7, r5
 800c97e:	781b      	ldrb	r3, [r3, #0]
}
 800c980:	0018      	movs	r0, r3
 800c982:	46bd      	mov	sp, r7
 800c984:	b007      	add	sp, #28
 800c986:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c988 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b082      	sub	sp, #8
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
 800c990:	000a      	movs	r2, r1
 800c992:	1cfb      	adds	r3, r7, #3
 800c994:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	23b2      	movs	r3, #178	@ 0xb2
 800c99a:	009b      	lsls	r3, r3, #2
 800c99c:	58d2      	ldr	r2, [r2, r3]
 800c99e:	1cfb      	adds	r3, r7, #3
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	0019      	movs	r1, r3
 800c9a4:	0010      	movs	r0, r2
 800c9a6:	f7f6 fca1 	bl	80032ec <HAL_PCD_EP_GetRxCount>
 800c9aa:	0003      	movs	r3, r0
}
 800c9ac:	0018      	movs	r0, r3
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	b002      	add	sp, #8
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b082      	sub	sp, #8
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	000a      	movs	r2, r1
 800c9be:	1cfb      	adds	r3, r7, #3
 800c9c0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c9c2:	1cfb      	adds	r3, r7, #3
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d002      	beq.n	800c9d0 <HAL_PCDEx_LPM_Callback+0x1c>
 800c9ca:	2b01      	cmp	r3, #1
 800c9cc:	d014      	beq.n	800c9f8 <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c9ce:	e025      	b.n	800ca1c <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	7adb      	ldrb	r3, [r3, #11]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d007      	beq.n	800c9e8 <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 800c9d8:	f000 f83a 	bl	800ca50 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c9dc:	4b11      	ldr	r3, [pc, #68]	@ (800ca24 <HAL_PCDEx_LPM_Callback+0x70>)
 800c9de:	691a      	ldr	r2, [r3, #16]
 800c9e0:	4b10      	ldr	r3, [pc, #64]	@ (800ca24 <HAL_PCDEx_LPM_Callback+0x70>)
 800c9e2:	2106      	movs	r1, #6
 800c9e4:	438a      	bics	r2, r1
 800c9e6:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	23b7      	movs	r3, #183	@ 0xb7
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	58d3      	ldr	r3, [r2, r3]
 800c9f0:	0018      	movs	r0, r3
 800c9f2:	f7fe f973 	bl	800acdc <USBD_LL_Resume>
    break;
 800c9f6:	e011      	b.n	800ca1c <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 800c9f8:	687a      	ldr	r2, [r7, #4]
 800c9fa:	23b7      	movs	r3, #183	@ 0xb7
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	58d3      	ldr	r3, [r2, r3]
 800ca00:	0018      	movs	r0, r3
 800ca02:	f7fe f953 	bl	800acac <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	7adb      	ldrb	r3, [r3, #11]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d005      	beq.n	800ca1a <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ca0e:	4b05      	ldr	r3, [pc, #20]	@ (800ca24 <HAL_PCDEx_LPM_Callback+0x70>)
 800ca10:	691a      	ldr	r2, [r3, #16]
 800ca12:	4b04      	ldr	r3, [pc, #16]	@ (800ca24 <HAL_PCDEx_LPM_Callback+0x70>)
 800ca14:	2106      	movs	r1, #6
 800ca16:	430a      	orrs	r2, r1
 800ca18:	611a      	str	r2, [r3, #16]
    break;
 800ca1a:	46c0      	nop			@ (mov r8, r8)
}
 800ca1c:	46c0      	nop			@ (mov r8, r8)
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	b002      	add	sp, #8
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	e000ed00 	.word	0xe000ed00

0800ca28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ca30:	4b02      	ldr	r3, [pc, #8]	@ (800ca3c <USBD_static_malloc+0x14>)
}
 800ca32:	0018      	movs	r0, r3
 800ca34:	46bd      	mov	sp, r7
 800ca36:	b002      	add	sp, #8
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	46c0      	nop			@ (mov r8, r8)
 800ca3c:	20001db4 	.word	0x20001db4

0800ca40 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]

}
 800ca48:	46c0      	nop			@ (mov r8, r8)
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	b002      	add	sp, #8
 800ca4e:	bd80      	pop	{r7, pc}

0800ca50 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ca54:	f7f4 f826 	bl	8000aa4 <SystemClock_Config>
}
 800ca58:	46c0      	nop			@ (mov r8, r8)
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}

0800ca5e <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca5e:	b580      	push	{r7, lr}
 800ca60:	b084      	sub	sp, #16
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	0002      	movs	r2, r0
 800ca66:	1dfb      	adds	r3, r7, #7
 800ca68:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca6a:	230f      	movs	r3, #15
 800ca6c:	18fb      	adds	r3, r7, r3
 800ca6e:	2200      	movs	r2, #0
 800ca70:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800ca72:	1dfb      	adds	r3, r7, #7
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	2b03      	cmp	r3, #3
 800ca78:	d017      	beq.n	800caaa <USBD_Get_USB_Status+0x4c>
 800ca7a:	dc1b      	bgt.n	800cab4 <USBD_Get_USB_Status+0x56>
 800ca7c:	2b02      	cmp	r3, #2
 800ca7e:	d00f      	beq.n	800caa0 <USBD_Get_USB_Status+0x42>
 800ca80:	dc18      	bgt.n	800cab4 <USBD_Get_USB_Status+0x56>
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d002      	beq.n	800ca8c <USBD_Get_USB_Status+0x2e>
 800ca86:	2b01      	cmp	r3, #1
 800ca88:	d005      	beq.n	800ca96 <USBD_Get_USB_Status+0x38>
 800ca8a:	e013      	b.n	800cab4 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca8c:	230f      	movs	r3, #15
 800ca8e:	18fb      	adds	r3, r7, r3
 800ca90:	2200      	movs	r2, #0
 800ca92:	701a      	strb	r2, [r3, #0]
    break;
 800ca94:	e013      	b.n	800cabe <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca96:	230f      	movs	r3, #15
 800ca98:	18fb      	adds	r3, r7, r3
 800ca9a:	2203      	movs	r2, #3
 800ca9c:	701a      	strb	r2, [r3, #0]
    break;
 800ca9e:	e00e      	b.n	800cabe <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800caa0:	230f      	movs	r3, #15
 800caa2:	18fb      	adds	r3, r7, r3
 800caa4:	2201      	movs	r2, #1
 800caa6:	701a      	strb	r2, [r3, #0]
    break;
 800caa8:	e009      	b.n	800cabe <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800caaa:	230f      	movs	r3, #15
 800caac:	18fb      	adds	r3, r7, r3
 800caae:	2203      	movs	r2, #3
 800cab0:	701a      	strb	r2, [r3, #0]
    break;
 800cab2:	e004      	b.n	800cabe <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800cab4:	230f      	movs	r3, #15
 800cab6:	18fb      	adds	r3, r7, r3
 800cab8:	2203      	movs	r2, #3
 800caba:	701a      	strb	r2, [r3, #0]
    break;
 800cabc:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800cabe:	230f      	movs	r3, #15
 800cac0:	18fb      	adds	r3, r7, r3
 800cac2:	781b      	ldrb	r3, [r3, #0]
}
 800cac4:	0018      	movs	r0, r3
 800cac6:	46bd      	mov	sp, r7
 800cac8:	b004      	add	sp, #16
 800caca:	bd80      	pop	{r7, pc}

0800cacc <std>:
 800cacc:	2300      	movs	r3, #0
 800cace:	b510      	push	{r4, lr}
 800cad0:	0004      	movs	r4, r0
 800cad2:	6003      	str	r3, [r0, #0]
 800cad4:	6043      	str	r3, [r0, #4]
 800cad6:	6083      	str	r3, [r0, #8]
 800cad8:	8181      	strh	r1, [r0, #12]
 800cada:	6643      	str	r3, [r0, #100]	@ 0x64
 800cadc:	81c2      	strh	r2, [r0, #14]
 800cade:	6103      	str	r3, [r0, #16]
 800cae0:	6143      	str	r3, [r0, #20]
 800cae2:	6183      	str	r3, [r0, #24]
 800cae4:	0019      	movs	r1, r3
 800cae6:	2208      	movs	r2, #8
 800cae8:	305c      	adds	r0, #92	@ 0x5c
 800caea:	f000 f919 	bl	800cd20 <memset>
 800caee:	4b0b      	ldr	r3, [pc, #44]	@ (800cb1c <std+0x50>)
 800caf0:	6224      	str	r4, [r4, #32]
 800caf2:	6263      	str	r3, [r4, #36]	@ 0x24
 800caf4:	4b0a      	ldr	r3, [pc, #40]	@ (800cb20 <std+0x54>)
 800caf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800caf8:	4b0a      	ldr	r3, [pc, #40]	@ (800cb24 <std+0x58>)
 800cafa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cafc:	4b0a      	ldr	r3, [pc, #40]	@ (800cb28 <std+0x5c>)
 800cafe:	6323      	str	r3, [r4, #48]	@ 0x30
 800cb00:	4b0a      	ldr	r3, [pc, #40]	@ (800cb2c <std+0x60>)
 800cb02:	429c      	cmp	r4, r3
 800cb04:	d005      	beq.n	800cb12 <std+0x46>
 800cb06:	4b0a      	ldr	r3, [pc, #40]	@ (800cb30 <std+0x64>)
 800cb08:	429c      	cmp	r4, r3
 800cb0a:	d002      	beq.n	800cb12 <std+0x46>
 800cb0c:	4b09      	ldr	r3, [pc, #36]	@ (800cb34 <std+0x68>)
 800cb0e:	429c      	cmp	r4, r3
 800cb10:	d103      	bne.n	800cb1a <std+0x4e>
 800cb12:	0020      	movs	r0, r4
 800cb14:	3058      	adds	r0, #88	@ 0x58
 800cb16:	f000 f9e3 	bl	800cee0 <__retarget_lock_init_recursive>
 800cb1a:	bd10      	pop	{r4, pc}
 800cb1c:	0800cc89 	.word	0x0800cc89
 800cb20:	0800ccb1 	.word	0x0800ccb1
 800cb24:	0800cce9 	.word	0x0800cce9
 800cb28:	0800cd15 	.word	0x0800cd15
 800cb2c:	20001fd4 	.word	0x20001fd4
 800cb30:	2000203c 	.word	0x2000203c
 800cb34:	200020a4 	.word	0x200020a4

0800cb38 <stdio_exit_handler>:
 800cb38:	b510      	push	{r4, lr}
 800cb3a:	4a03      	ldr	r2, [pc, #12]	@ (800cb48 <stdio_exit_handler+0x10>)
 800cb3c:	4903      	ldr	r1, [pc, #12]	@ (800cb4c <stdio_exit_handler+0x14>)
 800cb3e:	4804      	ldr	r0, [pc, #16]	@ (800cb50 <stdio_exit_handler+0x18>)
 800cb40:	f000 f86c 	bl	800cc1c <_fwalk_sglue>
 800cb44:	bd10      	pop	{r4, pc}
 800cb46:	46c0      	nop			@ (mov r8, r8)
 800cb48:	20000114 	.word	0x20000114
 800cb4c:	0800d7d1 	.word	0x0800d7d1
 800cb50:	20000124 	.word	0x20000124

0800cb54 <cleanup_stdio>:
 800cb54:	6841      	ldr	r1, [r0, #4]
 800cb56:	4b0b      	ldr	r3, [pc, #44]	@ (800cb84 <cleanup_stdio+0x30>)
 800cb58:	b510      	push	{r4, lr}
 800cb5a:	0004      	movs	r4, r0
 800cb5c:	4299      	cmp	r1, r3
 800cb5e:	d001      	beq.n	800cb64 <cleanup_stdio+0x10>
 800cb60:	f000 fe36 	bl	800d7d0 <_fflush_r>
 800cb64:	68a1      	ldr	r1, [r4, #8]
 800cb66:	4b08      	ldr	r3, [pc, #32]	@ (800cb88 <cleanup_stdio+0x34>)
 800cb68:	4299      	cmp	r1, r3
 800cb6a:	d002      	beq.n	800cb72 <cleanup_stdio+0x1e>
 800cb6c:	0020      	movs	r0, r4
 800cb6e:	f000 fe2f 	bl	800d7d0 <_fflush_r>
 800cb72:	68e1      	ldr	r1, [r4, #12]
 800cb74:	4b05      	ldr	r3, [pc, #20]	@ (800cb8c <cleanup_stdio+0x38>)
 800cb76:	4299      	cmp	r1, r3
 800cb78:	d002      	beq.n	800cb80 <cleanup_stdio+0x2c>
 800cb7a:	0020      	movs	r0, r4
 800cb7c:	f000 fe28 	bl	800d7d0 <_fflush_r>
 800cb80:	bd10      	pop	{r4, pc}
 800cb82:	46c0      	nop			@ (mov r8, r8)
 800cb84:	20001fd4 	.word	0x20001fd4
 800cb88:	2000203c 	.word	0x2000203c
 800cb8c:	200020a4 	.word	0x200020a4

0800cb90 <global_stdio_init.part.0>:
 800cb90:	b510      	push	{r4, lr}
 800cb92:	4b09      	ldr	r3, [pc, #36]	@ (800cbb8 <global_stdio_init.part.0+0x28>)
 800cb94:	4a09      	ldr	r2, [pc, #36]	@ (800cbbc <global_stdio_init.part.0+0x2c>)
 800cb96:	2104      	movs	r1, #4
 800cb98:	601a      	str	r2, [r3, #0]
 800cb9a:	4809      	ldr	r0, [pc, #36]	@ (800cbc0 <global_stdio_init.part.0+0x30>)
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	f7ff ff95 	bl	800cacc <std>
 800cba2:	2201      	movs	r2, #1
 800cba4:	2109      	movs	r1, #9
 800cba6:	4807      	ldr	r0, [pc, #28]	@ (800cbc4 <global_stdio_init.part.0+0x34>)
 800cba8:	f7ff ff90 	bl	800cacc <std>
 800cbac:	2202      	movs	r2, #2
 800cbae:	2112      	movs	r1, #18
 800cbb0:	4805      	ldr	r0, [pc, #20]	@ (800cbc8 <global_stdio_init.part.0+0x38>)
 800cbb2:	f7ff ff8b 	bl	800cacc <std>
 800cbb6:	bd10      	pop	{r4, pc}
 800cbb8:	2000210c 	.word	0x2000210c
 800cbbc:	0800cb39 	.word	0x0800cb39
 800cbc0:	20001fd4 	.word	0x20001fd4
 800cbc4:	2000203c 	.word	0x2000203c
 800cbc8:	200020a4 	.word	0x200020a4

0800cbcc <__sfp_lock_acquire>:
 800cbcc:	b510      	push	{r4, lr}
 800cbce:	4802      	ldr	r0, [pc, #8]	@ (800cbd8 <__sfp_lock_acquire+0xc>)
 800cbd0:	f000 f987 	bl	800cee2 <__retarget_lock_acquire_recursive>
 800cbd4:	bd10      	pop	{r4, pc}
 800cbd6:	46c0      	nop			@ (mov r8, r8)
 800cbd8:	20002115 	.word	0x20002115

0800cbdc <__sfp_lock_release>:
 800cbdc:	b510      	push	{r4, lr}
 800cbde:	4802      	ldr	r0, [pc, #8]	@ (800cbe8 <__sfp_lock_release+0xc>)
 800cbe0:	f000 f980 	bl	800cee4 <__retarget_lock_release_recursive>
 800cbe4:	bd10      	pop	{r4, pc}
 800cbe6:	46c0      	nop			@ (mov r8, r8)
 800cbe8:	20002115 	.word	0x20002115

0800cbec <__sinit>:
 800cbec:	b510      	push	{r4, lr}
 800cbee:	0004      	movs	r4, r0
 800cbf0:	f7ff ffec 	bl	800cbcc <__sfp_lock_acquire>
 800cbf4:	6a23      	ldr	r3, [r4, #32]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d002      	beq.n	800cc00 <__sinit+0x14>
 800cbfa:	f7ff ffef 	bl	800cbdc <__sfp_lock_release>
 800cbfe:	bd10      	pop	{r4, pc}
 800cc00:	4b04      	ldr	r3, [pc, #16]	@ (800cc14 <__sinit+0x28>)
 800cc02:	6223      	str	r3, [r4, #32]
 800cc04:	4b04      	ldr	r3, [pc, #16]	@ (800cc18 <__sinit+0x2c>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d1f6      	bne.n	800cbfa <__sinit+0xe>
 800cc0c:	f7ff ffc0 	bl	800cb90 <global_stdio_init.part.0>
 800cc10:	e7f3      	b.n	800cbfa <__sinit+0xe>
 800cc12:	46c0      	nop			@ (mov r8, r8)
 800cc14:	0800cb55 	.word	0x0800cb55
 800cc18:	2000210c 	.word	0x2000210c

0800cc1c <_fwalk_sglue>:
 800cc1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc1e:	0014      	movs	r4, r2
 800cc20:	2600      	movs	r6, #0
 800cc22:	9000      	str	r0, [sp, #0]
 800cc24:	9101      	str	r1, [sp, #4]
 800cc26:	68a5      	ldr	r5, [r4, #8]
 800cc28:	6867      	ldr	r7, [r4, #4]
 800cc2a:	3f01      	subs	r7, #1
 800cc2c:	d504      	bpl.n	800cc38 <_fwalk_sglue+0x1c>
 800cc2e:	6824      	ldr	r4, [r4, #0]
 800cc30:	2c00      	cmp	r4, #0
 800cc32:	d1f8      	bne.n	800cc26 <_fwalk_sglue+0xa>
 800cc34:	0030      	movs	r0, r6
 800cc36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cc38:	89ab      	ldrh	r3, [r5, #12]
 800cc3a:	2b01      	cmp	r3, #1
 800cc3c:	d908      	bls.n	800cc50 <_fwalk_sglue+0x34>
 800cc3e:	220e      	movs	r2, #14
 800cc40:	5eab      	ldrsh	r3, [r5, r2]
 800cc42:	3301      	adds	r3, #1
 800cc44:	d004      	beq.n	800cc50 <_fwalk_sglue+0x34>
 800cc46:	0029      	movs	r1, r5
 800cc48:	9800      	ldr	r0, [sp, #0]
 800cc4a:	9b01      	ldr	r3, [sp, #4]
 800cc4c:	4798      	blx	r3
 800cc4e:	4306      	orrs	r6, r0
 800cc50:	3568      	adds	r5, #104	@ 0x68
 800cc52:	e7ea      	b.n	800cc2a <_fwalk_sglue+0xe>

0800cc54 <iprintf>:
 800cc54:	b40f      	push	{r0, r1, r2, r3}
 800cc56:	b507      	push	{r0, r1, r2, lr}
 800cc58:	4905      	ldr	r1, [pc, #20]	@ (800cc70 <iprintf+0x1c>)
 800cc5a:	ab04      	add	r3, sp, #16
 800cc5c:	6808      	ldr	r0, [r1, #0]
 800cc5e:	cb04      	ldmia	r3!, {r2}
 800cc60:	6881      	ldr	r1, [r0, #8]
 800cc62:	9301      	str	r3, [sp, #4]
 800cc64:	f000 fa94 	bl	800d190 <_vfiprintf_r>
 800cc68:	b003      	add	sp, #12
 800cc6a:	bc08      	pop	{r3}
 800cc6c:	b004      	add	sp, #16
 800cc6e:	4718      	bx	r3
 800cc70:	20000120 	.word	0x20000120

0800cc74 <putchar>:
 800cc74:	b510      	push	{r4, lr}
 800cc76:	4b03      	ldr	r3, [pc, #12]	@ (800cc84 <putchar+0x10>)
 800cc78:	0001      	movs	r1, r0
 800cc7a:	6818      	ldr	r0, [r3, #0]
 800cc7c:	6882      	ldr	r2, [r0, #8]
 800cc7e:	f000 fde3 	bl	800d848 <_putc_r>
 800cc82:	bd10      	pop	{r4, pc}
 800cc84:	20000120 	.word	0x20000120

0800cc88 <__sread>:
 800cc88:	b570      	push	{r4, r5, r6, lr}
 800cc8a:	000c      	movs	r4, r1
 800cc8c:	250e      	movs	r5, #14
 800cc8e:	5f49      	ldrsh	r1, [r1, r5]
 800cc90:	f000 f8d4 	bl	800ce3c <_read_r>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	db03      	blt.n	800cca0 <__sread+0x18>
 800cc98:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800cc9a:	181b      	adds	r3, r3, r0
 800cc9c:	6563      	str	r3, [r4, #84]	@ 0x54
 800cc9e:	bd70      	pop	{r4, r5, r6, pc}
 800cca0:	89a3      	ldrh	r3, [r4, #12]
 800cca2:	4a02      	ldr	r2, [pc, #8]	@ (800ccac <__sread+0x24>)
 800cca4:	4013      	ands	r3, r2
 800cca6:	81a3      	strh	r3, [r4, #12]
 800cca8:	e7f9      	b.n	800cc9e <__sread+0x16>
 800ccaa:	46c0      	nop			@ (mov r8, r8)
 800ccac:	ffffefff 	.word	0xffffefff

0800ccb0 <__swrite>:
 800ccb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb2:	001f      	movs	r7, r3
 800ccb4:	898b      	ldrh	r3, [r1, #12]
 800ccb6:	0005      	movs	r5, r0
 800ccb8:	000c      	movs	r4, r1
 800ccba:	0016      	movs	r6, r2
 800ccbc:	05db      	lsls	r3, r3, #23
 800ccbe:	d505      	bpl.n	800cccc <__swrite+0x1c>
 800ccc0:	230e      	movs	r3, #14
 800ccc2:	5ec9      	ldrsh	r1, [r1, r3]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	2302      	movs	r3, #2
 800ccc8:	f000 f8a4 	bl	800ce14 <_lseek_r>
 800cccc:	89a3      	ldrh	r3, [r4, #12]
 800ccce:	4a05      	ldr	r2, [pc, #20]	@ (800cce4 <__swrite+0x34>)
 800ccd0:	0028      	movs	r0, r5
 800ccd2:	4013      	ands	r3, r2
 800ccd4:	81a3      	strh	r3, [r4, #12]
 800ccd6:	0032      	movs	r2, r6
 800ccd8:	230e      	movs	r3, #14
 800ccda:	5ee1      	ldrsh	r1, [r4, r3]
 800ccdc:	003b      	movs	r3, r7
 800ccde:	f000 f8c1 	bl	800ce64 <_write_r>
 800cce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cce4:	ffffefff 	.word	0xffffefff

0800cce8 <__sseek>:
 800cce8:	b570      	push	{r4, r5, r6, lr}
 800ccea:	000c      	movs	r4, r1
 800ccec:	250e      	movs	r5, #14
 800ccee:	5f49      	ldrsh	r1, [r1, r5]
 800ccf0:	f000 f890 	bl	800ce14 <_lseek_r>
 800ccf4:	89a3      	ldrh	r3, [r4, #12]
 800ccf6:	1c42      	adds	r2, r0, #1
 800ccf8:	d103      	bne.n	800cd02 <__sseek+0x1a>
 800ccfa:	4a05      	ldr	r2, [pc, #20]	@ (800cd10 <__sseek+0x28>)
 800ccfc:	4013      	ands	r3, r2
 800ccfe:	81a3      	strh	r3, [r4, #12]
 800cd00:	bd70      	pop	{r4, r5, r6, pc}
 800cd02:	2280      	movs	r2, #128	@ 0x80
 800cd04:	0152      	lsls	r2, r2, #5
 800cd06:	4313      	orrs	r3, r2
 800cd08:	81a3      	strh	r3, [r4, #12]
 800cd0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800cd0c:	e7f8      	b.n	800cd00 <__sseek+0x18>
 800cd0e:	46c0      	nop			@ (mov r8, r8)
 800cd10:	ffffefff 	.word	0xffffefff

0800cd14 <__sclose>:
 800cd14:	b510      	push	{r4, lr}
 800cd16:	230e      	movs	r3, #14
 800cd18:	5ec9      	ldrsh	r1, [r1, r3]
 800cd1a:	f000 f869 	bl	800cdf0 <_close_r>
 800cd1e:	bd10      	pop	{r4, pc}

0800cd20 <memset>:
 800cd20:	0003      	movs	r3, r0
 800cd22:	1882      	adds	r2, r0, r2
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d100      	bne.n	800cd2a <memset+0xa>
 800cd28:	4770      	bx	lr
 800cd2a:	7019      	strb	r1, [r3, #0]
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	e7f9      	b.n	800cd24 <memset+0x4>

0800cd30 <strtok>:
 800cd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd32:	4b16      	ldr	r3, [pc, #88]	@ (800cd8c <strtok+0x5c>)
 800cd34:	0005      	movs	r5, r0
 800cd36:	681f      	ldr	r7, [r3, #0]
 800cd38:	000e      	movs	r6, r1
 800cd3a:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800cd3c:	2c00      	cmp	r4, #0
 800cd3e:	d11d      	bne.n	800cd7c <strtok+0x4c>
 800cd40:	2050      	movs	r0, #80	@ 0x50
 800cd42:	f000 f941 	bl	800cfc8 <malloc>
 800cd46:	1e02      	subs	r2, r0, #0
 800cd48:	6478      	str	r0, [r7, #68]	@ 0x44
 800cd4a:	d104      	bne.n	800cd56 <strtok+0x26>
 800cd4c:	215b      	movs	r1, #91	@ 0x5b
 800cd4e:	4b10      	ldr	r3, [pc, #64]	@ (800cd90 <strtok+0x60>)
 800cd50:	4810      	ldr	r0, [pc, #64]	@ (800cd94 <strtok+0x64>)
 800cd52:	f000 f8d1 	bl	800cef8 <__assert_func>
 800cd56:	6004      	str	r4, [r0, #0]
 800cd58:	6044      	str	r4, [r0, #4]
 800cd5a:	6084      	str	r4, [r0, #8]
 800cd5c:	60c4      	str	r4, [r0, #12]
 800cd5e:	6104      	str	r4, [r0, #16]
 800cd60:	6144      	str	r4, [r0, #20]
 800cd62:	6184      	str	r4, [r0, #24]
 800cd64:	6284      	str	r4, [r0, #40]	@ 0x28
 800cd66:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800cd68:	6304      	str	r4, [r0, #48]	@ 0x30
 800cd6a:	6344      	str	r4, [r0, #52]	@ 0x34
 800cd6c:	6384      	str	r4, [r0, #56]	@ 0x38
 800cd6e:	63c4      	str	r4, [r0, #60]	@ 0x3c
 800cd70:	6404      	str	r4, [r0, #64]	@ 0x40
 800cd72:	6444      	str	r4, [r0, #68]	@ 0x44
 800cd74:	6484      	str	r4, [r0, #72]	@ 0x48
 800cd76:	64c4      	str	r4, [r0, #76]	@ 0x4c
 800cd78:	7704      	strb	r4, [r0, #28]
 800cd7a:	6244      	str	r4, [r0, #36]	@ 0x24
 800cd7c:	0031      	movs	r1, r6
 800cd7e:	0028      	movs	r0, r5
 800cd80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cd82:	2301      	movs	r3, #1
 800cd84:	f000 f808 	bl	800cd98 <__strtok_r>
 800cd88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd8a:	46c0      	nop			@ (mov r8, r8)
 800cd8c:	20000120 	.word	0x20000120
 800cd90:	0800def0 	.word	0x0800def0
 800cd94:	0800df07 	.word	0x0800df07

0800cd98 <__strtok_r>:
 800cd98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd9a:	1e04      	subs	r4, r0, #0
 800cd9c:	d102      	bne.n	800cda4 <__strtok_r+0xc>
 800cd9e:	6814      	ldr	r4, [r2, #0]
 800cda0:	2c00      	cmp	r4, #0
 800cda2:	d009      	beq.n	800cdb8 <__strtok_r+0x20>
 800cda4:	0020      	movs	r0, r4
 800cda6:	000e      	movs	r6, r1
 800cda8:	7805      	ldrb	r5, [r0, #0]
 800cdaa:	3401      	adds	r4, #1
 800cdac:	7837      	ldrb	r7, [r6, #0]
 800cdae:	2f00      	cmp	r7, #0
 800cdb0:	d104      	bne.n	800cdbc <__strtok_r+0x24>
 800cdb2:	2d00      	cmp	r5, #0
 800cdb4:	d10d      	bne.n	800cdd2 <__strtok_r+0x3a>
 800cdb6:	6015      	str	r5, [r2, #0]
 800cdb8:	2000      	movs	r0, #0
 800cdba:	e006      	b.n	800cdca <__strtok_r+0x32>
 800cdbc:	3601      	adds	r6, #1
 800cdbe:	42bd      	cmp	r5, r7
 800cdc0:	d1f4      	bne.n	800cdac <__strtok_r+0x14>
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d1ee      	bne.n	800cda4 <__strtok_r+0xc>
 800cdc6:	6014      	str	r4, [r2, #0]
 800cdc8:	7003      	strb	r3, [r0, #0]
 800cdca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdcc:	3301      	adds	r3, #1
 800cdce:	2d00      	cmp	r5, #0
 800cdd0:	d102      	bne.n	800cdd8 <__strtok_r+0x40>
 800cdd2:	000b      	movs	r3, r1
 800cdd4:	7826      	ldrb	r6, [r4, #0]
 800cdd6:	3401      	adds	r4, #1
 800cdd8:	781d      	ldrb	r5, [r3, #0]
 800cdda:	42ae      	cmp	r6, r5
 800cddc:	d1f6      	bne.n	800cdcc <__strtok_r+0x34>
 800cdde:	2300      	movs	r3, #0
 800cde0:	001d      	movs	r5, r3
 800cde2:	429e      	cmp	r6, r3
 800cde4:	d002      	beq.n	800cdec <__strtok_r+0x54>
 800cde6:	0023      	movs	r3, r4
 800cde8:	1e61      	subs	r1, r4, #1
 800cdea:	700d      	strb	r5, [r1, #0]
 800cdec:	6013      	str	r3, [r2, #0]
 800cdee:	e7ec      	b.n	800cdca <__strtok_r+0x32>

0800cdf0 <_close_r>:
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	b570      	push	{r4, r5, r6, lr}
 800cdf4:	4d06      	ldr	r5, [pc, #24]	@ (800ce10 <_close_r+0x20>)
 800cdf6:	0004      	movs	r4, r0
 800cdf8:	0008      	movs	r0, r1
 800cdfa:	602b      	str	r3, [r5, #0]
 800cdfc:	f7f4 fd06 	bl	800180c <_close>
 800ce00:	1c43      	adds	r3, r0, #1
 800ce02:	d103      	bne.n	800ce0c <_close_r+0x1c>
 800ce04:	682b      	ldr	r3, [r5, #0]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d000      	beq.n	800ce0c <_close_r+0x1c>
 800ce0a:	6023      	str	r3, [r4, #0]
 800ce0c:	bd70      	pop	{r4, r5, r6, pc}
 800ce0e:	46c0      	nop			@ (mov r8, r8)
 800ce10:	20002110 	.word	0x20002110

0800ce14 <_lseek_r>:
 800ce14:	b570      	push	{r4, r5, r6, lr}
 800ce16:	0004      	movs	r4, r0
 800ce18:	0008      	movs	r0, r1
 800ce1a:	0011      	movs	r1, r2
 800ce1c:	001a      	movs	r2, r3
 800ce1e:	2300      	movs	r3, #0
 800ce20:	4d05      	ldr	r5, [pc, #20]	@ (800ce38 <_lseek_r+0x24>)
 800ce22:	602b      	str	r3, [r5, #0]
 800ce24:	f7f4 fd13 	bl	800184e <_lseek>
 800ce28:	1c43      	adds	r3, r0, #1
 800ce2a:	d103      	bne.n	800ce34 <_lseek_r+0x20>
 800ce2c:	682b      	ldr	r3, [r5, #0]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d000      	beq.n	800ce34 <_lseek_r+0x20>
 800ce32:	6023      	str	r3, [r4, #0]
 800ce34:	bd70      	pop	{r4, r5, r6, pc}
 800ce36:	46c0      	nop			@ (mov r8, r8)
 800ce38:	20002110 	.word	0x20002110

0800ce3c <_read_r>:
 800ce3c:	b570      	push	{r4, r5, r6, lr}
 800ce3e:	0004      	movs	r4, r0
 800ce40:	0008      	movs	r0, r1
 800ce42:	0011      	movs	r1, r2
 800ce44:	001a      	movs	r2, r3
 800ce46:	2300      	movs	r3, #0
 800ce48:	4d05      	ldr	r5, [pc, #20]	@ (800ce60 <_read_r+0x24>)
 800ce4a:	602b      	str	r3, [r5, #0]
 800ce4c:	f7f4 fca5 	bl	800179a <_read>
 800ce50:	1c43      	adds	r3, r0, #1
 800ce52:	d103      	bne.n	800ce5c <_read_r+0x20>
 800ce54:	682b      	ldr	r3, [r5, #0]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d000      	beq.n	800ce5c <_read_r+0x20>
 800ce5a:	6023      	str	r3, [r4, #0]
 800ce5c:	bd70      	pop	{r4, r5, r6, pc}
 800ce5e:	46c0      	nop			@ (mov r8, r8)
 800ce60:	20002110 	.word	0x20002110

0800ce64 <_write_r>:
 800ce64:	b570      	push	{r4, r5, r6, lr}
 800ce66:	0004      	movs	r4, r0
 800ce68:	0008      	movs	r0, r1
 800ce6a:	0011      	movs	r1, r2
 800ce6c:	001a      	movs	r2, r3
 800ce6e:	2300      	movs	r3, #0
 800ce70:	4d05      	ldr	r5, [pc, #20]	@ (800ce88 <_write_r+0x24>)
 800ce72:	602b      	str	r3, [r5, #0]
 800ce74:	f7f4 fcae 	bl	80017d4 <_write>
 800ce78:	1c43      	adds	r3, r0, #1
 800ce7a:	d103      	bne.n	800ce84 <_write_r+0x20>
 800ce7c:	682b      	ldr	r3, [r5, #0]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d000      	beq.n	800ce84 <_write_r+0x20>
 800ce82:	6023      	str	r3, [r4, #0]
 800ce84:	bd70      	pop	{r4, r5, r6, pc}
 800ce86:	46c0      	nop			@ (mov r8, r8)
 800ce88:	20002110 	.word	0x20002110

0800ce8c <__errno>:
 800ce8c:	4b01      	ldr	r3, [pc, #4]	@ (800ce94 <__errno+0x8>)
 800ce8e:	6818      	ldr	r0, [r3, #0]
 800ce90:	4770      	bx	lr
 800ce92:	46c0      	nop			@ (mov r8, r8)
 800ce94:	20000120 	.word	0x20000120

0800ce98 <__libc_init_array>:
 800ce98:	b570      	push	{r4, r5, r6, lr}
 800ce9a:	2600      	movs	r6, #0
 800ce9c:	4c0c      	ldr	r4, [pc, #48]	@ (800ced0 <__libc_init_array+0x38>)
 800ce9e:	4d0d      	ldr	r5, [pc, #52]	@ (800ced4 <__libc_init_array+0x3c>)
 800cea0:	1b64      	subs	r4, r4, r5
 800cea2:	10a4      	asrs	r4, r4, #2
 800cea4:	42a6      	cmp	r6, r4
 800cea6:	d109      	bne.n	800cebc <__libc_init_array+0x24>
 800cea8:	2600      	movs	r6, #0
 800ceaa:	f000 fe9f 	bl	800dbec <_init>
 800ceae:	4c0a      	ldr	r4, [pc, #40]	@ (800ced8 <__libc_init_array+0x40>)
 800ceb0:	4d0a      	ldr	r5, [pc, #40]	@ (800cedc <__libc_init_array+0x44>)
 800ceb2:	1b64      	subs	r4, r4, r5
 800ceb4:	10a4      	asrs	r4, r4, #2
 800ceb6:	42a6      	cmp	r6, r4
 800ceb8:	d105      	bne.n	800cec6 <__libc_init_array+0x2e>
 800ceba:	bd70      	pop	{r4, r5, r6, pc}
 800cebc:	00b3      	lsls	r3, r6, #2
 800cebe:	58eb      	ldr	r3, [r5, r3]
 800cec0:	4798      	blx	r3
 800cec2:	3601      	adds	r6, #1
 800cec4:	e7ee      	b.n	800cea4 <__libc_init_array+0xc>
 800cec6:	00b3      	lsls	r3, r6, #2
 800cec8:	58eb      	ldr	r3, [r5, r3]
 800ceca:	4798      	blx	r3
 800cecc:	3601      	adds	r6, #1
 800cece:	e7f2      	b.n	800ceb6 <__libc_init_array+0x1e>
 800ced0:	0800dfd8 	.word	0x0800dfd8
 800ced4:	0800dfd8 	.word	0x0800dfd8
 800ced8:	0800dfdc 	.word	0x0800dfdc
 800cedc:	0800dfd8 	.word	0x0800dfd8

0800cee0 <__retarget_lock_init_recursive>:
 800cee0:	4770      	bx	lr

0800cee2 <__retarget_lock_acquire_recursive>:
 800cee2:	4770      	bx	lr

0800cee4 <__retarget_lock_release_recursive>:
 800cee4:	4770      	bx	lr

0800cee6 <strcpy>:
 800cee6:	0003      	movs	r3, r0
 800cee8:	780a      	ldrb	r2, [r1, #0]
 800ceea:	3101      	adds	r1, #1
 800ceec:	701a      	strb	r2, [r3, #0]
 800ceee:	3301      	adds	r3, #1
 800cef0:	2a00      	cmp	r2, #0
 800cef2:	d1f9      	bne.n	800cee8 <strcpy+0x2>
 800cef4:	4770      	bx	lr
	...

0800cef8 <__assert_func>:
 800cef8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800cefa:	0014      	movs	r4, r2
 800cefc:	001a      	movs	r2, r3
 800cefe:	4b09      	ldr	r3, [pc, #36]	@ (800cf24 <__assert_func+0x2c>)
 800cf00:	0005      	movs	r5, r0
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	000e      	movs	r6, r1
 800cf06:	68d8      	ldr	r0, [r3, #12]
 800cf08:	4b07      	ldr	r3, [pc, #28]	@ (800cf28 <__assert_func+0x30>)
 800cf0a:	2c00      	cmp	r4, #0
 800cf0c:	d101      	bne.n	800cf12 <__assert_func+0x1a>
 800cf0e:	4b07      	ldr	r3, [pc, #28]	@ (800cf2c <__assert_func+0x34>)
 800cf10:	001c      	movs	r4, r3
 800cf12:	4907      	ldr	r1, [pc, #28]	@ (800cf30 <__assert_func+0x38>)
 800cf14:	9301      	str	r3, [sp, #4]
 800cf16:	9402      	str	r4, [sp, #8]
 800cf18:	002b      	movs	r3, r5
 800cf1a:	9600      	str	r6, [sp, #0]
 800cf1c:	f000 fc84 	bl	800d828 <fiprintf>
 800cf20:	f000 fd85 	bl	800da2e <abort>
 800cf24:	20000120 	.word	0x20000120
 800cf28:	0800df61 	.word	0x0800df61
 800cf2c:	0800df9c 	.word	0x0800df9c
 800cf30:	0800df6e 	.word	0x0800df6e

0800cf34 <_free_r>:
 800cf34:	b570      	push	{r4, r5, r6, lr}
 800cf36:	0005      	movs	r5, r0
 800cf38:	1e0c      	subs	r4, r1, #0
 800cf3a:	d010      	beq.n	800cf5e <_free_r+0x2a>
 800cf3c:	3c04      	subs	r4, #4
 800cf3e:	6823      	ldr	r3, [r4, #0]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	da00      	bge.n	800cf46 <_free_r+0x12>
 800cf44:	18e4      	adds	r4, r4, r3
 800cf46:	0028      	movs	r0, r5
 800cf48:	f000 f8ea 	bl	800d120 <__malloc_lock>
 800cf4c:	4a1d      	ldr	r2, [pc, #116]	@ (800cfc4 <_free_r+0x90>)
 800cf4e:	6813      	ldr	r3, [r2, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d105      	bne.n	800cf60 <_free_r+0x2c>
 800cf54:	6063      	str	r3, [r4, #4]
 800cf56:	6014      	str	r4, [r2, #0]
 800cf58:	0028      	movs	r0, r5
 800cf5a:	f000 f8e9 	bl	800d130 <__malloc_unlock>
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}
 800cf60:	42a3      	cmp	r3, r4
 800cf62:	d908      	bls.n	800cf76 <_free_r+0x42>
 800cf64:	6820      	ldr	r0, [r4, #0]
 800cf66:	1821      	adds	r1, r4, r0
 800cf68:	428b      	cmp	r3, r1
 800cf6a:	d1f3      	bne.n	800cf54 <_free_r+0x20>
 800cf6c:	6819      	ldr	r1, [r3, #0]
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	1809      	adds	r1, r1, r0
 800cf72:	6021      	str	r1, [r4, #0]
 800cf74:	e7ee      	b.n	800cf54 <_free_r+0x20>
 800cf76:	001a      	movs	r2, r3
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d001      	beq.n	800cf82 <_free_r+0x4e>
 800cf7e:	42a3      	cmp	r3, r4
 800cf80:	d9f9      	bls.n	800cf76 <_free_r+0x42>
 800cf82:	6811      	ldr	r1, [r2, #0]
 800cf84:	1850      	adds	r0, r2, r1
 800cf86:	42a0      	cmp	r0, r4
 800cf88:	d10b      	bne.n	800cfa2 <_free_r+0x6e>
 800cf8a:	6820      	ldr	r0, [r4, #0]
 800cf8c:	1809      	adds	r1, r1, r0
 800cf8e:	1850      	adds	r0, r2, r1
 800cf90:	6011      	str	r1, [r2, #0]
 800cf92:	4283      	cmp	r3, r0
 800cf94:	d1e0      	bne.n	800cf58 <_free_r+0x24>
 800cf96:	6818      	ldr	r0, [r3, #0]
 800cf98:	685b      	ldr	r3, [r3, #4]
 800cf9a:	1841      	adds	r1, r0, r1
 800cf9c:	6011      	str	r1, [r2, #0]
 800cf9e:	6053      	str	r3, [r2, #4]
 800cfa0:	e7da      	b.n	800cf58 <_free_r+0x24>
 800cfa2:	42a0      	cmp	r0, r4
 800cfa4:	d902      	bls.n	800cfac <_free_r+0x78>
 800cfa6:	230c      	movs	r3, #12
 800cfa8:	602b      	str	r3, [r5, #0]
 800cfaa:	e7d5      	b.n	800cf58 <_free_r+0x24>
 800cfac:	6820      	ldr	r0, [r4, #0]
 800cfae:	1821      	adds	r1, r4, r0
 800cfb0:	428b      	cmp	r3, r1
 800cfb2:	d103      	bne.n	800cfbc <_free_r+0x88>
 800cfb4:	6819      	ldr	r1, [r3, #0]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	1809      	adds	r1, r1, r0
 800cfba:	6021      	str	r1, [r4, #0]
 800cfbc:	6063      	str	r3, [r4, #4]
 800cfbe:	6054      	str	r4, [r2, #4]
 800cfc0:	e7ca      	b.n	800cf58 <_free_r+0x24>
 800cfc2:	46c0      	nop			@ (mov r8, r8)
 800cfc4:	2000211c 	.word	0x2000211c

0800cfc8 <malloc>:
 800cfc8:	b510      	push	{r4, lr}
 800cfca:	4b03      	ldr	r3, [pc, #12]	@ (800cfd8 <malloc+0x10>)
 800cfcc:	0001      	movs	r1, r0
 800cfce:	6818      	ldr	r0, [r3, #0]
 800cfd0:	f000 f826 	bl	800d020 <_malloc_r>
 800cfd4:	bd10      	pop	{r4, pc}
 800cfd6:	46c0      	nop			@ (mov r8, r8)
 800cfd8:	20000120 	.word	0x20000120

0800cfdc <sbrk_aligned>:
 800cfdc:	b570      	push	{r4, r5, r6, lr}
 800cfde:	4e0f      	ldr	r6, [pc, #60]	@ (800d01c <sbrk_aligned+0x40>)
 800cfe0:	000d      	movs	r5, r1
 800cfe2:	6831      	ldr	r1, [r6, #0]
 800cfe4:	0004      	movs	r4, r0
 800cfe6:	2900      	cmp	r1, #0
 800cfe8:	d102      	bne.n	800cff0 <sbrk_aligned+0x14>
 800cfea:	f000 fd03 	bl	800d9f4 <_sbrk_r>
 800cfee:	6030      	str	r0, [r6, #0]
 800cff0:	0029      	movs	r1, r5
 800cff2:	0020      	movs	r0, r4
 800cff4:	f000 fcfe 	bl	800d9f4 <_sbrk_r>
 800cff8:	1c43      	adds	r3, r0, #1
 800cffa:	d103      	bne.n	800d004 <sbrk_aligned+0x28>
 800cffc:	2501      	movs	r5, #1
 800cffe:	426d      	negs	r5, r5
 800d000:	0028      	movs	r0, r5
 800d002:	bd70      	pop	{r4, r5, r6, pc}
 800d004:	2303      	movs	r3, #3
 800d006:	1cc5      	adds	r5, r0, #3
 800d008:	439d      	bics	r5, r3
 800d00a:	42a8      	cmp	r0, r5
 800d00c:	d0f8      	beq.n	800d000 <sbrk_aligned+0x24>
 800d00e:	1a29      	subs	r1, r5, r0
 800d010:	0020      	movs	r0, r4
 800d012:	f000 fcef 	bl	800d9f4 <_sbrk_r>
 800d016:	3001      	adds	r0, #1
 800d018:	d1f2      	bne.n	800d000 <sbrk_aligned+0x24>
 800d01a:	e7ef      	b.n	800cffc <sbrk_aligned+0x20>
 800d01c:	20002118 	.word	0x20002118

0800d020 <_malloc_r>:
 800d020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d022:	2203      	movs	r2, #3
 800d024:	1ccb      	adds	r3, r1, #3
 800d026:	4393      	bics	r3, r2
 800d028:	3308      	adds	r3, #8
 800d02a:	0005      	movs	r5, r0
 800d02c:	001f      	movs	r7, r3
 800d02e:	2b0c      	cmp	r3, #12
 800d030:	d234      	bcs.n	800d09c <_malloc_r+0x7c>
 800d032:	270c      	movs	r7, #12
 800d034:	42b9      	cmp	r1, r7
 800d036:	d833      	bhi.n	800d0a0 <_malloc_r+0x80>
 800d038:	0028      	movs	r0, r5
 800d03a:	f000 f871 	bl	800d120 <__malloc_lock>
 800d03e:	4e37      	ldr	r6, [pc, #220]	@ (800d11c <_malloc_r+0xfc>)
 800d040:	6833      	ldr	r3, [r6, #0]
 800d042:	001c      	movs	r4, r3
 800d044:	2c00      	cmp	r4, #0
 800d046:	d12f      	bne.n	800d0a8 <_malloc_r+0x88>
 800d048:	0039      	movs	r1, r7
 800d04a:	0028      	movs	r0, r5
 800d04c:	f7ff ffc6 	bl	800cfdc <sbrk_aligned>
 800d050:	0004      	movs	r4, r0
 800d052:	1c43      	adds	r3, r0, #1
 800d054:	d15f      	bne.n	800d116 <_malloc_r+0xf6>
 800d056:	6834      	ldr	r4, [r6, #0]
 800d058:	9400      	str	r4, [sp, #0]
 800d05a:	9b00      	ldr	r3, [sp, #0]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d14a      	bne.n	800d0f6 <_malloc_r+0xd6>
 800d060:	2c00      	cmp	r4, #0
 800d062:	d052      	beq.n	800d10a <_malloc_r+0xea>
 800d064:	6823      	ldr	r3, [r4, #0]
 800d066:	0028      	movs	r0, r5
 800d068:	18e3      	adds	r3, r4, r3
 800d06a:	9900      	ldr	r1, [sp, #0]
 800d06c:	9301      	str	r3, [sp, #4]
 800d06e:	f000 fcc1 	bl	800d9f4 <_sbrk_r>
 800d072:	9b01      	ldr	r3, [sp, #4]
 800d074:	4283      	cmp	r3, r0
 800d076:	d148      	bne.n	800d10a <_malloc_r+0xea>
 800d078:	6823      	ldr	r3, [r4, #0]
 800d07a:	0028      	movs	r0, r5
 800d07c:	1aff      	subs	r7, r7, r3
 800d07e:	0039      	movs	r1, r7
 800d080:	f7ff ffac 	bl	800cfdc <sbrk_aligned>
 800d084:	3001      	adds	r0, #1
 800d086:	d040      	beq.n	800d10a <_malloc_r+0xea>
 800d088:	6823      	ldr	r3, [r4, #0]
 800d08a:	19db      	adds	r3, r3, r7
 800d08c:	6023      	str	r3, [r4, #0]
 800d08e:	6833      	ldr	r3, [r6, #0]
 800d090:	685a      	ldr	r2, [r3, #4]
 800d092:	2a00      	cmp	r2, #0
 800d094:	d133      	bne.n	800d0fe <_malloc_r+0xde>
 800d096:	9b00      	ldr	r3, [sp, #0]
 800d098:	6033      	str	r3, [r6, #0]
 800d09a:	e019      	b.n	800d0d0 <_malloc_r+0xb0>
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	dac9      	bge.n	800d034 <_malloc_r+0x14>
 800d0a0:	230c      	movs	r3, #12
 800d0a2:	602b      	str	r3, [r5, #0]
 800d0a4:	2000      	movs	r0, #0
 800d0a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d0a8:	6821      	ldr	r1, [r4, #0]
 800d0aa:	1bc9      	subs	r1, r1, r7
 800d0ac:	d420      	bmi.n	800d0f0 <_malloc_r+0xd0>
 800d0ae:	290b      	cmp	r1, #11
 800d0b0:	d90a      	bls.n	800d0c8 <_malloc_r+0xa8>
 800d0b2:	19e2      	adds	r2, r4, r7
 800d0b4:	6027      	str	r7, [r4, #0]
 800d0b6:	42a3      	cmp	r3, r4
 800d0b8:	d104      	bne.n	800d0c4 <_malloc_r+0xa4>
 800d0ba:	6032      	str	r2, [r6, #0]
 800d0bc:	6863      	ldr	r3, [r4, #4]
 800d0be:	6011      	str	r1, [r2, #0]
 800d0c0:	6053      	str	r3, [r2, #4]
 800d0c2:	e005      	b.n	800d0d0 <_malloc_r+0xb0>
 800d0c4:	605a      	str	r2, [r3, #4]
 800d0c6:	e7f9      	b.n	800d0bc <_malloc_r+0x9c>
 800d0c8:	6862      	ldr	r2, [r4, #4]
 800d0ca:	42a3      	cmp	r3, r4
 800d0cc:	d10e      	bne.n	800d0ec <_malloc_r+0xcc>
 800d0ce:	6032      	str	r2, [r6, #0]
 800d0d0:	0028      	movs	r0, r5
 800d0d2:	f000 f82d 	bl	800d130 <__malloc_unlock>
 800d0d6:	0020      	movs	r0, r4
 800d0d8:	2207      	movs	r2, #7
 800d0da:	300b      	adds	r0, #11
 800d0dc:	1d23      	adds	r3, r4, #4
 800d0de:	4390      	bics	r0, r2
 800d0e0:	1ac2      	subs	r2, r0, r3
 800d0e2:	4298      	cmp	r0, r3
 800d0e4:	d0df      	beq.n	800d0a6 <_malloc_r+0x86>
 800d0e6:	1a1b      	subs	r3, r3, r0
 800d0e8:	50a3      	str	r3, [r4, r2]
 800d0ea:	e7dc      	b.n	800d0a6 <_malloc_r+0x86>
 800d0ec:	605a      	str	r2, [r3, #4]
 800d0ee:	e7ef      	b.n	800d0d0 <_malloc_r+0xb0>
 800d0f0:	0023      	movs	r3, r4
 800d0f2:	6864      	ldr	r4, [r4, #4]
 800d0f4:	e7a6      	b.n	800d044 <_malloc_r+0x24>
 800d0f6:	9c00      	ldr	r4, [sp, #0]
 800d0f8:	6863      	ldr	r3, [r4, #4]
 800d0fa:	9300      	str	r3, [sp, #0]
 800d0fc:	e7ad      	b.n	800d05a <_malloc_r+0x3a>
 800d0fe:	001a      	movs	r2, r3
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	42a3      	cmp	r3, r4
 800d104:	d1fb      	bne.n	800d0fe <_malloc_r+0xde>
 800d106:	2300      	movs	r3, #0
 800d108:	e7da      	b.n	800d0c0 <_malloc_r+0xa0>
 800d10a:	230c      	movs	r3, #12
 800d10c:	0028      	movs	r0, r5
 800d10e:	602b      	str	r3, [r5, #0]
 800d110:	f000 f80e 	bl	800d130 <__malloc_unlock>
 800d114:	e7c6      	b.n	800d0a4 <_malloc_r+0x84>
 800d116:	6007      	str	r7, [r0, #0]
 800d118:	e7da      	b.n	800d0d0 <_malloc_r+0xb0>
 800d11a:	46c0      	nop			@ (mov r8, r8)
 800d11c:	2000211c 	.word	0x2000211c

0800d120 <__malloc_lock>:
 800d120:	b510      	push	{r4, lr}
 800d122:	4802      	ldr	r0, [pc, #8]	@ (800d12c <__malloc_lock+0xc>)
 800d124:	f7ff fedd 	bl	800cee2 <__retarget_lock_acquire_recursive>
 800d128:	bd10      	pop	{r4, pc}
 800d12a:	46c0      	nop			@ (mov r8, r8)
 800d12c:	20002114 	.word	0x20002114

0800d130 <__malloc_unlock>:
 800d130:	b510      	push	{r4, lr}
 800d132:	4802      	ldr	r0, [pc, #8]	@ (800d13c <__malloc_unlock+0xc>)
 800d134:	f7ff fed6 	bl	800cee4 <__retarget_lock_release_recursive>
 800d138:	bd10      	pop	{r4, pc}
 800d13a:	46c0      	nop			@ (mov r8, r8)
 800d13c:	20002114 	.word	0x20002114

0800d140 <__sfputc_r>:
 800d140:	6893      	ldr	r3, [r2, #8]
 800d142:	b510      	push	{r4, lr}
 800d144:	3b01      	subs	r3, #1
 800d146:	6093      	str	r3, [r2, #8]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	da04      	bge.n	800d156 <__sfputc_r+0x16>
 800d14c:	6994      	ldr	r4, [r2, #24]
 800d14e:	42a3      	cmp	r3, r4
 800d150:	db07      	blt.n	800d162 <__sfputc_r+0x22>
 800d152:	290a      	cmp	r1, #10
 800d154:	d005      	beq.n	800d162 <__sfputc_r+0x22>
 800d156:	6813      	ldr	r3, [r2, #0]
 800d158:	1c58      	adds	r0, r3, #1
 800d15a:	6010      	str	r0, [r2, #0]
 800d15c:	7019      	strb	r1, [r3, #0]
 800d15e:	0008      	movs	r0, r1
 800d160:	bd10      	pop	{r4, pc}
 800d162:	f000 fba7 	bl	800d8b4 <__swbuf_r>
 800d166:	0001      	movs	r1, r0
 800d168:	e7f9      	b.n	800d15e <__sfputc_r+0x1e>

0800d16a <__sfputs_r>:
 800d16a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d16c:	0006      	movs	r6, r0
 800d16e:	000f      	movs	r7, r1
 800d170:	0014      	movs	r4, r2
 800d172:	18d5      	adds	r5, r2, r3
 800d174:	42ac      	cmp	r4, r5
 800d176:	d101      	bne.n	800d17c <__sfputs_r+0x12>
 800d178:	2000      	movs	r0, #0
 800d17a:	e007      	b.n	800d18c <__sfputs_r+0x22>
 800d17c:	7821      	ldrb	r1, [r4, #0]
 800d17e:	003a      	movs	r2, r7
 800d180:	0030      	movs	r0, r6
 800d182:	f7ff ffdd 	bl	800d140 <__sfputc_r>
 800d186:	3401      	adds	r4, #1
 800d188:	1c43      	adds	r3, r0, #1
 800d18a:	d1f3      	bne.n	800d174 <__sfputs_r+0xa>
 800d18c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d190 <_vfiprintf_r>:
 800d190:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d192:	b0a1      	sub	sp, #132	@ 0x84
 800d194:	000f      	movs	r7, r1
 800d196:	0015      	movs	r5, r2
 800d198:	001e      	movs	r6, r3
 800d19a:	9003      	str	r0, [sp, #12]
 800d19c:	2800      	cmp	r0, #0
 800d19e:	d004      	beq.n	800d1aa <_vfiprintf_r+0x1a>
 800d1a0:	6a03      	ldr	r3, [r0, #32]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <_vfiprintf_r+0x1a>
 800d1a6:	f7ff fd21 	bl	800cbec <__sinit>
 800d1aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1ac:	07db      	lsls	r3, r3, #31
 800d1ae:	d405      	bmi.n	800d1bc <_vfiprintf_r+0x2c>
 800d1b0:	89bb      	ldrh	r3, [r7, #12]
 800d1b2:	059b      	lsls	r3, r3, #22
 800d1b4:	d402      	bmi.n	800d1bc <_vfiprintf_r+0x2c>
 800d1b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d1b8:	f7ff fe93 	bl	800cee2 <__retarget_lock_acquire_recursive>
 800d1bc:	89bb      	ldrh	r3, [r7, #12]
 800d1be:	071b      	lsls	r3, r3, #28
 800d1c0:	d502      	bpl.n	800d1c8 <_vfiprintf_r+0x38>
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d113      	bne.n	800d1f0 <_vfiprintf_r+0x60>
 800d1c8:	0039      	movs	r1, r7
 800d1ca:	9803      	ldr	r0, [sp, #12]
 800d1cc:	f000 fbb4 	bl	800d938 <__swsetup_r>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	d00d      	beq.n	800d1f0 <_vfiprintf_r+0x60>
 800d1d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1d6:	07db      	lsls	r3, r3, #31
 800d1d8:	d503      	bpl.n	800d1e2 <_vfiprintf_r+0x52>
 800d1da:	2001      	movs	r0, #1
 800d1dc:	4240      	negs	r0, r0
 800d1de:	b021      	add	sp, #132	@ 0x84
 800d1e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1e2:	89bb      	ldrh	r3, [r7, #12]
 800d1e4:	059b      	lsls	r3, r3, #22
 800d1e6:	d4f8      	bmi.n	800d1da <_vfiprintf_r+0x4a>
 800d1e8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d1ea:	f7ff fe7b 	bl	800cee4 <__retarget_lock_release_recursive>
 800d1ee:	e7f4      	b.n	800d1da <_vfiprintf_r+0x4a>
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	ac08      	add	r4, sp, #32
 800d1f4:	6163      	str	r3, [r4, #20]
 800d1f6:	3320      	adds	r3, #32
 800d1f8:	7663      	strb	r3, [r4, #25]
 800d1fa:	3310      	adds	r3, #16
 800d1fc:	76a3      	strb	r3, [r4, #26]
 800d1fe:	9607      	str	r6, [sp, #28]
 800d200:	002e      	movs	r6, r5
 800d202:	7833      	ldrb	r3, [r6, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d001      	beq.n	800d20c <_vfiprintf_r+0x7c>
 800d208:	2b25      	cmp	r3, #37	@ 0x25
 800d20a:	d148      	bne.n	800d29e <_vfiprintf_r+0x10e>
 800d20c:	1b73      	subs	r3, r6, r5
 800d20e:	9305      	str	r3, [sp, #20]
 800d210:	42ae      	cmp	r6, r5
 800d212:	d00b      	beq.n	800d22c <_vfiprintf_r+0x9c>
 800d214:	002a      	movs	r2, r5
 800d216:	0039      	movs	r1, r7
 800d218:	9803      	ldr	r0, [sp, #12]
 800d21a:	f7ff ffa6 	bl	800d16a <__sfputs_r>
 800d21e:	3001      	adds	r0, #1
 800d220:	d100      	bne.n	800d224 <_vfiprintf_r+0x94>
 800d222:	e0ae      	b.n	800d382 <_vfiprintf_r+0x1f2>
 800d224:	6963      	ldr	r3, [r4, #20]
 800d226:	9a05      	ldr	r2, [sp, #20]
 800d228:	189b      	adds	r3, r3, r2
 800d22a:	6163      	str	r3, [r4, #20]
 800d22c:	7833      	ldrb	r3, [r6, #0]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d100      	bne.n	800d234 <_vfiprintf_r+0xa4>
 800d232:	e0a6      	b.n	800d382 <_vfiprintf_r+0x1f2>
 800d234:	2201      	movs	r2, #1
 800d236:	2300      	movs	r3, #0
 800d238:	4252      	negs	r2, r2
 800d23a:	6062      	str	r2, [r4, #4]
 800d23c:	a904      	add	r1, sp, #16
 800d23e:	3254      	adds	r2, #84	@ 0x54
 800d240:	1852      	adds	r2, r2, r1
 800d242:	1c75      	adds	r5, r6, #1
 800d244:	6023      	str	r3, [r4, #0]
 800d246:	60e3      	str	r3, [r4, #12]
 800d248:	60a3      	str	r3, [r4, #8]
 800d24a:	7013      	strb	r3, [r2, #0]
 800d24c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d24e:	4b59      	ldr	r3, [pc, #356]	@ (800d3b4 <_vfiprintf_r+0x224>)
 800d250:	2205      	movs	r2, #5
 800d252:	0018      	movs	r0, r3
 800d254:	7829      	ldrb	r1, [r5, #0]
 800d256:	9305      	str	r3, [sp, #20]
 800d258:	f000 fbde 	bl	800da18 <memchr>
 800d25c:	1c6e      	adds	r6, r5, #1
 800d25e:	2800      	cmp	r0, #0
 800d260:	d11f      	bne.n	800d2a2 <_vfiprintf_r+0x112>
 800d262:	6822      	ldr	r2, [r4, #0]
 800d264:	06d3      	lsls	r3, r2, #27
 800d266:	d504      	bpl.n	800d272 <_vfiprintf_r+0xe2>
 800d268:	2353      	movs	r3, #83	@ 0x53
 800d26a:	a904      	add	r1, sp, #16
 800d26c:	185b      	adds	r3, r3, r1
 800d26e:	2120      	movs	r1, #32
 800d270:	7019      	strb	r1, [r3, #0]
 800d272:	0713      	lsls	r3, r2, #28
 800d274:	d504      	bpl.n	800d280 <_vfiprintf_r+0xf0>
 800d276:	2353      	movs	r3, #83	@ 0x53
 800d278:	a904      	add	r1, sp, #16
 800d27a:	185b      	adds	r3, r3, r1
 800d27c:	212b      	movs	r1, #43	@ 0x2b
 800d27e:	7019      	strb	r1, [r3, #0]
 800d280:	782b      	ldrb	r3, [r5, #0]
 800d282:	2b2a      	cmp	r3, #42	@ 0x2a
 800d284:	d016      	beq.n	800d2b4 <_vfiprintf_r+0x124>
 800d286:	002e      	movs	r6, r5
 800d288:	2100      	movs	r1, #0
 800d28a:	200a      	movs	r0, #10
 800d28c:	68e3      	ldr	r3, [r4, #12]
 800d28e:	7832      	ldrb	r2, [r6, #0]
 800d290:	1c75      	adds	r5, r6, #1
 800d292:	3a30      	subs	r2, #48	@ 0x30
 800d294:	2a09      	cmp	r2, #9
 800d296:	d950      	bls.n	800d33a <_vfiprintf_r+0x1aa>
 800d298:	2900      	cmp	r1, #0
 800d29a:	d111      	bne.n	800d2c0 <_vfiprintf_r+0x130>
 800d29c:	e017      	b.n	800d2ce <_vfiprintf_r+0x13e>
 800d29e:	3601      	adds	r6, #1
 800d2a0:	e7af      	b.n	800d202 <_vfiprintf_r+0x72>
 800d2a2:	9b05      	ldr	r3, [sp, #20]
 800d2a4:	6822      	ldr	r2, [r4, #0]
 800d2a6:	1ac0      	subs	r0, r0, r3
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	4083      	lsls	r3, r0
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	0035      	movs	r5, r6
 800d2b0:	6023      	str	r3, [r4, #0]
 800d2b2:	e7cc      	b.n	800d24e <_vfiprintf_r+0xbe>
 800d2b4:	9b07      	ldr	r3, [sp, #28]
 800d2b6:	1d19      	adds	r1, r3, #4
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	9107      	str	r1, [sp, #28]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	db01      	blt.n	800d2c4 <_vfiprintf_r+0x134>
 800d2c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2c2:	e004      	b.n	800d2ce <_vfiprintf_r+0x13e>
 800d2c4:	425b      	negs	r3, r3
 800d2c6:	60e3      	str	r3, [r4, #12]
 800d2c8:	2302      	movs	r3, #2
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	6023      	str	r3, [r4, #0]
 800d2ce:	7833      	ldrb	r3, [r6, #0]
 800d2d0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2d2:	d10c      	bne.n	800d2ee <_vfiprintf_r+0x15e>
 800d2d4:	7873      	ldrb	r3, [r6, #1]
 800d2d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2d8:	d134      	bne.n	800d344 <_vfiprintf_r+0x1b4>
 800d2da:	9b07      	ldr	r3, [sp, #28]
 800d2dc:	3602      	adds	r6, #2
 800d2de:	1d1a      	adds	r2, r3, #4
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	9207      	str	r2, [sp, #28]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	da01      	bge.n	800d2ec <_vfiprintf_r+0x15c>
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	425b      	negs	r3, r3
 800d2ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ee:	4d32      	ldr	r5, [pc, #200]	@ (800d3b8 <_vfiprintf_r+0x228>)
 800d2f0:	2203      	movs	r2, #3
 800d2f2:	0028      	movs	r0, r5
 800d2f4:	7831      	ldrb	r1, [r6, #0]
 800d2f6:	f000 fb8f 	bl	800da18 <memchr>
 800d2fa:	2800      	cmp	r0, #0
 800d2fc:	d006      	beq.n	800d30c <_vfiprintf_r+0x17c>
 800d2fe:	2340      	movs	r3, #64	@ 0x40
 800d300:	1b40      	subs	r0, r0, r5
 800d302:	4083      	lsls	r3, r0
 800d304:	6822      	ldr	r2, [r4, #0]
 800d306:	3601      	adds	r6, #1
 800d308:	4313      	orrs	r3, r2
 800d30a:	6023      	str	r3, [r4, #0]
 800d30c:	7831      	ldrb	r1, [r6, #0]
 800d30e:	2206      	movs	r2, #6
 800d310:	482a      	ldr	r0, [pc, #168]	@ (800d3bc <_vfiprintf_r+0x22c>)
 800d312:	1c75      	adds	r5, r6, #1
 800d314:	7621      	strb	r1, [r4, #24]
 800d316:	f000 fb7f 	bl	800da18 <memchr>
 800d31a:	2800      	cmp	r0, #0
 800d31c:	d040      	beq.n	800d3a0 <_vfiprintf_r+0x210>
 800d31e:	4b28      	ldr	r3, [pc, #160]	@ (800d3c0 <_vfiprintf_r+0x230>)
 800d320:	2b00      	cmp	r3, #0
 800d322:	d122      	bne.n	800d36a <_vfiprintf_r+0x1da>
 800d324:	2207      	movs	r2, #7
 800d326:	9b07      	ldr	r3, [sp, #28]
 800d328:	3307      	adds	r3, #7
 800d32a:	4393      	bics	r3, r2
 800d32c:	3308      	adds	r3, #8
 800d32e:	9307      	str	r3, [sp, #28]
 800d330:	6963      	ldr	r3, [r4, #20]
 800d332:	9a04      	ldr	r2, [sp, #16]
 800d334:	189b      	adds	r3, r3, r2
 800d336:	6163      	str	r3, [r4, #20]
 800d338:	e762      	b.n	800d200 <_vfiprintf_r+0x70>
 800d33a:	4343      	muls	r3, r0
 800d33c:	002e      	movs	r6, r5
 800d33e:	2101      	movs	r1, #1
 800d340:	189b      	adds	r3, r3, r2
 800d342:	e7a4      	b.n	800d28e <_vfiprintf_r+0xfe>
 800d344:	2300      	movs	r3, #0
 800d346:	200a      	movs	r0, #10
 800d348:	0019      	movs	r1, r3
 800d34a:	3601      	adds	r6, #1
 800d34c:	6063      	str	r3, [r4, #4]
 800d34e:	7832      	ldrb	r2, [r6, #0]
 800d350:	1c75      	adds	r5, r6, #1
 800d352:	3a30      	subs	r2, #48	@ 0x30
 800d354:	2a09      	cmp	r2, #9
 800d356:	d903      	bls.n	800d360 <_vfiprintf_r+0x1d0>
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d0c8      	beq.n	800d2ee <_vfiprintf_r+0x15e>
 800d35c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d35e:	e7c6      	b.n	800d2ee <_vfiprintf_r+0x15e>
 800d360:	4341      	muls	r1, r0
 800d362:	002e      	movs	r6, r5
 800d364:	2301      	movs	r3, #1
 800d366:	1889      	adds	r1, r1, r2
 800d368:	e7f1      	b.n	800d34e <_vfiprintf_r+0x1be>
 800d36a:	aa07      	add	r2, sp, #28
 800d36c:	9200      	str	r2, [sp, #0]
 800d36e:	0021      	movs	r1, r4
 800d370:	003a      	movs	r2, r7
 800d372:	4b14      	ldr	r3, [pc, #80]	@ (800d3c4 <_vfiprintf_r+0x234>)
 800d374:	9803      	ldr	r0, [sp, #12]
 800d376:	e000      	b.n	800d37a <_vfiprintf_r+0x1ea>
 800d378:	bf00      	nop
 800d37a:	9004      	str	r0, [sp, #16]
 800d37c:	9b04      	ldr	r3, [sp, #16]
 800d37e:	3301      	adds	r3, #1
 800d380:	d1d6      	bne.n	800d330 <_vfiprintf_r+0x1a0>
 800d382:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d384:	07db      	lsls	r3, r3, #31
 800d386:	d405      	bmi.n	800d394 <_vfiprintf_r+0x204>
 800d388:	89bb      	ldrh	r3, [r7, #12]
 800d38a:	059b      	lsls	r3, r3, #22
 800d38c:	d402      	bmi.n	800d394 <_vfiprintf_r+0x204>
 800d38e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d390:	f7ff fda8 	bl	800cee4 <__retarget_lock_release_recursive>
 800d394:	89bb      	ldrh	r3, [r7, #12]
 800d396:	065b      	lsls	r3, r3, #25
 800d398:	d500      	bpl.n	800d39c <_vfiprintf_r+0x20c>
 800d39a:	e71e      	b.n	800d1da <_vfiprintf_r+0x4a>
 800d39c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d39e:	e71e      	b.n	800d1de <_vfiprintf_r+0x4e>
 800d3a0:	aa07      	add	r2, sp, #28
 800d3a2:	9200      	str	r2, [sp, #0]
 800d3a4:	0021      	movs	r1, r4
 800d3a6:	003a      	movs	r2, r7
 800d3a8:	4b06      	ldr	r3, [pc, #24]	@ (800d3c4 <_vfiprintf_r+0x234>)
 800d3aa:	9803      	ldr	r0, [sp, #12]
 800d3ac:	f000 f87c 	bl	800d4a8 <_printf_i>
 800d3b0:	e7e3      	b.n	800d37a <_vfiprintf_r+0x1ea>
 800d3b2:	46c0      	nop			@ (mov r8, r8)
 800d3b4:	0800df9d 	.word	0x0800df9d
 800d3b8:	0800dfa3 	.word	0x0800dfa3
 800d3bc:	0800dfa7 	.word	0x0800dfa7
 800d3c0:	00000000 	.word	0x00000000
 800d3c4:	0800d16b 	.word	0x0800d16b

0800d3c8 <_printf_common>:
 800d3c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3ca:	0016      	movs	r6, r2
 800d3cc:	9301      	str	r3, [sp, #4]
 800d3ce:	688a      	ldr	r2, [r1, #8]
 800d3d0:	690b      	ldr	r3, [r1, #16]
 800d3d2:	000c      	movs	r4, r1
 800d3d4:	9000      	str	r0, [sp, #0]
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	da00      	bge.n	800d3dc <_printf_common+0x14>
 800d3da:	0013      	movs	r3, r2
 800d3dc:	0022      	movs	r2, r4
 800d3de:	6033      	str	r3, [r6, #0]
 800d3e0:	3243      	adds	r2, #67	@ 0x43
 800d3e2:	7812      	ldrb	r2, [r2, #0]
 800d3e4:	2a00      	cmp	r2, #0
 800d3e6:	d001      	beq.n	800d3ec <_printf_common+0x24>
 800d3e8:	3301      	adds	r3, #1
 800d3ea:	6033      	str	r3, [r6, #0]
 800d3ec:	6823      	ldr	r3, [r4, #0]
 800d3ee:	069b      	lsls	r3, r3, #26
 800d3f0:	d502      	bpl.n	800d3f8 <_printf_common+0x30>
 800d3f2:	6833      	ldr	r3, [r6, #0]
 800d3f4:	3302      	adds	r3, #2
 800d3f6:	6033      	str	r3, [r6, #0]
 800d3f8:	6822      	ldr	r2, [r4, #0]
 800d3fa:	2306      	movs	r3, #6
 800d3fc:	0015      	movs	r5, r2
 800d3fe:	401d      	ands	r5, r3
 800d400:	421a      	tst	r2, r3
 800d402:	d027      	beq.n	800d454 <_printf_common+0x8c>
 800d404:	0023      	movs	r3, r4
 800d406:	3343      	adds	r3, #67	@ 0x43
 800d408:	781b      	ldrb	r3, [r3, #0]
 800d40a:	1e5a      	subs	r2, r3, #1
 800d40c:	4193      	sbcs	r3, r2
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	0692      	lsls	r2, r2, #26
 800d412:	d430      	bmi.n	800d476 <_printf_common+0xae>
 800d414:	0022      	movs	r2, r4
 800d416:	9901      	ldr	r1, [sp, #4]
 800d418:	9800      	ldr	r0, [sp, #0]
 800d41a:	9d08      	ldr	r5, [sp, #32]
 800d41c:	3243      	adds	r2, #67	@ 0x43
 800d41e:	47a8      	blx	r5
 800d420:	3001      	adds	r0, #1
 800d422:	d025      	beq.n	800d470 <_printf_common+0xa8>
 800d424:	2206      	movs	r2, #6
 800d426:	6823      	ldr	r3, [r4, #0]
 800d428:	2500      	movs	r5, #0
 800d42a:	4013      	ands	r3, r2
 800d42c:	2b04      	cmp	r3, #4
 800d42e:	d105      	bne.n	800d43c <_printf_common+0x74>
 800d430:	6833      	ldr	r3, [r6, #0]
 800d432:	68e5      	ldr	r5, [r4, #12]
 800d434:	1aed      	subs	r5, r5, r3
 800d436:	43eb      	mvns	r3, r5
 800d438:	17db      	asrs	r3, r3, #31
 800d43a:	401d      	ands	r5, r3
 800d43c:	68a3      	ldr	r3, [r4, #8]
 800d43e:	6922      	ldr	r2, [r4, #16]
 800d440:	4293      	cmp	r3, r2
 800d442:	dd01      	ble.n	800d448 <_printf_common+0x80>
 800d444:	1a9b      	subs	r3, r3, r2
 800d446:	18ed      	adds	r5, r5, r3
 800d448:	2600      	movs	r6, #0
 800d44a:	42b5      	cmp	r5, r6
 800d44c:	d120      	bne.n	800d490 <_printf_common+0xc8>
 800d44e:	2000      	movs	r0, #0
 800d450:	e010      	b.n	800d474 <_printf_common+0xac>
 800d452:	3501      	adds	r5, #1
 800d454:	68e3      	ldr	r3, [r4, #12]
 800d456:	6832      	ldr	r2, [r6, #0]
 800d458:	1a9b      	subs	r3, r3, r2
 800d45a:	42ab      	cmp	r3, r5
 800d45c:	ddd2      	ble.n	800d404 <_printf_common+0x3c>
 800d45e:	0022      	movs	r2, r4
 800d460:	2301      	movs	r3, #1
 800d462:	9901      	ldr	r1, [sp, #4]
 800d464:	9800      	ldr	r0, [sp, #0]
 800d466:	9f08      	ldr	r7, [sp, #32]
 800d468:	3219      	adds	r2, #25
 800d46a:	47b8      	blx	r7
 800d46c:	3001      	adds	r0, #1
 800d46e:	d1f0      	bne.n	800d452 <_printf_common+0x8a>
 800d470:	2001      	movs	r0, #1
 800d472:	4240      	negs	r0, r0
 800d474:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d476:	2030      	movs	r0, #48	@ 0x30
 800d478:	18e1      	adds	r1, r4, r3
 800d47a:	3143      	adds	r1, #67	@ 0x43
 800d47c:	7008      	strb	r0, [r1, #0]
 800d47e:	0021      	movs	r1, r4
 800d480:	1c5a      	adds	r2, r3, #1
 800d482:	3145      	adds	r1, #69	@ 0x45
 800d484:	7809      	ldrb	r1, [r1, #0]
 800d486:	18a2      	adds	r2, r4, r2
 800d488:	3243      	adds	r2, #67	@ 0x43
 800d48a:	3302      	adds	r3, #2
 800d48c:	7011      	strb	r1, [r2, #0]
 800d48e:	e7c1      	b.n	800d414 <_printf_common+0x4c>
 800d490:	0022      	movs	r2, r4
 800d492:	2301      	movs	r3, #1
 800d494:	9901      	ldr	r1, [sp, #4]
 800d496:	9800      	ldr	r0, [sp, #0]
 800d498:	9f08      	ldr	r7, [sp, #32]
 800d49a:	321a      	adds	r2, #26
 800d49c:	47b8      	blx	r7
 800d49e:	3001      	adds	r0, #1
 800d4a0:	d0e6      	beq.n	800d470 <_printf_common+0xa8>
 800d4a2:	3601      	adds	r6, #1
 800d4a4:	e7d1      	b.n	800d44a <_printf_common+0x82>
	...

0800d4a8 <_printf_i>:
 800d4a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4aa:	b08b      	sub	sp, #44	@ 0x2c
 800d4ac:	9206      	str	r2, [sp, #24]
 800d4ae:	000a      	movs	r2, r1
 800d4b0:	3243      	adds	r2, #67	@ 0x43
 800d4b2:	9307      	str	r3, [sp, #28]
 800d4b4:	9005      	str	r0, [sp, #20]
 800d4b6:	9203      	str	r2, [sp, #12]
 800d4b8:	7e0a      	ldrb	r2, [r1, #24]
 800d4ba:	000c      	movs	r4, r1
 800d4bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d4be:	2a78      	cmp	r2, #120	@ 0x78
 800d4c0:	d809      	bhi.n	800d4d6 <_printf_i+0x2e>
 800d4c2:	2a62      	cmp	r2, #98	@ 0x62
 800d4c4:	d80b      	bhi.n	800d4de <_printf_i+0x36>
 800d4c6:	2a00      	cmp	r2, #0
 800d4c8:	d100      	bne.n	800d4cc <_printf_i+0x24>
 800d4ca:	e0bc      	b.n	800d646 <_printf_i+0x19e>
 800d4cc:	497b      	ldr	r1, [pc, #492]	@ (800d6bc <_printf_i+0x214>)
 800d4ce:	9104      	str	r1, [sp, #16]
 800d4d0:	2a58      	cmp	r2, #88	@ 0x58
 800d4d2:	d100      	bne.n	800d4d6 <_printf_i+0x2e>
 800d4d4:	e090      	b.n	800d5f8 <_printf_i+0x150>
 800d4d6:	0025      	movs	r5, r4
 800d4d8:	3542      	adds	r5, #66	@ 0x42
 800d4da:	702a      	strb	r2, [r5, #0]
 800d4dc:	e022      	b.n	800d524 <_printf_i+0x7c>
 800d4de:	0010      	movs	r0, r2
 800d4e0:	3863      	subs	r0, #99	@ 0x63
 800d4e2:	2815      	cmp	r0, #21
 800d4e4:	d8f7      	bhi.n	800d4d6 <_printf_i+0x2e>
 800d4e6:	f7f2 fe1f 	bl	8000128 <__gnu_thumb1_case_shi>
 800d4ea:	0016      	.short	0x0016
 800d4ec:	fff6001f 	.word	0xfff6001f
 800d4f0:	fff6fff6 	.word	0xfff6fff6
 800d4f4:	001ffff6 	.word	0x001ffff6
 800d4f8:	fff6fff6 	.word	0xfff6fff6
 800d4fc:	fff6fff6 	.word	0xfff6fff6
 800d500:	003600a1 	.word	0x003600a1
 800d504:	fff60080 	.word	0xfff60080
 800d508:	00b2fff6 	.word	0x00b2fff6
 800d50c:	0036fff6 	.word	0x0036fff6
 800d510:	fff6fff6 	.word	0xfff6fff6
 800d514:	0084      	.short	0x0084
 800d516:	0025      	movs	r5, r4
 800d518:	681a      	ldr	r2, [r3, #0]
 800d51a:	3542      	adds	r5, #66	@ 0x42
 800d51c:	1d11      	adds	r1, r2, #4
 800d51e:	6019      	str	r1, [r3, #0]
 800d520:	6813      	ldr	r3, [r2, #0]
 800d522:	702b      	strb	r3, [r5, #0]
 800d524:	2301      	movs	r3, #1
 800d526:	e0a0      	b.n	800d66a <_printf_i+0x1c2>
 800d528:	6818      	ldr	r0, [r3, #0]
 800d52a:	6809      	ldr	r1, [r1, #0]
 800d52c:	1d02      	adds	r2, r0, #4
 800d52e:	060d      	lsls	r5, r1, #24
 800d530:	d50b      	bpl.n	800d54a <_printf_i+0xa2>
 800d532:	6806      	ldr	r6, [r0, #0]
 800d534:	601a      	str	r2, [r3, #0]
 800d536:	2e00      	cmp	r6, #0
 800d538:	da03      	bge.n	800d542 <_printf_i+0x9a>
 800d53a:	232d      	movs	r3, #45	@ 0x2d
 800d53c:	9a03      	ldr	r2, [sp, #12]
 800d53e:	4276      	negs	r6, r6
 800d540:	7013      	strb	r3, [r2, #0]
 800d542:	4b5e      	ldr	r3, [pc, #376]	@ (800d6bc <_printf_i+0x214>)
 800d544:	270a      	movs	r7, #10
 800d546:	9304      	str	r3, [sp, #16]
 800d548:	e018      	b.n	800d57c <_printf_i+0xd4>
 800d54a:	6806      	ldr	r6, [r0, #0]
 800d54c:	601a      	str	r2, [r3, #0]
 800d54e:	0649      	lsls	r1, r1, #25
 800d550:	d5f1      	bpl.n	800d536 <_printf_i+0x8e>
 800d552:	b236      	sxth	r6, r6
 800d554:	e7ef      	b.n	800d536 <_printf_i+0x8e>
 800d556:	6808      	ldr	r0, [r1, #0]
 800d558:	6819      	ldr	r1, [r3, #0]
 800d55a:	c940      	ldmia	r1!, {r6}
 800d55c:	0605      	lsls	r5, r0, #24
 800d55e:	d402      	bmi.n	800d566 <_printf_i+0xbe>
 800d560:	0640      	lsls	r0, r0, #25
 800d562:	d500      	bpl.n	800d566 <_printf_i+0xbe>
 800d564:	b2b6      	uxth	r6, r6
 800d566:	6019      	str	r1, [r3, #0]
 800d568:	4b54      	ldr	r3, [pc, #336]	@ (800d6bc <_printf_i+0x214>)
 800d56a:	270a      	movs	r7, #10
 800d56c:	9304      	str	r3, [sp, #16]
 800d56e:	2a6f      	cmp	r2, #111	@ 0x6f
 800d570:	d100      	bne.n	800d574 <_printf_i+0xcc>
 800d572:	3f02      	subs	r7, #2
 800d574:	0023      	movs	r3, r4
 800d576:	2200      	movs	r2, #0
 800d578:	3343      	adds	r3, #67	@ 0x43
 800d57a:	701a      	strb	r2, [r3, #0]
 800d57c:	6863      	ldr	r3, [r4, #4]
 800d57e:	60a3      	str	r3, [r4, #8]
 800d580:	2b00      	cmp	r3, #0
 800d582:	db03      	blt.n	800d58c <_printf_i+0xe4>
 800d584:	2104      	movs	r1, #4
 800d586:	6822      	ldr	r2, [r4, #0]
 800d588:	438a      	bics	r2, r1
 800d58a:	6022      	str	r2, [r4, #0]
 800d58c:	2e00      	cmp	r6, #0
 800d58e:	d102      	bne.n	800d596 <_printf_i+0xee>
 800d590:	9d03      	ldr	r5, [sp, #12]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d00c      	beq.n	800d5b0 <_printf_i+0x108>
 800d596:	9d03      	ldr	r5, [sp, #12]
 800d598:	0030      	movs	r0, r6
 800d59a:	0039      	movs	r1, r7
 800d59c:	f7f2 fe54 	bl	8000248 <__aeabi_uidivmod>
 800d5a0:	9b04      	ldr	r3, [sp, #16]
 800d5a2:	3d01      	subs	r5, #1
 800d5a4:	5c5b      	ldrb	r3, [r3, r1]
 800d5a6:	702b      	strb	r3, [r5, #0]
 800d5a8:	0033      	movs	r3, r6
 800d5aa:	0006      	movs	r6, r0
 800d5ac:	429f      	cmp	r7, r3
 800d5ae:	d9f3      	bls.n	800d598 <_printf_i+0xf0>
 800d5b0:	2f08      	cmp	r7, #8
 800d5b2:	d109      	bne.n	800d5c8 <_printf_i+0x120>
 800d5b4:	6823      	ldr	r3, [r4, #0]
 800d5b6:	07db      	lsls	r3, r3, #31
 800d5b8:	d506      	bpl.n	800d5c8 <_printf_i+0x120>
 800d5ba:	6862      	ldr	r2, [r4, #4]
 800d5bc:	6923      	ldr	r3, [r4, #16]
 800d5be:	429a      	cmp	r2, r3
 800d5c0:	dc02      	bgt.n	800d5c8 <_printf_i+0x120>
 800d5c2:	2330      	movs	r3, #48	@ 0x30
 800d5c4:	3d01      	subs	r5, #1
 800d5c6:	702b      	strb	r3, [r5, #0]
 800d5c8:	9b03      	ldr	r3, [sp, #12]
 800d5ca:	1b5b      	subs	r3, r3, r5
 800d5cc:	6123      	str	r3, [r4, #16]
 800d5ce:	9b07      	ldr	r3, [sp, #28]
 800d5d0:	0021      	movs	r1, r4
 800d5d2:	9300      	str	r3, [sp, #0]
 800d5d4:	9805      	ldr	r0, [sp, #20]
 800d5d6:	9b06      	ldr	r3, [sp, #24]
 800d5d8:	aa09      	add	r2, sp, #36	@ 0x24
 800d5da:	f7ff fef5 	bl	800d3c8 <_printf_common>
 800d5de:	3001      	adds	r0, #1
 800d5e0:	d148      	bne.n	800d674 <_printf_i+0x1cc>
 800d5e2:	2001      	movs	r0, #1
 800d5e4:	4240      	negs	r0, r0
 800d5e6:	b00b      	add	sp, #44	@ 0x2c
 800d5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5ea:	2220      	movs	r2, #32
 800d5ec:	6809      	ldr	r1, [r1, #0]
 800d5ee:	430a      	orrs	r2, r1
 800d5f0:	6022      	str	r2, [r4, #0]
 800d5f2:	2278      	movs	r2, #120	@ 0x78
 800d5f4:	4932      	ldr	r1, [pc, #200]	@ (800d6c0 <_printf_i+0x218>)
 800d5f6:	9104      	str	r1, [sp, #16]
 800d5f8:	0021      	movs	r1, r4
 800d5fa:	3145      	adds	r1, #69	@ 0x45
 800d5fc:	700a      	strb	r2, [r1, #0]
 800d5fe:	6819      	ldr	r1, [r3, #0]
 800d600:	6822      	ldr	r2, [r4, #0]
 800d602:	c940      	ldmia	r1!, {r6}
 800d604:	0610      	lsls	r0, r2, #24
 800d606:	d402      	bmi.n	800d60e <_printf_i+0x166>
 800d608:	0650      	lsls	r0, r2, #25
 800d60a:	d500      	bpl.n	800d60e <_printf_i+0x166>
 800d60c:	b2b6      	uxth	r6, r6
 800d60e:	6019      	str	r1, [r3, #0]
 800d610:	07d3      	lsls	r3, r2, #31
 800d612:	d502      	bpl.n	800d61a <_printf_i+0x172>
 800d614:	2320      	movs	r3, #32
 800d616:	4313      	orrs	r3, r2
 800d618:	6023      	str	r3, [r4, #0]
 800d61a:	2e00      	cmp	r6, #0
 800d61c:	d001      	beq.n	800d622 <_printf_i+0x17a>
 800d61e:	2710      	movs	r7, #16
 800d620:	e7a8      	b.n	800d574 <_printf_i+0xcc>
 800d622:	2220      	movs	r2, #32
 800d624:	6823      	ldr	r3, [r4, #0]
 800d626:	4393      	bics	r3, r2
 800d628:	6023      	str	r3, [r4, #0]
 800d62a:	e7f8      	b.n	800d61e <_printf_i+0x176>
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	680d      	ldr	r5, [r1, #0]
 800d630:	1d10      	adds	r0, r2, #4
 800d632:	6949      	ldr	r1, [r1, #20]
 800d634:	6018      	str	r0, [r3, #0]
 800d636:	6813      	ldr	r3, [r2, #0]
 800d638:	062e      	lsls	r6, r5, #24
 800d63a:	d501      	bpl.n	800d640 <_printf_i+0x198>
 800d63c:	6019      	str	r1, [r3, #0]
 800d63e:	e002      	b.n	800d646 <_printf_i+0x19e>
 800d640:	066d      	lsls	r5, r5, #25
 800d642:	d5fb      	bpl.n	800d63c <_printf_i+0x194>
 800d644:	8019      	strh	r1, [r3, #0]
 800d646:	2300      	movs	r3, #0
 800d648:	9d03      	ldr	r5, [sp, #12]
 800d64a:	6123      	str	r3, [r4, #16]
 800d64c:	e7bf      	b.n	800d5ce <_printf_i+0x126>
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	1d11      	adds	r1, r2, #4
 800d652:	6019      	str	r1, [r3, #0]
 800d654:	6815      	ldr	r5, [r2, #0]
 800d656:	2100      	movs	r1, #0
 800d658:	0028      	movs	r0, r5
 800d65a:	6862      	ldr	r2, [r4, #4]
 800d65c:	f000 f9dc 	bl	800da18 <memchr>
 800d660:	2800      	cmp	r0, #0
 800d662:	d001      	beq.n	800d668 <_printf_i+0x1c0>
 800d664:	1b40      	subs	r0, r0, r5
 800d666:	6060      	str	r0, [r4, #4]
 800d668:	6863      	ldr	r3, [r4, #4]
 800d66a:	6123      	str	r3, [r4, #16]
 800d66c:	2300      	movs	r3, #0
 800d66e:	9a03      	ldr	r2, [sp, #12]
 800d670:	7013      	strb	r3, [r2, #0]
 800d672:	e7ac      	b.n	800d5ce <_printf_i+0x126>
 800d674:	002a      	movs	r2, r5
 800d676:	6923      	ldr	r3, [r4, #16]
 800d678:	9906      	ldr	r1, [sp, #24]
 800d67a:	9805      	ldr	r0, [sp, #20]
 800d67c:	9d07      	ldr	r5, [sp, #28]
 800d67e:	47a8      	blx	r5
 800d680:	3001      	adds	r0, #1
 800d682:	d0ae      	beq.n	800d5e2 <_printf_i+0x13a>
 800d684:	6823      	ldr	r3, [r4, #0]
 800d686:	079b      	lsls	r3, r3, #30
 800d688:	d415      	bmi.n	800d6b6 <_printf_i+0x20e>
 800d68a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d68c:	68e0      	ldr	r0, [r4, #12]
 800d68e:	4298      	cmp	r0, r3
 800d690:	daa9      	bge.n	800d5e6 <_printf_i+0x13e>
 800d692:	0018      	movs	r0, r3
 800d694:	e7a7      	b.n	800d5e6 <_printf_i+0x13e>
 800d696:	0022      	movs	r2, r4
 800d698:	2301      	movs	r3, #1
 800d69a:	9906      	ldr	r1, [sp, #24]
 800d69c:	9805      	ldr	r0, [sp, #20]
 800d69e:	9e07      	ldr	r6, [sp, #28]
 800d6a0:	3219      	adds	r2, #25
 800d6a2:	47b0      	blx	r6
 800d6a4:	3001      	adds	r0, #1
 800d6a6:	d09c      	beq.n	800d5e2 <_printf_i+0x13a>
 800d6a8:	3501      	adds	r5, #1
 800d6aa:	68e3      	ldr	r3, [r4, #12]
 800d6ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ae:	1a9b      	subs	r3, r3, r2
 800d6b0:	42ab      	cmp	r3, r5
 800d6b2:	dcf0      	bgt.n	800d696 <_printf_i+0x1ee>
 800d6b4:	e7e9      	b.n	800d68a <_printf_i+0x1e2>
 800d6b6:	2500      	movs	r5, #0
 800d6b8:	e7f7      	b.n	800d6aa <_printf_i+0x202>
 800d6ba:	46c0      	nop			@ (mov r8, r8)
 800d6bc:	0800dfae 	.word	0x0800dfae
 800d6c0:	0800dfbf 	.word	0x0800dfbf

0800d6c4 <__sflush_r>:
 800d6c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6c6:	220c      	movs	r2, #12
 800d6c8:	5e8b      	ldrsh	r3, [r1, r2]
 800d6ca:	0005      	movs	r5, r0
 800d6cc:	000c      	movs	r4, r1
 800d6ce:	071a      	lsls	r2, r3, #28
 800d6d0:	d456      	bmi.n	800d780 <__sflush_r+0xbc>
 800d6d2:	684a      	ldr	r2, [r1, #4]
 800d6d4:	2a00      	cmp	r2, #0
 800d6d6:	dc02      	bgt.n	800d6de <__sflush_r+0x1a>
 800d6d8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d6da:	2a00      	cmp	r2, #0
 800d6dc:	dd4e      	ble.n	800d77c <__sflush_r+0xb8>
 800d6de:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d6e0:	2f00      	cmp	r7, #0
 800d6e2:	d04b      	beq.n	800d77c <__sflush_r+0xb8>
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	2080      	movs	r0, #128	@ 0x80
 800d6e8:	682e      	ldr	r6, [r5, #0]
 800d6ea:	602a      	str	r2, [r5, #0]
 800d6ec:	001a      	movs	r2, r3
 800d6ee:	0140      	lsls	r0, r0, #5
 800d6f0:	6a21      	ldr	r1, [r4, #32]
 800d6f2:	4002      	ands	r2, r0
 800d6f4:	4203      	tst	r3, r0
 800d6f6:	d033      	beq.n	800d760 <__sflush_r+0x9c>
 800d6f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d6fa:	89a3      	ldrh	r3, [r4, #12]
 800d6fc:	075b      	lsls	r3, r3, #29
 800d6fe:	d506      	bpl.n	800d70e <__sflush_r+0x4a>
 800d700:	6863      	ldr	r3, [r4, #4]
 800d702:	1ad2      	subs	r2, r2, r3
 800d704:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d706:	2b00      	cmp	r3, #0
 800d708:	d001      	beq.n	800d70e <__sflush_r+0x4a>
 800d70a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d70c:	1ad2      	subs	r2, r2, r3
 800d70e:	2300      	movs	r3, #0
 800d710:	0028      	movs	r0, r5
 800d712:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d714:	6a21      	ldr	r1, [r4, #32]
 800d716:	47b8      	blx	r7
 800d718:	89a2      	ldrh	r2, [r4, #12]
 800d71a:	1c43      	adds	r3, r0, #1
 800d71c:	d106      	bne.n	800d72c <__sflush_r+0x68>
 800d71e:	6829      	ldr	r1, [r5, #0]
 800d720:	291d      	cmp	r1, #29
 800d722:	d846      	bhi.n	800d7b2 <__sflush_r+0xee>
 800d724:	4b29      	ldr	r3, [pc, #164]	@ (800d7cc <__sflush_r+0x108>)
 800d726:	410b      	asrs	r3, r1
 800d728:	07db      	lsls	r3, r3, #31
 800d72a:	d442      	bmi.n	800d7b2 <__sflush_r+0xee>
 800d72c:	2300      	movs	r3, #0
 800d72e:	6063      	str	r3, [r4, #4]
 800d730:	6923      	ldr	r3, [r4, #16]
 800d732:	6023      	str	r3, [r4, #0]
 800d734:	04d2      	lsls	r2, r2, #19
 800d736:	d505      	bpl.n	800d744 <__sflush_r+0x80>
 800d738:	1c43      	adds	r3, r0, #1
 800d73a:	d102      	bne.n	800d742 <__sflush_r+0x7e>
 800d73c:	682b      	ldr	r3, [r5, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d100      	bne.n	800d744 <__sflush_r+0x80>
 800d742:	6560      	str	r0, [r4, #84]	@ 0x54
 800d744:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d746:	602e      	str	r6, [r5, #0]
 800d748:	2900      	cmp	r1, #0
 800d74a:	d017      	beq.n	800d77c <__sflush_r+0xb8>
 800d74c:	0023      	movs	r3, r4
 800d74e:	3344      	adds	r3, #68	@ 0x44
 800d750:	4299      	cmp	r1, r3
 800d752:	d002      	beq.n	800d75a <__sflush_r+0x96>
 800d754:	0028      	movs	r0, r5
 800d756:	f7ff fbed 	bl	800cf34 <_free_r>
 800d75a:	2300      	movs	r3, #0
 800d75c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d75e:	e00d      	b.n	800d77c <__sflush_r+0xb8>
 800d760:	2301      	movs	r3, #1
 800d762:	0028      	movs	r0, r5
 800d764:	47b8      	blx	r7
 800d766:	0002      	movs	r2, r0
 800d768:	1c43      	adds	r3, r0, #1
 800d76a:	d1c6      	bne.n	800d6fa <__sflush_r+0x36>
 800d76c:	682b      	ldr	r3, [r5, #0]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d0c3      	beq.n	800d6fa <__sflush_r+0x36>
 800d772:	2b1d      	cmp	r3, #29
 800d774:	d001      	beq.n	800d77a <__sflush_r+0xb6>
 800d776:	2b16      	cmp	r3, #22
 800d778:	d11a      	bne.n	800d7b0 <__sflush_r+0xec>
 800d77a:	602e      	str	r6, [r5, #0]
 800d77c:	2000      	movs	r0, #0
 800d77e:	e01e      	b.n	800d7be <__sflush_r+0xfa>
 800d780:	690e      	ldr	r6, [r1, #16]
 800d782:	2e00      	cmp	r6, #0
 800d784:	d0fa      	beq.n	800d77c <__sflush_r+0xb8>
 800d786:	680f      	ldr	r7, [r1, #0]
 800d788:	600e      	str	r6, [r1, #0]
 800d78a:	1bba      	subs	r2, r7, r6
 800d78c:	9201      	str	r2, [sp, #4]
 800d78e:	2200      	movs	r2, #0
 800d790:	079b      	lsls	r3, r3, #30
 800d792:	d100      	bne.n	800d796 <__sflush_r+0xd2>
 800d794:	694a      	ldr	r2, [r1, #20]
 800d796:	60a2      	str	r2, [r4, #8]
 800d798:	9b01      	ldr	r3, [sp, #4]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	ddee      	ble.n	800d77c <__sflush_r+0xb8>
 800d79e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d7a0:	0032      	movs	r2, r6
 800d7a2:	001f      	movs	r7, r3
 800d7a4:	0028      	movs	r0, r5
 800d7a6:	9b01      	ldr	r3, [sp, #4]
 800d7a8:	6a21      	ldr	r1, [r4, #32]
 800d7aa:	47b8      	blx	r7
 800d7ac:	2800      	cmp	r0, #0
 800d7ae:	dc07      	bgt.n	800d7c0 <__sflush_r+0xfc>
 800d7b0:	89a2      	ldrh	r2, [r4, #12]
 800d7b2:	2340      	movs	r3, #64	@ 0x40
 800d7b4:	2001      	movs	r0, #1
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	b21b      	sxth	r3, r3
 800d7ba:	81a3      	strh	r3, [r4, #12]
 800d7bc:	4240      	negs	r0, r0
 800d7be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d7c0:	9b01      	ldr	r3, [sp, #4]
 800d7c2:	1836      	adds	r6, r6, r0
 800d7c4:	1a1b      	subs	r3, r3, r0
 800d7c6:	9301      	str	r3, [sp, #4]
 800d7c8:	e7e6      	b.n	800d798 <__sflush_r+0xd4>
 800d7ca:	46c0      	nop			@ (mov r8, r8)
 800d7cc:	dfbffffe 	.word	0xdfbffffe

0800d7d0 <_fflush_r>:
 800d7d0:	690b      	ldr	r3, [r1, #16]
 800d7d2:	b570      	push	{r4, r5, r6, lr}
 800d7d4:	0005      	movs	r5, r0
 800d7d6:	000c      	movs	r4, r1
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d102      	bne.n	800d7e2 <_fflush_r+0x12>
 800d7dc:	2500      	movs	r5, #0
 800d7de:	0028      	movs	r0, r5
 800d7e0:	bd70      	pop	{r4, r5, r6, pc}
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d004      	beq.n	800d7f0 <_fflush_r+0x20>
 800d7e6:	6a03      	ldr	r3, [r0, #32]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d101      	bne.n	800d7f0 <_fflush_r+0x20>
 800d7ec:	f7ff f9fe 	bl	800cbec <__sinit>
 800d7f0:	220c      	movs	r2, #12
 800d7f2:	5ea3      	ldrsh	r3, [r4, r2]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d0f1      	beq.n	800d7dc <_fflush_r+0xc>
 800d7f8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d7fa:	07d2      	lsls	r2, r2, #31
 800d7fc:	d404      	bmi.n	800d808 <_fflush_r+0x38>
 800d7fe:	059b      	lsls	r3, r3, #22
 800d800:	d402      	bmi.n	800d808 <_fflush_r+0x38>
 800d802:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d804:	f7ff fb6d 	bl	800cee2 <__retarget_lock_acquire_recursive>
 800d808:	0028      	movs	r0, r5
 800d80a:	0021      	movs	r1, r4
 800d80c:	f7ff ff5a 	bl	800d6c4 <__sflush_r>
 800d810:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d812:	0005      	movs	r5, r0
 800d814:	07db      	lsls	r3, r3, #31
 800d816:	d4e2      	bmi.n	800d7de <_fflush_r+0xe>
 800d818:	89a3      	ldrh	r3, [r4, #12]
 800d81a:	059b      	lsls	r3, r3, #22
 800d81c:	d4df      	bmi.n	800d7de <_fflush_r+0xe>
 800d81e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d820:	f7ff fb60 	bl	800cee4 <__retarget_lock_release_recursive>
 800d824:	e7db      	b.n	800d7de <_fflush_r+0xe>
	...

0800d828 <fiprintf>:
 800d828:	b40e      	push	{r1, r2, r3}
 800d82a:	b517      	push	{r0, r1, r2, r4, lr}
 800d82c:	4c05      	ldr	r4, [pc, #20]	@ (800d844 <fiprintf+0x1c>)
 800d82e:	ab05      	add	r3, sp, #20
 800d830:	cb04      	ldmia	r3!, {r2}
 800d832:	0001      	movs	r1, r0
 800d834:	6820      	ldr	r0, [r4, #0]
 800d836:	9301      	str	r3, [sp, #4]
 800d838:	f7ff fcaa 	bl	800d190 <_vfiprintf_r>
 800d83c:	bc1e      	pop	{r1, r2, r3, r4}
 800d83e:	bc08      	pop	{r3}
 800d840:	b003      	add	sp, #12
 800d842:	4718      	bx	r3
 800d844:	20000120 	.word	0x20000120

0800d848 <_putc_r>:
 800d848:	b570      	push	{r4, r5, r6, lr}
 800d84a:	0006      	movs	r6, r0
 800d84c:	000d      	movs	r5, r1
 800d84e:	0014      	movs	r4, r2
 800d850:	2800      	cmp	r0, #0
 800d852:	d004      	beq.n	800d85e <_putc_r+0x16>
 800d854:	6a03      	ldr	r3, [r0, #32]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d101      	bne.n	800d85e <_putc_r+0x16>
 800d85a:	f7ff f9c7 	bl	800cbec <__sinit>
 800d85e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d860:	07db      	lsls	r3, r3, #31
 800d862:	d405      	bmi.n	800d870 <_putc_r+0x28>
 800d864:	89a3      	ldrh	r3, [r4, #12]
 800d866:	059b      	lsls	r3, r3, #22
 800d868:	d402      	bmi.n	800d870 <_putc_r+0x28>
 800d86a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d86c:	f7ff fb39 	bl	800cee2 <__retarget_lock_acquire_recursive>
 800d870:	68a3      	ldr	r3, [r4, #8]
 800d872:	3b01      	subs	r3, #1
 800d874:	60a3      	str	r3, [r4, #8]
 800d876:	2b00      	cmp	r3, #0
 800d878:	da05      	bge.n	800d886 <_putc_r+0x3e>
 800d87a:	69a2      	ldr	r2, [r4, #24]
 800d87c:	4293      	cmp	r3, r2
 800d87e:	db12      	blt.n	800d8a6 <_putc_r+0x5e>
 800d880:	b2eb      	uxtb	r3, r5
 800d882:	2b0a      	cmp	r3, #10
 800d884:	d00f      	beq.n	800d8a6 <_putc_r+0x5e>
 800d886:	6823      	ldr	r3, [r4, #0]
 800d888:	1c5a      	adds	r2, r3, #1
 800d88a:	6022      	str	r2, [r4, #0]
 800d88c:	701d      	strb	r5, [r3, #0]
 800d88e:	b2ed      	uxtb	r5, r5
 800d890:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d892:	07db      	lsls	r3, r3, #31
 800d894:	d405      	bmi.n	800d8a2 <_putc_r+0x5a>
 800d896:	89a3      	ldrh	r3, [r4, #12]
 800d898:	059b      	lsls	r3, r3, #22
 800d89a:	d402      	bmi.n	800d8a2 <_putc_r+0x5a>
 800d89c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d89e:	f7ff fb21 	bl	800cee4 <__retarget_lock_release_recursive>
 800d8a2:	0028      	movs	r0, r5
 800d8a4:	bd70      	pop	{r4, r5, r6, pc}
 800d8a6:	0029      	movs	r1, r5
 800d8a8:	0022      	movs	r2, r4
 800d8aa:	0030      	movs	r0, r6
 800d8ac:	f000 f802 	bl	800d8b4 <__swbuf_r>
 800d8b0:	0005      	movs	r5, r0
 800d8b2:	e7ed      	b.n	800d890 <_putc_r+0x48>

0800d8b4 <__swbuf_r>:
 800d8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8b6:	0006      	movs	r6, r0
 800d8b8:	000d      	movs	r5, r1
 800d8ba:	0014      	movs	r4, r2
 800d8bc:	2800      	cmp	r0, #0
 800d8be:	d004      	beq.n	800d8ca <__swbuf_r+0x16>
 800d8c0:	6a03      	ldr	r3, [r0, #32]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d101      	bne.n	800d8ca <__swbuf_r+0x16>
 800d8c6:	f7ff f991 	bl	800cbec <__sinit>
 800d8ca:	69a3      	ldr	r3, [r4, #24]
 800d8cc:	60a3      	str	r3, [r4, #8]
 800d8ce:	89a3      	ldrh	r3, [r4, #12]
 800d8d0:	071b      	lsls	r3, r3, #28
 800d8d2:	d502      	bpl.n	800d8da <__swbuf_r+0x26>
 800d8d4:	6923      	ldr	r3, [r4, #16]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d109      	bne.n	800d8ee <__swbuf_r+0x3a>
 800d8da:	0021      	movs	r1, r4
 800d8dc:	0030      	movs	r0, r6
 800d8de:	f000 f82b 	bl	800d938 <__swsetup_r>
 800d8e2:	2800      	cmp	r0, #0
 800d8e4:	d003      	beq.n	800d8ee <__swbuf_r+0x3a>
 800d8e6:	2501      	movs	r5, #1
 800d8e8:	426d      	negs	r5, r5
 800d8ea:	0028      	movs	r0, r5
 800d8ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8ee:	6923      	ldr	r3, [r4, #16]
 800d8f0:	6820      	ldr	r0, [r4, #0]
 800d8f2:	b2ef      	uxtb	r7, r5
 800d8f4:	1ac0      	subs	r0, r0, r3
 800d8f6:	6963      	ldr	r3, [r4, #20]
 800d8f8:	b2ed      	uxtb	r5, r5
 800d8fa:	4283      	cmp	r3, r0
 800d8fc:	dc05      	bgt.n	800d90a <__swbuf_r+0x56>
 800d8fe:	0021      	movs	r1, r4
 800d900:	0030      	movs	r0, r6
 800d902:	f7ff ff65 	bl	800d7d0 <_fflush_r>
 800d906:	2800      	cmp	r0, #0
 800d908:	d1ed      	bne.n	800d8e6 <__swbuf_r+0x32>
 800d90a:	68a3      	ldr	r3, [r4, #8]
 800d90c:	3001      	adds	r0, #1
 800d90e:	3b01      	subs	r3, #1
 800d910:	60a3      	str	r3, [r4, #8]
 800d912:	6823      	ldr	r3, [r4, #0]
 800d914:	1c5a      	adds	r2, r3, #1
 800d916:	6022      	str	r2, [r4, #0]
 800d918:	701f      	strb	r7, [r3, #0]
 800d91a:	6963      	ldr	r3, [r4, #20]
 800d91c:	4283      	cmp	r3, r0
 800d91e:	d004      	beq.n	800d92a <__swbuf_r+0x76>
 800d920:	89a3      	ldrh	r3, [r4, #12]
 800d922:	07db      	lsls	r3, r3, #31
 800d924:	d5e1      	bpl.n	800d8ea <__swbuf_r+0x36>
 800d926:	2d0a      	cmp	r5, #10
 800d928:	d1df      	bne.n	800d8ea <__swbuf_r+0x36>
 800d92a:	0021      	movs	r1, r4
 800d92c:	0030      	movs	r0, r6
 800d92e:	f7ff ff4f 	bl	800d7d0 <_fflush_r>
 800d932:	2800      	cmp	r0, #0
 800d934:	d0d9      	beq.n	800d8ea <__swbuf_r+0x36>
 800d936:	e7d6      	b.n	800d8e6 <__swbuf_r+0x32>

0800d938 <__swsetup_r>:
 800d938:	4b2d      	ldr	r3, [pc, #180]	@ (800d9f0 <__swsetup_r+0xb8>)
 800d93a:	b570      	push	{r4, r5, r6, lr}
 800d93c:	0005      	movs	r5, r0
 800d93e:	6818      	ldr	r0, [r3, #0]
 800d940:	000c      	movs	r4, r1
 800d942:	2800      	cmp	r0, #0
 800d944:	d004      	beq.n	800d950 <__swsetup_r+0x18>
 800d946:	6a03      	ldr	r3, [r0, #32]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d101      	bne.n	800d950 <__swsetup_r+0x18>
 800d94c:	f7ff f94e 	bl	800cbec <__sinit>
 800d950:	230c      	movs	r3, #12
 800d952:	5ee2      	ldrsh	r2, [r4, r3]
 800d954:	0713      	lsls	r3, r2, #28
 800d956:	d423      	bmi.n	800d9a0 <__swsetup_r+0x68>
 800d958:	06d3      	lsls	r3, r2, #27
 800d95a:	d407      	bmi.n	800d96c <__swsetup_r+0x34>
 800d95c:	2309      	movs	r3, #9
 800d95e:	602b      	str	r3, [r5, #0]
 800d960:	2340      	movs	r3, #64	@ 0x40
 800d962:	2001      	movs	r0, #1
 800d964:	4313      	orrs	r3, r2
 800d966:	81a3      	strh	r3, [r4, #12]
 800d968:	4240      	negs	r0, r0
 800d96a:	e03a      	b.n	800d9e2 <__swsetup_r+0xaa>
 800d96c:	0752      	lsls	r2, r2, #29
 800d96e:	d513      	bpl.n	800d998 <__swsetup_r+0x60>
 800d970:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d972:	2900      	cmp	r1, #0
 800d974:	d008      	beq.n	800d988 <__swsetup_r+0x50>
 800d976:	0023      	movs	r3, r4
 800d978:	3344      	adds	r3, #68	@ 0x44
 800d97a:	4299      	cmp	r1, r3
 800d97c:	d002      	beq.n	800d984 <__swsetup_r+0x4c>
 800d97e:	0028      	movs	r0, r5
 800d980:	f7ff fad8 	bl	800cf34 <_free_r>
 800d984:	2300      	movs	r3, #0
 800d986:	6363      	str	r3, [r4, #52]	@ 0x34
 800d988:	2224      	movs	r2, #36	@ 0x24
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	4393      	bics	r3, r2
 800d98e:	81a3      	strh	r3, [r4, #12]
 800d990:	2300      	movs	r3, #0
 800d992:	6063      	str	r3, [r4, #4]
 800d994:	6923      	ldr	r3, [r4, #16]
 800d996:	6023      	str	r3, [r4, #0]
 800d998:	2308      	movs	r3, #8
 800d99a:	89a2      	ldrh	r2, [r4, #12]
 800d99c:	4313      	orrs	r3, r2
 800d99e:	81a3      	strh	r3, [r4, #12]
 800d9a0:	6923      	ldr	r3, [r4, #16]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10b      	bne.n	800d9be <__swsetup_r+0x86>
 800d9a6:	21a0      	movs	r1, #160	@ 0xa0
 800d9a8:	2280      	movs	r2, #128	@ 0x80
 800d9aa:	89a3      	ldrh	r3, [r4, #12]
 800d9ac:	0089      	lsls	r1, r1, #2
 800d9ae:	0092      	lsls	r2, r2, #2
 800d9b0:	400b      	ands	r3, r1
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d003      	beq.n	800d9be <__swsetup_r+0x86>
 800d9b6:	0021      	movs	r1, r4
 800d9b8:	0028      	movs	r0, r5
 800d9ba:	f000 f869 	bl	800da90 <__smakebuf_r>
 800d9be:	230c      	movs	r3, #12
 800d9c0:	5ee2      	ldrsh	r2, [r4, r3]
 800d9c2:	2101      	movs	r1, #1
 800d9c4:	0013      	movs	r3, r2
 800d9c6:	400b      	ands	r3, r1
 800d9c8:	420a      	tst	r2, r1
 800d9ca:	d00b      	beq.n	800d9e4 <__swsetup_r+0xac>
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	60a3      	str	r3, [r4, #8]
 800d9d0:	6963      	ldr	r3, [r4, #20]
 800d9d2:	425b      	negs	r3, r3
 800d9d4:	61a3      	str	r3, [r4, #24]
 800d9d6:	2000      	movs	r0, #0
 800d9d8:	6923      	ldr	r3, [r4, #16]
 800d9da:	4283      	cmp	r3, r0
 800d9dc:	d101      	bne.n	800d9e2 <__swsetup_r+0xaa>
 800d9de:	0613      	lsls	r3, r2, #24
 800d9e0:	d4be      	bmi.n	800d960 <__swsetup_r+0x28>
 800d9e2:	bd70      	pop	{r4, r5, r6, pc}
 800d9e4:	0791      	lsls	r1, r2, #30
 800d9e6:	d400      	bmi.n	800d9ea <__swsetup_r+0xb2>
 800d9e8:	6963      	ldr	r3, [r4, #20]
 800d9ea:	60a3      	str	r3, [r4, #8]
 800d9ec:	e7f3      	b.n	800d9d6 <__swsetup_r+0x9e>
 800d9ee:	46c0      	nop			@ (mov r8, r8)
 800d9f0:	20000120 	.word	0x20000120

0800d9f4 <_sbrk_r>:
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	b570      	push	{r4, r5, r6, lr}
 800d9f8:	4d06      	ldr	r5, [pc, #24]	@ (800da14 <_sbrk_r+0x20>)
 800d9fa:	0004      	movs	r4, r0
 800d9fc:	0008      	movs	r0, r1
 800d9fe:	602b      	str	r3, [r5, #0]
 800da00:	f7f3 ff30 	bl	8001864 <_sbrk>
 800da04:	1c43      	adds	r3, r0, #1
 800da06:	d103      	bne.n	800da10 <_sbrk_r+0x1c>
 800da08:	682b      	ldr	r3, [r5, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d000      	beq.n	800da10 <_sbrk_r+0x1c>
 800da0e:	6023      	str	r3, [r4, #0]
 800da10:	bd70      	pop	{r4, r5, r6, pc}
 800da12:	46c0      	nop			@ (mov r8, r8)
 800da14:	20002110 	.word	0x20002110

0800da18 <memchr>:
 800da18:	b2c9      	uxtb	r1, r1
 800da1a:	1882      	adds	r2, r0, r2
 800da1c:	4290      	cmp	r0, r2
 800da1e:	d101      	bne.n	800da24 <memchr+0xc>
 800da20:	2000      	movs	r0, #0
 800da22:	4770      	bx	lr
 800da24:	7803      	ldrb	r3, [r0, #0]
 800da26:	428b      	cmp	r3, r1
 800da28:	d0fb      	beq.n	800da22 <memchr+0xa>
 800da2a:	3001      	adds	r0, #1
 800da2c:	e7f6      	b.n	800da1c <memchr+0x4>

0800da2e <abort>:
 800da2e:	2006      	movs	r0, #6
 800da30:	b510      	push	{r4, lr}
 800da32:	f000 f897 	bl	800db64 <raise>
 800da36:	2001      	movs	r0, #1
 800da38:	f7f3 fea2 	bl	8001780 <_exit>

0800da3c <__swhatbuf_r>:
 800da3c:	b570      	push	{r4, r5, r6, lr}
 800da3e:	000e      	movs	r6, r1
 800da40:	001d      	movs	r5, r3
 800da42:	230e      	movs	r3, #14
 800da44:	5ec9      	ldrsh	r1, [r1, r3]
 800da46:	0014      	movs	r4, r2
 800da48:	b096      	sub	sp, #88	@ 0x58
 800da4a:	2900      	cmp	r1, #0
 800da4c:	da0c      	bge.n	800da68 <__swhatbuf_r+0x2c>
 800da4e:	89b2      	ldrh	r2, [r6, #12]
 800da50:	2380      	movs	r3, #128	@ 0x80
 800da52:	0011      	movs	r1, r2
 800da54:	4019      	ands	r1, r3
 800da56:	421a      	tst	r2, r3
 800da58:	d114      	bne.n	800da84 <__swhatbuf_r+0x48>
 800da5a:	2380      	movs	r3, #128	@ 0x80
 800da5c:	00db      	lsls	r3, r3, #3
 800da5e:	2000      	movs	r0, #0
 800da60:	6029      	str	r1, [r5, #0]
 800da62:	6023      	str	r3, [r4, #0]
 800da64:	b016      	add	sp, #88	@ 0x58
 800da66:	bd70      	pop	{r4, r5, r6, pc}
 800da68:	466a      	mov	r2, sp
 800da6a:	f000 f885 	bl	800db78 <_fstat_r>
 800da6e:	2800      	cmp	r0, #0
 800da70:	dbed      	blt.n	800da4e <__swhatbuf_r+0x12>
 800da72:	23f0      	movs	r3, #240	@ 0xf0
 800da74:	9901      	ldr	r1, [sp, #4]
 800da76:	021b      	lsls	r3, r3, #8
 800da78:	4019      	ands	r1, r3
 800da7a:	4b04      	ldr	r3, [pc, #16]	@ (800da8c <__swhatbuf_r+0x50>)
 800da7c:	18c9      	adds	r1, r1, r3
 800da7e:	424b      	negs	r3, r1
 800da80:	4159      	adcs	r1, r3
 800da82:	e7ea      	b.n	800da5a <__swhatbuf_r+0x1e>
 800da84:	2100      	movs	r1, #0
 800da86:	2340      	movs	r3, #64	@ 0x40
 800da88:	e7e9      	b.n	800da5e <__swhatbuf_r+0x22>
 800da8a:	46c0      	nop			@ (mov r8, r8)
 800da8c:	ffffe000 	.word	0xffffe000

0800da90 <__smakebuf_r>:
 800da90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da92:	2602      	movs	r6, #2
 800da94:	898b      	ldrh	r3, [r1, #12]
 800da96:	0005      	movs	r5, r0
 800da98:	000c      	movs	r4, r1
 800da9a:	b085      	sub	sp, #20
 800da9c:	4233      	tst	r3, r6
 800da9e:	d007      	beq.n	800dab0 <__smakebuf_r+0x20>
 800daa0:	0023      	movs	r3, r4
 800daa2:	3347      	adds	r3, #71	@ 0x47
 800daa4:	6023      	str	r3, [r4, #0]
 800daa6:	6123      	str	r3, [r4, #16]
 800daa8:	2301      	movs	r3, #1
 800daaa:	6163      	str	r3, [r4, #20]
 800daac:	b005      	add	sp, #20
 800daae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dab0:	ab03      	add	r3, sp, #12
 800dab2:	aa02      	add	r2, sp, #8
 800dab4:	f7ff ffc2 	bl	800da3c <__swhatbuf_r>
 800dab8:	9f02      	ldr	r7, [sp, #8]
 800daba:	9001      	str	r0, [sp, #4]
 800dabc:	0039      	movs	r1, r7
 800dabe:	0028      	movs	r0, r5
 800dac0:	f7ff faae 	bl	800d020 <_malloc_r>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d108      	bne.n	800dada <__smakebuf_r+0x4a>
 800dac8:	220c      	movs	r2, #12
 800daca:	5ea3      	ldrsh	r3, [r4, r2]
 800dacc:	059a      	lsls	r2, r3, #22
 800dace:	d4ed      	bmi.n	800daac <__smakebuf_r+0x1c>
 800dad0:	2203      	movs	r2, #3
 800dad2:	4393      	bics	r3, r2
 800dad4:	431e      	orrs	r6, r3
 800dad6:	81a6      	strh	r6, [r4, #12]
 800dad8:	e7e2      	b.n	800daa0 <__smakebuf_r+0x10>
 800dada:	2380      	movs	r3, #128	@ 0x80
 800dadc:	89a2      	ldrh	r2, [r4, #12]
 800dade:	6020      	str	r0, [r4, #0]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	81a3      	strh	r3, [r4, #12]
 800dae4:	9b03      	ldr	r3, [sp, #12]
 800dae6:	6120      	str	r0, [r4, #16]
 800dae8:	6167      	str	r7, [r4, #20]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d00c      	beq.n	800db08 <__smakebuf_r+0x78>
 800daee:	0028      	movs	r0, r5
 800daf0:	230e      	movs	r3, #14
 800daf2:	5ee1      	ldrsh	r1, [r4, r3]
 800daf4:	f000 f852 	bl	800db9c <_isatty_r>
 800daf8:	2800      	cmp	r0, #0
 800dafa:	d005      	beq.n	800db08 <__smakebuf_r+0x78>
 800dafc:	2303      	movs	r3, #3
 800dafe:	89a2      	ldrh	r2, [r4, #12]
 800db00:	439a      	bics	r2, r3
 800db02:	3b02      	subs	r3, #2
 800db04:	4313      	orrs	r3, r2
 800db06:	81a3      	strh	r3, [r4, #12]
 800db08:	89a3      	ldrh	r3, [r4, #12]
 800db0a:	9a01      	ldr	r2, [sp, #4]
 800db0c:	4313      	orrs	r3, r2
 800db0e:	81a3      	strh	r3, [r4, #12]
 800db10:	e7cc      	b.n	800daac <__smakebuf_r+0x1c>

0800db12 <_raise_r>:
 800db12:	b570      	push	{r4, r5, r6, lr}
 800db14:	0004      	movs	r4, r0
 800db16:	000d      	movs	r5, r1
 800db18:	291f      	cmp	r1, #31
 800db1a:	d904      	bls.n	800db26 <_raise_r+0x14>
 800db1c:	2316      	movs	r3, #22
 800db1e:	6003      	str	r3, [r0, #0]
 800db20:	2001      	movs	r0, #1
 800db22:	4240      	negs	r0, r0
 800db24:	bd70      	pop	{r4, r5, r6, pc}
 800db26:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d004      	beq.n	800db36 <_raise_r+0x24>
 800db2c:	008a      	lsls	r2, r1, #2
 800db2e:	189b      	adds	r3, r3, r2
 800db30:	681a      	ldr	r2, [r3, #0]
 800db32:	2a00      	cmp	r2, #0
 800db34:	d108      	bne.n	800db48 <_raise_r+0x36>
 800db36:	0020      	movs	r0, r4
 800db38:	f000 f854 	bl	800dbe4 <_getpid_r>
 800db3c:	002a      	movs	r2, r5
 800db3e:	0001      	movs	r1, r0
 800db40:	0020      	movs	r0, r4
 800db42:	f000 f83d 	bl	800dbc0 <_kill_r>
 800db46:	e7ed      	b.n	800db24 <_raise_r+0x12>
 800db48:	2a01      	cmp	r2, #1
 800db4a:	d009      	beq.n	800db60 <_raise_r+0x4e>
 800db4c:	1c51      	adds	r1, r2, #1
 800db4e:	d103      	bne.n	800db58 <_raise_r+0x46>
 800db50:	2316      	movs	r3, #22
 800db52:	6003      	str	r3, [r0, #0]
 800db54:	2001      	movs	r0, #1
 800db56:	e7e5      	b.n	800db24 <_raise_r+0x12>
 800db58:	2100      	movs	r1, #0
 800db5a:	0028      	movs	r0, r5
 800db5c:	6019      	str	r1, [r3, #0]
 800db5e:	4790      	blx	r2
 800db60:	2000      	movs	r0, #0
 800db62:	e7df      	b.n	800db24 <_raise_r+0x12>

0800db64 <raise>:
 800db64:	b510      	push	{r4, lr}
 800db66:	4b03      	ldr	r3, [pc, #12]	@ (800db74 <raise+0x10>)
 800db68:	0001      	movs	r1, r0
 800db6a:	6818      	ldr	r0, [r3, #0]
 800db6c:	f7ff ffd1 	bl	800db12 <_raise_r>
 800db70:	bd10      	pop	{r4, pc}
 800db72:	46c0      	nop			@ (mov r8, r8)
 800db74:	20000120 	.word	0x20000120

0800db78 <_fstat_r>:
 800db78:	2300      	movs	r3, #0
 800db7a:	b570      	push	{r4, r5, r6, lr}
 800db7c:	4d06      	ldr	r5, [pc, #24]	@ (800db98 <_fstat_r+0x20>)
 800db7e:	0004      	movs	r4, r0
 800db80:	0008      	movs	r0, r1
 800db82:	0011      	movs	r1, r2
 800db84:	602b      	str	r3, [r5, #0]
 800db86:	f7f3 fe4b 	bl	8001820 <_fstat>
 800db8a:	1c43      	adds	r3, r0, #1
 800db8c:	d103      	bne.n	800db96 <_fstat_r+0x1e>
 800db8e:	682b      	ldr	r3, [r5, #0]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d000      	beq.n	800db96 <_fstat_r+0x1e>
 800db94:	6023      	str	r3, [r4, #0]
 800db96:	bd70      	pop	{r4, r5, r6, pc}
 800db98:	20002110 	.word	0x20002110

0800db9c <_isatty_r>:
 800db9c:	2300      	movs	r3, #0
 800db9e:	b570      	push	{r4, r5, r6, lr}
 800dba0:	4d06      	ldr	r5, [pc, #24]	@ (800dbbc <_isatty_r+0x20>)
 800dba2:	0004      	movs	r4, r0
 800dba4:	0008      	movs	r0, r1
 800dba6:	602b      	str	r3, [r5, #0]
 800dba8:	f7f3 fe48 	bl	800183c <_isatty>
 800dbac:	1c43      	adds	r3, r0, #1
 800dbae:	d103      	bne.n	800dbb8 <_isatty_r+0x1c>
 800dbb0:	682b      	ldr	r3, [r5, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d000      	beq.n	800dbb8 <_isatty_r+0x1c>
 800dbb6:	6023      	str	r3, [r4, #0]
 800dbb8:	bd70      	pop	{r4, r5, r6, pc}
 800dbba:	46c0      	nop			@ (mov r8, r8)
 800dbbc:	20002110 	.word	0x20002110

0800dbc0 <_kill_r>:
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	b570      	push	{r4, r5, r6, lr}
 800dbc4:	4d06      	ldr	r5, [pc, #24]	@ (800dbe0 <_kill_r+0x20>)
 800dbc6:	0004      	movs	r4, r0
 800dbc8:	0008      	movs	r0, r1
 800dbca:	0011      	movs	r1, r2
 800dbcc:	602b      	str	r3, [r5, #0]
 800dbce:	f7f3 fdc7 	bl	8001760 <_kill>
 800dbd2:	1c43      	adds	r3, r0, #1
 800dbd4:	d103      	bne.n	800dbde <_kill_r+0x1e>
 800dbd6:	682b      	ldr	r3, [r5, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d000      	beq.n	800dbde <_kill_r+0x1e>
 800dbdc:	6023      	str	r3, [r4, #0]
 800dbde:	bd70      	pop	{r4, r5, r6, pc}
 800dbe0:	20002110 	.word	0x20002110

0800dbe4 <_getpid_r>:
 800dbe4:	b510      	push	{r4, lr}
 800dbe6:	f7f3 fdb5 	bl	8001754 <_getpid>
 800dbea:	bd10      	pop	{r4, pc}

0800dbec <_init>:
 800dbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbee:	46c0      	nop			@ (mov r8, r8)
 800dbf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbf2:	bc08      	pop	{r3}
 800dbf4:	469e      	mov	lr, r3
 800dbf6:	4770      	bx	lr

0800dbf8 <_fini>:
 800dbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfa:	46c0      	nop			@ (mov r8, r8)
 800dbfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbfe:	bc08      	pop	{r3}
 800dc00:	469e      	mov	lr, r3
 800dc02:	4770      	bx	lr
