$date
	Fri Jun 27 14:51:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_counter_tb $end
$var wire 4 ! q_out [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ ori $end
$var reg 1 % preset $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ ori $end
$var wire 1 % preset $end
$var wire 4 & q_out [3:0] $end
$var wire 4 ' Q [3:0] $end
$var wire 4 ( D [3:0] $end
$scope module m1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var wire 1 $ ori $end
$var wire 1 % preset $end
$var reg 1 * q $end
$upscope $end
$scope module m2 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var wire 1 $ ori $end
$var wire 1 , preset $end
$var reg 1 - q $end
$upscope $end
$scope module m3 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 . d $end
$var wire 1 $ ori $end
$var wire 1 / preset $end
$var reg 1 0 q $end
$upscope $end
$scope module m4 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 1 d $end
$var wire 1 $ ori $end
$var wire 1 2 preset $end
$var reg 1 3 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
1$
0#
1"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
1+
b10 (
b1 !
b1 &
b1 '
1*
0#
1%
0"
#45000
0+
1.
b100 (
0*
b10 !
b10 &
b10 '
1-
1#
0%
#50000
0#
#55000
0.
11
b1000 (
0-
b100 !
b100 &
b100 '
10
1#
#60000
0#
#65000
01
1)
b1 (
00
b1000 !
b1000 &
b1000 '
13
1#
#70000
0#
#75000
1+
0)
b10 (
1*
b1 !
b1 &
b1 '
03
1#
#80000
0#
#85000
0+
1.
b100 (
0*
b10 !
b10 &
b10 '
1-
1#
#90000
0#
#95000
0.
11
b1000 (
0-
b100 !
b100 &
b100 '
10
1#
#100000
0#
#105000
01
1)
b1 (
00
b1000 !
b1000 &
b1000 '
13
1#
#110000
0#
#115000
1+
0)
b10 (
1*
b1 !
b1 &
b1 '
03
1#
#120000
0#
#125000
0+
1.
b100 (
0*
b10 !
b10 &
b10 '
1-
1#
#130000
0#
#135000
0.
11
b1000 (
0-
b100 !
b100 &
b100 '
10
1#
#140000
0#
#145000
01
1)
b1 (
00
b1000 !
b1000 &
b1000 '
13
1#
