[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindStmt2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 563
LIB: work
FILE: ${SURELOG_DIR}/tests/BindStmt2/dut.sv
n<> u<562> t<Top_level_rule> c<1> l<1:1> el<72:1>
  n<> u<1> t<Null_rule> p<562> s<561> l<1:1>
  n<> u<561> t<Source_text> p<562> c<283> l<1:1> el<71:10>
    n<> u<283> t<Description> p<561> c<282> s<466> l<1:1> el<34:10>
      n<> u<282> t<Module_declaration> p<283> c<210> l<1:1> el<34:10>
        n<> u<210> t<Module_ansi_header> p<282> c<2> s<225> l<1:1> el<26:3>
          n<module> u<2> t<Module_keyword> p<210> s<3> l<1:1> el<1:7>
          n<rv_dm> u<3> t<STRING_CONST> p<210> s<4> l<1:8> el<1:13>
          n<> u<4> t<Package_import_declaration_list> p<210> s<43> l<1:14> el<1:14>
          n<> u<43> t<Parameter_port_list> p<210> c<18> s<209> l<1:14> el<4:2>
            n<> u<18> t<Parameter_port_declaration> p<43> c<17> s<42> l<2:3> el<2:41>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:3> el<2:41>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:13> el<2:16>
                  n<> u<6> t<Data_type> p<7> c<5> l<2:13> el<2:16>
                    n<> u<5> t<IntegerAtomType_Int> p<6> l<2:13> el<2:16>
                n<> u<16> t<Param_assignment_list> p<17> c<15> l<2:30> el<2:41>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<2:30> el<2:41>
                    n<NrHarts> u<8> t<STRING_CONST> p<15> s<14> l<2:30> el<2:37>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:40> el<2:41>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:40> el<2:41>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:40> el<2:41>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:40> el<2:41>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:40> el<2:41>
                              n<1> u<9> t<INT_CONST> p<10> l<2:40> el<2:41>
            n<> u<42> t<Parameter_port_declaration> p<43> c<41> l<3:3> el<3:57>
              n<> u<41> t<Parameter_declaration> p<42> c<31> l<3:3> el<3:57>
                n<> u<31> t<Data_type_or_implicit> p<41> c<30> s<40> l<3:13> el<3:25>
                  n<> u<30> t<Data_type> p<31> c<19> l<3:13> el<3:25>
                    n<> u<19> t<IntVec_TypeLogic> p<30> s<29> l<3:13> el<3:18>
                    n<> u<29> t<Packed_dimension> p<30> c<28> l<3:19> el<3:25>
                      n<> u<28> t<Constant_range> p<29> c<23> l<3:20> el<3:24>
                        n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<3:20> el<3:22>
                          n<> u<22> t<Constant_primary> p<23> c<21> l<3:20> el<3:22>
                            n<> u<21> t<Primary_literal> p<22> c<20> l<3:20> el<3:22>
                              n<31> u<20> t<INT_CONST> p<21> l<3:20> el<3:22>
                        n<> u<27> t<Constant_expression> p<28> c<26> l<3:23> el<3:24>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<3:23> el<3:24>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<3:23> el<3:24>
                              n<0> u<24> t<INT_CONST> p<25> l<3:23> el<3:24>
                n<> u<40> t<Param_assignment_list> p<41> c<39> l<3:30> el<3:57>
                  n<> u<39> t<Param_assignment> p<40> c<32> l<3:30> el<3:57>
                    n<IdcodeValue> u<32> t<STRING_CONST> p<39> s<38> l<3:30> el<3:41>
                    n<> u<38> t<Constant_param_expression> p<39> c<37> l<3:44> el<3:57>
                      n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<3:44> el<3:57>
                        n<> u<36> t<Constant_expression> p<37> c<35> l<3:44> el<3:57>
                          n<> u<35> t<Constant_primary> p<36> c<34> l<3:44> el<3:57>
                            n<> u<34> t<Primary_literal> p<35> c<33> l<3:44> el<3:57>
                              n<32'h0000_0001> u<33> t<INT_CONST> p<34> l<3:44> el<3:57>
          n<> u<209> t<Port_declaration_list> p<210> c<51> l<4:3> el<26:2>
            n<> u<51> t<Ansi_port_declaration> p<209> c<49> s<59> l<5:3> el<5:35>
              n<> u<49> t<Net_port_header> p<51> c<44> s<50> l<5:3> el<5:15>
                n<> u<44> t<PortDir_Inp> p<49> s<48> l<5:3> el<5:8>
                n<> u<48> t<Net_port_type> p<49> c<47> l<5:10> el<5:15>
                  n<> u<47> t<Data_type_or_implicit> p<48> c<46> l<5:10> el<5:15>
                    n<> u<46> t<Data_type> p<47> c<45> l<5:10> el<5:15>
                      n<> u<45> t<IntVec_TypeLogic> p<46> l<5:10> el<5:15>
              n<clk_i> u<50> t<STRING_CONST> p<51> l<5:30> el<5:35>
            n<> u<59> t<Ansi_port_declaration> p<209> c<57> s<70> l<6:3> el<6:36>
              n<> u<57> t<Net_port_header> p<59> c<52> s<58> l<6:3> el<6:15>
                n<> u<52> t<PortDir_Inp> p<57> s<56> l<6:3> el<6:8>
                n<> u<56> t<Net_port_type> p<57> c<55> l<6:10> el<6:15>
                  n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<6:10> el<6:15>
                    n<> u<54> t<Data_type> p<55> c<53> l<6:10> el<6:15>
                      n<> u<53> t<IntVec_TypeLogic> p<54> l<6:10> el<6:15>
              n<rst_ni> u<58> t<STRING_CONST> p<59> l<6:30> el<6:36>
            n<> u<70> t<Ansi_port_declaration> p<209> c<68> s<78> l<8:3> el<8:44>
              n<> u<68> t<Net_port_header> p<70> c<60> s<69> l<8:3> el<8:30>
                n<> u<60> t<PortDir_Inp> p<68> s<67> l<8:3> el<8:8>
                n<> u<67> t<Net_port_type> p<68> c<66> l<8:10> el<8:30>
                  n<> u<66> t<Data_type_or_implicit> p<67> c<65> l<8:10> el<8:30>
                    n<lc_ctrl_pkg::lc_tx_t> u<65> t<Data_type> p<66> c<63> l<8:10> el<8:30>
                      n<> u<63> t<Class_scope> p<65> c<62> s<64> l<8:10> el<8:23>
                        n<> u<62> t<Class_type> p<63> c<61> l<8:10> el<8:21>
                          n<lc_ctrl_pkg> u<61> t<STRING_CONST> p<62> l<8:10> el<8:21>
                      n<lc_tx_t> u<64> t<STRING_CONST> p<65> l<8:23> el<8:30>
              n<hw_debug_en_i> u<69> t<STRING_CONST> p<70> l<8:31> el<8:44>
            n<> u<78> t<Ansi_port_declaration> p<209> c<76> s<86> l<9:3> el<9:40>
              n<> u<76> t<Net_port_header> p<78> c<71> s<77> l<9:3> el<9:15>
                n<> u<71> t<PortDir_Inp> p<76> s<75> l<9:3> el<9:8>
                n<> u<75> t<Net_port_type> p<76> c<74> l<9:10> el<9:15>
                  n<> u<74> t<Data_type_or_implicit> p<75> c<73> l<9:10> el<9:15>
                    n<> u<73> t<Data_type> p<74> c<72> l<9:10> el<9:15>
                      n<> u<72> t<IntVec_TypeLogic> p<73> l<9:10> el<9:15>
              n<testmode_i> u<77> t<STRING_CONST> p<78> l<9:30> el<9:40>
            n<> u<86> t<Ansi_port_declaration> p<209> c<84> s<94> l<10:3> el<10:40>
              n<> u<84> t<Net_port_header> p<86> c<79> s<85> l<10:3> el<10:15>
                n<> u<79> t<PortDir_Out> p<84> s<83> l<10:3> el<10:9>
                n<> u<83> t<Net_port_type> p<84> c<82> l<10:10> el<10:15>
                  n<> u<82> t<Data_type_or_implicit> p<83> c<81> l<10:10> el<10:15>
                    n<> u<81> t<Data_type> p<82> c<80> l<10:10> el<10:15>
                      n<> u<80> t<IntVec_TypeLogic> p<81> l<10:10> el<10:15>
              n<ndmreset_o> u<85> t<STRING_CONST> p<86> l<10:30> el<10:40>
            n<> u<94> t<Ansi_port_declaration> p<209> c<92> s<118> l<11:3> el<11:40>
              n<> u<92> t<Net_port_header> p<94> c<87> s<93> l<11:3> el<11:15>
                n<> u<87> t<PortDir_Out> p<92> s<91> l<11:3> el<11:9>
                n<> u<91> t<Net_port_type> p<92> c<90> l<11:10> el<11:15>
                  n<> u<90> t<Data_type_or_implicit> p<91> c<89> l<11:10> el<11:15>
                    n<> u<89> t<Data_type> p<90> c<88> l<11:10> el<11:15>
                      n<> u<88> t<IntVec_TypeLogic> p<89> l<11:10> el<11:15>
              n<dmactive_o> u<93> t<STRING_CONST> p<94> l<11:30> el<11:40>
            n<> u<118> t<Ansi_port_declaration> p<209> c<116> s<142> l<12:3> el<12:41>
              n<> u<116> t<Net_port_header> p<118> c<95> s<117> l<12:3> el<12:29>
                n<> u<95> t<PortDir_Out> p<116> s<115> l<12:3> el<12:9>
                n<> u<115> t<Net_port_type> p<116> c<114> l<12:10> el<12:29>
                  n<> u<114> t<Data_type_or_implicit> p<115> c<113> l<12:10> el<12:29>
                    n<> u<113> t<Data_type> p<114> c<96> l<12:10> el<12:29>
                      n<> u<96> t<IntVec_TypeLogic> p<113> s<112> l<12:10> el<12:15>
                      n<> u<112> t<Packed_dimension> p<113> c<111> l<12:16> el<12:29>
                        n<> u<111> t<Constant_range> p<112> c<106> l<12:17> el<12:28>
                          n<> u<106> t<Constant_expression> p<111> c<100> s<110> l<12:17> el<12:26>
                            n<> u<100> t<Constant_expression> p<106> c<99> s<105> l<12:17> el<12:24>
                              n<> u<99> t<Constant_primary> p<100> c<98> l<12:17> el<12:24>
                                n<> u<98> t<Primary_literal> p<99> c<97> l<12:17> el<12:24>
                                  n<NrHarts> u<97> t<STRING_CONST> p<98> l<12:17> el<12:24>
                            n<> u<105> t<BinOp_Minus> p<106> s<104> l<12:24> el<12:25>
                            n<> u<104> t<Constant_expression> p<106> c<103> l<12:25> el<12:26>
                              n<> u<103> t<Constant_primary> p<104> c<102> l<12:25> el<12:26>
                                n<> u<102> t<Primary_literal> p<103> c<101> l<12:25> el<12:26>
                                  n<1> u<101> t<INT_CONST> p<102> l<12:25> el<12:26>
                          n<> u<110> t<Constant_expression> p<111> c<109> l<12:27> el<12:28>
                            n<> u<109> t<Constant_primary> p<110> c<108> l<12:27> el<12:28>
                              n<> u<108> t<Primary_literal> p<109> c<107> l<12:27> el<12:28>
                                n<0> u<107> t<INT_CONST> p<108> l<12:27> el<12:28>
              n<debug_req_o> u<117> t<STRING_CONST> p<118> l<12:30> el<12:41>
            n<> u<142> t<Ansi_port_declaration> p<209> c<140> s<153> l<13:3> el<13:43>
              n<> u<140> t<Net_port_header> p<142> c<119> s<141> l<13:3> el<13:29>
                n<> u<119> t<PortDir_Inp> p<140> s<139> l<13:3> el<13:8>
                n<> u<139> t<Net_port_type> p<140> c<138> l<13:10> el<13:29>
                  n<> u<138> t<Data_type_or_implicit> p<139> c<137> l<13:10> el<13:29>
                    n<> u<137> t<Data_type> p<138> c<120> l<13:10> el<13:29>
                      n<> u<120> t<IntVec_TypeLogic> p<137> s<136> l<13:10> el<13:15>
                      n<> u<136> t<Packed_dimension> p<137> c<135> l<13:16> el<13:29>
                        n<> u<135> t<Constant_range> p<136> c<130> l<13:17> el<13:28>
                          n<> u<130> t<Constant_expression> p<135> c<124> s<134> l<13:17> el<13:26>
                            n<> u<124> t<Constant_expression> p<130> c<123> s<129> l<13:17> el<13:24>
                              n<> u<123> t<Constant_primary> p<124> c<122> l<13:17> el<13:24>
                                n<> u<122> t<Primary_literal> p<123> c<121> l<13:17> el<13:24>
                                  n<NrHarts> u<121> t<STRING_CONST> p<122> l<13:17> el<13:24>
                            n<> u<129> t<BinOp_Minus> p<130> s<128> l<13:24> el<13:25>
                            n<> u<128> t<Constant_expression> p<130> c<127> l<13:25> el<13:26>
                              n<> u<127> t<Constant_primary> p<128> c<126> l<13:25> el<13:26>
                                n<> u<126> t<Primary_literal> p<127> c<125> l<13:25> el<13:26>
                                  n<1> u<125> t<INT_CONST> p<126> l<13:25> el<13:26>
                          n<> u<134> t<Constant_expression> p<135> c<133> l<13:27> el<13:28>
                            n<> u<133> t<Constant_primary> p<134> c<132> l<13:27> el<13:28>
                              n<> u<132> t<Primary_literal> p<133> c<131> l<13:27> el<13:28>
                                n<0> u<131> t<INT_CONST> p<132> l<13:27> el<13:28>
              n<unavailable_i> u<141> t<STRING_CONST> p<142> l<13:30> el<13:43>
            n<> u<153> t<Ansi_port_declaration> p<209> c<151> s<164> l<17:3> el<17:36>
              n<> u<151> t<Net_port_header> p<153> c<143> s<152> l<17:3> el<17:28>
                n<> u<143> t<PortDir_Inp> p<151> s<150> l<17:3> el<17:8>
                n<> u<150> t<Net_port_type> p<151> c<149> l<17:10> el<17:28>
                  n<> u<149> t<Data_type_or_implicit> p<150> c<148> l<17:10> el<17:28>
                    n<tlul_pkg::tl_h2d_t> u<148> t<Data_type> p<149> c<146> l<17:10> el<17:28>
                      n<> u<146> t<Class_scope> p<148> c<145> s<147> l<17:10> el<17:20>
                        n<> u<145> t<Class_type> p<146> c<144> l<17:10> el<17:18>
                          n<tlul_pkg> u<144> t<STRING_CONST> p<145> l<17:10> el<17:18>
                      n<tl_h2d_t> u<147> t<STRING_CONST> p<148> l<17:20> el<17:28>
              n<tl_d_i> u<152> t<STRING_CONST> p<153> l<17:30> el<17:36>
            n<> u<164> t<Ansi_port_declaration> p<209> c<162> s<175> l<18:3> el<18:36>
              n<> u<162> t<Net_port_header> p<164> c<154> s<163> l<18:3> el<18:28>
                n<> u<154> t<PortDir_Out> p<162> s<161> l<18:3> el<18:9>
                n<> u<161> t<Net_port_type> p<162> c<160> l<18:10> el<18:28>
                  n<> u<160> t<Data_type_or_implicit> p<161> c<159> l<18:10> el<18:28>
                    n<tlul_pkg::tl_d2h_t> u<159> t<Data_type> p<160> c<157> l<18:10> el<18:28>
                      n<> u<157> t<Class_scope> p<159> c<156> s<158> l<18:10> el<18:20>
                        n<> u<156> t<Class_type> p<157> c<155> l<18:10> el<18:18>
                          n<tlul_pkg> u<155> t<STRING_CONST> p<156> l<18:10> el<18:18>
                      n<tl_d2h_t> u<158> t<STRING_CONST> p<159> l<18:20> el<18:28>
              n<tl_d_o> u<163> t<STRING_CONST> p<164> l<18:30> el<18:36>
            n<> u<175> t<Ansi_port_declaration> p<209> c<173> s<186> l<21:3> el<21:36>
              n<> u<173> t<Net_port_header> p<175> c<165> s<174> l<21:3> el<21:28>
                n<> u<165> t<PortDir_Out> p<173> s<172> l<21:3> el<21:9>
                n<> u<172> t<Net_port_type> p<173> c<171> l<21:10> el<21:28>
                  n<> u<171> t<Data_type_or_implicit> p<172> c<170> l<21:10> el<21:28>
                    n<tlul_pkg::tl_h2d_t> u<170> t<Data_type> p<171> c<168> l<21:10> el<21:28>
                      n<> u<168> t<Class_scope> p<170> c<167> s<169> l<21:10> el<21:20>
                        n<> u<167> t<Class_type> p<168> c<166> l<21:10> el<21:18>
                          n<tlul_pkg> u<166> t<STRING_CONST> p<167> l<21:10> el<21:18>
                      n<tl_h2d_t> u<169> t<STRING_CONST> p<170> l<21:20> el<21:28>
              n<tl_h_o> u<174> t<STRING_CONST> p<175> l<21:30> el<21:36>
            n<> u<186> t<Ansi_port_declaration> p<209> c<184> s<197> l<22:3> el<22:36>
              n<> u<184> t<Net_port_header> p<186> c<176> s<185> l<22:3> el<22:28>
                n<> u<176> t<PortDir_Inp> p<184> s<183> l<22:3> el<22:8>
                n<> u<183> t<Net_port_type> p<184> c<182> l<22:10> el<22:28>
                  n<> u<182> t<Data_type_or_implicit> p<183> c<181> l<22:10> el<22:28>
                    n<tlul_pkg::tl_d2h_t> u<181> t<Data_type> p<182> c<179> l<22:10> el<22:28>
                      n<> u<179> t<Class_scope> p<181> c<178> s<180> l<22:10> el<22:20>
                        n<> u<178> t<Class_type> p<179> c<177> l<22:10> el<22:18>
                          n<tlul_pkg> u<177> t<STRING_CONST> p<178> l<22:10> el<22:18>
                      n<tl_d2h_t> u<180> t<STRING_CONST> p<181> l<22:20> el<22:28>
              n<tl_h_i> u<185> t<STRING_CONST> p<186> l<22:30> el<22:36>
            n<> u<197> t<Ansi_port_declaration> p<209> c<195> s<208> l<24:3> el<24:41>
              n<> u<195> t<Net_port_header> p<197> c<187> s<196> l<24:3> el<24:30>
                n<> u<187> t<PortDir_Inp> p<195> s<194> l<24:3> el<24:8>
                n<> u<194> t<Net_port_type> p<195> c<193> l<24:10> el<24:30>
                  n<> u<193> t<Data_type_or_implicit> p<194> c<192> l<24:10> el<24:30>
                    n<jtag_pkg::jtag_req_t> u<192> t<Data_type> p<193> c<190> l<24:10> el<24:30>
                      n<> u<190> t<Class_scope> p<192> c<189> s<191> l<24:10> el<24:20>
                        n<> u<189> t<Class_type> p<190> c<188> l<24:10> el<24:18>
                          n<jtag_pkg> u<188> t<STRING_CONST> p<189> l<24:10> el<24:18>
                      n<jtag_req_t> u<191> t<STRING_CONST> p<192> l<24:20> el<24:30>
              n<jtag_req_i> u<196> t<STRING_CONST> p<197> l<24:31> el<24:41>
            n<> u<208> t<Ansi_port_declaration> p<209> c<206> l<25:3> el<25:41>
              n<> u<206> t<Net_port_header> p<208> c<198> s<207> l<25:3> el<25:30>
                n<> u<198> t<PortDir_Out> p<206> s<205> l<25:3> el<25:9>
                n<> u<205> t<Net_port_type> p<206> c<204> l<25:10> el<25:30>
                  n<> u<204> t<Data_type_or_implicit> p<205> c<203> l<25:10> el<25:30>
                    n<jtag_pkg::jtag_rsp_t> u<203> t<Data_type> p<204> c<201> l<25:10> el<25:30>
                      n<> u<201> t<Class_scope> p<203> c<200> s<202> l<25:10> el<25:20>
                        n<> u<200> t<Class_type> p<201> c<199> l<25:10> el<25:18>
                          n<jtag_pkg> u<199> t<STRING_CONST> p<200> l<25:10> el<25:18>
                      n<jtag_rsp_t> u<202> t<STRING_CONST> p<203> l<25:20> el<25:30>
              n<jtag_rsp_o> u<207> t<STRING_CONST> p<208> l<25:31> el<25:41>
        n<> u<225> t<Non_port_module_item> p<282> c<224> s<240> l<28:3> el<28:26>
          n<> u<224> t<Module_or_generate_item> p<225> c<223> l<28:3> el<28:26>
            n<> u<223> t<Module_common_item> p<224> c<222> l<28:3> el<28:26>
              n<> u<222> t<Module_or_generate_item_declaration> p<223> c<221> l<28:3> el<28:26>
                n<> u<221> t<Package_or_generate_item_declaration> p<222> c<220> l<28:3> el<28:26>
                  n<> u<220> t<Data_declaration> p<221> c<219> l<28:3> el<28:26>
                    n<> u<219> t<Variable_declaration> p<220> c<215> l<28:3> el<28:26>
                      n<dm::dmi_req_t> u<215> t<Data_type> p<219> c<213> s<218> l<28:3> el<28:16>
                        n<> u<213> t<Class_scope> p<215> c<212> s<214> l<28:3> el<28:7>
                          n<> u<212> t<Class_type> p<213> c<211> l<28:3> el<28:5>
                            n<dm> u<211> t<STRING_CONST> p<212> l<28:3> el<28:5>
                        n<dmi_req_t> u<214> t<STRING_CONST> p<215> l<28:7> el<28:16>
                      n<> u<218> t<Variable_decl_assignment_list> p<219> c<217> l<28:18> el<28:25>
                        n<> u<217> t<Variable_decl_assignment> p<218> c<216> l<28:18> el<28:25>
                          n<dmi_req> u<216> t<STRING_CONST> p<217> l<28:18> el<28:25>
        n<> u<240> t<Non_port_module_item> p<282> c<239> s<254> l<29:3> el<29:26>
          n<> u<239> t<Module_or_generate_item> p<240> c<238> l<29:3> el<29:26>
            n<> u<238> t<Module_common_item> p<239> c<237> l<29:3> el<29:26>
              n<> u<237> t<Module_or_generate_item_declaration> p<238> c<236> l<29:3> el<29:26>
                n<> u<236> t<Package_or_generate_item_declaration> p<237> c<235> l<29:3> el<29:26>
                  n<> u<235> t<Data_declaration> p<236> c<234> l<29:3> el<29:26>
                    n<> u<234> t<Variable_declaration> p<235> c<230> l<29:3> el<29:26>
                      n<dm::dmi_resp_t> u<230> t<Data_type> p<234> c<228> s<233> l<29:3> el<29:17>
                        n<> u<228> t<Class_scope> p<230> c<227> s<229> l<29:3> el<29:7>
                          n<> u<227> t<Class_type> p<228> c<226> l<29:3> el<29:5>
                            n<dm> u<226> t<STRING_CONST> p<227> l<29:3> el<29:5>
                        n<dmi_resp_t> u<229> t<STRING_CONST> p<230> l<29:7> el<29:17>
                      n<> u<233> t<Variable_decl_assignment_list> p<234> c<232> l<29:18> el<29:25>
                        n<> u<232> t<Variable_decl_assignment> p<233> c<231> l<29:18> el<29:25>
                          n<dmi_rsp> u<231> t<STRING_CONST> p<232> l<29:18> el<29:25>
        n<> u<254> t<Non_port_module_item> p<282> c<253> s<268> l<30:3> el<30:38>
          n<> u<253> t<Module_or_generate_item> p<254> c<252> l<30:3> el<30:38>
            n<> u<252> t<Module_common_item> p<253> c<251> l<30:3> el<30:38>
              n<> u<251> t<Module_or_generate_item_declaration> p<252> c<250> l<30:3> el<30:38>
                n<> u<250> t<Package_or_generate_item_declaration> p<251> c<249> l<30:3> el<30:38>
                  n<> u<249> t<Data_declaration> p<250> c<248> l<30:3> el<30:38>
                    n<> u<248> t<Variable_declaration> p<249> c<242> l<30:3> el<30:38>
                      n<> u<242> t<Data_type> p<248> c<241> s<247> l<30:3> el<30:8>
                        n<> u<241> t<IntVec_TypeLogic> p<242> l<30:3> el<30:8>
                      n<> u<247> t<Variable_decl_assignment_list> p<248> c<244> l<30:9> el<30:37>
                        n<> u<244> t<Variable_decl_assignment> p<247> c<243> s<246> l<30:9> el<30:22>
                          n<dmi_req_valid> u<243> t<STRING_CONST> p<244> l<30:9> el<30:22>
                        n<> u<246> t<Variable_decl_assignment> p<247> c<245> l<30:24> el<30:37>
                          n<dmi_req_ready> u<245> t<STRING_CONST> p<246> l<30:24> el<30:37>
        n<> u<268> t<Non_port_module_item> p<282> c<267> s<280> l<31:3> el<31:38>
          n<> u<267> t<Module_or_generate_item> p<268> c<266> l<31:3> el<31:38>
            n<> u<266> t<Module_common_item> p<267> c<265> l<31:3> el<31:38>
              n<> u<265> t<Module_or_generate_item_declaration> p<266> c<264> l<31:3> el<31:38>
                n<> u<264> t<Package_or_generate_item_declaration> p<265> c<263> l<31:3> el<31:38>
                  n<> u<263> t<Data_declaration> p<264> c<262> l<31:3> el<31:38>
                    n<> u<262> t<Variable_declaration> p<263> c<256> l<31:3> el<31:38>
                      n<> u<256> t<Data_type> p<262> c<255> s<261> l<31:3> el<31:8>
                        n<> u<255> t<IntVec_TypeLogic> p<256> l<31:3> el<31:8>
                      n<> u<261> t<Variable_decl_assignment_list> p<262> c<258> l<31:9> el<31:37>
                        n<> u<258> t<Variable_decl_assignment> p<261> c<257> s<260> l<31:9> el<31:22>
                          n<dmi_rsp_valid> u<257> t<STRING_CONST> p<258> l<31:9> el<31:22>
                        n<> u<260> t<Variable_decl_assignment> p<261> c<259> l<31:24> el<31:37>
                          n<dmi_rsp_ready> u<259> t<STRING_CONST> p<260> l<31:24> el<31:37>
        n<> u<280> t<Non_port_module_item> p<282> c<279> s<281> l<32:3> el<32:19>
          n<> u<279> t<Module_or_generate_item> p<280> c<278> l<32:3> el<32:19>
            n<> u<278> t<Module_common_item> p<279> c<277> l<32:3> el<32:19>
              n<> u<277> t<Module_or_generate_item_declaration> p<278> c<276> l<32:3> el<32:19>
                n<> u<276> t<Package_or_generate_item_declaration> p<277> c<275> l<32:3> el<32:19>
                  n<> u<275> t<Data_declaration> p<276> c<274> l<32:3> el<32:19>
                    n<> u<274> t<Variable_declaration> p<275> c<270> l<32:3> el<32:19>
                      n<> u<270> t<Data_type> p<274> c<269> s<273> l<32:3> el<32:8>
                        n<> u<269> t<IntVec_TypeLogic> p<270> l<32:3> el<32:8>
                      n<> u<273> t<Variable_decl_assignment_list> p<274> c<272> l<32:9> el<32:18>
                        n<> u<272> t<Variable_decl_assignment> p<273> c<271> l<32:9> el<32:18>
                          n<dmi_rst_n> u<271> t<STRING_CONST> p<272> l<32:9> el<32:18>
        n<> u<281> t<ENDMODULE> p<282> l<34:1> el<34:10>
    n<> u<466> t<Description> p<561> c<465> s<560> l<36:1> el<54:10>
      n<> u<465> t<Module_declaration> p<466> c<463> l<36:1> el<54:10>
        n<> u<463> t<Module_ansi_header> p<465> c<284> s<464> l<36:1> el<53:3>
          n<module> u<284> t<Module_keyword> p<463> s<285> l<36:1> el<36:7>
          n<dmidpi> u<285> t<STRING_CONST> p<463> s<286> l<36:8> el<36:14>
          n<> u<286> t<Package_import_declaration_list> p<463> s<315> l<36:15> el<36:15>
          n<> u<315> t<Parameter_port_list> p<463> c<300> s<462> l<36:15> el<39:2>
            n<> u<300> t<Parameter_port_declaration> p<315> c<299> s<314> l<37:3> el<37:33>
              n<> u<299> t<Parameter_declaration> p<300> c<289> l<37:3> el<37:33>
                n<> u<289> t<Data_type_or_implicit> p<299> c<288> s<298> l<37:13> el<37:19>
                  n<string> u<288> t<Data_type> p<289> c<287> l<37:13> el<37:19>
                    n<string> u<287> t<String_type> p<288> l<37:13> el<37:19>
                n<> u<298> t<Param_assignment_list> p<299> c<297> l<37:20> el<37:33>
                  n<> u<297> t<Param_assignment> p<298> c<290> l<37:20> el<37:33>
                    n<Name> u<290> t<STRING_CONST> p<297> s<296> l<37:20> el<37:24>
                    n<> u<296> t<Constant_param_expression> p<297> c<295> l<37:27> el<37:33>
                      n<> u<295> t<Constant_mintypmax_expression> p<296> c<294> l<37:27> el<37:33>
                        n<> u<294> t<Constant_expression> p<295> c<293> l<37:27> el<37:33>
                          n<> u<293> t<Constant_primary> p<294> c<292> l<37:27> el<37:33>
                            n<> u<292> t<Primary_literal> p<293> c<291> l<37:27> el<37:33>
                              n<"dmi0"> u<291> t<STRING_LITERAL> p<292> l<37:27> el<37:33>
            n<> u<314> t<Parameter_port_declaration> p<315> c<313> l<38:3> el<38:35>
              n<> u<313> t<Parameter_declaration> p<314> c<303> l<38:3> el<38:35>
                n<> u<303> t<Data_type_or_implicit> p<313> c<302> s<312> l<38:13> el<38:16>
                  n<> u<302> t<Data_type> p<303> c<301> l<38:13> el<38:16>
                    n<> u<301> t<IntegerAtomType_Int> p<302> l<38:13> el<38:16>
                n<> u<312> t<Param_assignment_list> p<313> c<311> l<38:17> el<38:35>
                  n<> u<311> t<Param_assignment> p<312> c<304> l<38:17> el<38:35>
                    n<ListenPort> u<304> t<STRING_CONST> p<311> s<310> l<38:17> el<38:27>
                    n<> u<310> t<Constant_param_expression> p<311> c<309> l<38:30> el<38:35>
                      n<> u<309> t<Constant_mintypmax_expression> p<310> c<308> l<38:30> el<38:35>
                        n<> u<308> t<Constant_expression> p<309> c<307> l<38:30> el<38:35>
                          n<> u<307> t<Constant_primary> p<308> c<306> l<38:30> el<38:35>
                            n<> u<306> t<Primary_literal> p<307> c<305> l<38:30> el<38:35>
                              n<44853> u<305> t<INT_CONST> p<306> l<38:30> el<38:35>
          n<> u<462> t<Port_declaration_list> p<463> c<323> l<39:2> el<53:2>
            n<> u<323> t<Ansi_port_declaration> p<462> c<321> s<331> l<40:3> el<40:26>
              n<> u<321> t<Net_port_header> p<323> c<316> s<322> l<40:3> el<40:13>
                n<> u<316> t<PortDir_Inp> p<321> s<320> l<40:3> el<40:8>
                n<> u<320> t<Net_port_type> p<321> c<319> l<40:10> el<40:13>
                  n<> u<319> t<Data_type_or_implicit> p<320> c<318> l<40:10> el<40:13>
                    n<> u<318> t<Data_type> p<319> c<317> l<40:10> el<40:13>
                      n<> u<317> t<IntVec_TypeBit> p<318> l<40:10> el<40:13>
              n<clk_i> u<322> t<STRING_CONST> p<323> l<40:21> el<40:26>
            n<> u<331> t<Ansi_port_declaration> p<462> c<329> s<339> l<41:3> el<41:27>
              n<> u<329> t<Net_port_header> p<331> c<324> s<330> l<41:3> el<41:13>
                n<> u<324> t<PortDir_Inp> p<329> s<328> l<41:3> el<41:8>
                n<> u<328> t<Net_port_type> p<329> c<327> l<41:10> el<41:13>
                  n<> u<327> t<Data_type_or_implicit> p<328> c<326> l<41:10> el<41:13>
                    n<> u<326> t<Data_type> p<327> c<325> l<41:10> el<41:13>
                      n<> u<325> t<IntVec_TypeBit> p<326> l<41:10> el<41:13>
              n<rst_ni> u<330> t<STRING_CONST> p<331> l<41:21> el<41:27>
            n<> u<339> t<Ansi_port_declaration> p<462> c<337> s<347> l<43:3> el<43:34>
              n<> u<337> t<Net_port_header> p<339> c<332> s<338> l<43:3> el<43:13>
                n<> u<332> t<PortDir_Out> p<337> s<336> l<43:3> el<43:9>
                n<> u<336> t<Net_port_type> p<337> c<335> l<43:10> el<43:13>
                  n<> u<335> t<Data_type_or_implicit> p<336> c<334> l<43:10> el<43:13>
                    n<> u<334> t<Data_type> p<335> c<333> l<43:10> el<43:13>
                      n<> u<333> t<IntVec_TypeBit> p<334> l<43:10> el<43:13>
              n<dmi_req_valid> u<338> t<STRING_CONST> p<339> l<43:21> el<43:34>
            n<> u<347> t<Ansi_port_declaration> p<462> c<345> s<365> l<44:3> el<44:34>
              n<> u<345> t<Net_port_header> p<347> c<340> s<346> l<44:3> el<44:13>
                n<> u<340> t<PortDir_Inp> p<345> s<344> l<44:3> el<44:8>
                n<> u<344> t<Net_port_type> p<345> c<343> l<44:10> el<44:13>
                  n<> u<343> t<Data_type_or_implicit> p<344> c<342> l<44:10> el<44:13>
                    n<> u<342> t<Data_type> p<343> c<341> l<44:10> el<44:13>
                      n<> u<341> t<IntVec_TypeBit> p<342> l<44:10> el<44:13>
              n<dmi_req_ready> u<346> t<STRING_CONST> p<347> l<44:21> el<44:34>
            n<> u<365> t<Ansi_port_declaration> p<462> c<363> s<383> l<45:3> el<45:33>
              n<> u<363> t<Net_port_header> p<365> c<348> s<364> l<45:3> el<45:19>
                n<> u<348> t<PortDir_Out> p<363> s<362> l<45:3> el<45:9>
                n<> u<362> t<Net_port_type> p<363> c<361> l<45:10> el<45:19>
                  n<> u<361> t<Data_type_or_implicit> p<362> c<360> l<45:10> el<45:19>
                    n<> u<360> t<Data_type> p<361> c<349> l<45:10> el<45:19>
                      n<> u<349> t<IntVec_TypeBit> p<360> s<359> l<45:10> el<45:13>
                      n<> u<359> t<Packed_dimension> p<360> c<358> l<45:14> el<45:19>
                        n<> u<358> t<Constant_range> p<359> c<353> l<45:15> el<45:18>
                          n<> u<353> t<Constant_expression> p<358> c<352> s<357> l<45:15> el<45:16>
                            n<> u<352> t<Constant_primary> p<353> c<351> l<45:15> el<45:16>
                              n<> u<351> t<Primary_literal> p<352> c<350> l<45:15> el<45:16>
                                n<6> u<350> t<INT_CONST> p<351> l<45:15> el<45:16>
                          n<> u<357> t<Constant_expression> p<358> c<356> l<45:17> el<45:18>
                            n<> u<356> t<Constant_primary> p<357> c<355> l<45:17> el<45:18>
                              n<> u<355> t<Primary_literal> p<356> c<354> l<45:17> el<45:18>
                                n<0> u<354> t<INT_CONST> p<355> l<45:17> el<45:18>
              n<dmi_req_addr> u<364> t<STRING_CONST> p<365> l<45:21> el<45:33>
            n<> u<383> t<Ansi_port_declaration> p<462> c<381> s<401> l<46:3> el<46:31>
              n<> u<381> t<Net_port_header> p<383> c<366> s<382> l<46:3> el<46:19>
                n<> u<366> t<PortDir_Out> p<381> s<380> l<46:3> el<46:9>
                n<> u<380> t<Net_port_type> p<381> c<379> l<46:10> el<46:19>
                  n<> u<379> t<Data_type_or_implicit> p<380> c<378> l<46:10> el<46:19>
                    n<> u<378> t<Data_type> p<379> c<367> l<46:10> el<46:19>
                      n<> u<367> t<IntVec_TypeBit> p<378> s<377> l<46:10> el<46:13>
                      n<> u<377> t<Packed_dimension> p<378> c<376> l<46:14> el<46:19>
                        n<> u<376> t<Constant_range> p<377> c<371> l<46:15> el<46:18>
                          n<> u<371> t<Constant_expression> p<376> c<370> s<375> l<46:15> el<46:16>
                            n<> u<370> t<Constant_primary> p<371> c<369> l<46:15> el<46:16>
                              n<> u<369> t<Primary_literal> p<370> c<368> l<46:15> el<46:16>
                                n<1> u<368> t<INT_CONST> p<369> l<46:15> el<46:16>
                          n<> u<375> t<Constant_expression> p<376> c<374> l<46:17> el<46:18>
                            n<> u<374> t<Constant_primary> p<375> c<373> l<46:17> el<46:18>
                              n<> u<373> t<Primary_literal> p<374> c<372> l<46:17> el<46:18>
                                n<0> u<372> t<INT_CONST> p<373> l<46:17> el<46:18>
              n<dmi_req_op> u<382> t<STRING_CONST> p<383> l<46:21> el<46:31>
            n<> u<401> t<Ansi_port_declaration> p<462> c<399> s<409> l<47:3> el<47:33>
              n<> u<399> t<Net_port_header> p<401> c<384> s<400> l<47:3> el<47:20>
                n<> u<384> t<PortDir_Out> p<399> s<398> l<47:3> el<47:9>
                n<> u<398> t<Net_port_type> p<399> c<397> l<47:10> el<47:20>
                  n<> u<397> t<Data_type_or_implicit> p<398> c<396> l<47:10> el<47:20>
                    n<> u<396> t<Data_type> p<397> c<385> l<47:10> el<47:20>
                      n<> u<385> t<IntVec_TypeBit> p<396> s<395> l<47:10> el<47:13>
                      n<> u<395> t<Packed_dimension> p<396> c<394> l<47:14> el<47:20>
                        n<> u<394> t<Constant_range> p<395> c<389> l<47:15> el<47:19>
                          n<> u<389> t<Constant_expression> p<394> c<388> s<393> l<47:15> el<47:17>
                            n<> u<388> t<Constant_primary> p<389> c<387> l<47:15> el<47:17>
                              n<> u<387> t<Primary_literal> p<388> c<386> l<47:15> el<47:17>
                                n<31> u<386> t<INT_CONST> p<387> l<47:15> el<47:17>
                          n<> u<393> t<Constant_expression> p<394> c<392> l<47:18> el<47:19>
                            n<> u<392> t<Constant_primary> p<393> c<391> l<47:18> el<47:19>
                              n<> u<391> t<Primary_literal> p<392> c<390> l<47:18> el<47:19>
                                n<0> u<390> t<INT_CONST> p<391> l<47:18> el<47:19>
              n<dmi_req_data> u<400> t<STRING_CONST> p<401> l<47:21> el<47:33>
            n<> u<409> t<Ansi_port_declaration> p<462> c<407> s<417> l<48:3> el<48:34>
              n<> u<407> t<Net_port_header> p<409> c<402> s<408> l<48:3> el<48:13>
                n<> u<402> t<PortDir_Inp> p<407> s<406> l<48:3> el<48:8>
                n<> u<406> t<Net_port_type> p<407> c<405> l<48:10> el<48:13>
                  n<> u<405> t<Data_type_or_implicit> p<406> c<404> l<48:10> el<48:13>
                    n<> u<404> t<Data_type> p<405> c<403> l<48:10> el<48:13>
                      n<> u<403> t<IntVec_TypeBit> p<404> l<48:10> el<48:13>
              n<dmi_rsp_valid> u<408> t<STRING_CONST> p<409> l<48:21> el<48:34>
            n<> u<417> t<Ansi_port_declaration> p<462> c<415> s<435> l<49:3> el<49:34>
              n<> u<415> t<Net_port_header> p<417> c<410> s<416> l<49:3> el<49:13>
                n<> u<410> t<PortDir_Out> p<415> s<414> l<49:3> el<49:9>
                n<> u<414> t<Net_port_type> p<415> c<413> l<49:10> el<49:13>
                  n<> u<413> t<Data_type_or_implicit> p<414> c<412> l<49:10> el<49:13>
                    n<> u<412> t<Data_type> p<413> c<411> l<49:10> el<49:13>
                      n<> u<411> t<IntVec_TypeBit> p<412> l<49:10> el<49:13>
              n<dmi_rsp_ready> u<416> t<STRING_CONST> p<417> l<49:21> el<49:34>
            n<> u<435> t<Ansi_port_declaration> p<462> c<433> s<453> l<50:3> el<50:33>
              n<> u<433> t<Net_port_header> p<435> c<418> s<434> l<50:3> el<50:20>
                n<> u<418> t<PortDir_Inp> p<433> s<432> l<50:3> el<50:8>
                n<> u<432> t<Net_port_type> p<433> c<431> l<50:10> el<50:20>
                  n<> u<431> t<Data_type_or_implicit> p<432> c<430> l<50:10> el<50:20>
                    n<> u<430> t<Data_type> p<431> c<419> l<50:10> el<50:20>
                      n<> u<419> t<IntVec_TypeBit> p<430> s<429> l<50:10> el<50:13>
                      n<> u<429> t<Packed_dimension> p<430> c<428> l<50:14> el<50:20>
                        n<> u<428> t<Constant_range> p<429> c<423> l<50:15> el<50:19>
                          n<> u<423> t<Constant_expression> p<428> c<422> s<427> l<50:15> el<50:17>
                            n<> u<422> t<Constant_primary> p<423> c<421> l<50:15> el<50:17>
                              n<> u<421> t<Primary_literal> p<422> c<420> l<50:15> el<50:17>
                                n<31> u<420> t<INT_CONST> p<421> l<50:15> el<50:17>
                          n<> u<427> t<Constant_expression> p<428> c<426> l<50:18> el<50:19>
                            n<> u<426> t<Constant_primary> p<427> c<425> l<50:18> el<50:19>
                              n<> u<425> t<Primary_literal> p<426> c<424> l<50:18> el<50:19>
                                n<0> u<424> t<INT_CONST> p<425> l<50:18> el<50:19>
              n<dmi_rsp_data> u<434> t<STRING_CONST> p<435> l<50:21> el<50:33>
            n<> u<453> t<Ansi_port_declaration> p<462> c<451> s<461> l<51:3> el<51:33>
              n<> u<451> t<Net_port_header> p<453> c<436> s<452> l<51:3> el<51:19>
                n<> u<436> t<PortDir_Inp> p<451> s<450> l<51:3> el<51:8>
                n<> u<450> t<Net_port_type> p<451> c<449> l<51:10> el<51:19>
                  n<> u<449> t<Data_type_or_implicit> p<450> c<448> l<51:10> el<51:19>
                    n<> u<448> t<Data_type> p<449> c<437> l<51:10> el<51:19>
                      n<> u<437> t<IntVec_TypeBit> p<448> s<447> l<51:10> el<51:13>
                      n<> u<447> t<Packed_dimension> p<448> c<446> l<51:14> el<51:19>
                        n<> u<446> t<Constant_range> p<447> c<441> l<51:15> el<51:18>
                          n<> u<441> t<Constant_expression> p<446> c<440> s<445> l<51:15> el<51:16>
                            n<> u<440> t<Constant_primary> p<441> c<439> l<51:15> el<51:16>
                              n<> u<439> t<Primary_literal> p<440> c<438> l<51:15> el<51:16>
                                n<1> u<438> t<INT_CONST> p<439> l<51:15> el<51:16>
                          n<> u<445> t<Constant_expression> p<446> c<444> l<51:17> el<51:18>
                            n<> u<444> t<Constant_primary> p<445> c<443> l<51:17> el<51:18>
                              n<> u<443> t<Primary_literal> p<444> c<442> l<51:17> el<51:18>
                                n<0> u<442> t<INT_CONST> p<443> l<51:17> el<51:18>
              n<dmi_rsp_resp> u<452> t<STRING_CONST> p<453> l<51:21> el<51:33>
            n<> u<461> t<Ansi_port_declaration> p<462> c<459> l<52:3> el<52:30>
              n<> u<459> t<Net_port_header> p<461> c<454> s<460> l<52:3> el<52:13>
                n<> u<454> t<PortDir_Out> p<459> s<458> l<52:3> el<52:9>
                n<> u<458> t<Net_port_type> p<459> c<457> l<52:10> el<52:13>
                  n<> u<457> t<Data_type_or_implicit> p<458> c<456> l<52:10> el<52:13>
                    n<> u<456> t<Data_type> p<457> c<455> l<52:10> el<52:13>
                      n<> u<455> t<IntVec_TypeBit> p<456> l<52:10> el<52:13>
              n<dmi_rst_n> u<460> t<STRING_CONST> p<461> l<52:21> el<52:30>
        n<> u<464> t<ENDMODULE> p<465> l<54:1> el<54:10>
    n<> u<560> t<Description> p<561> c<559> l<56:1> el<71:10>
      n<> u<559> t<Module_declaration> p<560> c<470> l<56:1> el<71:10>
        n<> u<470> t<Module_ansi_header> p<559> c<467> s<557> l<56:1> el<56:12>
          n<module> u<467> t<Module_keyword> p<470> s<468> l<56:1> el<56:7>
          n<top> u<468> t<STRING_CONST> p<470> s<469> l<56:8> el<56:11>
          n<> u<469> t<Package_import_declaration_list> p<470> l<56:11> el<56:11>
        n<> u<557> t<Non_port_module_item> p<559> c<556> s<558> l<57:3> el<70:5>
          n<> u<556> t<Module_or_generate_item> p<557> c<555> l<57:3> el<70:5>
            n<> u<555> t<Module_common_item> p<556> c<554> l<57:3> el<70:5>
              n<> u<554> t<Bind_directive> p<555> c<471> l<57:3> el<70:5>
                n<rv_dm> u<471> t<STRING_CONST> p<554> s<553> l<57:8> el<57:13>
                n<> u<553> t<Bind_instantiation> p<554> c<552> l<57:14> el<70:5>
                  n<> u<552> t<Module_instantiation> p<553> c<472> l<57:14> el<70:5>
                    n<dmidpi> u<472> t<STRING_CONST> p<552> s<551> l<57:14> el<57:20>
                    n<> u<551> t<Hierarchical_instance> p<552> c<474> l<57:21> el<70:4>
                      n<> u<474> t<Name_of_instance> p<551> c<473> s<550> l<57:21> el<57:29>
                        n<u_dmidpi> u<473> t<STRING_CONST> p<474> l<57:21> el<57:29>
                      n<> u<550> t<Port_connection_list> p<551> c<476> l<58:5> el<69:32>
                        n<> u<476> t<Named_port_connection> p<550> c<475> s<478> l<58:5> el<58:11>
                          n<clk_i> u<475> t<STRING_CONST> p<476> l<58:6> el<58:11>
                        n<> u<478> t<Named_port_connection> p<550> c<477> s<480> l<59:5> el<59:12>
                          n<rst_ni> u<477> t<STRING_CONST> p<478> l<59:6> el<59:12>
                        n<> u<480> t<Named_port_connection> p<550> c<479> s<482> l<60:5> el<60:19>
                          n<dmi_req_valid> u<479> t<STRING_CONST> p<480> l<60:6> el<60:19>
                        n<> u<482> t<Named_port_connection> p<550> c<481> s<493> l<61:5> el<61:19>
                          n<dmi_req_ready> u<481> t<STRING_CONST> p<482> l<61:6> el<61:19>
                        n<> u<493> t<Named_port_connection> p<550> c<483> s<504> l<62:5> el<62:35>
                          n<dmi_req_addr> u<483> t<STRING_CONST> p<493> s<491> l<62:6> el<62:18>
                          n<> u<491> t<OPEN_PARENS> p<493> s<490> l<62:21> el<62:22>
                          n<> u<490> t<Expression> p<493> c<489> s<492> l<62:22> el<62:34>
                            n<> u<489> t<Primary> p<490> c<488> l<62:22> el<62:34>
                              n<> u<488> t<Complex_func_call> p<489> c<484> l<62:22> el<62:34>
                                n<dmi_req> u<484> t<STRING_CONST> p<488> s<485> l<62:22> el<62:29>
                                n<addr> u<485> t<STRING_CONST> p<488> s<487> l<62:30> el<62:34>
                                n<> u<487> t<Select> p<488> c<486> l<62:34> el<62:34>
                                  n<> u<486> t<Bit_select> p<487> l<62:34> el<62:34>
                          n<> u<492> t<CLOSE_PARENS> p<493> l<62:34> el<62:35>
                        n<> u<504> t<Named_port_connection> p<550> c<494> s<515> l<63:5> el<63:33>
                          n<dmi_req_op> u<494> t<STRING_CONST> p<504> s<502> l<63:6> el<63:16>
                          n<> u<502> t<OPEN_PARENS> p<504> s<501> l<63:21> el<63:22>
                          n<> u<501> t<Expression> p<504> c<500> s<503> l<63:22> el<63:32>
                            n<> u<500> t<Primary> p<501> c<499> l<63:22> el<63:32>
                              n<> u<499> t<Complex_func_call> p<500> c<495> l<63:22> el<63:32>
                                n<dmi_req> u<495> t<STRING_CONST> p<499> s<496> l<63:22> el<63:29>
                                n<op> u<496> t<STRING_CONST> p<499> s<498> l<63:30> el<63:32>
                                n<> u<498> t<Select> p<499> c<497> l<63:32> el<63:32>
                                  n<> u<497> t<Bit_select> p<498> l<63:32> el<63:32>
                          n<> u<503> t<CLOSE_PARENS> p<504> l<63:32> el<63:33>
                        n<> u<515> t<Named_port_connection> p<550> c<505> s<517> l<64:5> el<64:35>
                          n<dmi_req_data> u<505> t<STRING_CONST> p<515> s<513> l<64:6> el<64:18>
                          n<> u<513> t<OPEN_PARENS> p<515> s<512> l<64:21> el<64:22>
                          n<> u<512> t<Expression> p<515> c<511> s<514> l<64:22> el<64:34>
                            n<> u<511> t<Primary> p<512> c<510> l<64:22> el<64:34>
                              n<> u<510> t<Complex_func_call> p<511> c<506> l<64:22> el<64:34>
                                n<dmi_req> u<506> t<STRING_CONST> p<510> s<507> l<64:22> el<64:29>
                                n<data> u<507> t<STRING_CONST> p<510> s<509> l<64:30> el<64:34>
                                n<> u<509> t<Select> p<510> c<508> l<64:34> el<64:34>
                                  n<> u<508> t<Bit_select> p<509> l<64:34> el<64:34>
                          n<> u<514> t<CLOSE_PARENS> p<515> l<64:34> el<64:35>
                        n<> u<517> t<Named_port_connection> p<550> c<516> s<519> l<65:5> el<65:19>
                          n<dmi_rsp_valid> u<516> t<STRING_CONST> p<517> l<65:6> el<65:19>
                        n<> u<519> t<Named_port_connection> p<550> c<518> s<530> l<66:5> el<66:19>
                          n<dmi_rsp_ready> u<518> t<STRING_CONST> p<519> l<66:6> el<66:19>
                        n<> u<530> t<Named_port_connection> p<550> c<520> s<541> l<67:5> el<67:35>
                          n<dmi_rsp_data> u<520> t<STRING_CONST> p<530> s<528> l<67:6> el<67:18>
                          n<> u<528> t<OPEN_PARENS> p<530> s<527> l<67:21> el<67:22>
                          n<> u<527> t<Expression> p<530> c<526> s<529> l<67:22> el<67:34>
                            n<> u<526> t<Primary> p<527> c<525> l<67:22> el<67:34>
                              n<> u<525> t<Complex_func_call> p<526> c<521> l<67:22> el<67:34>
                                n<dmi_rsp> u<521> t<STRING_CONST> p<525> s<522> l<67:22> el<67:29>
                                n<data> u<522> t<STRING_CONST> p<525> s<524> l<67:30> el<67:34>
                                n<> u<524> t<Select> p<525> c<523> l<67:34> el<67:34>
                                  n<> u<523> t<Bit_select> p<524> l<67:34> el<67:34>
                          n<> u<529> t<CLOSE_PARENS> p<530> l<67:34> el<67:35>
                        n<> u<541> t<Named_port_connection> p<550> c<531> s<549> l<68:5> el<68:35>
                          n<dmi_rsp_resp> u<531> t<STRING_CONST> p<541> s<539> l<68:6> el<68:18>
                          n<> u<539> t<OPEN_PARENS> p<541> s<538> l<68:21> el<68:22>
                          n<> u<538> t<Expression> p<541> c<537> s<540> l<68:22> el<68:34>
                            n<> u<537> t<Primary> p<538> c<536> l<68:22> el<68:34>
                              n<> u<536> t<Complex_func_call> p<537> c<532> l<68:22> el<68:34>
                                n<dmi_rsp> u<532> t<STRING_CONST> p<536> s<533> l<68:22> el<68:29>
                                n<resp> u<533> t<STRING_CONST> p<536> s<535> l<68:30> el<68:34>
                                n<> u<535> t<Select> p<536> c<534> l<68:34> el<68:34>
                                  n<> u<534> t<Bit_select> p<535> l<68:34> el<68:34>
                          n<> u<540> t<CLOSE_PARENS> p<541> l<68:34> el<68:35>
                        n<> u<549> t<Named_port_connection> p<550> c<542> l<69:5> el<69:32>
                          n<dmi_rst_n> u<542> t<STRING_CONST> p<549> s<547> l<69:6> el<69:15>
                          n<> u<547> t<OPEN_PARENS> p<549> s<546> l<69:21> el<69:22>
                          n<> u<546> t<Expression> p<549> c<545> s<548> l<69:22> el<69:31>
                            n<> u<545> t<Primary> p<546> c<544> l<69:22> el<69:31>
                              n<> u<544> t<Primary_literal> p<545> c<543> l<69:22> el<69:31>
                                n<dmi_rst_n> u<543> t<STRING_CONST> p<544> l<69:22> el<69:31>
                          n<> u<548> t<CLOSE_PARENS> p<549> l<69:31> el<69:32>
        n<> u<558> t<ENDMODULE> p<559> l<71:1> el<71:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:1:1: No timescale set for "rv_dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:36:1: No timescale set for "dmidpi".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:56:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:36:1: Compile module "work@dmidpi".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:1:1: Compile module "work@rv_dm".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt2/dut.sv:56:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                           24
BitVar                                                12
Constant                                               6
Design                                                 1
Identifier                                             3
IntTypespec                                            2
LogicNet                                              21
LogicTypespec                                         20
Module                                                 3
ModuleTypespec                                         3
ParamAssign                                            4
Parameter                                              4
Port                                                  26
Range                                                  1
RefTypespec                                           63
SourceFile                                             1
StringTypespec                                         1
UnsupportedTypespec                                   16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindStmt2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BindStmt2/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dmidpi)
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:work@dmidpi
  |vpiVariables:
  \_BitVar: (work@dmidpi.clk_i), line:40:21, endln:40:26
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.clk_i), line:40:10, endln:40:13
      |vpiParent:
      \_BitVar: (work@dmidpi.clk_i), line:40:21, endln:40:26
      |vpiFullName:work@dmidpi.clk_i
      |vpiActual:
      \_BitTypespec: 
    |vpiName:clk_i
    |vpiFullName:work@dmidpi.clk_i
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.rst_ni), line:41:21, endln:41:27
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.rst_ni), line:41:10, endln:41:13
      |vpiParent:
      \_BitVar: (work@dmidpi.rst_ni), line:41:21, endln:41:27
      |vpiFullName:work@dmidpi.rst_ni
      |vpiActual:
      \_BitTypespec: 
    |vpiName:rst_ni
    |vpiFullName:work@dmidpi.rst_ni
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_req_valid), line:43:21, endln:43:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_valid), line:43:10, endln:43:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_req_valid), line:43:21, endln:43:34
      |vpiFullName:work@dmidpi.dmi_req_valid
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_valid
    |vpiFullName:work@dmidpi.dmi_req_valid
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_req_ready), line:44:21, endln:44:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_ready), line:44:10, endln:44:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_req_ready), line:44:21, endln:44:34
      |vpiFullName:work@dmidpi.dmi_req_ready
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_ready
    |vpiFullName:work@dmidpi.dmi_req_ready
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_req_addr), line:45:21, endln:45:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_addr), line:45:10, endln:45:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_req_addr), line:45:21, endln:45:33
      |vpiFullName:work@dmidpi.dmi_req_addr
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_addr
    |vpiFullName:work@dmidpi.dmi_req_addr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_req_op), line:46:21, endln:46:31
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_op), line:46:10, endln:46:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_req_op), line:46:21, endln:46:31
      |vpiFullName:work@dmidpi.dmi_req_op
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_op
    |vpiFullName:work@dmidpi.dmi_req_op
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_req_data), line:47:21, endln:47:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_data), line:47:10, endln:47:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_req_data), line:47:21, endln:47:33
      |vpiFullName:work@dmidpi.dmi_req_data
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_data
    |vpiFullName:work@dmidpi.dmi_req_data
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_rsp_valid), line:48:21, endln:48:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_valid), line:48:10, endln:48:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_rsp_valid), line:48:21, endln:48:34
      |vpiFullName:work@dmidpi.dmi_rsp_valid
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_rsp_valid
    |vpiFullName:work@dmidpi.dmi_rsp_valid
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_rsp_ready), line:49:21, endln:49:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_ready), line:49:10, endln:49:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_rsp_ready), line:49:21, endln:49:34
      |vpiFullName:work@dmidpi.dmi_rsp_ready
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_rsp_ready
    |vpiFullName:work@dmidpi.dmi_rsp_ready
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_rsp_data), line:50:21, endln:50:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_data), line:50:10, endln:50:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_rsp_data), line:50:21, endln:50:33
      |vpiFullName:work@dmidpi.dmi_rsp_data
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_rsp_data
    |vpiFullName:work@dmidpi.dmi_rsp_data
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_rsp_resp), line:51:21, endln:51:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_resp), line:51:10, endln:51:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_rsp_resp), line:51:21, endln:51:33
      |vpiFullName:work@dmidpi.dmi_rsp_resp
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_rsp_resp
    |vpiFullName:work@dmidpi.dmi_rsp_resp
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@dmidpi.dmi_rst_n), line:52:21, endln:52:30
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rst_n), line:52:10, endln:52:13
      |vpiParent:
      \_BitVar: (work@dmidpi.dmi_rst_n), line:52:21, endln:52:30
      |vpiFullName:work@dmidpi.dmi_rst_n
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_rst_n
    |vpiFullName:work@dmidpi.dmi_rst_n
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@dmidpi.Name), line:37:20, endln:37:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |STRING:dmi0
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.Name.string), line:37:13, endln:37:19
      |vpiParent:
      \_Parameter: (work@dmidpi.Name), line:37:20, endln:37:33
      |vpiName:string
      |vpiFullName:work@dmidpi.Name.string
      |vpiActual:
      \_StringTypespec: 
    |vpiName:Name
    |vpiFullName:work@dmidpi.Name
  |vpiParameter:
  \_Parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:35
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |UINT:44853
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.ListenPort), line:38:13, endln:38:16
      |vpiParent:
      \_Parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:35
      |vpiFullName:work@dmidpi.ListenPort
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:ListenPort
    |vpiFullName:work@dmidpi.ListenPort
  |vpiParamAssign:
  \_ParamAssign: , line:37:20, endln:37:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiRhs:
    \_Constant: , line:37:27, endln:37:33
      |vpiParent:
      \_ParamAssign: , line:37:20, endln:37:33
      |vpiDecompile:"dmi0"
      |vpiSize:32
      |STRING:dmi0
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@dmidpi.Name), line:37:20, endln:37:33
  |vpiParamAssign:
  \_ParamAssign: , line:38:17, endln:38:35
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiRhs:
    \_Constant: , line:38:30, endln:38:35
      |vpiParent:
      \_ParamAssign: , line:38:17, endln:38:35
      |vpiDecompile:44853
      |vpiSize:64
      |UINT:44853
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:35
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.clk_i), line:40:21, endln:40:26
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.rst_ni), line:41:21, endln:41:27
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_req_valid), line:43:21, endln:43:34
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_req_ready), line:44:21, endln:44:34
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_req_addr), line:45:21, endln:45:33
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_req_op), line:46:21, endln:46:31
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_req_data), line:47:21, endln:47:33
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_rsp_valid), line:48:21, endln:48:34
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_rsp_ready), line:49:21, endln:49:34
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_rsp_data), line:50:21, endln:50:33
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_rsp_resp), line:51:21, endln:51:33
  |vpiImportTypespec:
  \_BitVar: (work@dmidpi.dmi_rst_n), line:52:21, endln:52:30
  |vpiDefName:work@dmidpi
  |vpiPort:
  \_Port: (clk_i), line:40:21, endln:40:26
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.clk_i), line:40:10, endln:40:13
      |vpiParent:
      \_Port: (clk_i), line:40:21, endln:40:26
      |vpiFullName:work@dmidpi.clk_i
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (rst_ni), line:41:21, endln:41:27
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.rst_ni), line:41:10, endln:41:13
      |vpiParent:
      \_Port: (rst_ni), line:41:21, endln:41:27
      |vpiFullName:work@dmidpi.rst_ni
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_req_valid), line:43:21, endln:43:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_req_valid
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_valid), line:43:10, endln:43:13
      |vpiParent:
      \_Port: (dmi_req_valid), line:43:21, endln:43:34
      |vpiFullName:work@dmidpi.dmi_req_valid
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_req_ready), line:44:21, endln:44:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_req_ready
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_ready), line:44:10, endln:44:13
      |vpiParent:
      \_Port: (dmi_req_ready), line:44:21, endln:44:34
      |vpiFullName:work@dmidpi.dmi_req_ready
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_req_addr), line:45:21, endln:45:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_req_addr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_addr), line:45:10, endln:45:13
      |vpiParent:
      \_Port: (dmi_req_addr), line:45:21, endln:45:33
      |vpiFullName:work@dmidpi.dmi_req_addr
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_req_op), line:46:21, endln:46:31
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_req_op
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_op), line:46:10, endln:46:13
      |vpiParent:
      \_Port: (dmi_req_op), line:46:21, endln:46:31
      |vpiFullName:work@dmidpi.dmi_req_op
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_req_data), line:47:21, endln:47:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_req_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_req_data), line:47:10, endln:47:13
      |vpiParent:
      \_Port: (dmi_req_data), line:47:21, endln:47:33
      |vpiFullName:work@dmidpi.dmi_req_data
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_rsp_valid), line:48:21, endln:48:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_rsp_valid
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_valid), line:48:10, endln:48:13
      |vpiParent:
      \_Port: (dmi_rsp_valid), line:48:21, endln:48:34
      |vpiFullName:work@dmidpi.dmi_rsp_valid
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_rsp_ready), line:49:21, endln:49:34
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_rsp_ready
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_ready), line:49:10, endln:49:13
      |vpiParent:
      \_Port: (dmi_rsp_ready), line:49:21, endln:49:34
      |vpiFullName:work@dmidpi.dmi_rsp_ready
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_rsp_data), line:50:21, endln:50:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_rsp_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_data), line:50:10, endln:50:13
      |vpiParent:
      \_Port: (dmi_rsp_data), line:50:21, endln:50:33
      |vpiFullName:work@dmidpi.dmi_rsp_data
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_rsp_resp), line:51:21, endln:51:33
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_rsp_resp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rsp_resp), line:51:10, endln:51:13
      |vpiParent:
      \_Port: (dmi_rsp_resp), line:51:21, endln:51:33
      |vpiFullName:work@dmidpi.dmi_rsp_resp
      |vpiActual:
      \_BitTypespec: 
  |vpiPort:
  \_Port: (dmi_rst_n), line:52:21, endln:52:30
    |vpiParent:
    \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
    |vpiName:dmi_rst_n
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dmidpi.dmi_rst_n), line:52:10, endln:52:13
      |vpiParent:
      \_Port: (dmi_rst_n), line:52:21, endln:52:30
      |vpiFullName:work@dmidpi.dmi_rst_n
      |vpiActual:
      \_BitTypespec: 
|vpiAllModules:
\_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@rv_dm)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:work@rv_dm
  |vpiParameter:
  \_Parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.NrHarts), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:41
      |vpiFullName:work@rv_dm.NrHarts
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@rv_dm.NrHarts
  |vpiParameter:
  \_Parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:57
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |HEX:00000001
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.IdcodeValue), line:3:13, endln:3:25
      |vpiParent:
      \_Parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:57
      |vpiFullName:work@rv_dm.IdcodeValue
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:IdcodeValue
    |vpiFullName:work@rv_dm.IdcodeValue
  |vpiParamAssign:
  \_ParamAssign: , line:2:30, endln:2:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_Constant: , line:2:40, endln:2:41
      |vpiParent:
      \_ParamAssign: , line:2:30, endln:2:41
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:41
  |vpiParamAssign:
  \_ParamAssign: , line:3:30, endln:3:57
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_Constant: , line:3:44, endln:3:57
      |vpiParent:
      \_ParamAssign: , line:3:30, endln:3:57
      |vpiDecompile:32'h00000001
      |vpiSize:32
      |HEX:00000001
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:57
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiRange:
    \_Range: , line:3:19, endln:3:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:20, endln:3:22
        |vpiParent:
        \_Range: , line:3:19, endln:3:25
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:23, endln:3:24
        |vpiParent:
        \_Range: , line:3:19, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
  |vpiTypedef:
  \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:lc_ctrl_pkg::lc_tx_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_h2d_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_d2h_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_h2d_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_d2h_t
  |vpiTypedef:
  \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_pkg::jtag_req_t
  |vpiTypedef:
  \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_pkg::jtag_rsp_t
  |vpiTypedef:
  \_UnsupportedTypespec: (dm::dmi_req_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:dm::dmi_req_t
  |vpiTypedef:
  \_UnsupportedTypespec: (dm::dmi_resp_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:dm::dmi_resp_t
  |vpiTypedef:
  \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:lc_ctrl_pkg::lc_tx_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_h2d_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_d2h_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_h2d_t
  |vpiTypedef:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tlul_pkg::tl_d2h_t
  |vpiTypedef:
  \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_pkg::jtag_req_t
  |vpiTypedef:
  \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_pkg::jtag_rsp_t
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.clk_i), line:5:30, endln:5:35
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.clk_i), line:5:10, endln:5:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.clk_i), line:5:30, endln:5:35
      |vpiFullName:work@rv_dm.clk_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk_i
    |vpiFullName:work@rv_dm.clk_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.rst_ni), line:6:30, endln:6:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.rst_ni), line:6:10, endln:6:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.rst_ni), line:6:30, endln:6:36
      |vpiFullName:work@rv_dm.rst_ni
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:rst_ni
    |vpiFullName:work@rv_dm.rst_ni
    |vpiNetType:36
  |vpiImportTypespec:
  \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.hw_debug_en_i.lc_ctrl_pkg::lc_tx_t), line:8:10, endln:8:30
      |vpiParent:
      \_LogicNet: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44
      |vpiName:lc_ctrl_pkg::lc_tx_t
      |vpiFullName:work@rv_dm.hw_debug_en_i.lc_ctrl_pkg::lc_tx_t
      |vpiActual:
      \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
    |vpiName:hw_debug_en_i
    |vpiFullName:work@rv_dm.hw_debug_en_i
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.testmode_i), line:9:30, endln:9:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.testmode_i), line:9:10, endln:9:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.testmode_i), line:9:30, endln:9:40
      |vpiFullName:work@rv_dm.testmode_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:testmode_i
    |vpiFullName:work@rv_dm.testmode_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.ndmreset_o), line:10:10, endln:10:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40
      |vpiFullName:work@rv_dm.ndmreset_o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ndmreset_o
    |vpiFullName:work@rv_dm.ndmreset_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmactive_o), line:11:30, endln:11:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmactive_o), line:11:10, endln:11:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmactive_o), line:11:30, endln:11:40
      |vpiFullName:work@rv_dm.dmactive_o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmactive_o
    |vpiFullName:work@rv_dm.dmactive_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.debug_req_o), line:12:30, endln:12:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.debug_req_o), line:12:10, endln:12:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.debug_req_o), line:12:30, endln:12:41
      |vpiFullName:work@rv_dm.debug_req_o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_req_o
    |vpiFullName:work@rv_dm.debug_req_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.unavailable_i), line:13:30, endln:13:43
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.unavailable_i), line:13:10, endln:13:15
      |vpiParent:
      \_LogicNet: (work@rv_dm.unavailable_i), line:13:30, endln:13:43
      |vpiFullName:work@rv_dm.unavailable_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:unavailable_i
    |vpiFullName:work@rv_dm.unavailable_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.tl_d_i), line:17:30, endln:17:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_d_i.tlul_pkg::tl_h2d_t), line:17:10, endln:17:28
      |vpiParent:
      \_LogicNet: (work@rv_dm.tl_d_i), line:17:30, endln:17:36
      |vpiName:tlul_pkg::tl_h2d_t
      |vpiFullName:work@rv_dm.tl_d_i.tlul_pkg::tl_h2d_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiName:tl_d_i
    |vpiFullName:work@rv_dm.tl_d_i
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.tl_d_o), line:18:30, endln:18:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_d_o.tlul_pkg::tl_d2h_t), line:18:10, endln:18:28
      |vpiParent:
      \_LogicNet: (work@rv_dm.tl_d_o), line:18:30, endln:18:36
      |vpiName:tlul_pkg::tl_d2h_t
      |vpiFullName:work@rv_dm.tl_d_o.tlul_pkg::tl_d2h_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiName:tl_d_o
    |vpiFullName:work@rv_dm.tl_d_o
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.tl_h_o), line:21:30, endln:21:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_h_o.tlul_pkg::tl_h2d_t), line:21:10, endln:21:28
      |vpiParent:
      \_LogicNet: (work@rv_dm.tl_h_o), line:21:30, endln:21:36
      |vpiName:tlul_pkg::tl_h2d_t
      |vpiFullName:work@rv_dm.tl_h_o.tlul_pkg::tl_h2d_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
    |vpiName:tl_h_o
    |vpiFullName:work@rv_dm.tl_h_o
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.tl_h_i), line:22:30, endln:22:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_h_i.tlul_pkg::tl_d2h_t), line:22:10, endln:22:28
      |vpiParent:
      \_LogicNet: (work@rv_dm.tl_h_i), line:22:30, endln:22:36
      |vpiName:tlul_pkg::tl_d2h_t
      |vpiFullName:work@rv_dm.tl_h_i.tlul_pkg::tl_d2h_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
    |vpiName:tl_h_i
    |vpiFullName:work@rv_dm.tl_h_i
  |vpiImportTypespec:
  \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.jtag_req_i.jtag_pkg::jtag_req_t), line:24:10, endln:24:30
      |vpiParent:
      \_LogicNet: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41
      |vpiName:jtag_pkg::jtag_req_t
      |vpiFullName:work@rv_dm.jtag_req_i.jtag_pkg::jtag_req_t
      |vpiActual:
      \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
    |vpiName:jtag_req_i
    |vpiFullName:work@rv_dm.jtag_req_i
  |vpiImportTypespec:
  \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.jtag_rsp_o.jtag_pkg::jtag_rsp_t), line:25:10, endln:25:30
      |vpiParent:
      \_LogicNet: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41
      |vpiName:jtag_pkg::jtag_rsp_t
      |vpiFullName:work@rv_dm.jtag_rsp_o.jtag_pkg::jtag_rsp_t
      |vpiActual:
      \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
    |vpiName:jtag_rsp_o
    |vpiFullName:work@rv_dm.jtag_rsp_o
  |vpiImportTypespec:
  \_UnsupportedTypespec: (dm::dmi_req_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_req), line:28:18, endln:28:25
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_req.dm::dmi_req_t), line:28:3, endln:28:16
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_req), line:28:18, endln:28:25
      |vpiName:dm::dmi_req_t
      |vpiFullName:work@rv_dm.dmi_req.dm::dmi_req_t
      |vpiActual:
      \_UnsupportedTypespec: (dm::dmi_req_t)
    |vpiName:dmi_req
    |vpiFullName:work@rv_dm.dmi_req
  |vpiImportTypespec:
  \_UnsupportedTypespec: (dm::dmi_resp_t)
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_rsp.dm::dmi_resp_t), line:29:3, endln:29:17
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25
      |vpiName:dm::dmi_resp_t
      |vpiFullName:work@rv_dm.dmi_rsp.dm::dmi_resp_t
      |vpiActual:
      \_UnsupportedTypespec: (dm::dmi_resp_t)
    |vpiName:dmi_rsp
    |vpiFullName:work@rv_dm.dmi_rsp
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_req_valid), line:30:9, endln:30:22
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_req_valid), line:30:3, endln:30:8
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_req_valid), line:30:9, endln:30:22
      |vpiFullName:work@rv_dm.dmi_req_valid
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmi_req_valid
    |vpiFullName:work@rv_dm.dmi_req_valid
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_req_ready), line:30:24, endln:30:37
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_req_ready), line:30:3, endln:30:8
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_req_ready), line:30:24, endln:30:37
      |vpiFullName:work@rv_dm.dmi_req_ready
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmi_req_ready
    |vpiFullName:work@rv_dm.dmi_req_ready
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_rsp_valid), line:31:9, endln:31:22
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_rsp_valid), line:31:3, endln:31:8
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_rsp_valid), line:31:9, endln:31:22
      |vpiFullName:work@rv_dm.dmi_rsp_valid
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmi_rsp_valid
    |vpiFullName:work@rv_dm.dmi_rsp_valid
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_rsp_ready), line:31:24, endln:31:37
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_rsp_ready), line:31:3, endln:31:8
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_rsp_ready), line:31:24, endln:31:37
      |vpiFullName:work@rv_dm.dmi_rsp_ready
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmi_rsp_ready
    |vpiFullName:work@rv_dm.dmi_rsp_ready
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmi_rst_n), line:32:3, endln:32:8
      |vpiParent:
      \_LogicNet: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18
      |vpiFullName:work@rv_dm.dmi_rst_n
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:dmi_rst_n
    |vpiFullName:work@rv_dm.dmi_rst_n
    |vpiNetType:36
  |vpiImportTypespec:
  \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
  |vpiImportTypespec:
  \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
  |vpiDefName:work@rv_dm
  |vpiNet:
  \_LogicNet: (work@rv_dm.clk_i), line:5:30, endln:5:35
  |vpiNet:
  \_LogicNet: (work@rv_dm.rst_ni), line:6:30, endln:6:36
  |vpiNet:
  \_LogicNet: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44
  |vpiNet:
  \_LogicNet: (work@rv_dm.testmode_i), line:9:30, endln:9:40
  |vpiNet:
  \_LogicNet: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmactive_o), line:11:30, endln:11:40
  |vpiNet:
  \_LogicNet: (work@rv_dm.debug_req_o), line:12:30, endln:12:41
  |vpiNet:
  \_LogicNet: (work@rv_dm.unavailable_i), line:13:30, endln:13:43
  |vpiNet:
  \_LogicNet: (work@rv_dm.tl_d_i), line:17:30, endln:17:36
  |vpiNet:
  \_LogicNet: (work@rv_dm.tl_d_o), line:18:30, endln:18:36
  |vpiNet:
  \_LogicNet: (work@rv_dm.tl_h_o), line:21:30, endln:21:36
  |vpiNet:
  \_LogicNet: (work@rv_dm.tl_h_i), line:22:30, endln:22:36
  |vpiNet:
  \_LogicNet: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41
  |vpiNet:
  \_LogicNet: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_req), line:28:18, endln:28:25
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_req_valid), line:30:9, endln:30:22
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_req_ready), line:30:24, endln:30:37
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_rsp_valid), line:31:9, endln:31:22
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_rsp_ready), line:31:24, endln:31:37
  |vpiNet:
  \_LogicNet: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18
  |vpiPort:
  \_Port: (clk_i), line:5:30, endln:5:35
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.clk_i), line:5:10, endln:5:15
      |vpiParent:
      \_Port: (clk_i), line:5:30, endln:5:35
      |vpiFullName:work@rv_dm.clk_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (rst_ni), line:6:30, endln:6:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.rst_ni), line:6:10, endln:6:15
      |vpiParent:
      \_Port: (rst_ni), line:6:30, endln:6:36
      |vpiFullName:work@rv_dm.rst_ni
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (hw_debug_en_i), line:8:31, endln:8:44
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:hw_debug_en_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.hw_debug_en_i.lc_ctrl_pkg::lc_tx_t), line:8:10, endln:8:30
      |vpiParent:
      \_Port: (hw_debug_en_i), line:8:31, endln:8:44
      |vpiName:lc_ctrl_pkg::lc_tx_t
      |vpiFullName:work@rv_dm.hw_debug_en_i.lc_ctrl_pkg::lc_tx_t
      |vpiActual:
      \_UnsupportedTypespec: (lc_ctrl_pkg::lc_tx_t)
  |vpiPort:
  \_Port: (testmode_i), line:9:30, endln:9:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:testmode_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.testmode_i), line:9:10, endln:9:15
      |vpiParent:
      \_Port: (testmode_i), line:9:30, endln:9:40
      |vpiFullName:work@rv_dm.testmode_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (ndmreset_o), line:10:30, endln:10:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:ndmreset_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.ndmreset_o), line:10:10, endln:10:15
      |vpiParent:
      \_Port: (ndmreset_o), line:10:30, endln:10:40
      |vpiFullName:work@rv_dm.ndmreset_o
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (dmactive_o), line:11:30, endln:11:40
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:dmactive_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.dmactive_o), line:11:10, endln:11:15
      |vpiParent:
      \_Port: (dmactive_o), line:11:30, endln:11:40
      |vpiFullName:work@rv_dm.dmactive_o
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (debug_req_o), line:12:30, endln:12:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:debug_req_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.debug_req_o), line:12:10, endln:12:15
      |vpiParent:
      \_Port: (debug_req_o), line:12:30, endln:12:41
      |vpiFullName:work@rv_dm.debug_req_o
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (unavailable_i), line:13:30, endln:13:43
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:unavailable_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.unavailable_i), line:13:10, endln:13:15
      |vpiParent:
      \_Port: (unavailable_i), line:13:30, endln:13:43
      |vpiFullName:work@rv_dm.unavailable_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (tl_d_i), line:17:30, endln:17:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tl_d_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_d_i.tlul_pkg::tl_h2d_t), line:17:10, endln:17:28
      |vpiParent:
      \_Port: (tl_d_i), line:17:30, endln:17:36
      |vpiName:tlul_pkg::tl_h2d_t
      |vpiFullName:work@rv_dm.tl_d_i.tlul_pkg::tl_h2d_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiPort:
  \_Port: (tl_d_o), line:18:30, endln:18:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tl_d_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_d_o.tlul_pkg::tl_d2h_t), line:18:10, endln:18:28
      |vpiParent:
      \_Port: (tl_d_o), line:18:30, endln:18:36
      |vpiName:tlul_pkg::tl_d2h_t
      |vpiFullName:work@rv_dm.tl_d_o.tlul_pkg::tl_d2h_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiPort:
  \_Port: (tl_h_o), line:21:30, endln:21:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tl_h_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_h_o.tlul_pkg::tl_h2d_t), line:21:10, endln:21:28
      |vpiParent:
      \_Port: (tl_h_o), line:21:30, endln:21:36
      |vpiName:tlul_pkg::tl_h2d_t
      |vpiFullName:work@rv_dm.tl_h_o.tlul_pkg::tl_h2d_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_h2d_t)
  |vpiPort:
  \_Port: (tl_h_i), line:22:30, endln:22:36
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:tl_h_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.tl_h_i.tlul_pkg::tl_d2h_t), line:22:10, endln:22:28
      |vpiParent:
      \_Port: (tl_h_i), line:22:30, endln:22:36
      |vpiName:tlul_pkg::tl_d2h_t
      |vpiFullName:work@rv_dm.tl_h_i.tlul_pkg::tl_d2h_t
      |vpiActual:
      \_UnsupportedTypespec: (tlul_pkg::tl_d2h_t)
  |vpiPort:
  \_Port: (jtag_req_i), line:24:31, endln:24:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_req_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.jtag_req_i.jtag_pkg::jtag_req_t), line:24:10, endln:24:30
      |vpiParent:
      \_Port: (jtag_req_i), line:24:31, endln:24:41
      |vpiName:jtag_pkg::jtag_req_t
      |vpiFullName:work@rv_dm.jtag_req_i.jtag_pkg::jtag_req_t
      |vpiActual:
      \_UnsupportedTypespec: (jtag_pkg::jtag_req_t)
  |vpiPort:
  \_Port: (jtag_rsp_o), line:25:31, endln:25:41
    |vpiParent:
    \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
    |vpiName:jtag_rsp_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rv_dm.jtag_rsp_o.jtag_pkg::jtag_rsp_t), line:25:10, endln:25:30
      |vpiParent:
      \_Port: (jtag_rsp_o), line:25:31, endln:25:41
      |vpiName:jtag_pkg::jtag_rsp_t
      |vpiFullName:work@rv_dm.jtag_rsp_o.jtag_pkg::jtag_rsp_t
      |vpiActual:
      \_UnsupportedTypespec: (jtag_pkg::jtag_rsp_t)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:56:1, endln:71:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:56:1, endln:71:10
    |vpiName:work@top
  |vpiDefName:work@top
|vpiTypedef:
\_ModuleTypespec: (dmidpi)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dmidpi
  |vpiModule:
  \_Module: work@dmidpi (work@dmidpi), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:36:1, endln:54:10
|vpiTypedef:
\_ModuleTypespec: (rv_dm)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:rv_dm
  |vpiModule:
  \_Module: work@rv_dm (work@rv_dm), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:1:1, endln:34:10
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BindStmt2/dut.sv, line:56:1, endln:71:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
