
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000ab18 vaddr 0x0800ab18 paddr 0x0800ab18 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000af80 memsz 0x0000af80 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800af80 align 2**15
         filesz 0x00000580 memsz 0x000005d8 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007b18  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800ab18  0800ab18  0000ab18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000460  0800ab20  0800ab20  0000ab20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800af80  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000058  20000580  0800b500  00010580  2**2
                  ALLOC
  5 .debug_info   00003633  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f6d  00000000  00000000  00013bb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000180  00000000  00000000  00014b20  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b66  00000000  00000000  00014ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000fd2  00000000  00000000  00015806  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  000167d8  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00016808  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000012b4  00000000  00000000  0001683c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000bc8  00000000  00000000  00017af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000000f8  00000000  00000000  000186b8  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800ab18 l    d  .ARM.exidx	00000000 .ARM.exidx
0800ab20 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
20000580 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 motor.c
00000000 l    df *ABS*	00000000 runtime.c
20000588 l       .bss	00000000 .LANCHOR0
20000588 l     O .bss	00000004 heap.4812
00000000 l    df *ABS*	00000000 stm32f10x_it.c
08003a0c l     F .text	00000038 Stack_Dump
2000058c l       .bss	00000000 .LANCHOR1
0800ab20 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800ab44 l       .rodata	00000000 .LANCHOR0
0800ab44 l     O .rodata	00000010 blanks.6752
0800ab54 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005980 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a0 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800ab68 l       .rodata	00000000 .LANCHOR0
0800ab68 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800ac90 l       .rodata	00000000 .LANCHOR0
0800ac90 l     O .rodata	00000010 blanks.6696
0800aca0 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
080092e0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _arm_truncdfsf2.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _arm_muldivsf3.o
00000000 l    df *ABS*	00000000 _arm_fixsfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
08003c64 g     F .text	00000006 EXTI2_IRQHandler
0800327c g     F .text	00000006 __set_PRIMASK
08007a20 g     F .text	00000034 _mprec_log10
08007a9c g     F .text	0000005e __any_on
0800ac40 g     O .rodata	00000028 __mprec_tinytens
08009dc4 g     F .text	00000012 .hidden __aeabi_dcmple
080091ec g     F .text	0000001a cleanup_glue
0800a494 g     F .text	00000030 .hidden __gnu_uldivmod_helper
080032e8 g     F .text	00000026 Key_Poll_Init
08009d00 g     F .text	0000007a .hidden __cmpdf2
08003bf4 g     F .text	00000010 DebugMon_Handler
08009d00 g     F .text	0000007a .hidden __eqdf2
080039a8 g     F .text	0000001e Motor_Stop
0800a4c4 g     F .text	00000352 .hidden __divdi3
08009870 g     F .text	0000005a .hidden __floatdidf
080044ac g     F .text	0000001a vsprintf
08003d28 g     F .text	00000006 TIM1_CC_IRQHandler
08003a88 g     F .text	0000012a HardFault_Handler
08006a58 g     F .text	00000052 _setlocale_r
080071c0 g     F .text	00000002 __malloc_unlock
08003284 g     F .text	00000006 __get_FAULTMASK
0800a2b4 g     F .text	00000136 .hidden __divsf3
08003c14 g     F .text	0000000e SysTick_Handler
080032a4 g     F .text	00000004 __REV
08003c2c g     F .text	00000006 PVD_IRQHandler
08008c90 g     F .text	000000ce memmove
08003c04 g     F .text	00000010 PendSV_Handler
08003a78 g     F .text	00000010 NMI_Handler
080071c4 g     F .text	0000006c _Balloc
0800a3ec g     F .text	0000004c .hidden __fixsfsi
08003c6c g     F .text	00000006 EXTI3_IRQHandler
08004184 g     F .text	00000084 TIM2_Motor_Out_Freq_Generation
08009cf0 g     F .text	0000008a .hidden __gtdf2
080032e0 g     F .text	00000006 __STREXW
080032c8 g     F .text	00000006 __LDREXW
200005d4 g     O .bss	00000004 errno
08009d8c g     F .text	00000010 .hidden __aeabi_cdcmple
08009f3c g     F .text	00000160 .hidden __aeabi_fadd
08003e0c g     F .text	0000000c SysTick_Get_Load_Time
08009f38 g     F .text	00000164 .hidden __subsf3
08003608 g     F .text	00000188 Main
08003e70 g     F .text	0000003e TIM2_Stopwatch_Start
08007114 g     F .text	000000a6 memcpy
08009d7c g     F .text	00000020 .hidden __aeabi_cdrcmple
08003470 g     F .text	0000001c LED_Display
08004208 g     F .text	0000008e TIM2_Motor_Run
080044c8 g     F .text	000014b4 _svfprintf_r
08009800 g     F .text	00000022 .hidden __floatsidf
08009cf8 g     F .text	00000082 .hidden __ltdf2
08003cbc g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
08003c54 g     F .text	00000006 EXTI0_IRQHandler
080034a0 g     F .text	00000012 LED_All_Off
08003d58 g     F .text	00000006 I2C2_EV_IRQHandler
08003880 g     F .text	00000128 PWM_Motor_Run
2000058c g     O .bss	00000004 SysTick_Flag
0800a438 g     F .text	00000000 .hidden __aeabi_uldivmod
08007afc g     F .text	00000050 __fpclassifyd
080079c0 g     F .text	0000005e __ratio
080032b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
08006af4 g     F .text	00000010 malloc
080092e0 g     F .text	0000025c .hidden __udivsi3
0800a0a4 g     F .text	0000001c .hidden __aeabi_i2f
0800ab78 g     O .rodata	000000c8 __mprec_tens
08003bd4 g     F .text	00000010 UsageFault_Handler
0800328c g     F .text	00000006 __set_FAULTMASK
08006aac g     F .text	0000000a __locale_charset
08009e50 g     F .text	00000040 .hidden __fixunsdfsi
08003cb4 g     F .text	00000006 ADC1_2_IRQHandler
200005a0 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
080097e0 g     F .text	0000001e .hidden __aeabi_ui2d
08006ad0 g     F .text	00000008 _localeconv_r
08007420 g     F .text	00000012 __i2b
08003d68 g     F .text	00000006 SPI1_IRQHandler
08003cd4 g     F .text	00000006 CAN_SCE_IRQHandler
0800955c g     F .text	00000000 .hidden __aeabi_drsub
08007b4c g     F .text	00000026 _sbrk_r
08003c34 g     F .text	00000006 TAMPER_IRQHandler
08003440 g     F .text	0000002e LED_Init
08004120 g     F .text	00000022 TIM3_Out_Stop
08009db0 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000058 Clock_Init
200005cc g     O .bss	00000004 __malloc_max_sbrked_mem
08009824 g     F .text	0000003a .hidden __extendsfdf2
08009b20 g     F .text	000001d0 .hidden __aeabi_ddiv
08009568 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
080043e8 g     F .text	00000060 Uart1_Printf
08007858 g     F .text	000000ac __b2d
080098cc g     F .text	00000254 .hidden __aeabi_dmul
08003294 g     F .text	00000006 __get_CONTROL
0800ab40 g     O .rodata	00000004 _global_impure_ptr
08008e00 g     F .text	000003ea _realloc_r
0800a818 g     F .text	00000300 .hidden __udivdi3
08003c94 g     F .text	00000006 DMA1_Channel4_IRQHandler
0800ac68 g     O .rodata	00000028 __mprec_bigtens
080072f4 g     F .text	00000098 __s2b
080097e0 g     F .text	0000001e .hidden __floatunsidf
080039c8 g     F .text	00000044 _sbrk
080076e4 g     F .text	00000042 __mcmp
08004448 g     F .text	00000016 Uart1_Get_Pressed
08003570 g     F .text	00000098 key_process
08009e90 g     F .text	0000009e .hidden __aeabi_d2f
08003d88 g     F .text	00000006 USART3_IRQHandler
08009f38 g     F .text	00000164 .hidden __aeabi_fsub
08003c3c g     F .text	00000006 RTC_IRQHandler
08003244 g     F .text	00000008 __get_PSP
0800339c g     F .text	000000a4 Key_ISR_Enable
0800324c g     F .text	00000006 __set_PSP
08003cac g     F .text	00000006 DMA1_Channel7_IRQHandler
08009208 g     F .text	000000d6 _reclaim_reent
0800738c g     F .text	0000003c __hi0bits
08009e00 g     F .text	0000004e .hidden __fixdfsi
08004064 g     F .text	00000018 TIM4_Change_Value
0800a0d0 g     F .text	0000007c .hidden __floatdisf
08003eb0 g     F .text	00000026 TIM2_Stopwatch_Stop
08003d40 g     F .text	00000006 TIM4_IRQHandler
08009568 g     F .text	00000276 .hidden __aeabi_dadd
08009cf8 g     F .text	00000082 .hidden __ledf2
08003ccc g     F .text	00000006 CAN_RX1_IRQHandler
08007574 g     F .text	000000b8 __pow5mult
08009860 g     F .text	0000006a .hidden __aeabi_ul2d
2000059c g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003d48 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032b8 g     F .text	00000008 __LDREXB
08004298 g     F .text	00000012 TIM2_Motor_Stop
08009dec g     F .text	00000012 .hidden __aeabi_dcmpgt
08003ca4 g     F .text	00000006 DMA1_Channel6_IRQHandler
08007084 g     F .text	00000090 memchr
08008af8 g     F .text	00000198 _free_r
08003d38 g     F .text	00000006 TIM3_IRQHandler
08003c4c g     F .text	00000006 RCC_IRQHandler
08006ab8 g     F .text	0000000c __locale_mb_cur_max
08009dd8 g     F .text	00000012 .hidden __aeabi_dcmpge
08003d20 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003c7c g     F .text	00000006 DMA1_Channel1_IRQHandler
08003274 g     F .text	00000006 __get_PRIMASK
20000598 g     O .bss	00000004 __mlocale_changed
08009564 g     F .text	0000027a .hidden __aeabi_dsub
08004020 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009860 g     F .text	0000006a .hidden __floatundidf
0800762c g     F .text	000000b6 __lshift
0800a0a4 g     F .text	0000001c .hidden __floatsisf
08007e10 g     F .text	00000104 __ssprint_r
08003d90 g     F .text	00000006 EXTI15_10_IRQHandler
0800af80 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003da8 g     F .text	00000048 SysTick_Run
080032ac g     F .text	00000004 __REVSH
08007434 g     F .text	00000140 __multiply
0800a3ec g     F .text	0000004c .hidden __aeabi_f2iz
200005a4 g     O .bss	00000028 __malloc_current_mallinfo
08007904 g     F .text	000000ba __d2b
08003820 g     F .text	00000060 BWD_Init
0800333c g     F .text	0000002e Key_Wait_Key_Released
0800a2b4 g     F .text	00000136 .hidden __aeabi_fdiv
08009800 g     F .text	00000022 .hidden __aeabi_i2d
08003000 g       .text	00000000 __RO_BASE__
0800a0c0 g     F .text	0000008c .hidden __floatundisf
08009558  w    F .text	00000002 .hidden __aeabi_ldiv0
08003cdc g     F .text	00000032 EXTI9_5_IRQHandler
08009b20 g     F .text	000001d0 .hidden __divdf3
08007a54 g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
0800a09c g     F .text	00000024 .hidden __aeabi_ui2f
080098cc g     F .text	00000254 .hidden __muldf3
080071bc g     F .text	00000002 __malloc_lock
080089f0 g     F .text	00000062 _calloc_r
08003ed8 g     F .text	000000e4 TIM2_Delay
08003d70 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
08003cc4 g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008d60 g     F .text	0000009e memset
08003bb4 g     F .text	00000010 MemManage_Handler
200005d0 g     O .bss	00000004 __malloc_max_total_mem
0800a0d0 g     F .text	0000007c .hidden __aeabi_l2f
200005d4 g       .bss	00000000 __ZI_LIMIT__
080092e0 g     F .text	00000000 .hidden __aeabi_uidiv
08003be4 g     F .text	00000010 SVC_Handler
08003e28 g     F .text	00000048 SysTick_OS_Tick
08009e90 g     F .text	0000009e .hidden __truncdfsf2
0800329c g     F .text	00000006 __set_CONTROL
08005acc g     F .text	00000f8a _dtoa_r
08006b14 g     F .text	0000056e _malloc_r
08009870 g     F .text	0000005a .hidden __aeabi_l2d
080043a4 g     F .text	00000042 Uart1_Send_String
08004368 g     F .text	0000003a Uart1_Send_Byte
08003310 g     F .text	0000002a Key_Get_Pressed
0800407c g     F .text	0000004c TIM3_Out_Init
0800348c g     F .text	00000012 LED_All_On
08003c9c g     F .text	00000006 DMA1_Channel5_IRQHandler
0800a0c0 g     F .text	0000008c .hidden __aeabi_ul2f
08003c74 g     F .text	00000006 EXTI4_IRQHandler
08008a54 g     F .text	000000a2 _malloc_trim_r
0800a14c g     F .text	00000168 .hidden __mulsf3
20000584 g     O .bss	00000004 dir
08007b74 g     F .text	00000000 strcmp
08003790 g     F .text	00000032 Control_Init
08003254 g     F .text	00000008 __get_MSP
0800af80 g       .rodata	00000000 __RO_LIMIT__
08009d00 g     F .text	0000007a .hidden __nedf2
20000590 g     O .bss	00000004 Key_Value
20000594 g     O .bss	00000004 _PathLocale
08004478 g     F .text	00000032 _vsprintf_r
08003c8c g     F .text	00000006 DMA1_Channel3_IRQHandler
08006ad8 g     F .text	00000012 setlocale
08009f30 g     F .text	0000016c .hidden __aeabi_frsub
080032a8 g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
08003d18 g     F .text	00000006 TIM1_UP_IRQHandler
080034b8 g     F .text	000000b8 cmd_process
0800a14c g     F .text	00000168 .hidden __aeabi_fmul
08006acc g     F .text	00000004 __locale_cjk_lang
08007f14 g     F .text	00000adc _svfiprintf_r
00000058 g       *ABS*	00000000 __ZI_SIZE__
08003c24 g     F .text	00000006 WWDG_IRQHandler
20000580 g     O .bss	00000004 speed
0800325c g     F .text	00000006 __set_MSP
08007814 g     F .text	00000042 __ulp
08003e18 g     F .text	0000000e SysTick_Stop
08003d30 g     F .text	00000006 TIM2_IRQHandler
08009e50 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
08006aec g     F .text	00000008 localeconv
08003d10 g     F .text	00000006 TIM1_BRK_IRQHandler
0800953c g     F .text	0000001a .hidden __aeabi_uidivmod
08003c5c g     F .text	00000006 EXTI1_IRQHandler
0800326c g     F .text	00000006 __set_BASEPRI
08009d9c g     F .text	00000012 .hidden __aeabi_dcmpeq
08004040 g     F .text	00000022 TIM4_Stop
0800336c g     F .text	0000002e Key_Wait_Key_Pressed
080037c4 g     F .text	0000005c FWD_Init
080042b0 g     F .text	000000b8 Uart1_Init
08003d98 g     F .text	00000006 RTCAlarm_IRQHandler
08003d80 g     F .text	00000006 USART2_IRQHandler
2000057c g     O .data	00000004 __malloc_trim_threshold
08006ac4 g     F .text	00000008 __locale_msgcharset
080032d8 g     F .text	00000008 __STREXH
0800a09c g     F .text	00000024 .hidden __floatunsisf
08007728 g     F .text	000000ea __mdiff
08009e00 g     F .text	0000004e .hidden __aeabi_d2iz
080032c0 g     F .text	00000008 __LDREXH
08003d60 g     F .text	00000006 I2C2_ER_IRQHandler
08003c84 g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
08009558  w    F .text	00000002 .hidden __aeabi_idiv0
08003c44 g     F .text	00000006 FLASH_IRQHandler
08004144 g     F .text	0000003e TIM2_Motor_Out_Init
08003bc4 g     F .text	00000010 BusFault_Handler
08003d78 g     F .text	00000006 USART1_IRQHandler
08003e00 g     F .text	0000000c SysTick_Get_Time
08007db0 g     F .text	0000005e strlen
08003264 g     F .text	00000006 __get_BASEPRI
08009d8c g     F .text	00000010 .hidden __aeabi_cdcmpeq
08009cf0 g     F .text	0000008a .hidden __gedf2
08004460 g     F .text	00000018 Uart1_Get_Char
08003fbc g     F .text	00000062 TIM4_Repeat
0800a464 g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003d50 g     F .text	00000006 I2C1_ER_IRQHandler
080040c8 g     F .text	00000058 TIM3_Out_Freq_Generation
08009824 g     F .text	0000003a .hidden __aeabi_f2d
080032d0 g     F .text	00000008 __STREXB
08009564 g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
080073c8 g     F .text	00000056 __lo0bits
08003a44 g     F .text	00000032 Invalid_ISR
08009f3c g     F .text	00000160 .hidden __addsf3
08003df0 g     F .text	00000010 SysTick_Check_Timeout
08003da0 g     F .text	00000006 USBWakeUp_IRQHandler
08006b04 g     F .text	00000010 free
08007268 g     F .text	0000008c __multadd
08007230 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__RO_BASE__>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	08003c15 	stmdaeq	r0, {r0, r2, r4, sl, fp, ip, sp}
 8003040:	08003c25 	stmdaeq	r0, {r0, r2, r5, sl, fp, ip, sp}
 8003044:	08003c2d 	stmdaeq	r0, {r0, r2, r3, r5, sl, fp, ip, sp}
 8003048:	08003c35 	stmdaeq	r0, {r0, r2, r4, r5, sl, fp, ip, sp}
 800304c:	08003c3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, sl, fp, ip, sp}
 8003050:	08003c45 	stmdaeq	r0, {r0, r2, r6, sl, fp, ip, sp}
 8003054:	08003c4d 	stmdaeq	r0, {r0, r2, r3, r6, sl, fp, ip, sp}
 8003058:	08003c55 	stmdaeq	r0, {r0, r2, r4, r6, sl, fp, ip, sp}
 800305c:	08003c5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp}
 8003060:	08003c65 	stmdaeq	r0, {r0, r2, r5, r6, sl, fp, ip, sp}
 8003064:	08003c6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, sl, fp, ip, sp}
 8003068:	08003c75 	stmdaeq	r0, {r0, r2, r4, r5, r6, sl, fp, ip, sp}
 800306c:	08003c7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp}
 8003070:	08003c85 	stmdaeq	r0, {r0, r2, r7, sl, fp, ip, sp}
 8003074:	08003c8d 	stmdaeq	r0, {r0, r2, r3, r7, sl, fp, ip, sp}
 8003078:	08003c95 	stmdaeq	r0, {r0, r2, r4, r7, sl, fp, ip, sp}
 800307c:	08003c9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp}
 8003080:	08003ca5 	stmdaeq	r0, {r0, r2, r5, r7, sl, fp, ip, sp}
 8003084:	08003cad 	stmdaeq	r0, {r0, r2, r3, r5, r7, sl, fp, ip, sp}
 8003088:	08003cb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, sl, fp, ip, sp}
	...
 800309c:	08003cdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp}
 80030a0:	08003d11 	stmdaeq	r0, {r0, r4, r8, sl, fp, ip, sp}
 80030a4:	08003d19 	stmdaeq	r0, {r0, r3, r4, r8, sl, fp, ip, sp}
 80030a8:	08003d21 	stmdaeq	r0, {r0, r5, r8, sl, fp, ip, sp}
 80030ac:	08003d29 	stmdaeq	r0, {r0, r3, r5, r8, sl, fp, ip, sp}
 80030b0:	08003d31 	stmdaeq	r0, {r0, r4, r5, r8, sl, fp, ip, sp}
 80030b4:	08003d39 	stmdaeq	r0, {r0, r3, r4, r5, r8, sl, fp, ip, sp}
 80030b8:	08003d41 	stmdaeq	r0, {r0, r6, r8, sl, fp, ip, sp}
 80030bc:	08003d49 	stmdaeq	r0, {r0, r3, r6, r8, sl, fp, ip, sp}
 80030c0:	08003d51 	stmdaeq	r0, {r0, r4, r6, r8, sl, fp, ip, sp}
 80030c4:	08003d59 	stmdaeq	r0, {r0, r3, r4, r6, r8, sl, fp, ip, sp}
 80030c8:	08003d61 	stmdaeq	r0, {r0, r5, r6, r8, sl, fp, ip, sp}
 80030cc:	08003d69 	stmdaeq	r0, {r0, r3, r5, r6, r8, sl, fp, ip, sp}
 80030d0:	08003d71 	stmdaeq	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp}
 80030d4:	08003d79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp}
 80030d8:	08003d81 	stmdaeq	r0, {r0, r7, r8, sl, fp, ip, sp}
 80030dc:	08003d89 	stmdaeq	r0, {r0, r3, r7, r8, sl, fp, ip, sp}
 80030e0:	08003d91 	stmdaeq	r0, {r0, r4, r7, r8, sl, fp, ip, sp}
 80030e4:	08003d99 	stmdaeq	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp}
 80030e8:	08003da1 	stmdaeq	r0, {r0, r5, r7, r8, sl, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 fa72 	bl	8003608 <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f001 f951 	bl	80043e8 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f001 f945 	bl	80043e8 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RO_LIMIT__+0x814e88>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RO_LIMIT__+0x16062b4>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fc5f 	bl	8003a88 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800af80 	stmdaeq	r0, {r7, r8, r9, sl, fp, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000580 	andcs	r0, r0, r0, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005d4 	ldrdcs	r0, [r0], -r4
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80031f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80031fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80031fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003202:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003206:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003208:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800320a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800320c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800320e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003212:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003214:	680a      	ldr	r2, [r1, #0]
 8003216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003220:	d5f8      	bpl.n	8003214 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003226:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	f021 0103 	bic.w	r1, r1, #3
 8003230:	f041 0102 	orr.w	r1, r1, #2
 8003234:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	f022 0203 	bic.w	r2, r2, #3
 800323c:	f042 0202 	orr.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	4770      	bx	lr

08003244 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003244:	f3ef 8009 	mrs	r0, PSP
 8003248:	4600      	mov	r0, r0
 800324a:	4770      	bx	lr

0800324c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800324c:	f380 8809 	msr	PSP, r0
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003254:	f3ef 8008 	mrs	r0, MSP
 8003258:	4600      	mov	r0, r0
 800325a:	4770      	bx	lr

0800325c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800325c:	f380 8808 	msr	MSP, r0
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop

08003264 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003264:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800326c:	f380 8811 	msr	BASEPRI, r0
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003274:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800327c:	f380 8810 	msr	PRIMASK, r0
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003284:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800328c:	f380 8813 	msr	FAULTMASK, r0
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003294:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800329c:	f380 8814 	msr	CONTROL, r0
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	ba00      	rev	r0, r0
  return(result);
}
 80032a6:	4770      	bx	lr

080032a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	ba40      	rev16	r0, r0
  return(result);
}
 80032aa:	4770      	bx	lr

080032ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	bac0      	revsh	r0, r0
  return(result);
}
 80032ae:	4770      	bx	lr

080032b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032bc:	b2c0      	uxtb	r0, r0
 80032be:	4770      	bx	lr

080032c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4770      	bx	lr

080032c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032d4:	4618      	mov	r0, r3
   return(result);
}
 80032d6:	4770      	bx	lr

080032d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032dc:	4618      	mov	r0, r3
   return(result);
}
 80032de:	4770      	bx	lr

080032e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032f0:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032f6:	f041 0108 	orr.w	r1, r1, #8
 80032fa:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003306:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003310:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003314:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003318:	6888      	ldr	r0, [r1, #8]
 800331a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800331e:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 8003322:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003326:	688a      	ldr	r2, [r1, #8]
 8003328:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 800332c:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003330:	4290      	cmp	r0, r2
 8003332:	d1f1      	bne.n	8003318 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003334:	3b01      	subs	r3, #1
 8003336:	d1f6      	bne.n	8003326 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop

0800333c <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800333c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003340:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003344:	6881      	ldr	r1, [r0, #8]
 8003346:	f644 6320 	movw	r3, #20000	; 0x4e20
 800334a:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 800334e:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8003352:	6882      	ldr	r2, [r0, #8]
 8003354:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003358:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800335c:	4291      	cmp	r1, r2
 800335e:	d1f1      	bne.n	8003344 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003360:	3b01      	subs	r3, #1
 8003362:	d1f6      	bne.n	8003352 <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003364:	2900      	cmp	r1, #0
 8003366:	d1ed      	bne.n	8003344 <Key_Wait_Key_Released+0x8>
}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800336c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003370:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003374:	6888      	ldr	r0, [r1, #8]
 8003376:	f644 6320 	movw	r3, #20000	; 0x4e20
 800337a:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800337e:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003382:	688a      	ldr	r2, [r1, #8]
 8003384:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003388:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800338c:	4290      	cmp	r0, r2
 800338e:	d1f1      	bne.n	8003374 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003390:	3b01      	subs	r3, #1
 8003392:	d1f6      	bne.n	8003382 <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003394:	2800      	cmp	r0, #0
 8003396:	d0ed      	beq.n	8003374 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 800339c:	b410      	push	{r4}
	if(en)
 800339e:	b9b0      	cbnz	r0, 80033ce <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80033a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80033a4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80033a8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 80033ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 80033b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	f022 0208 	bic.w	r2, r2, #8
 80033be:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	f022 0201 	bic.w	r2, r2, #1
 80033c6:	619a      	str	r2, [r3, #24]
	}
}
 80033c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033cc:	4770      	bx	lr
void Key_ISR_Enable(int en)
{
	if(en)
	{
		// AFIO, Port-B Clock Enable
		Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO EN
 80033ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033d6:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR, 3); // PB EN

		// PB[7:6]을 입력으로 선언(input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);
 80033d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Key_ISR_Enable(int en)
{
	if(en)
	{
		// AFIO, Port-B Clock Enable
		Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO EN
 80033dc:	f042 0201 	orr.w	r2, r2, #1
 80033e0:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR, 3); // PB EN
 80033e2:	699a      	ldr	r2, [r3, #24]

		// PB[7:6]을 입력으로 선언(input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);
 80033e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
{
	if(en)
	{
		// AFIO, Port-B Clock Enable
		Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO EN
		Macro_Set_Bit(RCC->APB2ENR, 3); // PB EN
 80033e8:	f042 0208 	orr.w	r2, r2, #8
 80033ec:	619a      	str	r2, [r3, #24]

		// PB[7:6]을 입력으로 선언(input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);
 80033ee:	680b      	ldr	r3, [r1, #0]

		// PB[7:6]을 EXTI 소스로 설정하고 Falling edge 선택
		// EXTI6, EXTI7
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8);
 80033f0:	2200      	movs	r2, #0
		// AFIO, Port-B Clock Enable
		Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO EN
		Macro_Set_Bit(RCC->APB2ENR, 3); // PB EN

		// PB[7:6]을 입력으로 선언(input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);
 80033f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80033f6:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80033fa:	600b      	str	r3, [r1, #0]

		// PB[7:6]을 EXTI 소스로 설정하고 Falling edge 선택
		// EXTI6, EXTI7
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8);
 80033fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003400:	68d1      	ldr	r1, [r2, #12]
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 8003402:	f44f 6380 	mov.w	r3, #1024	; 0x400
		// PB[7:6]을 입력으로 선언(input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);

		// PB[7:6]을 EXTI 소스로 설정하고 Falling edge 선택
		// EXTI6, EXTI7
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8);
 8003406:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800340a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 800340e:	60d1      	str	r1, [r2, #12]
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 8003410:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003414:	6899      	ldr	r1, [r3, #8]
		Macro_Set_Area(EXTI->FTSR, 0x3, 6);

		// EXTI[7:6] -> Pending Clear & 인터럽트 허용
		EXTI->PR = (0x3 << 6);
 8003416:	20c0      	movs	r0, #192	; 0xc0
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 6*4);

		// PB[7:6]을 EXTI 소스로 설정하고 Falling edge 선택
		// EXTI6, EXTI7
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8);
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 8003418:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800341c:	6099      	str	r1, [r3, #8]
		Macro_Set_Area(EXTI->FTSR, 0x3, 6);
 800341e:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003420:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003424:	4304      	orrs	r4, r0
 8003426:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800342a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 800342e:	60dc      	str	r4, [r3, #12]

		// EXTI[7:6] -> Pending Clear & 인터럽트 허용
		EXTI->PR = (0x3 << 6);
 8003430:	6158      	str	r0, [r3, #20]
		EXTI->IMR = (0x3 << 6);
 8003432:	6018      	str	r0, [r3, #0]
 8003434:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003438:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 800343a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003440:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003444:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003448:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 800344a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800344e:	f041 0108 	orr.w	r1, r1, #8
 8003452:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003454:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800345e:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003462:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop

08003470 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003470:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003474:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	43c0      	mvns	r0, r0
 800347c:	f000 0003 	and.w	r0, r0, #3
 8003480:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003484:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	4770      	bx	lr

0800348c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 800348c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003490:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800349a:	60da      	str	r2, [r3, #12]
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop

080034a0 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 80034a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80034a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	0000      	movs	r0, r0
	...

080034b8 <cmd_process>:
extern volatile int Key_Value;

#define SPEED_BASE (0.5)

void cmd_process(char x)
{
 80034b8:	b530      	push	{r4, r5, lr}
	volatile int i;

	int c = x - '0';
	if ((c >= 1) && (c <= 9)) speed = c;
 80034ba:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
 80034be:	2a08      	cmp	r2, #8
extern volatile int Key_Value;

#define SPEED_BASE (0.5)

void cmd_process(char x)
{
 80034c0:	b083      	sub	sp, #12
	volatile int i;

	int c = x - '0';
 80034c2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
	if ((c >= 1) && (c <= 9)) speed = c;
 80034c6:	d830      	bhi.n	800352a <cmd_process+0x72>
 80034c8:	f240 5480 	movw	r4, #1408	; 0x580
 80034cc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80034d0:	6865      	ldr	r5, [r4, #4]
 80034d2:	6023      	str	r3, [r4, #0]
 80034d4:	4618      	mov	r0, r3
			default:
				return;
		}
	}
	
	for (i = 0; i < 10000; i++);
 80034d6:	2200      	movs	r2, #0
 80034d8:	9201      	str	r2, [sp, #4]
 80034da:	9901      	ldr	r1, [sp, #4]
 80034dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80034e0:	4291      	cmp	r1, r2
 80034e2:	dc05      	bgt.n	80034f0 <cmd_process+0x38>
 80034e4:	9b01      	ldr	r3, [sp, #4]
 80034e6:	3301      	adds	r3, #1
 80034e8:	9301      	str	r3, [sp, #4]
 80034ea:	9b01      	ldr	r3, [sp, #4]
 80034ec:	4293      	cmp	r3, r2
 80034ee:	ddf9      	ble.n	80034e4 <cmd_process+0x2c>
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
 80034f0:	f006 f986 	bl	8009800 <__aeabi_i2d>
 80034f4:	a31c      	add	r3, pc, #112	; (adr r3, 8003568 <cmd_process+0xb0>)
 80034f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fa:	f006 f9e7 	bl	80098cc <__aeabi_dmul>
 80034fe:	2300      	movs	r3, #0
 8003500:	2200      	movs	r2, #0
 8003502:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003506:	f006 f82f 	bl	8009568 <__adddf3>
 800350a:	f006 fcc1 	bl	8009e90 <__aeabi_d2f>
 800350e:	4601      	mov	r1, r0
 8003510:	4628      	mov	r0, r5
 8003512:	f000 fe79 	bl	8004208 <TIM2_Motor_Run>
	Uart1_Printf("%d, %d\n", dir, speed);
 8003516:	f64a 40b0 	movw	r0, #44208	; 0xacb0
 800351a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800351e:	6861      	ldr	r1, [r4, #4]
 8003520:	6822      	ldr	r2, [r4, #0]
 8003522:	f000 ff61 	bl	80043e8 <Uart1_Printf>
}
 8003526:	b003      	add	sp, #12
 8003528:	bd30      	pop	{r4, r5, pc}

	int c = x - '0';
	if ((c >= 1) && (c <= 9)) speed = c;
	else
	{
		switch (x)
 800352a:	2852      	cmp	r0, #82	; 0x52
 800352c:	d00b      	beq.n	8003546 <cmd_process+0x8e>
 800352e:	2853      	cmp	r0, #83	; 0x53
 8003530:	d012      	beq.n	8003558 <cmd_process+0xa0>
 8003532:	2846      	cmp	r0, #70	; 0x46
 8003534:	d1f7      	bne.n	8003526 <cmd_process+0x6e>
		{
			case 'F':
				dir = 1;
 8003536:	f240 5480 	movw	r4, #1408	; 0x580
 800353a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800353e:	2501      	movs	r5, #1
 8003540:	6065      	str	r5, [r4, #4]
 8003542:	6820      	ldr	r0, [r4, #0]
				break;
 8003544:	e7c7      	b.n	80034d6 <cmd_process+0x1e>
			case 'R':
				dir = -1;
 8003546:	f240 5480 	movw	r4, #1408	; 0x580
 800354a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800354e:	f04f 35ff 	mov.w	r5, #4294967295
 8003552:	6065      	str	r5, [r4, #4]
 8003554:	6820      	ldr	r0, [r4, #0]
				break;
 8003556:	e7be      	b.n	80034d6 <cmd_process+0x1e>
			case 'S':
				dir = 0;
 8003558:	f240 5480 	movw	r4, #1408	; 0x580
 800355c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003560:	2500      	movs	r5, #0
 8003562:	6820      	ldr	r0, [r4, #0]
 8003564:	6065      	str	r5, [r4, #4]
				break;
 8003566:	e7b6      	b.n	80034d6 <cmd_process+0x1e>
 8003568:	9999999a 	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
 800356c:	3fa99999 	svccc	0x00a99999

08003570 <key_process>:
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
	Uart1_Printf("%d, %d\n", dir, speed);
}

void key_process(int key)
{
 8003570:	b530      	push	{r4, r5, lr}
 8003572:	b083      	sub	sp, #12
	volatile int i;
	
	if (key)
 8003574:	b118      	cbz	r0, 800357e <key_process+0xe>
	{
		if (key == 1) dir *= -1;
 8003576:	2801      	cmp	r0, #1
 8003578:	d038      	beq.n	80035ec <key_process+0x7c>
		if (key == 2) dir = 0;
 800357a:	2802      	cmp	r0, #2
 800357c:	d02f      	beq.n	80035de <key_process+0x6e>
 800357e:	f240 5480 	movw	r4, #1408	; 0x580
 8003582:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003586:	6865      	ldr	r5, [r4, #4]
	}

	for (i = 0; i < 10000; i++);
 8003588:	2300      	movs	r3, #0
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	9b01      	ldr	r3, [sp, #4]
 800358e:	f242 720f 	movw	r2, #9999	; 0x270f
 8003592:	4293      	cmp	r3, r2
 8003594:	dc05      	bgt.n	80035a2 <key_process+0x32>
 8003596:	9b01      	ldr	r3, [sp, #4]
 8003598:	3301      	adds	r3, #1
 800359a:	9301      	str	r3, [sp, #4]
 800359c:	9b01      	ldr	r3, [sp, #4]
 800359e:	4293      	cmp	r3, r2
 80035a0:	ddf9      	ble.n	8003596 <key_process+0x26>
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
 80035a2:	6820      	ldr	r0, [r4, #0]
 80035a4:	f006 f92c 	bl	8009800 <__aeabi_i2d>
 80035a8:	a315      	add	r3, pc, #84	; (adr r3, 8003600 <key_process+0x90>)
 80035aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ae:	f006 f98d 	bl	80098cc <__aeabi_dmul>
 80035b2:	2300      	movs	r3, #0
 80035b4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80035b8:	2200      	movs	r2, #0
 80035ba:	f005 ffd5 	bl	8009568 <__adddf3>
 80035be:	f006 fc67 	bl	8009e90 <__aeabi_d2f>
 80035c2:	4601      	mov	r1, r0
 80035c4:	4628      	mov	r0, r5
 80035c6:	f000 fe1f 	bl	8004208 <TIM2_Motor_Run>
	Uart1_Printf("%d, %d\n", dir, speed);
 80035ca:	f64a 40b0 	movw	r0, #44208	; 0xacb0
 80035ce:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035d2:	6861      	ldr	r1, [r4, #4]
 80035d4:	6822      	ldr	r2, [r4, #0]
 80035d6:	f000 ff07 	bl	80043e8 <Uart1_Printf>
}
 80035da:	b003      	add	sp, #12
 80035dc:	bd30      	pop	{r4, r5, pc}
	volatile int i;
	
	if (key)
	{
		if (key == 1) dir *= -1;
		if (key == 2) dir = 0;
 80035de:	f240 5480 	movw	r4, #1408	; 0x580
 80035e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80035e6:	2500      	movs	r5, #0
 80035e8:	6065      	str	r5, [r4, #4]
 80035ea:	e7cd      	b.n	8003588 <key_process+0x18>
{
	volatile int i;
	
	if (key)
	{
		if (key == 1) dir *= -1;
 80035ec:	f240 5480 	movw	r4, #1408	; 0x580
 80035f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80035f4:	6865      	ldr	r5, [r4, #4]
 80035f6:	426d      	negs	r5, r5
 80035f8:	6065      	str	r5, [r4, #4]
 80035fa:	e7c5      	b.n	8003588 <key_process+0x18>
 80035fc:	f3af 8000 	nop.w
 8003600:	9999999a 	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
 8003604:	3fa99999 	svccc	0x00a99999

08003608 <Main>:
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
	Uart1_Printf("%d, %d\n", dir, speed);
}

void Main(void)
{
 8003608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800360a:	b083      	sub	sp, #12
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 800360c:	f7ff fdee 	bl	80031ec <Clock_Init>
	LED_Init();
 8003610:	f7ff ff16 	bl	8003440 <LED_Init>
	Uart_Init(115200);
 8003614:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003618:	f000 fe4a 	bl	80042b0 <Uart1_Init>
	Key_Poll_Init();
 800361c:	f7ff fe64 	bl	80032e8 <Key_Poll_Init>
	Control_Init();
 8003620:	f000 f8b6 	bl	8003790 <Control_Init>

	SCB->VTOR = 0x08003000;
 8003624:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003628:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800362c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003630:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 0;
 8003634:	2700      	movs	r7, #0
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();
	Control_Init();

	SCB->VTOR = 0x08003000;
 8003636:	609a      	str	r2, [r3, #8]
	SCB->SHCSR = 0;
 8003638:	625f      	str	r7, [r3, #36]	; 0x24
}

void Main(void)
{
	Sys_Init();
	TIM2_Motor_Out_Init();
 800363a:	f000 fd83 	bl	8004144 <TIM2_Motor_Out_Init>
	TIM2_Motor_Out_Freq_Generation(5000, 0.5);
 800363e:	f241 3088 	movw	r0, #5000	; 0x1388
 8003642:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003646:	f000 fd9d 	bl	8004184 <TIM2_Motor_Out_Freq_Generation>
 800364a:	f240 5580 	movw	r5, #1408	; 0x580
	Key_ISR_Enable(1);
 800364e:	2001      	movs	r0, #1
 8003650:	f240 5690 	movw	r6, #1424	; 0x590
 8003654:	f7ff fea2 	bl	800339c <Key_ISR_Enable>
 8003658:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800365c:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8003660:	e006      	b.n	8003670 <Main+0x68>
		{
			Uart1_Printf("%c\n", x);
			cmd_process(x);
		}

		if (Key_Value)
 8003662:	6832      	ldr	r2, [r6, #0]
 8003664:	f240 5390 	movw	r3, #1424	; 0x590
 8003668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800366c:	2a00      	cmp	r2, #0
 800366e:	d14e      	bne.n	800370e <Main+0x106>

	char x;

	for (;;)
	{
		x = Uart1_Get_Pressed();
 8003670:	f000 feea 	bl	8004448 <Uart1_Get_Pressed>

		if (x != 0)
 8003674:	4604      	mov	r4, r0
 8003676:	2800      	cmp	r0, #0
 8003678:	d0f3      	beq.n	8003662 <Main+0x5a>
		{
			Uart1_Printf("%c\n", x);
 800367a:	f64a 40b8 	movw	r0, #44216	; 0xacb8
 800367e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003682:	4621      	mov	r1, r4
 8003684:	f000 feb0 	bl	80043e8 <Uart1_Printf>
void cmd_process(char x)
{
	volatile int i;

	int c = x - '0';
	if ((c >= 1) && (c <= 9)) speed = c;
 8003688:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31

void cmd_process(char x)
{
	volatile int i;

	int c = x - '0';
 800368c:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
	if ((c >= 1) && (c <= 9)) speed = c;
 8003690:	2b08      	cmp	r3, #8
 8003692:	bf98      	it	ls
 8003694:	602a      	strls	r2, [r5, #0]
 8003696:	d90a      	bls.n	80036ae <Main+0xa6>
	else
	{
		switch (x)
 8003698:	2c52      	cmp	r4, #82	; 0x52
 800369a:	d069      	beq.n	8003770 <Main+0x168>
 800369c:	2c53      	cmp	r4, #83	; 0x53
				break;
			case 'R':
				dir = -1;
				break;
			case 'S':
				dir = 0;
 800369e:	bf08      	it	eq
 80036a0:	606f      	streq	r7, [r5, #4]

	int c = x - '0';
	if ((c >= 1) && (c <= 9)) speed = c;
	else
	{
		switch (x)
 80036a2:	d004      	beq.n	80036ae <Main+0xa6>
 80036a4:	2c46      	cmp	r4, #70	; 0x46
		{
			case 'F':
				dir = 1;
 80036a6:	bf04      	itt	eq
 80036a8:	2301      	moveq	r3, #1
 80036aa:	606b      	streq	r3, [r5, #4]

	int c = x - '0';
	if ((c >= 1) && (c <= 9)) speed = c;
	else
	{
		switch (x)
 80036ac:	d1d9      	bne.n	8003662 <Main+0x5a>
			default:
				return;
		}
	}
	
	for (i = 0; i < 10000; i++);
 80036ae:	9700      	str	r7, [sp, #0]
 80036b0:	9b00      	ldr	r3, [sp, #0]
 80036b2:	f242 720f 	movw	r2, #9999	; 0x270f
 80036b6:	4293      	cmp	r3, r2
 80036b8:	dc05      	bgt.n	80036c6 <Main+0xbe>
 80036ba:	9b00      	ldr	r3, [sp, #0]
 80036bc:	3301      	adds	r3, #1
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	9b00      	ldr	r3, [sp, #0]
 80036c2:	4293      	cmp	r3, r2
 80036c4:	ddf9      	ble.n	80036ba <Main+0xb2>
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
 80036c6:	6828      	ldr	r0, [r5, #0]
 80036c8:	f006 f89a 	bl	8009800 <__aeabi_i2d>
 80036cc:	a32e      	add	r3, pc, #184	; (adr r3, 8003788 <Main+0x180>)
 80036ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d2:	f006 f8fb 	bl	80098cc <__aeabi_dmul>
 80036d6:	2300      	movs	r3, #0
 80036d8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80036dc:	2200      	movs	r2, #0
 80036de:	f005 ff43 	bl	8009568 <__adddf3>
 80036e2:	f006 fbd5 	bl	8009e90 <__aeabi_d2f>
 80036e6:	686c      	ldr	r4, [r5, #4]
 80036e8:	4601      	mov	r1, r0
 80036ea:	4620      	mov	r0, r4
 80036ec:	f000 fd8c 	bl	8004208 <TIM2_Motor_Run>
	Uart1_Printf("%d, %d\n", dir, speed);
 80036f0:	f64a 40b0 	movw	r0, #44208	; 0xacb0
 80036f4:	682a      	ldr	r2, [r5, #0]
 80036f6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036fa:	6869      	ldr	r1, [r5, #4]
 80036fc:	f000 fe74 	bl	80043e8 <Uart1_Printf>
		{
			Uart1_Printf("%c\n", x);
			cmd_process(x);
		}

		if (Key_Value)
 8003700:	6832      	ldr	r2, [r6, #0]
 8003702:	f240 5390 	movw	r3, #1424	; 0x590
 8003706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800370a:	2a00      	cmp	r2, #0
 800370c:	d0b0      	beq.n	8003670 <Main+0x68>
		{
			key_process(Key_Value);
 800370e:	681b      	ldr	r3, [r3, #0]

void key_process(int key)
{
	volatile int i;
	
	if (key)
 8003710:	b11b      	cbz	r3, 800371a <Main+0x112>
	{
		if (key == 1) dir *= -1;
 8003712:	2b01      	cmp	r3, #1
 8003714:	d033      	beq.n	800377e <Main+0x176>
		if (key == 2) dir = 0;
 8003716:	2b02      	cmp	r3, #2
 8003718:	d02e      	beq.n	8003778 <Main+0x170>
 800371a:	686c      	ldr	r4, [r5, #4]
	}

	for (i = 0; i < 10000; i++);
 800371c:	9701      	str	r7, [sp, #4]
 800371e:	9b01      	ldr	r3, [sp, #4]
 8003720:	f242 720f 	movw	r2, #9999	; 0x270f
 8003724:	4293      	cmp	r3, r2
 8003726:	dc05      	bgt.n	8003734 <Main+0x12c>
 8003728:	9b01      	ldr	r3, [sp, #4]
 800372a:	3301      	adds	r3, #1
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	9b01      	ldr	r3, [sp, #4]
 8003730:	4293      	cmp	r3, r2
 8003732:	ddf9      	ble.n	8003728 <Main+0x120>
	TIM2_Motor_Run(dir, SPEED_BASE + 0.05 * speed);
 8003734:	6828      	ldr	r0, [r5, #0]
 8003736:	f006 f863 	bl	8009800 <__aeabi_i2d>
 800373a:	a313      	add	r3, pc, #76	; (adr r3, 8003788 <Main+0x180>)
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f006 f8c4 	bl	80098cc <__aeabi_dmul>
 8003744:	2300      	movs	r3, #0
 8003746:	2200      	movs	r2, #0
 8003748:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800374c:	f005 ff0c 	bl	8009568 <__adddf3>
 8003750:	f006 fb9e 	bl	8009e90 <__aeabi_d2f>
 8003754:	4601      	mov	r1, r0
 8003756:	4620      	mov	r0, r4
 8003758:	f000 fd56 	bl	8004208 <TIM2_Motor_Run>
	Uart1_Printf("%d, %d\n", dir, speed);
 800375c:	f64a 40b0 	movw	r0, #44208	; 0xacb0
 8003760:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003764:	6869      	ldr	r1, [r5, #4]
 8003766:	682a      	ldr	r2, [r5, #0]
 8003768:	f000 fe3e 	bl	80043e8 <Uart1_Printf>
		}

		if (Key_Value)
		{
			key_process(Key_Value);
			Key_Value = 0;
 800376c:	6037      	str	r7, [r6, #0]
 800376e:	e77f      	b.n	8003670 <Main+0x68>
		{
			case 'F':
				dir = 1;
				break;
			case 'R':
				dir = -1;
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	606b      	str	r3, [r5, #4]
 8003776:	e79a      	b.n	80036ae <Main+0xa6>
	volatile int i;
	
	if (key)
	{
		if (key == 1) dir *= -1;
		if (key == 2) dir = 0;
 8003778:	606f      	str	r7, [r5, #4]
 800377a:	2400      	movs	r4, #0
 800377c:	e7ce      	b.n	800371c <Main+0x114>
{
	volatile int i;
	
	if (key)
	{
		if (key == 1) dir *= -1;
 800377e:	686c      	ldr	r4, [r5, #4]
 8003780:	4264      	negs	r4, r4
 8003782:	606c      	str	r4, [r5, #4]
 8003784:	e7ca      	b.n	800371c <Main+0x114>
 8003786:	bf00      	nop
 8003788:	9999999a 	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
 800378c:	3fa99999 	svccc	0x00a99999

08003790 <Control_Init>:
#define TIM2_TICK	  		(1000000./TIM2_FREQ)	// usec
#define TIME2_PLS_OF_1ms  	(1000./TIM2_TICK)

void Control_Init(void)
{
    Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 activate
 8003790:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003794:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003798:	69d1      	ldr	r1, [r2, #28]
    Macro_Set_Bit(RCC->APB2ENR, 2); // PA activate
    Macro_Clear_Bit(GPIOA->ODR, 2);
 800379a:	f44f 6300 	mov.w	r3, #2048	; 0x800
#define TIM2_TICK	  		(1000000./TIM2_FREQ)	// usec
#define TIME2_PLS_OF_1ms  	(1000./TIM2_TICK)

void Control_Init(void)
{
    Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 activate
 800379e:	f041 0101 	orr.w	r1, r1, #1
 80037a2:	61d1      	str	r1, [r2, #28]
    Macro_Set_Bit(RCC->APB2ENR, 2); // PA activate
 80037a4:	6991      	ldr	r1, [r2, #24]
    Macro_Clear_Bit(GPIOA->ODR, 2);
 80037a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
#define TIME2_PLS_OF_1ms  	(1000./TIM2_TICK)

void Control_Init(void)
{
    Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 activate
    Macro_Set_Bit(RCC->APB2ENR, 2); // PA activate
 80037aa:	f041 0104 	orr.w	r1, r1, #4
 80037ae:	6191      	str	r1, [r2, #24]
    Macro_Clear_Bit(GPIOA->ODR, 2);
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	f022 0204 	bic.w	r2, r2, #4
 80037b6:	60da      	str	r2, [r3, #12]
    Macro_Clear_Bit(GPIOA->ODR, 3);
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	f022 0208 	bic.w	r2, r2, #8
 80037be:	60da      	str	r2, [r3, #12]
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop

080037c4 <FWD_Init>:
}

void FWD_Init(unsigned int freq)
{
 80037c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 80037c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80037ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80037ce:	681f      	ldr	r7, [r3, #0]
    
    TIM2->CCMR2 = (0x60 << 0);
 80037d0:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 80037d4:	f427 477f 	bic.w	r7, r7, #65280	; 0xff00
    
    TIM2->CCMR2 = (0x60 << 0);
    TIM2->CCER = (0 << 9) | (1 << 8);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 80037d8:	2208      	movs	r2, #8
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
    
    TIM2->CCMR2 = (0x60 << 0);
    TIM2->CCER = (0 << 9) | (1 << 8);

    TIM2->CR1 = (1 << 4) | (0 << 3);
 80037da:	2110      	movs	r1, #16
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 80037dc:	f447 5728 	orr.w	r7, r7, #10752	; 0x2a00
    
    TIM2->CCMR2 = (0x60 << 0);
 80037e0:	2660      	movs	r6, #96	; 0x60
    TIM2->CCER = (0 << 9) | (1 << 8);
 80037e2:	f44f 7580 	mov.w	r5, #256	; 0x100
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 80037e6:	601f      	str	r7, [r3, #0]
    
    TIM2->CCMR2 = (0x60 << 0);
 80037e8:	83a6      	strh	r6, [r4, #28]
    TIM2->CCER = (0 << 9) | (1 << 8);
 80037ea:	8425      	strh	r5, [r4, #32]

    TIM2->CR1 = (1 << 4) | (0 << 3);
 80037ec:	8021      	strh	r1, [r4, #0]
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 80037ee:	8522      	strh	r2, [r4, #40]	; 0x28
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 80037f0:	f005 fff6 	bl	80097e0 <__aeabi_ui2d>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	a107      	add	r1, pc, #28	; (adr r1, 8003818 <FWD_Init+0x54>)
 80037fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80037fe:	f006 f98f 	bl	8009b20 <__aeabi_ddiv>
 8003802:	2300      	movs	r3, #0
 8003804:	2200      	movs	r2, #0
 8003806:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800380a:	f005 fead 	bl	8009568 <__adddf3>
 800380e:	f006 faf7 	bl	8009e00 <__aeabi_d2iz>
 8003812:	b280      	uxth	r0, r0
 8003814:	85a0      	strh	r0, [r4, #44]	; 0x2c
 8003816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003818:	00000000 	andeq	r0, r0, r0
 800381c:	415e8480 	cmpmi	lr, r0, lsl #9

08003820 <BWD_Init>:
}

void BWD_Init(unsigned int freq)
{
 8003820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 8003822:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003826:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800382a:	681f      	ldr	r7, [r3, #0]

    TIM2->CCMR2 = (0x60 << 8);
 800382c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 8003830:	f427 477f 	bic.w	r7, r7, #65280	; 0xff00

    TIM2->CCMR2 = (0x60 << 8);
    TIM2->CCER = (0 << 13) | (1 << 12);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 8003834:	2208      	movs	r2, #8
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);

    TIM2->CCMR2 = (0x60 << 8);
    TIM2->CCER = (0 << 13) | (1 << 12);

    TIM2->CR1 = (1 << 4) | (0 << 3);
 8003836:	2110      	movs	r1, #16
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 8003838:	f447 4722 	orr.w	r7, r7, #41472	; 0xa200

    TIM2->CCMR2 = (0x60 << 8);
 800383c:	f44f 46c0 	mov.w	r6, #24576	; 0x6000
    TIM2->CCER = (0 << 13) | (1 << 12);
 8003840:	f44f 5580 	mov.w	r5, #4096	; 0x1000
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 8003844:	601f      	str	r7, [r3, #0]

    TIM2->CCMR2 = (0x60 << 8);
 8003846:	83a6      	strh	r6, [r4, #28]
    TIM2->CCER = (0 << 13) | (1 << 12);
 8003848:	8425      	strh	r5, [r4, #32]

    TIM2->CR1 = (1 << 4) | (0 << 3);
 800384a:	8021      	strh	r1, [r4, #0]
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 800384c:	8522      	strh	r2, [r4, #40]	; 0x28
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 800384e:	f005 ffc7 	bl	80097e0 <__aeabi_ui2d>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	a108      	add	r1, pc, #32	; (adr r1, 8003878 <BWD_Init+0x58>)
 8003858:	e9d1 0100 	ldrd	r0, r1, [r1]
 800385c:	f006 f960 	bl	8009b20 <__aeabi_ddiv>
 8003860:	2300      	movs	r3, #0
 8003862:	2200      	movs	r2, #0
 8003864:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003868:	f005 fe7e 	bl	8009568 <__adddf3>
 800386c:	f006 fac8 	bl	8009e00 <__aeabi_d2iz>
 8003870:	b280      	uxth	r0, r0
 8003872:	85a0      	strh	r0, [r4, #44]	; 0x2c
 8003874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003876:	bf00      	nop
 8003878:	00000000 	andeq	r0, r0, r0
 800387c:	415e8480 	cmpmi	lr, r0, lsl #9

08003880 <PWM_Motor_Run>:
}

void PWM_Motor_Run(int dir, unsigned int freq, unsigned short duty)
{
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Macro_Clear_Bit(TIM2->CR1, 0);
 8003882:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003886:	8823      	ldrh	r3, [r4, #0]

    // FWD Run
    if (dir == 1)
 8003888:	2801      	cmp	r0, #1
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
}

void PWM_Motor_Run(int dir, unsigned int freq, unsigned short duty)
{
    Macro_Clear_Bit(TIM2->CR1, 0);
 800388a:	f023 0301 	bic.w	r3, r3, #1
 800388e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003892:	ea4f 4313 	mov.w	r3, r3, lsr #16
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
}

void PWM_Motor_Run(int dir, unsigned int freq, unsigned short duty)
{
 8003896:	4615      	mov	r5, r2
    Macro_Clear_Bit(TIM2->CR1, 0);
 8003898:	8023      	strh	r3, [r4, #0]

    // FWD Run
    if (dir == 1)
 800389a:	d046      	beq.n	800392a <PWM_Motor_Run+0xaa>

        Macro_Set_Bit(TIM2->EGR, 0);
        Macro_Set_Bit(TIM2->CR1, 0);
    }
    // BWD Run
    else if (dir == 0)
 800389c:	2800      	cmp	r0, #0
 800389e:	d143      	bne.n	8003928 <PWM_Motor_Run+0xa8>
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 80038a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80038a8:	681a      	ldr	r2, [r3, #0]

    TIM2->CCMR2 = (0x60 << 8);
 80038aa:	f44f 4ec0 	mov.w	lr, #24576	; 0x6000
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 80038ae:	f422 4c7f 	bic.w	ip, r2, #65280	; 0xff00
 80038b2:	f44c 4c22 	orr.w	ip, ip, #41472	; 0xa200

    TIM2->CCMR2 = (0x60 << 8);
    TIM2->CCER = (0 << 13) | (1 << 12);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 80038b6:	2208      	movs	r2, #8
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);

    TIM2->CCMR2 = (0x60 << 8);
    TIM2->CCER = (0 << 13) | (1 << 12);
 80038b8:	f44f 5780 	mov.w	r7, #4096	; 0x1000

    TIM2->CR1 = (1 << 4) | (0 << 3);
 80038bc:	2610      	movs	r6, #16
}

void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);
 80038be:	f8c3 c000 	str.w	ip, [r3]
    TIM2->CCMR2 = (0x60 << 8);
    TIM2->CCER = (0 << 13) | (1 << 12);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 80038c2:	4608      	mov	r0, r1
void BWD_Init(unsigned int freq)
{
    // PA2는 GPIO, PA3는 PWM로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0xA2, 2*4);

    TIM2->CCMR2 = (0x60 << 8);
 80038c4:	f8a4 e01c 	strh.w	lr, [r4, #28]
    TIM2->CCER = (0 << 13) | (1 << 12);
 80038c8:	8427      	strh	r7, [r4, #32]

    TIM2->CR1 = (1 << 4) | (0 << 3);
 80038ca:	8026      	strh	r6, [r4, #0]
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 80038cc:	8522      	strh	r2, [r4, #40]	; 0x28
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 80038ce:	f005 ff87 	bl	80097e0 <__aeabi_ui2d>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	a132      	add	r1, pc, #200	; (adr r1, 80039a0 <PWM_Motor_Run+0x120>)
 80038d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80038dc:	f006 f920 	bl	8009b20 <__aeabi_ddiv>
 80038e0:	2300      	movs	r3, #0
 80038e2:	2200      	movs	r2, #0
 80038e4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80038e8:	f005 fe3e 	bl	8009568 <__adddf3>
 80038ec:	f006 fa88 	bl	8009e00 <__aeabi_d2iz>
 80038f0:	b280      	uxth	r0, r0
 80038f2:	85a0      	strh	r0, [r4, #44]	; 0x2c
    }
    // BWD Run
    else if (dir == 0)
    {
        BWD_Init(freq);
        TIM2->CCR4 = (TIM2->ARR * duty) / 100;
 80038f4:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80038f6:	f248 531f 	movw	r3, #34079	; 0x851f
 80038fa:	b292      	uxth	r2, r2
 80038fc:	fb05 f502 	mul.w	r5, r5, r2
 8003900:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8003904:	fb83 2305 	smull	r2, r3, r3, r5
 8003908:	17ed      	asrs	r5, r5, #31
 800390a:	ebc5 1563 	rsb	r5, r5, r3, asr #5
 800390e:	b2ad      	uxth	r5, r5
 8003910:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
    
        Macro_Set_Bit(TIM2->EGR, 0);
 8003914:	8aa3      	ldrh	r3, [r4, #20]
 8003916:	b29b      	uxth	r3, r3
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	82a3      	strh	r3, [r4, #20]
        Macro_Set_Bit(TIM2->CR1, 0);
 800391e:	8823      	ldrh	r3, [r4, #0]
 8003920:	b29b      	uxth	r3, r3
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	8023      	strh	r3, [r4, #0]
 8003928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 800392a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800392e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003932:	681a      	ldr	r2, [r3, #0]
    
    TIM2->CCMR2 = (0x60 << 0);
 8003934:	f04f 0e60 	mov.w	lr, #96	; 0x60
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 8003938:	f422 4c7f 	bic.w	ip, r2, #65280	; 0xff00
 800393c:	f44c 5c28 	orr.w	ip, ip, #10752	; 0x2a00
    
    TIM2->CCMR2 = (0x60 << 0);
    TIM2->CCER = (0 << 9) | (1 << 8);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 8003940:	2208      	movs	r2, #8
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
    
    TIM2->CCMR2 = (0x60 << 0);
    TIM2->CCER = (0 << 9) | (1 << 8);
 8003942:	f44f 7780 	mov.w	r7, #256	; 0x100

    TIM2->CR1 = (1 << 4) | (0 << 3);
 8003946:	2610      	movs	r6, #16
}

void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
 8003948:	f8c3 c000 	str.w	ip, [r3]
    TIM2->CCMR2 = (0x60 << 0);
    TIM2->CCER = (0 << 9) | (1 << 8);

    TIM2->CR1 = (1 << 4) | (0 << 3);
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 800394c:	4608      	mov	r0, r1
void FWD_Init(unsigned int freq)
{
    // PA2는 PWM, PA3는 GPIO Low로 초기화
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x2A, 2*4);
    
    TIM2->CCMR2 = (0x60 << 0);
 800394e:	f8a4 e01c 	strh.w	lr, [r4, #28]
    TIM2->CCER = (0 << 9) | (1 << 8);
 8003952:	8427      	strh	r7, [r4, #32]

    TIM2->CR1 = (1 << 4) | (0 << 3);
 8003954:	8026      	strh	r6, [r4, #0]
    TIM2->PSC = (int)((TIMXCLK / TIM2_FREQ) + 0.5) - 1;
 8003956:	8522      	strh	r2, [r4, #40]	; 0x28
    TIM2->ARR = (int)((TIM2_FREQ / freq) + 0.5);
 8003958:	f005 ff42 	bl	80097e0 <__aeabi_ui2d>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	a10f      	add	r1, pc, #60	; (adr r1, 80039a0 <PWM_Motor_Run+0x120>)
 8003962:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003966:	f006 f8db 	bl	8009b20 <__aeabi_ddiv>
 800396a:	2300      	movs	r3, #0
 800396c:	2200      	movs	r2, #0
 800396e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003972:	f005 fdf9 	bl	8009568 <__adddf3>
 8003976:	f006 fa43 	bl	8009e00 <__aeabi_d2iz>
 800397a:	b280      	uxth	r0, r0
 800397c:	85a0      	strh	r0, [r4, #44]	; 0x2c

    // FWD Run
    if (dir == 1)
    {
        FWD_Init(freq);
        TIM2->CCR3 = (TIM2->ARR * duty) / 100;
 800397e:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003980:	f248 531f 	movw	r3, #34079	; 0x851f
 8003984:	b292      	uxth	r2, r2
 8003986:	fb05 f502 	mul.w	r5, r5, r2
 800398a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800398e:	fb83 2305 	smull	r2, r3, r3, r5
 8003992:	17ed      	asrs	r5, r5, #31
 8003994:	ebc5 1363 	rsb	r3, r5, r3, asr #5
 8003998:	b29b      	uxth	r3, r3
 800399a:	87a3      	strh	r3, [r4, #60]	; 0x3c
 800399c:	e7ba      	b.n	8003914 <PWM_Motor_Run+0x94>
 800399e:	bf00      	nop
 80039a0:	00000000 	andeq	r0, r0, r0
 80039a4:	415e8480 	cmpmi	lr, r0, lsl #9

080039a8 <Motor_Stop>:
    }
}

void Motor_Stop()
{
    Macro_Write_Block(GPIOA->CRL, 0xFF, 0x22, 2*4);
 80039a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80039b6:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 80039ba:	601a      	str	r2, [r3, #0]
    Macro_Clear_Area(GPIOA->ODR, 0x3, 2);
 80039bc:	68da      	ldr	r2, [r3, #12]
 80039be:	f022 020c 	bic.w	r2, r2, #12
 80039c2:	60da      	str	r2, [r3, #12]
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop

080039c8 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 80039c8:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039ca:	f240 5388 	movw	r3, #1416	; 0x588
 80039ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d2:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 80039d4:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039d6:	b181      	cbz	r1, 80039fa <_sbrk+0x32>
 80039d8:	4c0b      	ldr	r4, [pc, #44]	; (8003a08 <_sbrk+0x40>)
 80039da:	4608      	mov	r0, r1
 80039dc:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80039e0:	3207      	adds	r2, #7
 80039e2:	4402      	add	r2, r0
 80039e4:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80039e8:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80039ec:	428a      	cmp	r2, r1

	heap = nextHeap;
 80039ee:	bf34      	ite	cc
 80039f0:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80039f2:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80039f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039f8:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80039fa:	4903      	ldr	r1, [pc, #12]	; (8003a08 <_sbrk+0x40>)
 80039fc:	f021 0107 	bic.w	r1, r1, #7
 8003a00:	6019      	str	r1, [r3, #0]
 8003a02:	4608      	mov	r0, r1
 8003a04:	e7ec      	b.n	80039e0 <_sbrk+0x18>
 8003a06:	bf00      	nop
 8003a08:	200005db 	ldrdcs	r0, [r0], -fp

08003a0c <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a0e:	2300      	movs	r3, #0
 8003a10:	4d0b      	ldr	r5, [pc, #44]	; (8003a40 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003a12:	b083      	sub	sp, #12
 8003a14:	4606      	mov	r6, r0
 8003a16:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a18:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003a1a:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8003a1e:	f64a 40bc 	movw	r0, #44220	; 0xacbc
 8003a22:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8003a26:	9200      	str	r2, [sp, #0]
 8003a28:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a2c:	4622      	mov	r2, r4
 8003a2e:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a30:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003a32:	f000 fcd9 	bl	80043e8 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003a36:	2c08      	cmp	r4, #8
 8003a38:	4623      	mov	r3, r4
 8003a3a:	d1ee      	bne.n	8003a1a <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003a3c:	b003      	add	sp, #12
 8003a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a40:	0800ab1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, sp, pc}

08003a44 <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 8003a44:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 8003a46:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003a4a:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003a4e:	6861      	ldr	r1, [r4, #4]
 8003a50:	f64a 40d0 	movw	r0, #44240	; 0xacd0
 8003a54:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003a58:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a5c:	f000 fcc4 	bl	80043e8 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003a60:	6861      	ldr	r1, [r4, #4]
 8003a62:	f64a 40e8 	movw	r0, #44264	; 0xace8
 8003a66:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003a6a:	3910      	subs	r1, #16
 8003a6c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a70:	f000 fcba 	bl	80043e8 <Uart1_Printf>
 8003a74:	e7fe      	b.n	8003a74 <Invalid_ISR+0x30>
 8003a76:	bf00      	nop

08003a78 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003a78:	f64a 40fc 	movw	r0, #44284	; 0xacfc
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 8003a7c:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 8003a7e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a82:	f000 fcb1 	bl	80043e8 <Uart1_Printf>
 8003a86:	e7fe      	b.n	8003a86 <NMI_Handler+0xe>

08003a88 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003a88:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 8003a8a:	f64a 5004 	movw	r0, #44292	; 0xad04
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003a8e:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8003a90:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003a94:	4616      	mov	r6, r2
 8003a96:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8003a98:	f000 fca6 	bl	80043e8 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003a9c:	f64a 5014 	movw	r0, #44308	; 0xad14
 8003aa0:	4629      	mov	r1, r5
 8003aa2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003aa6:	f000 fc9f 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003aaa:	f64a 502c 	movw	r0, #44332	; 0xad2c
 8003aae:	4621      	mov	r1, r4
 8003ab0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ab4:	f000 fc98 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003ab8:	f64a 5038 	movw	r0, #44344	; 0xad38
 8003abc:	4631      	mov	r1, r6
 8003abe:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ac2:	f000 fc91 	bl	80043e8 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003ac6:	230f      	movs	r3, #15
 8003ac8:	f2cf 0300 	movt	r3, #61440	; 0xf000
 8003acc:	2209      	movs	r2, #9
 8003ace:	402b      	ands	r3, r5
 8003ad0:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d050      	beq.n	8003b7a <HardFault_Handler+0xf2>
 8003ad8:	220d      	movs	r2, #13
 8003ada:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d059      	beq.n	8003b96 <HardFault_Handler+0x10e>
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003ae8:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 8003aea:	bf04      	itt	eq
 8003aec:	f64a 5044 	movweq	r0, #44356	; 0xad44
 8003af0:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003af4:	d045      	beq.n	8003b82 <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 8003af6:	f64a 50c8 	movw	r0, #44488	; 0xadc8
 8003afa:	f005 010f 	and.w	r1, r5, #15
 8003afe:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b02:	f000 fc71 	bl	80043e8 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 8003b06:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003b0a:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003b0e:	f64a 50f4 	movw	r0, #44532	; 0xadf4
 8003b12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003b14:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b18:	f000 fc66 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 8003b1c:	f64a 6004 	movw	r0, #44548	; 0xae04
 8003b20:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b22:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b26:	f000 fc5f 	bl	80043e8 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 8003b2a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b2c:	f64a 6024 	movw	r0, #44580	; 0xae24
 8003b30:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 8003b34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b38:	f000 fc56 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 8003b3c:	f64a 6038 	movw	r0, #44600	; 0xae38
 8003b40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b42:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b46:	f000 fc4f 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8003b4a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b4c:	f64a 6048 	movw	r0, #44616	; 0xae48
 8003b50:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 8003b54:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b58:	f000 fc46 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 8003b5c:	f64a 605c 	movw	r0, #44636	; 0xae5c
 8003b60:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003b62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b66:	f000 fc3f 	bl	80043e8 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 8003b6a:	f64a 606c 	movw	r0, #44652	; 0xae6c
 8003b6e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003b70:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b74:	f000 fc38 	bl	80043e8 <Uart1_Printf>
 8003b78:	e7fe      	b.n	8003b78 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 8003b7a:	f64a 506c 	movw	r0, #44396	; 0xad6c
 8003b7e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b82:	f000 fc31 	bl	80043e8 <Uart1_Printf>
 8003b86:	f64a 5068 	movw	r0, #44392	; 0xad68
 8003b8a:	4621      	mov	r1, r4
 8003b8c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b90:	f7ff ff3c 	bl	8003a0c <Stack_Dump>
 8003b94:	e7b7      	b.n	8003b06 <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 8003b96:	f64a 5098 	movw	r0, #44440	; 0xad98
 8003b9a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b9e:	f000 fc23 	bl	80043e8 <Uart1_Printf>
 8003ba2:	f64a 50c4 	movw	r0, #44484	; 0xadc4
 8003ba6:	4631      	mov	r1, r6
 8003ba8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bac:	f7ff ff2e 	bl	8003a0c <Stack_Dump>
 8003bb0:	e7a9      	b.n	8003b06 <HardFault_Handler+0x7e>
 8003bb2:	bf00      	nop

08003bb4 <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 8003bb4:	f64a 6090 	movw	r0, #44688	; 0xae90
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003bb8:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 8003bba:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bbe:	f000 fc13 	bl	80043e8 <Uart1_Printf>
 8003bc2:	e7fe      	b.n	8003bc2 <MemManage_Handler+0xe>

08003bc4 <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 8003bc4:	f64a 60ac 	movw	r0, #44716	; 0xaeac
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003bc8:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 8003bca:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bce:	f000 fc0b 	bl	80043e8 <Uart1_Printf>
 8003bd2:	e7fe      	b.n	8003bd2 <BusFault_Handler+0xe>

08003bd4 <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 8003bd4:	f64a 60b8 	movw	r0, #44728	; 0xaeb8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003bd8:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 8003bda:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bde:	f000 fc03 	bl	80043e8 <Uart1_Printf>
 8003be2:	e7fe      	b.n	8003be2 <UsageFault_Handler+0xe>

08003be4 <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 8003be4:	f64a 60c8 	movw	r0, #44744	; 0xaec8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 8003be8:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 8003bea:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bee:	f000 fbfb 	bl	80043e8 <Uart1_Printf>
 8003bf2:	e7fe      	b.n	8003bf2 <SVC_Handler+0xe>

08003bf4 <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 8003bf4:	f64a 60d4 	movw	r0, #44756	; 0xaed4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 8003bf8:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 8003bfa:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bfe:	f000 fbf3 	bl	80043e8 <Uart1_Printf>
 8003c02:	e7fe      	b.n	8003c02 <DebugMon_Handler+0xe>

08003c04 <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 8003c04:	f64a 60e4 	movw	r0, #44772	; 0xaee4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 8003c08:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 8003c0a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c0e:	f000 fbeb 	bl	80043e8 <Uart1_Printf>
 8003c12:	e7fe      	b.n	8003c12 <PendSV_Handler+0xe>

08003c14 <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 8003c14:	f240 538c 	movw	r3, #1420	; 0x58c
 8003c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop

08003c24 <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003c24:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c26:	f7ff ff0d 	bl	8003a44 <Invalid_ISR>
 8003c2a:	bf00      	nop

08003c2c <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 8003c2c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c2e:	f7ff ff09 	bl	8003a44 <Invalid_ISR>
 8003c32:	bf00      	nop

08003c34 <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003c34:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c36:	f7ff ff05 	bl	8003a44 <Invalid_ISR>
 8003c3a:	bf00      	nop

08003c3c <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003c3c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c3e:	f7ff ff01 	bl	8003a44 <Invalid_ISR>
 8003c42:	bf00      	nop

08003c44 <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003c44:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c46:	f7ff fefd 	bl	8003a44 <Invalid_ISR>
 8003c4a:	bf00      	nop

08003c4c <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003c4c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c4e:	f7ff fef9 	bl	8003a44 <Invalid_ISR>
 8003c52:	bf00      	nop

08003c54 <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003c54:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c56:	f7ff fef5 	bl	8003a44 <Invalid_ISR>
 8003c5a:	bf00      	nop

08003c5c <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003c5c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c5e:	f7ff fef1 	bl	8003a44 <Invalid_ISR>
 8003c62:	bf00      	nop

08003c64 <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003c64:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c66:	f7ff feed 	bl	8003a44 <Invalid_ISR>
 8003c6a:	bf00      	nop

08003c6c <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003c6c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c6e:	f7ff fee9 	bl	8003a44 <Invalid_ISR>
 8003c72:	bf00      	nop

08003c74 <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003c74:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c76:	f7ff fee5 	bl	8003a44 <Invalid_ISR>
 8003c7a:	bf00      	nop

08003c7c <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003c7c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c7e:	f7ff fee1 	bl	8003a44 <Invalid_ISR>
 8003c82:	bf00      	nop

08003c84 <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003c84:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c86:	f7ff fedd 	bl	8003a44 <Invalid_ISR>
 8003c8a:	bf00      	nop

08003c8c <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003c8c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c8e:	f7ff fed9 	bl	8003a44 <Invalid_ISR>
 8003c92:	bf00      	nop

08003c94 <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003c94:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c96:	f7ff fed5 	bl	8003a44 <Invalid_ISR>
 8003c9a:	bf00      	nop

08003c9c <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003c9c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c9e:	f7ff fed1 	bl	8003a44 <Invalid_ISR>
 8003ca2:	bf00      	nop

08003ca4 <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8003ca4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ca6:	f7ff fecd 	bl	8003a44 <Invalid_ISR>
 8003caa:	bf00      	nop

08003cac <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003cac:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cae:	f7ff fec9 	bl	8003a44 <Invalid_ISR>
 8003cb2:	bf00      	nop

08003cb4 <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8003cb4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cb6:	f7ff fec5 	bl	8003a44 <Invalid_ISR>
 8003cba:	bf00      	nop

08003cbc <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003cbc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cbe:	f7ff fec1 	bl	8003a44 <Invalid_ISR>
 8003cc2:	bf00      	nop

08003cc4 <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003cc4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cc6:	f7ff febd 	bl	8003a44 <Invalid_ISR>
 8003cca:	bf00      	nop

08003ccc <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003ccc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cce:	f7ff feb9 	bl	8003a44 <Invalid_ISR>
 8003cd2:	bf00      	nop

08003cd4 <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003cd4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cd6:	f7ff feb5 	bl	8003a44 <Invalid_ISR>
 8003cda:	bf00      	nop

08003cdc <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 8003cdc:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ce2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ce6:	695d      	ldr	r5, [r3, #20]
 8003ce8:	f240 528c 	movw	r2, #1420	; 0x58c
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003cec:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003cf0:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = 0x3<<6;
 8003cf4:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003cf6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003cfa:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003cfe:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003d02:	6055      	str	r5, [r2, #4]

	EXTI->PR = 0x3<<6;
 8003d04:	615c      	str	r4, [r3, #20]
 8003d06:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 8003d0a:	bc30      	pop	{r4, r5}
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop

08003d10 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8003d10:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d12:	f7ff fe97 	bl	8003a44 <Invalid_ISR>
 8003d16:	bf00      	nop

08003d18 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8003d18:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d1a:	f7ff fe93 	bl	8003a44 <Invalid_ISR>
 8003d1e:	bf00      	nop

08003d20 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003d20:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d22:	f7ff fe8f 	bl	8003a44 <Invalid_ISR>
 8003d26:	bf00      	nop

08003d28 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003d28:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d2a:	f7ff fe8b 	bl	8003a44 <Invalid_ISR>
 8003d2e:	bf00      	nop

08003d30 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003d30:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d32:	f7ff fe87 	bl	8003a44 <Invalid_ISR>
 8003d36:	bf00      	nop

08003d38 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003d38:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d3a:	f7ff fe83 	bl	8003a44 <Invalid_ISR>
 8003d3e:	bf00      	nop

08003d40 <TIM4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM4_IRQHandler(void)
{
 8003d40:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d42:	f7ff fe7f 	bl	8003a44 <Invalid_ISR>
 8003d46:	bf00      	nop

08003d48 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003d48:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d4a:	f7ff fe7b 	bl	8003a44 <Invalid_ISR>
 8003d4e:	bf00      	nop

08003d50 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003d50:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d52:	f7ff fe77 	bl	8003a44 <Invalid_ISR>
 8003d56:	bf00      	nop

08003d58 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003d58:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d5a:	f7ff fe73 	bl	8003a44 <Invalid_ISR>
 8003d5e:	bf00      	nop

08003d60 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003d60:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d62:	f7ff fe6f 	bl	8003a44 <Invalid_ISR>
 8003d66:	bf00      	nop

08003d68 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003d68:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d6a:	f7ff fe6b 	bl	8003a44 <Invalid_ISR>
 8003d6e:	bf00      	nop

08003d70 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003d70:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d72:	f7ff fe67 	bl	8003a44 <Invalid_ISR>
 8003d76:	bf00      	nop

08003d78 <USART1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART1_IRQHandler(void)
{
 8003d78:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d7a:	f7ff fe63 	bl	8003a44 <Invalid_ISR>
 8003d7e:	bf00      	nop

08003d80 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 8003d80:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d82:	f7ff fe5f 	bl	8003a44 <Invalid_ISR>
 8003d86:	bf00      	nop

08003d88 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 8003d88:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d8a:	f7ff fe5b 	bl	8003a44 <Invalid_ISR>
 8003d8e:	bf00      	nop

08003d90 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8003d90:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d92:	f7ff fe57 	bl	8003a44 <Invalid_ISR>
 8003d96:	bf00      	nop

08003d98 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8003d98:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003d9a:	f7ff fe53 	bl	8003a44 <Invalid_ISR>
 8003d9e:	bf00      	nop

08003da0 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8003da0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003da2:	f7ff fe4f 	bl	8003a44 <Invalid_ISR>
 8003da6:	bf00      	nop

08003da8 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003da8:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003daa:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003dae:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003db2:	2500      	movs	r5, #0
 8003db4:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003db6:	f005 fd13 	bl	80097e0 <__aeabi_ui2d>
 8003dba:	a30b      	add	r3, pc, #44	; (adr r3, 8003de8 <SysTick_Run+0x40>)
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	f005 fd84 	bl	80098cc <__aeabi_dmul>
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f005 fbcc 	bl	8009568 <__adddf3>
 8003dd0:	f006 f83e 	bl	8009e50 <__aeabi_d2uiz>
 8003dd4:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003dd6:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	f043 0301 	orr.w	r3, r3, #1
 8003dde:	6023      	str	r3, [r4, #0]
 8003de0:	bd38      	pop	{r3, r4, r5, pc}
 8003de2:	bf00      	nop
 8003de4:	f3af 8000 	nop.w
 8003de8:	00000000 	andeq	r0, r0, r0
 8003dec:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003df0 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003df0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003df4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003df8:	6818      	ldr	r0, [r3, #0]
}
 8003dfa:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003dfe:	4770      	bx	lr

08003e00 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003e00:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e04:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e08:	6898      	ldr	r0, [r3, #8]
}
 8003e0a:	4770      	bx	lr

08003e0c <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003e0c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e14:	6858      	ldr	r0, [r3, #4]
}
 8003e16:	4770      	bx	lr

08003e18 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003e18:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop

08003e28 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003e28:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003e2a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003e2e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003e32:	2302      	movs	r3, #2
 8003e34:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003e36:	f005 fcd3 	bl	80097e0 <__aeabi_ui2d>
 8003e3a:	a30b      	add	r3, pc, #44	; (adr r3, 8003e68 <SysTick_OS_Tick+0x40>)
 8003e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e40:	f005 fd44 	bl	80098cc <__aeabi_dmul>
 8003e44:	2300      	movs	r3, #0
 8003e46:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f005 fb8c 	bl	8009568 <__adddf3>
 8003e50:	f005 fffe 	bl	8009e50 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003e54:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003e56:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003e58:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	6023      	str	r3, [r4, #0]
 8003e62:	bd10      	pop	{r4, pc}
 8003e64:	f3af 8000 	nop.w
 8003e68:	00000000 	andeq	r0, r0, r0
 8003e6c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003e70 <TIM2_Stopwatch_Start>:
#define TIM3_FREQ 	  		(8000000) 	      	// Hz
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003e70:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e72:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e76:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e7a:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003e7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e80:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003e84:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003e86:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003e8a:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e8e:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003e90:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003e92:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003e94:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003e96:	8a9a      	ldrh	r2, [r3, #20]
 8003e98:	b292      	uxth	r2, r2
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003ea0:	881a      	ldrh	r2, [r3, #0]
 8003ea2:	b292      	uxth	r2, r2
 8003ea4:	f042 0201 	orr.w	r2, r2, #1
 8003ea8:	801a      	strh	r2, [r3, #0]
}
 8003eaa:	bc30      	pop	{r4, r5}
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop

08003eb0 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003eb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003eb4:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003eb6:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	041b      	lsls	r3, r3, #16
 8003ec0:	0c1b      	lsrs	r3, r3, #16
 8003ec2:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ec4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003ec6:	f2c0 0113 	movt	r1, #19
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003ed0:	fb00 1003 	mla	r0, r0, r3, r1
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop

08003ed8 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003ed8:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ede:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ee2:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003ee4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003ee8:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003eea:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003eee:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003ef2:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003ef6:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003ef8:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003efa:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003efc:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003efe:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003f00:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003f02:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003f06:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003f08:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003f10:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003f14:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003f16:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003f1a:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003f1c:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003f26:	bf18      	it	ne
 8003f28:	2100      	movne	r1, #0
 8003f2a:	d015      	beq.n	8003f58 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003f2c:	8a93      	ldrh	r3, [r2, #20]
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003f36:	8a13      	ldrh	r3, [r2, #16]
 8003f38:	f023 0301 	bic.w	r3, r3, #1
 8003f3c:	041b      	lsls	r3, r3, #16
 8003f3e:	0c1b      	lsrs	r3, r3, #16
 8003f40:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003f42:	8813      	ldrh	r3, [r2, #0]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	f043 0301 	orr.w	r3, r3, #1
 8003f4a:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003f4c:	8a13      	ldrh	r3, [r2, #16]
 8003f4e:	07dd      	lsls	r5, r3, #31
 8003f50:	d5fc      	bpl.n	8003f4c <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003f52:	3101      	adds	r1, #1
 8003f54:	42a1      	cmp	r1, r4
 8003f56:	d1e9      	bne.n	8003f2c <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003f58:	f248 0301 	movw	r3, #32769	; 0x8001
 8003f5c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003f60:	fba3 2300 	umull	r2, r3, r3, r0
 8003f64:	0bdb      	lsrs	r3, r3, #15
 8003f66:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003f6a:	1ac2      	subs	r2, r0, r3
 8003f6c:	b292      	uxth	r2, r2
 8003f6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f72:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003f74:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003f76:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003f80:	8a1a      	ldrh	r2, [r3, #16]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	0412      	lsls	r2, r2, #16
 8003f88:	0c12      	lsrs	r2, r2, #16
 8003f8a:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003f8c:	881a      	ldrh	r2, [r3, #0]
 8003f8e:	b292      	uxth	r2, r2
 8003f90:	f042 0201 	orr.w	r2, r2, #1
 8003f94:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003f96:	8a0b      	ldrh	r3, [r1, #16]
 8003f98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003f9c:	07db      	lsls	r3, r3, #31
 8003f9e:	d5fa      	bpl.n	8003f96 <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003fa0:	8813      	ldrh	r3, [r2, #0]
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	041b      	lsls	r3, r3, #16
 8003fa8:	0c1b      	lsrs	r3, r3, #16
 8003faa:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003fac:	8993      	ldrh	r3, [r2, #12]
 8003fae:	f023 0301 	bic.w	r3, r3, #1
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	0c1b      	lsrs	r3, r3, #16
 8003fb6:	8193      	strh	r3, [r2, #12]
}
 8003fb8:	bc70      	pop	{r4, r5, r6}
 8003fba:	4770      	bx	lr

08003fbc <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003fbc:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003fbe:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003fc2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fc6:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003fca:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003fce:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003fd0:	0040      	lsls	r0, r0, #1
 8003fd2:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003fd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fd8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003fdc:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003fde:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003fe2:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003fe4:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003fe8:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003fea:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003fec:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003fee:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003ff0:	8a9a      	ldrh	r2, [r3, #20]
 8003ff2:	b292      	uxth	r2, r2
 8003ff4:	f042 0201 	orr.w	r2, r2, #1
 8003ff8:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003ffa:	8a1a      	ldrh	r2, [r3, #16]
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
 8004000:	40a2      	lsls	r2, r4
 8004002:	40e2      	lsrs	r2, r4
 8004004:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8004006:	899a      	ldrh	r2, [r3, #12]
 8004008:	b292      	uxth	r2, r2
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8004010:	881a      	ldrh	r2, [r3, #0]
 8004012:	b292      	uxth	r2, r2
 8004014:	f042 0201 	orr.w	r2, r2, #1
 8004018:	801a      	strh	r2, [r3, #0]
}
 800401a:	bc30      	pop	{r4, r5}
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop

08004020 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8004020:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004024:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004028:	8a18      	ldrh	r0, [r3, #16]
 800402a:	f010 0001 	ands.w	r0, r0, #1
 800402e:	d006      	beq.n	800403e <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8004030:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8004032:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8004034:	f022 0201 	bic.w	r2, r2, #1
 8004038:	0412      	lsls	r2, r2, #16
 800403a:	0c12      	lsrs	r2, r2, #16
 800403c:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 800403e:	4770      	bx	lr

08004040 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8004040:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004044:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004048:	881a      	ldrh	r2, [r3, #0]
 800404a:	f022 0201 	bic.w	r2, r2, #1
 800404e:	0412      	lsls	r2, r2, #16
 8004050:	0c12      	lsrs	r2, r2, #16
 8004052:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8004054:	899a      	ldrh	r2, [r3, #12]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	0412      	lsls	r2, r2, #16
 800405c:	0c12      	lsrs	r2, r2, #16
 800405e:	819a      	strh	r2, [r3, #12]
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop

08004064 <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8004064:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004068:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800406c:	0040      	lsls	r0, r0, #1
 800406e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004072:	b280      	uxth	r0, r0
 8004074:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004078:	8598      	strh	r0, [r3, #44]	; 0x2c
 800407a:	4770      	bx	lr

0800407c <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 800407c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004080:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8004084:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8004086:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 800408a:	f042 0202 	orr.w	r2, r2, #2
 800408e:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8004090:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8004092:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8004096:	f042 0208 	orr.w	r2, r2, #8
 800409a:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 800409c:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 800409e:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 80040a2:	f023 030f 	bic.w	r3, r3, #15
 80040a6:	f043 030b 	orr.w	r3, r3, #11
 80040aa:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 80040ac:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80040b0:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 80040b2:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 80040b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	0c1b      	lsrs	r3, r3, #16
 80040be:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80040c2:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 80040c4:	8411      	strh	r1, [r2, #32]
 80040c6:	4770      	bx	lr

080040c8 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 80040c8:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 80040ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80040ce:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80040d2:	2308      	movs	r3, #8
 80040d4:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 80040d6:	f005 fb93 	bl	8009800 <__aeabi_i2d>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	a10e      	add	r1, pc, #56	; (adr r1, 8004118 <TIM3_Out_Freq_Generation+0x50>)
 80040e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040e4:	f005 fd1c 	bl	8009b20 <__aeabi_ddiv>
 80040e8:	2300      	movs	r3, #0
 80040ea:	2200      	movs	r2, #0
 80040ec:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80040f0:	f005 fa38 	bl	8009564 <__aeabi_dsub>
 80040f4:	f005 feac 	bl	8009e50 <__aeabi_d2uiz>
 80040f8:	b280      	uxth	r0, r0
 80040fa:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 80040fc:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 80040fe:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8004100:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004104:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8004106:	8aa2      	ldrh	r2, [r4, #20]
 8004108:	b292      	uxth	r2, r2
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8004110:	8023      	strh	r3, [r4, #0]
 8004112:	bd10      	pop	{r4, pc}
 8004114:	f3af 8000 	nop.w
 8004118:	00000000 	andeq	r0, r0, r0
 800411c:	415e8480 	cmpmi	lr, r0, lsl #9

08004120 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8004120:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004124:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004128:	881a      	ldrh	r2, [r3, #0]
 800412a:	f022 0201 	bic.w	r2, r2, #1
 800412e:	0412      	lsls	r2, r2, #16
 8004130:	0c12      	lsrs	r2, r2, #16
 8004132:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8004134:	899a      	ldrh	r2, [r3, #12]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	0412      	lsls	r2, r2, #16
 800413c:	0c12      	lsrs	r2, r2, #16
 800413e:	819a      	strh	r2, [r3, #12]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop

08004144 <TIM2_Motor_Out_Init>:
#define mTIM2_TICK			(1000000. / mTIM2_FREQ)
#define mTIM2_PLS_OF_1ms	(1000. / mTIM2_TICK)

void TIM2_Motor_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 Power On
 8004144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004148:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800414c:	69d9      	ldr	r1, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 2); // PA Power On
	
	Macro_Write_Block(GPIOA->CRL, 0xFF, 0xAA, 2*4); // PA2, PA3 -> alt out p/p
 800414e:	f44f 6200 	mov.w	r2, #2048	; 0x800
#define mTIM2_TICK			(1000000. / mTIM2_FREQ)
#define mTIM2_PLS_OF_1ms	(1000. / mTIM2_TICK)

void TIM2_Motor_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 Power On
 8004152:	f041 0101 	orr.w	r1, r1, #1
 8004156:	61d9      	str	r1, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 2); // PA Power On
 8004158:	6999      	ldr	r1, [r3, #24]
	
	Macro_Write_Block(GPIOA->CRL, 0xFF, 0xAA, 2*4); // PA2, PA3 -> alt out p/p
 800415a:	f2c4 0201 	movt	r2, #16385	; 0x4001
#define mTIM2_PLS_OF_1ms	(1000. / mTIM2_TICK)

void TIM2_Motor_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 Power On
	Macro_Set_Bit(RCC->APB2ENR, 2); // PA Power On
 800415e:	f041 0104 	orr.w	r1, r1, #4
 8004162:	6199      	str	r1, [r3, #24]
	
	Macro_Write_Block(GPIOA->CRL, 0xFF, 0xAA, 2*4); // PA2, PA3 -> alt out p/p
 8004164:	6811      	ldr	r1, [r2, #0]
	Macro_Write_Block(TIM2->CCMR2, 0xFFFF, 0x6060, 0); // PWM mode
 8004166:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
void TIM2_Motor_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 Power On
	Macro_Set_Bit(RCC->APB2ENR, 2); // PA Power On
	
	Macro_Write_Block(GPIOA->CRL, 0xFF, 0xAA, 2*4); // PA2, PA3 -> alt out p/p
 800416a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800416e:	f441 412a 	orr.w	r1, r1, #43520	; 0xaa00
 8004172:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(TIM2->CCMR2, 0xFFFF, 0x6060, 0); // PWM mode
 8004174:	f246 0160 	movw	r1, #24672	; 0x6060

	TIM2->CCER = (0 << 13) | (0 << 12) | (0 << 9) | (0 << 8); // PA2, PA3 output disable
 8004178:	2200      	movs	r2, #0
{
	Macro_Set_Bit(RCC->APB1ENR, 0); // TIM2 Power On
	Macro_Set_Bit(RCC->APB2ENR, 2); // PA Power On
	
	Macro_Write_Block(GPIOA->CRL, 0xFF, 0xAA, 2*4); // PA2, PA3 -> alt out p/p
	Macro_Write_Block(TIM2->CCMR2, 0xFFFF, 0x6060, 0); // PWM mode
 800417a:	8b98      	ldrh	r0, [r3, #28]
 800417c:	8399      	strh	r1, [r3, #28]

	TIM2->CCER = (0 << 13) | (0 << 12) | (0 << 9) | (0 << 8); // PA2, PA3 output disable
 800417e:	841a      	strh	r2, [r3, #32]
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop

08004184 <TIM2_Motor_Out_Freq_Generation>:
}

void TIM2_Motor_Out_Freq_Generation(unsigned short freq, float duty)
{
 8004184:	b538      	push	{r3, r4, r5, lr}
	TIM2->CR1 = (1<<4) | (0<<3); // down, repeat
 8004186:	2210      	movs	r2, #16
 8004188:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	TIM2->PSC = (unsigned int)((TIMXCLK / mTIM2_FREQ) + 0.5) - 1;
 800418c:	2308      	movs	r3, #8
	TIM2->CCER = (0 << 13) | (0 << 12) | (0 << 9) | (0 << 8); // PA2, PA3 output disable
}

void TIM2_Motor_Out_Freq_Generation(unsigned short freq, float duty)
{
	TIM2->CR1 = (1<<4) | (0<<3); // down, repeat
 800418e:	8022      	strh	r2, [r4, #0]
	TIM2->PSC = (unsigned int)((TIMXCLK / mTIM2_FREQ) + 0.5) - 1;
 8004190:	8523      	strh	r3, [r4, #40]	; 0x28

	TIM2->CCER = (0 << 13) | (0 << 12) | (0 << 9) | (0 << 8); // PA2, PA3 output disable
}

void TIM2_Motor_Out_Freq_Generation(unsigned short freq, float duty)
{
 8004192:	460d      	mov	r5, r1
	TIM2->CR1 = (1<<4) | (0<<3); // down, repeat
	TIM2->PSC = (unsigned int)((TIMXCLK / mTIM2_FREQ) + 0.5) - 1;
	TIM2->ARR = (int)((mTIM2_FREQ / freq) + 0.5);
 8004194:	f005 fb34 	bl	8009800 <__aeabi_i2d>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	a118      	add	r1, pc, #96	; (adr r1, 8004200 <TIM2_Motor_Out_Freq_Generation+0x7c>)
 800419e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041a2:	f005 fcbd 	bl	8009b20 <__aeabi_ddiv>
 80041a6:	2300      	movs	r3, #0
 80041a8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80041ac:	2200      	movs	r2, #0
 80041ae:	f005 f9db 	bl	8009568 <__adddf3>
 80041b2:	f005 fe25 	bl	8009e00 <__aeabi_d2iz>
 80041b6:	b280      	uxth	r0, r0
 80041b8:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM2->CCR3 = (int)(TIM2->ARR * duty);
 80041ba:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80041bc:	b280      	uxth	r0, r0
 80041be:	f005 ff71 	bl	800a0a4 <__aeabi_i2f>
 80041c2:	4629      	mov	r1, r5
 80041c4:	f005 ffc2 	bl	800a14c <__aeabi_fmul>
 80041c8:	f006 f910 	bl	800a3ec <__aeabi_f2iz>
 80041cc:	b280      	uxth	r0, r0
 80041ce:	87a0      	strh	r0, [r4, #60]	; 0x3c
	TIM2->CCR4 = (int)(TIM2->ARR * duty);
 80041d0:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80041d2:	b280      	uxth	r0, r0
 80041d4:	f005 ff66 	bl	800a0a4 <__aeabi_i2f>
 80041d8:	4629      	mov	r1, r5
 80041da:	f005 ffb7 	bl	800a14c <__aeabi_fmul>
 80041de:	f006 f905 	bl	800a3ec <__aeabi_f2iz>
 80041e2:	b280      	uxth	r0, r0
 80041e4:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

	Macro_Set_Bit(TIM2->EGR, 0);
 80041e8:	8aa3      	ldrh	r3, [r4, #20]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f043 0301 	orr.w	r3, r3, #1
 80041f0:	82a3      	strh	r3, [r4, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 80041f2:	8823      	ldrh	r3, [r4, #0]
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	8023      	strh	r3, [r4, #0]
 80041fc:	bd38      	pop	{r3, r4, r5, pc}
 80041fe:	bf00      	nop
 8004200:	00000000 	andeq	r0, r0, r0
 8004204:	415e8480 	cmpmi	lr, r0, lsl #9

08004208 <TIM2_Motor_Run>:
}

void TIM2_Motor_Run(int dir, float duty) // dir: -1, 0, 1
{
 8004208:	b570      	push	{r4, r5, r6, lr}
	TIM2->CCR3 = (int)(TIM2->ARR * duty);
 800420a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800420e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
}

void TIM2_Motor_Run(int dir, float duty) // dir: -1, 0, 1
{
 8004210:	460e      	mov	r6, r1
 8004212:	4605      	mov	r5, r0
	TIM2->CCR3 = (int)(TIM2->ARR * duty);
 8004214:	b298      	uxth	r0, r3
 8004216:	f005 ff45 	bl	800a0a4 <__aeabi_i2f>
 800421a:	4631      	mov	r1, r6
 800421c:	f005 ff96 	bl	800a14c <__aeabi_fmul>
 8004220:	f006 f8e4 	bl	800a3ec <__aeabi_f2iz>
 8004224:	b280      	uxth	r0, r0
 8004226:	87a0      	strh	r0, [r4, #60]	; 0x3c
	TIM2->CCR4 = (int)(TIM2->ARR * duty);
 8004228:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 800422a:	b280      	uxth	r0, r0
 800422c:	f005 ff3a 	bl	800a0a4 <__aeabi_i2f>
 8004230:	4631      	mov	r1, r6
 8004232:	f005 ff8b 	bl	800a14c <__aeabi_fmul>
 8004236:	f006 f8d9 	bl	800a3ec <__aeabi_f2iz>
 800423a:	b280      	uxth	r0, r0
 800423c:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

	switch(dir)
 8004240:	b1e5      	cbz	r5, 800427c <TIM2_Motor_Run+0x74>
 8004242:	2d01      	cmp	r5, #1
 8004244:	d00e      	beq.n	8004264 <TIM2_Motor_Run+0x5c>
 8004246:	3501      	adds	r5, #1
 8004248:	d000      	beq.n	800424c <TIM2_Motor_Run+0x44>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
			TIM2->CCER &= ~(1<<12);
			TIM2->CCER |= (1<<8);
			break;
		// ccw
		case -1:
			TIM2->CCER &= ~(1<<8);
 800424c:	8c23      	ldrh	r3, [r4, #32]
 800424e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004252:	041b      	lsls	r3, r3, #16
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	8423      	strh	r3, [r4, #32]
			TIM2->CCER |= (1<<12);
 8004258:	8c23      	ldrh	r3, [r4, #32]
 800425a:	b29b      	uxth	r3, r3
 800425c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004260:	8423      	strh	r3, [r4, #32]
			break;
 8004262:	bd70      	pop	{r4, r5, r6, pc}

	switch(dir)
	{
		// cw
		case 1:
			TIM2->CCER &= ~(1<<12);
 8004264:	8c23      	ldrh	r3, [r4, #32]
 8004266:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800426a:	041b      	lsls	r3, r3, #16
 800426c:	0c1b      	lsrs	r3, r3, #16
 800426e:	8423      	strh	r3, [r4, #32]
			TIM2->CCER |= (1<<8);
 8004270:	8c23      	ldrh	r3, [r4, #32]
 8004272:	b29b      	uxth	r3, r3
 8004274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004278:	8423      	strh	r3, [r4, #32]
			break;
 800427a:	bd70      	pop	{r4, r5, r6, pc}
			TIM2->CCER &= ~(1<<8);
			TIM2->CCER |= (1<<12);
			break;
		// stop
		case 0:
			TIM2->CCER &= ~(1<<8);
 800427c:	8c23      	ldrh	r3, [r4, #32]
 800427e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004282:	041b      	lsls	r3, r3, #16
 8004284:	0c1b      	lsrs	r3, r3, #16
 8004286:	8423      	strh	r3, [r4, #32]
			TIM2->CCER &= ~(1<<12);
 8004288:	8c23      	ldrh	r3, [r4, #32]
 800428a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800428e:	041b      	lsls	r3, r3, #16
 8004290:	0c1b      	lsrs	r3, r3, #16
 8004292:	8423      	strh	r3, [r4, #32]
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	bf00      	nop

08004298 <TIM2_Motor_Stop>:
	}
}

void TIM2_Motor_Stop(void)
{
	Macro_Clear_Bit(TIM2->CR1, 0);
 8004298:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800429c:	8813      	ldrh	r3, [r2, #0]
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	041b      	lsls	r3, r3, #16
 80042a4:	0c1b      	lsrs	r3, r3, #16
 80042a6:	8013      	strh	r3, [r2, #0]
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	f3af 8000 	nop.w

080042b0 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 80042b0:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 80042b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80042b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80042ba:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80042bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 80042c0:	f041 0104 	orr.w	r1, r1, #4
 80042c4:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 80042c6:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80042c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 80042cc:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80042d0:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 80042d8:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 80042dc:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042e4:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 80042e6:	f005 fa8b 	bl	8009800 <__aeabi_i2d>
 80042ea:	2300      	movs	r3, #0
 80042ec:	2200      	movs	r2, #0
 80042ee:	f2c4 0330 	movt	r3, #16432	; 0x4030
 80042f2:	f005 faeb 	bl	80098cc <__aeabi_dmul>
 80042f6:	4602      	mov	r2, r0
 80042f8:	460b      	mov	r3, r1
 80042fa:	a119      	add	r1, pc, #100	; (adr r1, 8004360 <Uart1_Init+0xb0>)
 80042fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004300:	f005 fc0e 	bl	8009b20 <__aeabi_ddiv>
 8004304:	460d      	mov	r5, r1
 8004306:	4604      	mov	r4, r0
	mant = (int)div;
 8004308:	f005 fd7a 	bl	8009e00 <__aeabi_d2iz>
 800430c:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 800430e:	f005 fa67 	bl	80097e0 <__aeabi_ui2d>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4620      	mov	r0, r4
 8004318:	4629      	mov	r1, r5
 800431a:	f005 f923 	bl	8009564 <__aeabi_dsub>
 800431e:	2300      	movs	r3, #0
 8004320:	2200      	movs	r2, #0
 8004322:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8004326:	f005 fad1 	bl	80098cc <__aeabi_dmul>
 800432a:	2300      	movs	r3, #0
 800432c:	2200      	movs	r2, #0
 800432e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8004332:	f005 f919 	bl	8009568 <__adddf3>
 8004336:	f005 fd63 	bl	8009e00 <__aeabi_d2iz>
	mant += frac >> 4;
 800433a:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 800433e:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8004342:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8004346:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800434a:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 800434e:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8004350:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8004352:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8004356:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8004358:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 800435a:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 800435c:	829a      	strh	r2, [r3, #20]
 800435e:	bd70      	pop	{r4, r5, r6, pc}
 8004360:	00000000 	andeq	r0, r0, r0
 8004364:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08004368 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004368:	280a      	cmp	r0, #10
 800436a:	d00c      	beq.n	8004386 <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800436c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004370:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004374:	880a      	ldrh	r2, [r1, #0]
 8004376:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800437a:	0612      	lsls	r2, r2, #24
 800437c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004380:	d5f8      	bpl.n	8004374 <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 8004382:	8098      	strh	r0, [r3, #4]
 8004384:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004386:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 800438a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800438e:	880a      	ldrh	r2, [r1, #0]
 8004390:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004394:	0612      	lsls	r2, r2, #24
 8004396:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800439a:	d5f8      	bpl.n	800438e <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 800439c:	220d      	movs	r2, #13
 800439e:	809a      	strh	r2, [r3, #4]
 80043a0:	e7e4      	b.n	800436c <Uart1_Send_Byte+0x4>
 80043a2:	bf00      	nop

080043a4 <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 80043a4:	b430      	push	{r4, r5}
	while(*pt!=0)
 80043a6:	7804      	ldrb	r4, [r0, #0]
 80043a8:	b194      	cbz	r4, 80043d0 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80043aa:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80043ae:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 80043b2:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 80043b4:	2c0a      	cmp	r4, #10
 80043b6:	d00d      	beq.n	80043d4 <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80043b8:	880a      	ldrh	r2, [r1, #0]
 80043ba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80043be:	0612      	lsls	r2, r2, #24
 80043c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80043c4:	d5f8      	bpl.n	80043b8 <Uart1_Send_String+0x14>
	USART1->DR = data;
 80043c6:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 80043c8:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80043cc:	2c00      	cmp	r4, #0
 80043ce:	d1f1      	bne.n	80043b4 <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 80043d0:	bc30      	pop	{r4, r5}
 80043d2:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80043d4:	880a      	ldrh	r2, [r1, #0]
 80043d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80043da:	0612      	lsls	r2, r2, #24
 80043dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80043e0:	d5f8      	bpl.n	80043d4 <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 80043e2:	809d      	strh	r5, [r3, #4]
 80043e4:	e7e8      	b.n	80043b8 <Uart1_Send_String+0x14>
 80043e6:	bf00      	nop

080043e8 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 80043e8:	b40f      	push	{r0, r1, r2, r3}
 80043ea:	b530      	push	{r4, r5, lr}
 80043ec:	b0c3      	sub	sp, #268	; 0x10c
 80043ee:	ab46      	add	r3, sp, #280	; 0x118
 80043f0:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 80043f4:	a802      	add	r0, sp, #8
 80043f6:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 80043f8:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 80043fa:	f000 f857 	bl	80044ac <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 80043fe:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004402:	b198      	cbz	r0, 800442c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004404:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004408:	ac02      	add	r4, sp, #8
 800440a:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 800440e:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004410:	280a      	cmp	r0, #10
 8004412:	d010      	beq.n	8004436 <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004414:	880a      	ldrh	r2, [r1, #0]
 8004416:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800441a:	0612      	lsls	r2, r2, #24
 800441c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004420:	d5f8      	bpl.n	8004414 <Uart1_Printf+0x2c>
	USART1->DR = data;
 8004422:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8004424:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004428:	2800      	cmp	r0, #0
 800442a:	d1f1      	bne.n	8004410 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 800442c:	b043      	add	sp, #268	; 0x10c
 800442e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004432:	b004      	add	sp, #16
 8004434:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004436:	880a      	ldrh	r2, [r1, #0]
 8004438:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800443c:	0612      	lsls	r2, r2, #24
 800443e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004442:	d5f8      	bpl.n	8004436 <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8004444:	809d      	strh	r5, [r3, #4]
 8004446:	e7e5      	b.n	8004414 <Uart1_Printf+0x2c>

08004448 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004448:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800444c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004450:	8818      	ldrh	r0, [r3, #0]
 8004452:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8004456:	b108      	cbz	r0, 800445c <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8004458:	8898      	ldrh	r0, [r3, #4]
 800445a:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop

08004460 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004460:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004464:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004468:	8813      	ldrh	r3, [r2, #0]
 800446a:	0699      	lsls	r1, r3, #26
 800446c:	d5fc      	bpl.n	8004468 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 800446e:	8890      	ldrh	r0, [r2, #4]
 8004470:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 8004472:	2800      	cmp	r0, #0
 8004474:	d0f8      	beq.n	8004468 <Uart1_Get_Char+0x8>

	return rx;
}
 8004476:	4770      	bx	lr

08004478 <_vsprintf_r>:
 8004478:	b530      	push	{r4, r5, lr}
 800447a:	b09b      	sub	sp, #108	; 0x6c
 800447c:	460c      	mov	r4, r1
 800447e:	4669      	mov	r1, sp
 8004480:	9400      	str	r4, [sp, #0]
 8004482:	f44f 7502 	mov.w	r5, #520	; 0x208
 8004486:	9404      	str	r4, [sp, #16]
 8004488:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800448c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8004490:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8004494:	9402      	str	r4, [sp, #8]
 8004496:	9405      	str	r4, [sp, #20]
 8004498:	f8ad 500e 	strh.w	r5, [sp, #14]
 800449c:	f000 f814 	bl	80044c8 <_svfprintf_r>
 80044a0:	9b00      	ldr	r3, [sp, #0]
 80044a2:	2200      	movs	r2, #0
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	b01b      	add	sp, #108	; 0x6c
 80044a8:	bd30      	pop	{r4, r5, pc}
 80044aa:	bf00      	nop

080044ac <vsprintf>:
 80044ac:	b430      	push	{r4, r5}
 80044ae:	f240 0400 	movw	r4, #0
 80044b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80044b6:	460d      	mov	r5, r1
 80044b8:	4613      	mov	r3, r2
 80044ba:	4601      	mov	r1, r0
 80044bc:	462a      	mov	r2, r5
 80044be:	6820      	ldr	r0, [r4, #0]
 80044c0:	bc30      	pop	{r4, r5}
 80044c2:	f7ff bfd9 	b.w	8004478 <_vsprintf_r>
 80044c6:	bf00      	nop

080044c8 <_svfprintf_r>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	b0c9      	sub	sp, #292	; 0x124
 80044ce:	4691      	mov	r9, r2
 80044d0:	9314      	str	r3, [sp, #80]	; 0x50
 80044d2:	910b      	str	r1, [sp, #44]	; 0x2c
 80044d4:	900e      	str	r0, [sp, #56]	; 0x38
 80044d6:	f002 fafb 	bl	8006ad0 <_localeconv_r>
 80044da:	6800      	ldr	r0, [r0, #0]
 80044dc:	901a      	str	r0, [sp, #104]	; 0x68
 80044de:	f003 fc67 	bl	8007db0 <strlen>
 80044e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80044e4:	89a3      	ldrh	r3, [r4, #12]
 80044e6:	901d      	str	r0, [sp, #116]	; 0x74
 80044e8:	0618      	lsls	r0, r3, #24
 80044ea:	d503      	bpl.n	80044f4 <_svfprintf_r+0x2c>
 80044ec:	6923      	ldr	r3, [r4, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f001 8079 	beq.w	80055e6 <_svfprintf_r+0x111e>
 80044f4:	f64a 3544 	movw	r5, #43844	; 0xab44
 80044f8:	ac38      	add	r4, sp, #224	; 0xe0
 80044fa:	f6c0 0500 	movt	r5, #2048	; 0x800
 80044fe:	9515      	str	r5, [sp, #84]	; 0x54
 8004500:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8004504:	9508      	str	r5, [sp, #32]
 8004506:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004508:	af38      	add	r7, sp, #224	; 0xe0
 800450a:	9409      	str	r4, [sp, #36]	; 0x24
 800450c:	f64a 745c 	movw	r4, #44892	; 0xaf5c
 8004510:	f105 0610 	add.w	r6, r5, #16
 8004514:	9d08      	ldr	r5, [sp, #32]
 8004516:	2300      	movs	r3, #0
 8004518:	f6c0 0400 	movt	r4, #2048	; 0x800
 800451c:	9311      	str	r3, [sp, #68]	; 0x44
 800451e:	9417      	str	r4, [sp, #92]	; 0x5c
 8004520:	1b7c      	subs	r4, r7, r5
 8004522:	931b      	str	r3, [sp, #108]	; 0x6c
 8004524:	931c      	str	r3, [sp, #112]	; 0x70
 8004526:	9319      	str	r3, [sp, #100]	; 0x64
 8004528:	931e      	str	r3, [sp, #120]	; 0x78
 800452a:	9312      	str	r3, [sp, #72]	; 0x48
 800452c:	9421      	str	r4, [sp, #132]	; 0x84
 800452e:	932d      	str	r3, [sp, #180]	; 0xb4
 8004530:	932c      	str	r3, [sp, #176]	; 0xb0
 8004532:	972b      	str	r7, [sp, #172]	; 0xac
 8004534:	f899 3000 	ldrb.w	r3, [r9]
 8004538:	2b25      	cmp	r3, #37	; 0x25
 800453a:	bf18      	it	ne
 800453c:	2b00      	cmpne	r3, #0
 800453e:	f000 80b3 	beq.w	80046a8 <_svfprintf_r+0x1e0>
 8004542:	f109 0201 	add.w	r2, r9, #1
 8004546:	4614      	mov	r4, r2
 8004548:	3201      	adds	r2, #1
 800454a:	7823      	ldrb	r3, [r4, #0]
 800454c:	2b25      	cmp	r3, #37	; 0x25
 800454e:	bf18      	it	ne
 8004550:	2b00      	cmpne	r3, #0
 8004552:	d1f8      	bne.n	8004546 <_svfprintf_r+0x7e>
 8004554:	ebb4 0509 	subs.w	r5, r4, r9
 8004558:	d00f      	beq.n	800457a <_svfprintf_r+0xb2>
 800455a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800455c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800455e:	3301      	adds	r3, #1
 8004560:	f8c7 9000 	str.w	r9, [r7]
 8004564:	2b07      	cmp	r3, #7
 8004566:	607d      	str	r5, [r7, #4]
 8004568:	442a      	add	r2, r5
 800456a:	932c      	str	r3, [sp, #176]	; 0xb0
 800456c:	922d      	str	r2, [sp, #180]	; 0xb4
 800456e:	bfd8      	it	le
 8004570:	3708      	addle	r7, #8
 8004572:	dc7f      	bgt.n	8004674 <_svfprintf_r+0x1ac>
 8004574:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004576:	4428      	add	r0, r5
 8004578:	9012      	str	r0, [sp, #72]	; 0x48
 800457a:	7823      	ldrb	r3, [r4, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8081 	beq.w	8004684 <_svfprintf_r+0x1bc>
 8004582:	2300      	movs	r3, #0
 8004584:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004588:	461a      	mov	r2, r3
 800458a:	9313      	str	r3, [sp, #76]	; 0x4c
 800458c:	930a      	str	r3, [sp, #40]	; 0x28
 800458e:	f104 0901 	add.w	r9, r4, #1
 8004592:	7863      	ldrb	r3, [r4, #1]
 8004594:	f04f 34ff 	mov.w	r4, #4294967295
 8004598:	940c      	str	r4, [sp, #48]	; 0x30
 800459a:	f109 0901 	add.w	r9, r9, #1
 800459e:	f1a3 0120 	sub.w	r1, r3, #32
 80045a2:	2958      	cmp	r1, #88	; 0x58
 80045a4:	f200 840a 	bhi.w	8004dbc <_svfprintf_r+0x8f4>
 80045a8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80045ac:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 80045b0:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 80045b4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045b8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045bc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045c0:	0348039c 	movteq	r0, #33692	; 0x839c
 80045c4:	005d0408 	subseq	r0, sp, r8, lsl #8
 80045c8:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 80045cc:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 80045d0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80045d4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80045d8:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80045dc:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80045e0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045e4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045e8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045ec:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045f0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80045f4:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80045f8:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80045fc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004600:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004604:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 8004608:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 800460c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004610:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004614:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 8004618:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800461c:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8004620:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004624:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004628:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800462c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004630:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8004634:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8004638:	02900290 	addseq	r0, r0, #144, 4
 800463c:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8004640:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004644:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004648:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 800464c:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004650:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8004654:	00800408 	addeq	r0, r0, r8, lsl #8
 8004658:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800465c:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004660:	9314      	str	r3, [sp, #80]	; 0x50
 8004662:	4264      	negs	r4, r4
 8004664:	9413      	str	r4, [sp, #76]	; 0x4c
 8004666:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004668:	f045 0504 	orr.w	r5, r5, #4
 800466c:	950a      	str	r5, [sp, #40]	; 0x28
 800466e:	f899 3000 	ldrb.w	r3, [r9]
 8004672:	e792      	b.n	800459a <_svfprintf_r+0xd2>
 8004674:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004676:	aa2b      	add	r2, sp, #172	; 0xac
 8004678:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800467a:	f003 fbc9 	bl	8007e10 <__ssprint_r>
 800467e:	b940      	cbnz	r0, 8004692 <_svfprintf_r+0x1ca>
 8004680:	af38      	add	r7, sp, #224	; 0xe0
 8004682:	e777      	b.n	8004574 <_svfprintf_r+0xac>
 8004684:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004686:	b123      	cbz	r3, 8004692 <_svfprintf_r+0x1ca>
 8004688:	980e      	ldr	r0, [sp, #56]	; 0x38
 800468a:	aa2b      	add	r2, sp, #172	; 0xac
 800468c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800468e:	f003 fbbf 	bl	8007e10 <__ssprint_r>
 8004692:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004694:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004696:	89a3      	ldrh	r3, [r4, #12]
 8004698:	f013 0f40 	tst.w	r3, #64	; 0x40
 800469c:	bf18      	it	ne
 800469e:	f04f 30ff 	movne.w	r0, #4294967295
 80046a2:	b049      	add	sp, #292	; 0x124
 80046a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046a8:	464c      	mov	r4, r9
 80046aa:	e766      	b.n	800457a <_svfprintf_r+0xb2>
 80046ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80046ae:	9316      	str	r3, [sp, #88]	; 0x58
 80046b0:	06a3      	lsls	r3, r4, #26
 80046b2:	f140 81d9 	bpl.w	8004a68 <_svfprintf_r+0x5a0>
 80046b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80046b8:	2301      	movs	r3, #1
 80046ba:	1dea      	adds	r2, r5, #7
 80046bc:	f022 0207 	bic.w	r2, r2, #7
 80046c0:	f102 0408 	add.w	r4, r2, #8
 80046c4:	9414      	str	r4, [sp, #80]	; 0x50
 80046c6:	e9d2 4500 	ldrd	r4, r5, [r2]
 80046ca:	f04f 0a00 	mov.w	sl, #0
 80046ce:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80046d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80046d4:	2800      	cmp	r0, #0
 80046d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80046d8:	bfa2      	ittt	ge
 80046da:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80046dc:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80046e0:	910a      	strge	r1, [sp, #40]	; 0x28
 80046e2:	ea54 0205 	orrs.w	r2, r4, r5
 80046e6:	bf0c      	ite	eq
 80046e8:	2200      	moveq	r2, #0
 80046ea:	2201      	movne	r2, #1
 80046ec:	2800      	cmp	r0, #0
 80046ee:	bf18      	it	ne
 80046f0:	f042 0201 	orrne.w	r2, r2, #1
 80046f4:	2a00      	cmp	r2, #0
 80046f6:	f000 83e5 	beq.w	8004ec4 <_svfprintf_r+0x9fc>
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	f000 8509 	beq.w	8005112 <_svfprintf_r+0xc4a>
 8004700:	2b02      	cmp	r3, #2
 8004702:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 8004706:	f040 8159 	bne.w	80049bc <_svfprintf_r+0x4f4>
 800470a:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 800470e:	f004 010f 	and.w	r1, r4, #15
 8004712:	0923      	lsrs	r3, r4, #4
 8004714:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8004718:	0928      	lsrs	r0, r5, #4
 800471a:	f81c 1001 	ldrb.w	r1, [ip, r1]
 800471e:	461c      	mov	r4, r3
 8004720:	4605      	mov	r5, r0
 8004722:	4690      	mov	r8, r2
 8004724:	ea54 0005 	orrs.w	r0, r4, r5
 8004728:	f102 32ff 	add.w	r2, r2, #4294967295
 800472c:	f888 1000 	strb.w	r1, [r8]
 8004730:	d1ed      	bne.n	800470e <_svfprintf_r+0x246>
 8004732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004734:	ebc8 0303 	rsb	r3, r8, r3
 8004738:	9310      	str	r3, [sp, #64]	; 0x40
 800473a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800473c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800473e:	42a5      	cmp	r5, r4
 8004740:	bfb8      	it	lt
 8004742:	4625      	movlt	r5, r4
 8004744:	2400      	movs	r4, #0
 8004746:	950d      	str	r5, [sp, #52]	; 0x34
 8004748:	9418      	str	r4, [sp, #96]	; 0x60
 800474a:	f1ba 0f00 	cmp.w	sl, #0
 800474e:	d002      	beq.n	8004756 <_svfprintf_r+0x28e>
 8004750:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004752:	3501      	adds	r5, #1
 8004754:	950d      	str	r5, [sp, #52]	; 0x34
 8004756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004758:	f013 0302 	ands.w	r3, r3, #2
 800475c:	930f      	str	r3, [sp, #60]	; 0x3c
 800475e:	bf1e      	ittt	ne
 8004760:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8004762:	3402      	addne	r4, #2
 8004764:	940d      	strne	r4, [sp, #52]	; 0x34
 8004766:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004768:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 800476c:	f040 8346 	bne.w	8004dfc <_svfprintf_r+0x934>
 8004770:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8004772:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004774:	ebc0 0b04 	rsb	fp, r0, r4
 8004778:	f1bb 0f00 	cmp.w	fp, #0
 800477c:	f340 833e 	ble.w	8004dfc <_svfprintf_r+0x934>
 8004780:	f1bb 0f10 	cmp.w	fp, #16
 8004784:	f64a 3a44 	movw	sl, #43844	; 0xab44
 8004788:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800478a:	bfdc      	itt	le
 800478c:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004790:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 8004792:	dd32      	ble.n	80047fa <_svfprintf_r+0x332>
 8004794:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004798:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 800479c:	9520      	str	r5, [sp, #128]	; 0x80
 800479e:	46d8      	mov	r8, fp
 80047a0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80047a2:	46d3      	mov	fp, sl
 80047a4:	2410      	movs	r4, #16
 80047a6:	46ca      	mov	sl, r9
 80047a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80047aa:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80047ae:	e004      	b.n	80047ba <_svfprintf_r+0x2f2>
 80047b0:	f1a8 0810 	sub.w	r8, r8, #16
 80047b4:	f1b8 0f10 	cmp.w	r8, #16
 80047b8:	dd19      	ble.n	80047ee <_svfprintf_r+0x326>
 80047ba:	3201      	adds	r2, #1
 80047bc:	3110      	adds	r1, #16
 80047be:	2a07      	cmp	r2, #7
 80047c0:	603d      	str	r5, [r7, #0]
 80047c2:	607c      	str	r4, [r7, #4]
 80047c4:	f107 0708 	add.w	r7, r7, #8
 80047c8:	922c      	str	r2, [sp, #176]	; 0xb0
 80047ca:	912d      	str	r1, [sp, #180]	; 0xb4
 80047cc:	ddf0      	ble.n	80047b0 <_svfprintf_r+0x2e8>
 80047ce:	980e      	ldr	r0, [sp, #56]	; 0x38
 80047d0:	4649      	mov	r1, r9
 80047d2:	aa2b      	add	r2, sp, #172	; 0xac
 80047d4:	af38      	add	r7, sp, #224	; 0xe0
 80047d6:	f003 fb1b 	bl	8007e10 <__ssprint_r>
 80047da:	2800      	cmp	r0, #0
 80047dc:	f47f af59 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80047e0:	f1a8 0810 	sub.w	r8, r8, #16
 80047e4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80047e6:	f1b8 0f10 	cmp.w	r8, #16
 80047ea:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80047ec:	dce5      	bgt.n	80047ba <_svfprintf_r+0x2f2>
 80047ee:	46d1      	mov	r9, sl
 80047f0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80047f2:	46da      	mov	sl, fp
 80047f4:	46c3      	mov	fp, r8
 80047f6:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80047fa:	3201      	adds	r2, #1
 80047fc:	eb0b 0401 	add.w	r4, fp, r1
 8004800:	2a07      	cmp	r2, #7
 8004802:	922c      	str	r2, [sp, #176]	; 0xb0
 8004804:	942d      	str	r4, [sp, #180]	; 0xb4
 8004806:	e887 0c00 	stmia.w	r7, {sl, fp}
 800480a:	f300 82ec 	bgt.w	8004de6 <_svfprintf_r+0x91e>
 800480e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004812:	3708      	adds	r7, #8
 8004814:	f1ba 0f00 	cmp.w	sl, #0
 8004818:	d00e      	beq.n	8004838 <_svfprintf_r+0x370>
 800481a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800481c:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8004820:	3401      	adds	r4, #1
 8004822:	603a      	str	r2, [r7, #0]
 8004824:	3301      	adds	r3, #1
 8004826:	2201      	movs	r2, #1
 8004828:	2b07      	cmp	r3, #7
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	942d      	str	r4, [sp, #180]	; 0xb4
 800482e:	bfd8      	it	le
 8004830:	3708      	addle	r7, #8
 8004832:	932c      	str	r3, [sp, #176]	; 0xb0
 8004834:	f300 8402 	bgt.w	800503c <_svfprintf_r+0xb74>
 8004838:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800483a:	b16b      	cbz	r3, 8004858 <_svfprintf_r+0x390>
 800483c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800483e:	aa24      	add	r2, sp, #144	; 0x90
 8004840:	3402      	adds	r4, #2
 8004842:	603a      	str	r2, [r7, #0]
 8004844:	3301      	adds	r3, #1
 8004846:	2202      	movs	r2, #2
 8004848:	2b07      	cmp	r3, #7
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	942d      	str	r4, [sp, #180]	; 0xb4
 800484e:	bfd8      	it	le
 8004850:	3708      	addle	r7, #8
 8004852:	932c      	str	r3, [sp, #176]	; 0xb0
 8004854:	f300 83fe 	bgt.w	8005054 <_svfprintf_r+0xb8c>
 8004858:	2d80      	cmp	r5, #128	; 0x80
 800485a:	f000 8346 	beq.w	8004eea <_svfprintf_r+0xa22>
 800485e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004860:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004862:	ebc3 0a05 	rsb	sl, r3, r5
 8004866:	f1ba 0f00 	cmp.w	sl, #0
 800486a:	dd43      	ble.n	80048f4 <_svfprintf_r+0x42c>
 800486c:	f1ba 0f10 	cmp.w	sl, #16
 8004870:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004872:	bfdc      	itt	le
 8004874:	4d94      	ldrle	r5, [pc, #592]	; (8004ac8 <_svfprintf_r+0x600>)
 8004876:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004878:	dd27      	ble.n	80048ca <_svfprintf_r+0x402>
 800487a:	4893      	ldr	r0, [pc, #588]	; (8004ac8 <_svfprintf_r+0x600>)
 800487c:	4622      	mov	r2, r4
 800487e:	2510      	movs	r5, #16
 8004880:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004884:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004886:	900f      	str	r0, [sp, #60]	; 0x3c
 8004888:	e004      	b.n	8004894 <_svfprintf_r+0x3cc>
 800488a:	f1aa 0a10 	sub.w	sl, sl, #16
 800488e:	f1ba 0f10 	cmp.w	sl, #16
 8004892:	dd19      	ble.n	80048c8 <_svfprintf_r+0x400>
 8004894:	3301      	adds	r3, #1
 8004896:	3210      	adds	r2, #16
 8004898:	2b07      	cmp	r3, #7
 800489a:	603e      	str	r6, [r7, #0]
 800489c:	607d      	str	r5, [r7, #4]
 800489e:	f107 0708 	add.w	r7, r7, #8
 80048a2:	932c      	str	r3, [sp, #176]	; 0xb0
 80048a4:	922d      	str	r2, [sp, #180]	; 0xb4
 80048a6:	ddf0      	ble.n	800488a <_svfprintf_r+0x3c2>
 80048a8:	4658      	mov	r0, fp
 80048aa:	4621      	mov	r1, r4
 80048ac:	aa2b      	add	r2, sp, #172	; 0xac
 80048ae:	af38      	add	r7, sp, #224	; 0xe0
 80048b0:	f003 faae 	bl	8007e10 <__ssprint_r>
 80048b4:	2800      	cmp	r0, #0
 80048b6:	f47f aeec 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80048ba:	f1aa 0a10 	sub.w	sl, sl, #16
 80048be:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80048c0:	f1ba 0f10 	cmp.w	sl, #16
 80048c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80048c6:	dce5      	bgt.n	8004894 <_svfprintf_r+0x3cc>
 80048c8:	4614      	mov	r4, r2
 80048ca:	3301      	adds	r3, #1
 80048cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80048ce:	2b07      	cmp	r3, #7
 80048d0:	4454      	add	r4, sl
 80048d2:	932c      	str	r3, [sp, #176]	; 0xb0
 80048d4:	e887 0420 	stmia.w	r7, {r5, sl}
 80048d8:	bfd8      	it	le
 80048da:	3708      	addle	r7, #8
 80048dc:	942d      	str	r4, [sp, #180]	; 0xb4
 80048de:	dd09      	ble.n	80048f4 <_svfprintf_r+0x42c>
 80048e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80048e2:	aa2b      	add	r2, sp, #172	; 0xac
 80048e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048e6:	f003 fa93 	bl	8007e10 <__ssprint_r>
 80048ea:	2800      	cmp	r0, #0
 80048ec:	f47f aed1 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80048f0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80048f2:	af38      	add	r7, sp, #224	; 0xe0
 80048f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048f6:	05eb      	lsls	r3, r5, #23
 80048f8:	f100 8282 	bmi.w	8004e00 <_svfprintf_r+0x938>
 80048fc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80048fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004900:	3301      	adds	r3, #1
 8004902:	f8c7 8000 	str.w	r8, [r7]
 8004906:	2b07      	cmp	r3, #7
 8004908:	442c      	add	r4, r5
 800490a:	607d      	str	r5, [r7, #4]
 800490c:	942d      	str	r4, [sp, #180]	; 0xb4
 800490e:	932c      	str	r3, [sp, #176]	; 0xb0
 8004910:	f300 837a 	bgt.w	8005008 <_svfprintf_r+0xb40>
 8004914:	3708      	adds	r7, #8
 8004916:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004918:	076b      	lsls	r3, r5, #29
 800491a:	d540      	bpl.n	800499e <_svfprintf_r+0x4d6>
 800491c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800491e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004920:	1a45      	subs	r5, r0, r1
 8004922:	2d00      	cmp	r5, #0
 8004924:	dd3b      	ble.n	800499e <_svfprintf_r+0x4d6>
 8004926:	2d10      	cmp	r5, #16
 8004928:	f64a 3a44 	movw	sl, #43844	; 0xab44
 800492c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800492e:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004932:	dd22      	ble.n	800497a <_svfprintf_r+0x4b2>
 8004934:	4622      	mov	r2, r4
 8004936:	f04f 0810 	mov.w	r8, #16
 800493a:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800493e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004940:	e002      	b.n	8004948 <_svfprintf_r+0x480>
 8004942:	3d10      	subs	r5, #16
 8004944:	2d10      	cmp	r5, #16
 8004946:	dd17      	ble.n	8004978 <_svfprintf_r+0x4b0>
 8004948:	3301      	adds	r3, #1
 800494a:	3210      	adds	r2, #16
 800494c:	2b07      	cmp	r3, #7
 800494e:	e887 0110 	stmia.w	r7, {r4, r8}
 8004952:	932c      	str	r3, [sp, #176]	; 0xb0
 8004954:	f107 0708 	add.w	r7, r7, #8
 8004958:	922d      	str	r2, [sp, #180]	; 0xb4
 800495a:	ddf2      	ble.n	8004942 <_svfprintf_r+0x47a>
 800495c:	4658      	mov	r0, fp
 800495e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004960:	aa2b      	add	r2, sp, #172	; 0xac
 8004962:	af38      	add	r7, sp, #224	; 0xe0
 8004964:	f003 fa54 	bl	8007e10 <__ssprint_r>
 8004968:	2800      	cmp	r0, #0
 800496a:	f47f ae92 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800496e:	3d10      	subs	r5, #16
 8004970:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004972:	2d10      	cmp	r5, #16
 8004974:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004976:	dce7      	bgt.n	8004948 <_svfprintf_r+0x480>
 8004978:	4614      	mov	r4, r2
 800497a:	3301      	adds	r3, #1
 800497c:	442c      	add	r4, r5
 800497e:	2b07      	cmp	r3, #7
 8004980:	932c      	str	r3, [sp, #176]	; 0xb0
 8004982:	942d      	str	r4, [sp, #180]	; 0xb4
 8004984:	f8c7 a000 	str.w	sl, [r7]
 8004988:	607d      	str	r5, [r7, #4]
 800498a:	dd08      	ble.n	800499e <_svfprintf_r+0x4d6>
 800498c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800498e:	aa2b      	add	r2, sp, #172	; 0xac
 8004990:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004992:	f003 fa3d 	bl	8007e10 <__ssprint_r>
 8004996:	2800      	cmp	r0, #0
 8004998:	f47f ae7b 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800499c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800499e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80049a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80049a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80049a4:	4281      	cmp	r1, r0
 80049a6:	bfac      	ite	ge
 80049a8:	186d      	addge	r5, r5, r1
 80049aa:	182d      	addlt	r5, r5, r0
 80049ac:	9512      	str	r5, [sp, #72]	; 0x48
 80049ae:	2c00      	cmp	r4, #0
 80049b0:	f040 8335 	bne.w	800501e <_svfprintf_r+0xb56>
 80049b4:	2300      	movs	r3, #0
 80049b6:	af38      	add	r7, sp, #224	; 0xe0
 80049b8:	932c      	str	r3, [sp, #176]	; 0xb0
 80049ba:	e5bb      	b.n	8004534 <_svfprintf_r+0x6c>
 80049bc:	08e3      	lsrs	r3, r4, #3
 80049be:	08e9      	lsrs	r1, r5, #3
 80049c0:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80049c4:	4690      	mov	r8, r2
 80049c6:	460d      	mov	r5, r1
 80049c8:	f004 0207 	and.w	r2, r4, #7
 80049cc:	461c      	mov	r4, r3
 80049ce:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80049d2:	ea54 0105 	orrs.w	r1, r4, r5
 80049d6:	f108 32ff 	add.w	r2, r8, #4294967295
 80049da:	f888 3000 	strb.w	r3, [r8]
 80049de:	d1ed      	bne.n	80049bc <_svfprintf_r+0x4f4>
 80049e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80049e2:	4641      	mov	r1, r8
 80049e4:	07e0      	lsls	r0, r4, #31
 80049e6:	f100 84f5 	bmi.w	80053d4 <_svfprintf_r+0xf0c>
 80049ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80049ec:	ebc8 0505 	rsb	r5, r8, r5
 80049f0:	9510      	str	r5, [sp, #64]	; 0x40
 80049f2:	e6a2      	b.n	800473a <_svfprintf_r+0x272>
 80049f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049f6:	9316      	str	r3, [sp, #88]	; 0x58
 80049f8:	f015 0320 	ands.w	r3, r5, #32
 80049fc:	f000 80b4 	beq.w	8004b68 <_svfprintf_r+0x6a0>
 8004a00:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a02:	2300      	movs	r3, #0
 8004a04:	1de2      	adds	r2, r4, #7
 8004a06:	f022 0207 	bic.w	r2, r2, #7
 8004a0a:	f102 0508 	add.w	r5, r2, #8
 8004a0e:	9514      	str	r5, [sp, #80]	; 0x50
 8004a10:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004a14:	e659      	b.n	80046ca <_svfprintf_r+0x202>
 8004a16:	f899 3000 	ldrb.w	r3, [r9]
 8004a1a:	f109 0401 	add.w	r4, r9, #1
 8004a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a20:	f000 8791 	beq.w	8005946 <_svfprintf_r+0x147e>
 8004a24:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004a28:	2909      	cmp	r1, #9
 8004a2a:	bf82      	ittt	hi
 8004a2c:	46a1      	movhi	r9, r4
 8004a2e:	2400      	movhi	r4, #0
 8004a30:	940c      	strhi	r4, [sp, #48]	; 0x30
 8004a32:	f63f adb4 	bhi.w	800459e <_svfprintf_r+0xd6>
 8004a36:	2000      	movs	r0, #0
 8004a38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004a3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004a40:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004a44:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004a48:	2909      	cmp	r1, #9
 8004a4a:	d9f5      	bls.n	8004a38 <_svfprintf_r+0x570>
 8004a4c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004a50:	46a1      	mov	r9, r4
 8004a52:	900c      	str	r0, [sp, #48]	; 0x30
 8004a54:	e5a3      	b.n	800459e <_svfprintf_r+0xd6>
 8004a56:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a58:	9316      	str	r3, [sp, #88]	; 0x58
 8004a5a:	f045 0510 	orr.w	r5, r5, #16
 8004a5e:	950a      	str	r5, [sp, #40]	; 0x28
 8004a60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a62:	06a3      	lsls	r3, r4, #26
 8004a64:	f53f ae27 	bmi.w	80046b6 <_svfprintf_r+0x1ee>
 8004a68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a6a:	06ed      	lsls	r5, r5, #27
 8004a6c:	f100 83c4 	bmi.w	80051f8 <_svfprintf_r+0xd30>
 8004a70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a72:	0664      	lsls	r4, r4, #25
 8004a74:	f140 83c0 	bpl.w	80051f8 <_svfprintf_r+0xd30>
 8004a78:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004a7a:	2500      	movs	r5, #0
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	3004      	adds	r0, #4
 8004a80:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004a84:	9014      	str	r0, [sp, #80]	; 0x50
 8004a86:	e620      	b.n	80046ca <_svfprintf_r+0x202>
 8004a88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a8a:	9316      	str	r3, [sp, #88]	; 0x58
 8004a8c:	f044 0410 	orr.w	r4, r4, #16
 8004a90:	940a      	str	r4, [sp, #40]	; 0x28
 8004a92:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a94:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004a98:	06a9      	lsls	r1, r5, #26
 8004a9a:	f140 8165 	bpl.w	8004d68 <_svfprintf_r+0x8a0>
 8004a9e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004aa0:	1de3      	adds	r3, r4, #7
 8004aa2:	f023 0307 	bic.w	r3, r3, #7
 8004aa6:	f103 0508 	add.w	r5, r3, #8
 8004aaa:	9514      	str	r5, [sp, #80]	; 0x50
 8004aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab0:	4614      	mov	r4, r2
 8004ab2:	461d      	mov	r5, r3
 8004ab4:	2a00      	cmp	r2, #0
 8004ab6:	f173 0000 	sbcs.w	r0, r3, #0
 8004aba:	f2c0 83bb 	blt.w	8005234 <_svfprintf_r+0xd6c>
 8004abe:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e605      	b.n	80046d2 <_svfprintf_r+0x20a>
 8004ac6:	bf00      	nop
 8004ac8:	0800ab54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, pc}
 8004acc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ace:	9316      	str	r3, [sp, #88]	; 0x58
 8004ad0:	0725      	lsls	r5, r4, #28
 8004ad2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004ad6:	f140 84ab 	bpl.w	8005430 <_svfprintf_r+0xf68>
 8004ada:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004adc:	1deb      	adds	r3, r5, #7
 8004ade:	f023 0307 	bic.w	r3, r3, #7
 8004ae2:	f103 0408 	add.w	r4, r3, #8
 8004ae6:	9414      	str	r4, [sp, #80]	; 0x50
 8004ae8:	681d      	ldr	r5, [r3, #0]
 8004aea:	951b      	str	r5, [sp, #108]	; 0x6c
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	931c      	str	r3, [sp, #112]	; 0x70
 8004af0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004af2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004af4:	f003 f802 	bl	8007afc <__fpclassifyd>
 8004af8:	2801      	cmp	r0, #1
 8004afa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004afc:	f040 8478 	bne.w	80053f0 <_svfprintf_r+0xf28>
 8004b00:	2200      	movs	r2, #0
 8004b02:	2300      	movs	r3, #0
 8004b04:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b06:	f005 f953 	bl	8009db0 <__aeabi_dcmplt>
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	f040 864a 	bne.w	80057a4 <_svfprintf_r+0x12dc>
 8004b10:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004b14:	2503      	movs	r5, #3
 8004b16:	2400      	movs	r4, #0
 8004b18:	f64a 7820 	movw	r8, #44832	; 0xaf20
 8004b1c:	f64a 731c 	movw	r3, #44828	; 0xaf1c
 8004b20:	950d      	str	r5, [sp, #52]	; 0x34
 8004b22:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004b26:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b28:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004b2c:	940c      	str	r4, [sp, #48]	; 0x30
 8004b2e:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004b30:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004b34:	950a      	str	r5, [sp, #40]	; 0x28
 8004b36:	2503      	movs	r5, #3
 8004b38:	2c47      	cmp	r4, #71	; 0x47
 8004b3a:	bfd8      	it	le
 8004b3c:	4698      	movle	r8, r3
 8004b3e:	9510      	str	r5, [sp, #64]	; 0x40
 8004b40:	2400      	movs	r4, #0
 8004b42:	9418      	str	r4, [sp, #96]	; 0x60
 8004b44:	e601      	b.n	800474a <_svfprintf_r+0x282>
 8004b46:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b48:	f045 0508 	orr.w	r5, r5, #8
 8004b4c:	950a      	str	r5, [sp, #40]	; 0x28
 8004b4e:	f899 3000 	ldrb.w	r3, [r9]
 8004b52:	e522      	b.n	800459a <_svfprintf_r+0xd2>
 8004b54:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b56:	9316      	str	r3, [sp, #88]	; 0x58
 8004b58:	f044 0410 	orr.w	r4, r4, #16
 8004b5c:	940a      	str	r4, [sp, #40]	; 0x28
 8004b5e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b60:	f015 0320 	ands.w	r3, r5, #32
 8004b64:	f47f af4c 	bne.w	8004a00 <_svfprintf_r+0x538>
 8004b68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b6a:	f014 0210 	ands.w	r2, r4, #16
 8004b6e:	f040 834c 	bne.w	800520a <_svfprintf_r+0xd42>
 8004b72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b74:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004b78:	f000 8347 	beq.w	800520a <_svfprintf_r+0xd42>
 8004b7c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004b7e:	4613      	mov	r3, r2
 8004b80:	2500      	movs	r5, #0
 8004b82:	3004      	adds	r0, #4
 8004b84:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004b88:	9014      	str	r0, [sp, #80]	; 0x50
 8004b8a:	e59e      	b.n	80046ca <_svfprintf_r+0x202>
 8004b8c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b8e:	f045 0520 	orr.w	r5, r5, #32
 8004b92:	950a      	str	r5, [sp, #40]	; 0x28
 8004b94:	f899 3000 	ldrb.w	r3, [r9]
 8004b98:	e4ff      	b.n	800459a <_svfprintf_r+0xd2>
 8004b9a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004b9c:	2500      	movs	r5, #0
 8004b9e:	9316      	str	r3, [sp, #88]	; 0x58
 8004ba0:	3404      	adds	r4, #4
 8004ba2:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8004ba6:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8004baa:	f1b8 0f00 	cmp.w	r8, #0
 8004bae:	f000 85d9 	beq.w	8005764 <_svfprintf_r+0x129c>
 8004bb2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	4640      	mov	r0, r8
 8004bb8:	f2c0 85ab 	blt.w	8005712 <_svfprintf_r+0x124a>
 8004bbc:	4629      	mov	r1, r5
 8004bbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bc0:	f002 fa60 	bl	8007084 <memchr>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	f000 85ff 	beq.w	80057c8 <_svfprintf_r+0x1300>
 8004bca:	9414      	str	r4, [sp, #80]	; 0x50
 8004bcc:	ebc8 0000 	rsb	r0, r8, r0
 8004bd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004bd2:	950c      	str	r5, [sp, #48]	; 0x30
 8004bd4:	42a0      	cmp	r0, r4
 8004bd6:	bfb8      	it	lt
 8004bd8:	4604      	movlt	r4, r0
 8004bda:	9410      	str	r4, [sp, #64]	; 0x40
 8004bdc:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8004be0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004be2:	950d      	str	r5, [sp, #52]	; 0x34
 8004be4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004be8:	9418      	str	r4, [sp, #96]	; 0x60
 8004bea:	e5ae      	b.n	800474a <_svfprintf_r+0x282>
 8004bec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004bee:	f64a 7440 	movw	r4, #44864	; 0xaf40
 8004bf2:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004bf6:	9316      	str	r3, [sp, #88]	; 0x58
 8004bf8:	06a8      	lsls	r0, r5, #26
 8004bfa:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004bfe:	9419      	str	r4, [sp, #100]	; 0x64
 8004c00:	f140 809c 	bpl.w	8004d3c <_svfprintf_r+0x874>
 8004c04:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004c06:	1de3      	adds	r3, r4, #7
 8004c08:	f023 0307 	bic.w	r3, r3, #7
 8004c0c:	f103 0508 	add.w	r5, r3, #8
 8004c10:	9514      	str	r5, [sp, #80]	; 0x50
 8004c12:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004c16:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004c18:	07c3      	lsls	r3, r0, #31
 8004c1a:	f140 8227 	bpl.w	800506c <_svfprintf_r+0xba4>
 8004c1e:	ea54 0105 	orrs.w	r1, r4, r5
 8004c22:	f000 8223 	beq.w	800506c <_svfprintf_r+0xba4>
 8004c26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004c28:	2330      	movs	r3, #48	; 0x30
 8004c2a:	f040 0002 	orr.w	r0, r0, #2
 8004c2e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004c32:	900a      	str	r0, [sp, #40]	; 0x28
 8004c34:	2302      	movs	r3, #2
 8004c36:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004c3a:	e546      	b.n	80046ca <_svfprintf_r+0x202>
 8004c3c:	f899 3000 	ldrb.w	r3, [r9]
 8004c40:	222b      	movs	r2, #43	; 0x2b
 8004c42:	e4aa      	b.n	800459a <_svfprintf_r+0xd2>
 8004c44:	f899 3000 	ldrb.w	r3, [r9]
 8004c48:	4649      	mov	r1, r9
 8004c4a:	2b6c      	cmp	r3, #108	; 0x6c
 8004c4c:	bf05      	ittet	eq
 8004c4e:	f109 0901 	addeq.w	r9, r9, #1
 8004c52:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004c54:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004c56:	f045 0520 	orreq.w	r5, r5, #32
 8004c5a:	bf0b      	itete	eq
 8004c5c:	784b      	ldrbeq	r3, [r1, #1]
 8004c5e:	f044 0410 	orrne.w	r4, r4, #16
 8004c62:	950a      	streq	r5, [sp, #40]	; 0x28
 8004c64:	940a      	strne	r4, [sp, #40]	; 0x28
 8004c66:	e498      	b.n	800459a <_svfprintf_r+0xd2>
 8004c68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c6a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004c6e:	06a9      	lsls	r1, r5, #26
 8004c70:	f140 83eb 	bpl.w	800544a <_svfprintf_r+0xf82>
 8004c74:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004c76:	6821      	ldr	r1, [r4, #0]
 8004c78:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004c7a:	4622      	mov	r2, r4
 8004c7c:	17e5      	asrs	r5, r4, #31
 8004c7e:	462b      	mov	r3, r5
 8004c80:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004c82:	e9c1 2300 	strd	r2, r3, [r1]
 8004c86:	3504      	adds	r5, #4
 8004c88:	9514      	str	r5, [sp, #80]	; 0x50
 8004c8a:	e453      	b.n	8004534 <_svfprintf_r+0x6c>
 8004c8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004c8e:	f64a 7040 	movw	r0, #44864	; 0xaf40
 8004c92:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c94:	2378      	movs	r3, #120	; 0x78
 8004c96:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004c9a:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004c9e:	f045 0502 	orr.w	r5, r5, #2
 8004ca2:	9316      	str	r3, [sp, #88]	; 0x58
 8004ca4:	950a      	str	r5, [sp, #40]	; 0x28
 8004ca6:	2330      	movs	r3, #48	; 0x30
 8004ca8:	1d15      	adds	r5, r2, #4
 8004caa:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004cae:	9514      	str	r5, [sp, #80]	; 0x50
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	6814      	ldr	r4, [r2, #0]
 8004cb4:	2500      	movs	r5, #0
 8004cb6:	9019      	str	r0, [sp, #100]	; 0x64
 8004cb8:	e507      	b.n	80046ca <_svfprintf_r+0x202>
 8004cba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004cbc:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004cc0:	940a      	str	r4, [sp, #40]	; 0x28
 8004cc2:	f899 3000 	ldrb.w	r3, [r9]
 8004cc6:	e468      	b.n	800459a <_svfprintf_r+0xd2>
 8004cc8:	f899 3000 	ldrb.w	r3, [r9]
 8004ccc:	2a00      	cmp	r2, #0
 8004cce:	f47f ac64 	bne.w	800459a <_svfprintf_r+0xd2>
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	e461      	b.n	800459a <_svfprintf_r+0xd2>
 8004cd6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004cd8:	f045 0501 	orr.w	r5, r5, #1
 8004cdc:	950a      	str	r5, [sp, #40]	; 0x28
 8004cde:	f899 3000 	ldrb.w	r3, [r9]
 8004ce2:	e45a      	b.n	800459a <_svfprintf_r+0xd2>
 8004ce4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004ce6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ce8:	6824      	ldr	r4, [r4, #0]
 8004cea:	1d2b      	adds	r3, r5, #4
 8004cec:	2c00      	cmp	r4, #0
 8004cee:	9413      	str	r4, [sp, #76]	; 0x4c
 8004cf0:	f6ff acb5 	blt.w	800465e <_svfprintf_r+0x196>
 8004cf4:	9314      	str	r3, [sp, #80]	; 0x50
 8004cf6:	f899 3000 	ldrb.w	r3, [r9]
 8004cfa:	e44e      	b.n	800459a <_svfprintf_r+0xd2>
 8004cfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004cfe:	2401      	movs	r4, #1
 8004d00:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004d02:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004d06:	9316      	str	r3, [sp, #88]	; 0x58
 8004d08:	2300      	movs	r3, #0
 8004d0a:	6812      	ldr	r2, [r2, #0]
 8004d0c:	3504      	adds	r5, #4
 8004d0e:	469a      	mov	sl, r3
 8004d10:	940d      	str	r4, [sp, #52]	; 0x34
 8004d12:	9514      	str	r5, [sp, #80]	; 0x50
 8004d14:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004d18:	930c      	str	r3, [sp, #48]	; 0x30
 8004d1a:	9318      	str	r3, [sp, #96]	; 0x60
 8004d1c:	9410      	str	r4, [sp, #64]	; 0x40
 8004d1e:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8004d22:	e518      	b.n	8004756 <_svfprintf_r+0x28e>
 8004d24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d26:	f64a 742c 	movw	r4, #44844	; 0xaf2c
 8004d2a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004d2e:	9316      	str	r3, [sp, #88]	; 0x58
 8004d30:	06a8      	lsls	r0, r5, #26
 8004d32:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004d36:	9419      	str	r4, [sp, #100]	; 0x64
 8004d38:	f53f af64 	bmi.w	8004c04 <_svfprintf_r+0x73c>
 8004d3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d3e:	06e1      	lsls	r1, r4, #27
 8004d40:	f100 8253 	bmi.w	80051ea <_svfprintf_r+0xd22>
 8004d44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d46:	0662      	lsls	r2, r4, #25
 8004d48:	f140 824f 	bpl.w	80051ea <_svfprintf_r+0xd22>
 8004d4c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004d4e:	2500      	movs	r5, #0
 8004d50:	3004      	adds	r0, #4
 8004d52:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004d56:	9014      	str	r0, [sp, #80]	; 0x50
 8004d58:	e75d      	b.n	8004c16 <_svfprintf_r+0x74e>
 8004d5a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d5c:	9316      	str	r3, [sp, #88]	; 0x58
 8004d5e:	06a9      	lsls	r1, r5, #26
 8004d60:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004d64:	f53f ae9b 	bmi.w	8004a9e <_svfprintf_r+0x5d6>
 8004d68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d6a:	06e2      	lsls	r2, r4, #27
 8004d6c:	f100 8255 	bmi.w	800521a <_svfprintf_r+0xd52>
 8004d70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d72:	0663      	lsls	r3, r4, #25
 8004d74:	f140 8251 	bpl.w	800521a <_svfprintf_r+0xd52>
 8004d78:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004d7a:	3004      	adds	r0, #4
 8004d7c:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004d80:	9014      	str	r0, [sp, #80]	; 0x50
 8004d82:	4622      	mov	r2, r4
 8004d84:	17e5      	asrs	r5, r4, #31
 8004d86:	462b      	mov	r3, r5
 8004d88:	e694      	b.n	8004ab4 <_svfprintf_r+0x5ec>
 8004d8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d8c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004d90:	950a      	str	r5, [sp, #40]	; 0x28
 8004d92:	f899 3000 	ldrb.w	r3, [r9]
 8004d96:	e400      	b.n	800459a <_svfprintf_r+0xd2>
 8004d98:	2400      	movs	r4, #0
 8004d9a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004d9e:	4620      	mov	r0, r4
 8004da0:	9413      	str	r4, [sp, #76]	; 0x4c
 8004da2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004da6:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004daa:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004dae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004db2:	2909      	cmp	r1, #9
 8004db4:	d9f5      	bls.n	8004da2 <_svfprintf_r+0x8da>
 8004db6:	9013      	str	r0, [sp, #76]	; 0x4c
 8004db8:	f7ff bbf1 	b.w	800459e <_svfprintf_r+0xd6>
 8004dbc:	9316      	str	r3, [sp, #88]	; 0x58
 8004dbe:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f43f ac5e 	beq.w	8004684 <_svfprintf_r+0x1bc>
 8004dc8:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004dca:	2300      	movs	r3, #0
 8004dcc:	2501      	movs	r5, #1
 8004dce:	469a      	mov	sl, r3
 8004dd0:	950d      	str	r5, [sp, #52]	; 0x34
 8004dd2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004dd6:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8004dda:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004dde:	930c      	str	r3, [sp, #48]	; 0x30
 8004de0:	9318      	str	r3, [sp, #96]	; 0x60
 8004de2:	9510      	str	r5, [sp, #64]	; 0x40
 8004de4:	e4b7      	b.n	8004756 <_svfprintf_r+0x28e>
 8004de6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004de8:	aa2b      	add	r2, sp, #172	; 0xac
 8004dea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dec:	f003 f810 	bl	8007e10 <__ssprint_r>
 8004df0:	2800      	cmp	r0, #0
 8004df2:	f47f ac4e 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8004df6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004dfa:	af38      	add	r7, sp, #224	; 0xe0
 8004dfc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004dfe:	e509      	b.n	8004814 <_svfprintf_r+0x34c>
 8004e00:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004e02:	2d65      	cmp	r5, #101	; 0x65
 8004e04:	f340 80b9 	ble.w	8004f7a <_svfprintf_r+0xab2>
 8004e08:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e10:	f004 ffc4 	bl	8009d9c <__aeabi_dcmpeq>
 8004e14:	2800      	cmp	r0, #0
 8004e16:	f000 812c 	beq.w	8005072 <_svfprintf_r+0xbaa>
 8004e1a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004e20:	3401      	adds	r4, #1
 8004e22:	4413      	add	r3, r2
 8004e24:	607a      	str	r2, [r7, #4]
 8004e26:	2b07      	cmp	r3, #7
 8004e28:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e2a:	603d      	str	r5, [r7, #0]
 8004e2c:	bfd8      	it	le
 8004e2e:	3708      	addle	r7, #8
 8004e30:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e32:	f300 8316 	bgt.w	8005462 <_svfprintf_r+0xf9a>
 8004e36:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e38:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e3a:	42ab      	cmp	r3, r5
 8004e3c:	db03      	blt.n	8004e46 <_svfprintf_r+0x97e>
 8004e3e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e40:	07ed      	lsls	r5, r5, #31
 8004e42:	f57f ad68 	bpl.w	8004916 <_svfprintf_r+0x44e>
 8004e46:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e48:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e4a:	442c      	add	r4, r5
 8004e4c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004e4e:	3301      	adds	r3, #1
 8004e50:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e52:	2b07      	cmp	r3, #7
 8004e54:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e56:	603d      	str	r5, [r7, #0]
 8004e58:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e5a:	607d      	str	r5, [r7, #4]
 8004e5c:	bfd8      	it	le
 8004e5e:	3708      	addle	r7, #8
 8004e60:	f300 835e 	bgt.w	8005520 <_svfprintf_r+0x1058>
 8004e64:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e66:	f105 38ff 	add.w	r8, r5, #4294967295
 8004e6a:	f1b8 0f00 	cmp.w	r8, #0
 8004e6e:	f77f ad52 	ble.w	8004916 <_svfprintf_r+0x44e>
 8004e72:	f1b8 0f10 	cmp.w	r8, #16
 8004e76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e78:	f340 81aa 	ble.w	80051d0 <_svfprintf_r+0xd08>
 8004e7c:	4dac      	ldr	r5, [pc, #688]	; (8005130 <_svfprintf_r+0xc68>)
 8004e7e:	f04f 0a10 	mov.w	sl, #16
 8004e82:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004e86:	950f      	str	r5, [sp, #60]	; 0x3c
 8004e88:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004e8a:	e005      	b.n	8004e98 <_svfprintf_r+0x9d0>
 8004e8c:	f1a8 0810 	sub.w	r8, r8, #16
 8004e90:	f1b8 0f10 	cmp.w	r8, #16
 8004e94:	f340 819e 	ble.w	80051d4 <_svfprintf_r+0xd0c>
 8004e98:	3301      	adds	r3, #1
 8004e9a:	3410      	adds	r4, #16
 8004e9c:	2b07      	cmp	r3, #7
 8004e9e:	e887 0440 	stmia.w	r7, {r6, sl}
 8004ea2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ea4:	f107 0708 	add.w	r7, r7, #8
 8004ea8:	942d      	str	r4, [sp, #180]	; 0xb4
 8004eaa:	ddef      	ble.n	8004e8c <_svfprintf_r+0x9c4>
 8004eac:	4628      	mov	r0, r5
 8004eae:	4659      	mov	r1, fp
 8004eb0:	aa2b      	add	r2, sp, #172	; 0xac
 8004eb2:	af38      	add	r7, sp, #224	; 0xe0
 8004eb4:	f002 ffac 	bl	8007e10 <__ssprint_r>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	f47f abea 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8004ebe:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ec0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ec2:	e7e3      	b.n	8004e8c <_svfprintf_r+0x9c4>
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f040 80b4 	bne.w	8005032 <_svfprintf_r+0xb6a>
 8004eca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ecc:	07e2      	lsls	r2, r4, #31
 8004ece:	bf5c      	itt	pl
 8004ed0:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004ed2:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004ed6:	f57f ac30 	bpl.w	800473a <_svfprintf_r+0x272>
 8004eda:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004edc:	2330      	movs	r3, #48	; 0x30
 8004ede:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004ee2:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004ee6:	9510      	str	r5, [sp, #64]	; 0x40
 8004ee8:	e427      	b.n	800473a <_svfprintf_r+0x272>
 8004eea:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004eec:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004eee:	1a45      	subs	r5, r0, r1
 8004ef0:	2d00      	cmp	r5, #0
 8004ef2:	f77f acb4 	ble.w	800485e <_svfprintf_r+0x396>
 8004ef6:	2d10      	cmp	r5, #16
 8004ef8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004efa:	bfdc      	itt	le
 8004efc:	4a8c      	ldrle	r2, [pc, #560]	; (8005130 <_svfprintf_r+0xc68>)
 8004efe:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004f00:	dd24      	ble.n	8004f4c <_svfprintf_r+0xa84>
 8004f02:	488b      	ldr	r0, [pc, #556]	; (8005130 <_svfprintf_r+0xc68>)
 8004f04:	4622      	mov	r2, r4
 8004f06:	f04f 0b10 	mov.w	fp, #16
 8004f0a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004f0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004f10:	900f      	str	r0, [sp, #60]	; 0x3c
 8004f12:	e002      	b.n	8004f1a <_svfprintf_r+0xa52>
 8004f14:	3d10      	subs	r5, #16
 8004f16:	2d10      	cmp	r5, #16
 8004f18:	dd17      	ble.n	8004f4a <_svfprintf_r+0xa82>
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	3210      	adds	r2, #16
 8004f1e:	2b07      	cmp	r3, #7
 8004f20:	e887 0840 	stmia.w	r7, {r6, fp}
 8004f24:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f26:	f107 0708 	add.w	r7, r7, #8
 8004f2a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004f2c:	ddf2      	ble.n	8004f14 <_svfprintf_r+0xa4c>
 8004f2e:	4650      	mov	r0, sl
 8004f30:	4621      	mov	r1, r4
 8004f32:	aa2b      	add	r2, sp, #172	; 0xac
 8004f34:	af38      	add	r7, sp, #224	; 0xe0
 8004f36:	f002 ff6b 	bl	8007e10 <__ssprint_r>
 8004f3a:	2800      	cmp	r0, #0
 8004f3c:	f47f aba9 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8004f40:	3d10      	subs	r5, #16
 8004f42:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004f44:	2d10      	cmp	r5, #16
 8004f46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f48:	dce7      	bgt.n	8004f1a <_svfprintf_r+0xa52>
 8004f4a:	4614      	mov	r4, r2
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004f50:	2b07      	cmp	r3, #7
 8004f52:	442c      	add	r4, r5
 8004f54:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f56:	e887 0022 	stmia.w	r7, {r1, r5}
 8004f5a:	bfd8      	it	le
 8004f5c:	3708      	addle	r7, #8
 8004f5e:	942d      	str	r4, [sp, #180]	; 0xb4
 8004f60:	f77f ac7d 	ble.w	800485e <_svfprintf_r+0x396>
 8004f64:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f66:	aa2b      	add	r2, sp, #172	; 0xac
 8004f68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f6a:	f002 ff51 	bl	8007e10 <__ssprint_r>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	f47f ab8f 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8004f74:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f76:	af38      	add	r7, sp, #224	; 0xe0
 8004f78:	e471      	b.n	800485e <_svfprintf_r+0x396>
 8004f7a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004f7c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f7e:	2d01      	cmp	r5, #1
 8004f80:	f340 81e2 	ble.w	8005348 <_svfprintf_r+0xe80>
 8004f84:	2101      	movs	r1, #1
 8004f86:	1c62      	adds	r2, r4, #1
 8004f88:	440b      	add	r3, r1
 8004f8a:	f8c7 8000 	str.w	r8, [r7]
 8004f8e:	2b07      	cmp	r3, #7
 8004f90:	6079      	str	r1, [r7, #4]
 8004f92:	922d      	str	r2, [sp, #180]	; 0xb4
 8004f94:	bfd8      	it	le
 8004f96:	3708      	addle	r7, #8
 8004f98:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f9a:	f300 81f4 	bgt.w	8005386 <_svfprintf_r+0xebe>
 8004f9e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004fa0:	1c5c      	adds	r4, r3, #1
 8004fa2:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004fa6:	2c07      	cmp	r4, #7
 8004fa8:	942c      	str	r4, [sp, #176]	; 0xb0
 8004faa:	603d      	str	r5, [r7, #0]
 8004fac:	4492      	add	sl, r2
 8004fae:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004fb0:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004fb4:	607d      	str	r5, [r7, #4]
 8004fb6:	bfd8      	it	le
 8004fb8:	3708      	addle	r7, #8
 8004fba:	f300 81d7 	bgt.w	800536c <_svfprintf_r+0xea4>
 8004fbe:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004fc6:	f004 fee9 	bl	8009d9c <__aeabi_dcmpeq>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	f040 80b2 	bne.w	8005134 <_svfprintf_r+0xc6c>
 8004fd0:	3401      	adds	r4, #1
 8004fd2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004fd4:	2c07      	cmp	r4, #7
 8004fd6:	f108 0201 	add.w	r2, r8, #1
 8004fda:	f105 33ff 	add.w	r3, r5, #4294967295
 8004fde:	942c      	str	r4, [sp, #176]	; 0xb0
 8004fe0:	449a      	add	sl, r3
 8004fe2:	603a      	str	r2, [r7, #0]
 8004fe4:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004fe8:	607b      	str	r3, [r7, #4]
 8004fea:	f300 80e4 	bgt.w	80051b6 <_svfprintf_r+0xcee>
 8004fee:	3708      	adds	r7, #8
 8004ff0:	1c63      	adds	r3, r4, #1
 8004ff2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004ff4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004ff6:	2b07      	cmp	r3, #7
 8004ff8:	aa27      	add	r2, sp, #156	; 0x9c
 8004ffa:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ffc:	4454      	add	r4, sl
 8004ffe:	e887 0024 	stmia.w	r7, {r2, r5}
 8005002:	942d      	str	r4, [sp, #180]	; 0xb4
 8005004:	f77f ac86 	ble.w	8004914 <_svfprintf_r+0x44c>
 8005008:	980e      	ldr	r0, [sp, #56]	; 0x38
 800500a:	aa2b      	add	r2, sp, #172	; 0xac
 800500c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800500e:	f002 feff 	bl	8007e10 <__ssprint_r>
 8005012:	2800      	cmp	r0, #0
 8005014:	f47f ab3d 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005018:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800501a:	af38      	add	r7, sp, #224	; 0xe0
 800501c:	e47b      	b.n	8004916 <_svfprintf_r+0x44e>
 800501e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005020:	aa2b      	add	r2, sp, #172	; 0xac
 8005022:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005024:	f002 fef4 	bl	8007e10 <__ssprint_r>
 8005028:	2800      	cmp	r0, #0
 800502a:	f43f acc3 	beq.w	80049b4 <_svfprintf_r+0x4ec>
 800502e:	f7ff bb30 	b.w	8004692 <_svfprintf_r+0x1ca>
 8005032:	9210      	str	r2, [sp, #64]	; 0x40
 8005034:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8005038:	f7ff bb7f 	b.w	800473a <_svfprintf_r+0x272>
 800503c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800503e:	aa2b      	add	r2, sp, #172	; 0xac
 8005040:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005042:	f002 fee5 	bl	8007e10 <__ssprint_r>
 8005046:	2800      	cmp	r0, #0
 8005048:	f47f ab23 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800504c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800504e:	af38      	add	r7, sp, #224	; 0xe0
 8005050:	f7ff bbf2 	b.w	8004838 <_svfprintf_r+0x370>
 8005054:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005056:	aa2b      	add	r2, sp, #172	; 0xac
 8005058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800505a:	f002 fed9 	bl	8007e10 <__ssprint_r>
 800505e:	2800      	cmp	r0, #0
 8005060:	f47f ab17 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005064:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005066:	af38      	add	r7, sp, #224	; 0xe0
 8005068:	f7ff bbf6 	b.w	8004858 <_svfprintf_r+0x390>
 800506c:	2302      	movs	r3, #2
 800506e:	f7ff bb2c 	b.w	80046ca <_svfprintf_r+0x202>
 8005072:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005074:	2b00      	cmp	r3, #0
 8005076:	f340 81ff 	ble.w	8005478 <_svfprintf_r+0xfb0>
 800507a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800507c:	9818      	ldr	r0, [sp, #96]	; 0x60
 800507e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005080:	4285      	cmp	r5, r0
 8005082:	bfa8      	it	ge
 8005084:	4605      	movge	r5, r0
 8005086:	2d00      	cmp	r5, #0
 8005088:	4441      	add	r1, r8
 800508a:	910c      	str	r1, [sp, #48]	; 0x30
 800508c:	dd0c      	ble.n	80050a8 <_svfprintf_r+0xbe0>
 800508e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005090:	442c      	add	r4, r5
 8005092:	f8c7 8000 	str.w	r8, [r7]
 8005096:	3301      	adds	r3, #1
 8005098:	607d      	str	r5, [r7, #4]
 800509a:	2b07      	cmp	r3, #7
 800509c:	942d      	str	r4, [sp, #180]	; 0xb4
 800509e:	932c      	str	r3, [sp, #176]	; 0xb0
 80050a0:	bfd8      	it	le
 80050a2:	3708      	addle	r7, #8
 80050a4:	f300 8343 	bgt.w	800572e <_svfprintf_r+0x1266>
 80050a8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80050aa:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80050ae:	ebc5 0a02 	rsb	sl, r5, r2
 80050b2:	f1ba 0f00 	cmp.w	sl, #0
 80050b6:	f340 80dd 	ble.w	8005274 <_svfprintf_r+0xdac>
 80050ba:	f1ba 0f10 	cmp.w	sl, #16
 80050be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80050c0:	bfdc      	itt	le
 80050c2:	4d1b      	ldrle	r5, [pc, #108]	; (8005130 <_svfprintf_r+0xc68>)
 80050c4:	950f      	strle	r5, [sp, #60]	; 0x3c
 80050c6:	f340 80c0 	ble.w	800524a <_svfprintf_r+0xd82>
 80050ca:	4d19      	ldr	r5, [pc, #100]	; (8005130 <_svfprintf_r+0xc68>)
 80050cc:	4622      	mov	r2, r4
 80050ce:	f04f 0b10 	mov.w	fp, #16
 80050d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80050d4:	950f      	str	r5, [sp, #60]	; 0x3c
 80050d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80050d8:	e005      	b.n	80050e6 <_svfprintf_r+0xc1e>
 80050da:	f1aa 0a10 	sub.w	sl, sl, #16
 80050de:	f1ba 0f10 	cmp.w	sl, #16
 80050e2:	f340 80b1 	ble.w	8005248 <_svfprintf_r+0xd80>
 80050e6:	3301      	adds	r3, #1
 80050e8:	3210      	adds	r2, #16
 80050ea:	2b07      	cmp	r3, #7
 80050ec:	e887 0840 	stmia.w	r7, {r6, fp}
 80050f0:	932c      	str	r3, [sp, #176]	; 0xb0
 80050f2:	f107 0708 	add.w	r7, r7, #8
 80050f6:	922d      	str	r2, [sp, #180]	; 0xb4
 80050f8:	ddef      	ble.n	80050da <_svfprintf_r+0xc12>
 80050fa:	4628      	mov	r0, r5
 80050fc:	4621      	mov	r1, r4
 80050fe:	aa2b      	add	r2, sp, #172	; 0xac
 8005100:	af38      	add	r7, sp, #224	; 0xe0
 8005102:	f002 fe85 	bl	8007e10 <__ssprint_r>
 8005106:	2800      	cmp	r0, #0
 8005108:	f47f aac3 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800510c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800510e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005110:	e7e3      	b.n	80050da <_svfprintf_r+0xc12>
 8005112:	2d00      	cmp	r5, #0
 8005114:	bf08      	it	eq
 8005116:	2c0a      	cmpeq	r4, #10
 8005118:	f080 8141 	bcs.w	800539e <_svfprintf_r+0xed6>
 800511c:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800511e:	3430      	adds	r4, #48	; 0x30
 8005120:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8005124:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8005128:	9510      	str	r5, [sp, #64]	; 0x40
 800512a:	f7ff bb06 	b.w	800473a <_svfprintf_r+0x272>
 800512e:	bf00      	nop
 8005130:	0800ab54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, pc}
 8005134:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005136:	f105 38ff 	add.w	r8, r5, #4294967295
 800513a:	f1b8 0f00 	cmp.w	r8, #0
 800513e:	f77f af57 	ble.w	8004ff0 <_svfprintf_r+0xb28>
 8005142:	f1b8 0f10 	cmp.w	r8, #16
 8005146:	bfdc      	itt	le
 8005148:	4ba8      	ldrle	r3, [pc, #672]	; (80053ec <_svfprintf_r+0xf24>)
 800514a:	930f      	strle	r3, [sp, #60]	; 0x3c
 800514c:	dd28      	ble.n	80051a0 <_svfprintf_r+0xcd8>
 800514e:	4da7      	ldr	r5, [pc, #668]	; (80053ec <_svfprintf_r+0xf24>)
 8005150:	4653      	mov	r3, sl
 8005152:	f04f 0b10 	mov.w	fp, #16
 8005156:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800515a:	950f      	str	r5, [sp, #60]	; 0x3c
 800515c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800515e:	e004      	b.n	800516a <_svfprintf_r+0xca2>
 8005160:	f1a8 0810 	sub.w	r8, r8, #16
 8005164:	f1b8 0f10 	cmp.w	r8, #16
 8005168:	dd19      	ble.n	800519e <_svfprintf_r+0xcd6>
 800516a:	3401      	adds	r4, #1
 800516c:	3310      	adds	r3, #16
 800516e:	2c07      	cmp	r4, #7
 8005170:	e887 0840 	stmia.w	r7, {r6, fp}
 8005174:	942c      	str	r4, [sp, #176]	; 0xb0
 8005176:	f107 0708 	add.w	r7, r7, #8
 800517a:	932d      	str	r3, [sp, #180]	; 0xb4
 800517c:	ddf0      	ble.n	8005160 <_svfprintf_r+0xc98>
 800517e:	4628      	mov	r0, r5
 8005180:	4651      	mov	r1, sl
 8005182:	aa2b      	add	r2, sp, #172	; 0xac
 8005184:	af38      	add	r7, sp, #224	; 0xe0
 8005186:	f002 fe43 	bl	8007e10 <__ssprint_r>
 800518a:	2800      	cmp	r0, #0
 800518c:	f47f aa81 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005190:	f1a8 0810 	sub.w	r8, r8, #16
 8005194:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8005196:	f1b8 0f10 	cmp.w	r8, #16
 800519a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800519c:	dce5      	bgt.n	800516a <_svfprintf_r+0xca2>
 800519e:	469a      	mov	sl, r3
 80051a0:	3401      	adds	r4, #1
 80051a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80051a4:	2c07      	cmp	r4, #7
 80051a6:	44c2      	add	sl, r8
 80051a8:	942c      	str	r4, [sp, #176]	; 0xb0
 80051aa:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 80051ae:	e887 0108 	stmia.w	r7, {r3, r8}
 80051b2:	f77f af1c 	ble.w	8004fee <_svfprintf_r+0xb26>
 80051b6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051b8:	aa2b      	add	r2, sp, #172	; 0xac
 80051ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051bc:	f002 fe28 	bl	8007e10 <__ssprint_r>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	f47f aa66 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80051c6:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 80051ca:	af38      	add	r7, sp, #224	; 0xe0
 80051cc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80051ce:	e70f      	b.n	8004ff0 <_svfprintf_r+0xb28>
 80051d0:	4d86      	ldr	r5, [pc, #536]	; (80053ec <_svfprintf_r+0xf24>)
 80051d2:	950f      	str	r5, [sp, #60]	; 0x3c
 80051d4:	3301      	adds	r3, #1
 80051d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80051d8:	2b07      	cmp	r3, #7
 80051da:	4444      	add	r4, r8
 80051dc:	932c      	str	r3, [sp, #176]	; 0xb0
 80051de:	942d      	str	r4, [sp, #180]	; 0xb4
 80051e0:	e887 0120 	stmia.w	r7, {r5, r8}
 80051e4:	f77f ab96 	ble.w	8004914 <_svfprintf_r+0x44c>
 80051e8:	e70e      	b.n	8005008 <_svfprintf_r+0xb40>
 80051ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80051ec:	3504      	adds	r5, #4
 80051ee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80051f2:	9514      	str	r5, [sp, #80]	; 0x50
 80051f4:	2500      	movs	r5, #0
 80051f6:	e50e      	b.n	8004c16 <_svfprintf_r+0x74e>
 80051f8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80051fa:	2301      	movs	r3, #1
 80051fc:	3504      	adds	r5, #4
 80051fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005202:	9514      	str	r5, [sp, #80]	; 0x50
 8005204:	2500      	movs	r5, #0
 8005206:	f7ff ba60 	b.w	80046ca <_svfprintf_r+0x202>
 800520a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800520c:	3504      	adds	r5, #4
 800520e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005212:	9514      	str	r5, [sp, #80]	; 0x50
 8005214:	2500      	movs	r5, #0
 8005216:	f7ff ba58 	b.w	80046ca <_svfprintf_r+0x202>
 800521a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800521c:	3504      	adds	r5, #4
 800521e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005222:	9514      	str	r5, [sp, #80]	; 0x50
 8005224:	4622      	mov	r2, r4
 8005226:	17e5      	asrs	r5, r4, #31
 8005228:	462b      	mov	r3, r5
 800522a:	2a00      	cmp	r2, #0
 800522c:	f173 0000 	sbcs.w	r0, r3, #0
 8005230:	f6bf ac45 	bge.w	8004abe <_svfprintf_r+0x5f6>
 8005234:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005238:	4264      	negs	r4, r4
 800523a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800523e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005242:	2301      	movs	r3, #1
 8005244:	f7ff ba45 	b.w	80046d2 <_svfprintf_r+0x20a>
 8005248:	4614      	mov	r4, r2
 800524a:	3301      	adds	r3, #1
 800524c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800524e:	2b07      	cmp	r3, #7
 8005250:	4454      	add	r4, sl
 8005252:	932c      	str	r3, [sp, #176]	; 0xb0
 8005254:	e887 0420 	stmia.w	r7, {r5, sl}
 8005258:	bfd8      	it	le
 800525a:	3708      	addle	r7, #8
 800525c:	942d      	str	r4, [sp, #180]	; 0xb4
 800525e:	dd09      	ble.n	8005274 <_svfprintf_r+0xdac>
 8005260:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005262:	aa2b      	add	r2, sp, #172	; 0xac
 8005264:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005266:	f002 fdd3 	bl	8007e10 <__ssprint_r>
 800526a:	2800      	cmp	r0, #0
 800526c:	f47f aa11 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005270:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005272:	af38      	add	r7, sp, #224	; 0xe0
 8005274:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005276:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005278:	44a8      	add	r8, r5
 800527a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800527c:	42ab      	cmp	r3, r5
 800527e:	db49      	blt.n	8005314 <_svfprintf_r+0xe4c>
 8005280:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005282:	07e9      	lsls	r1, r5, #31
 8005284:	d446      	bmi.n	8005314 <_svfprintf_r+0xe4c>
 8005286:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005288:	9911      	ldr	r1, [sp, #68]	; 0x44
 800528a:	ebc8 0500 	rsb	r5, r8, r0
 800528e:	1acb      	subs	r3, r1, r3
 8005290:	42ab      	cmp	r3, r5
 8005292:	bfb8      	it	lt
 8005294:	461d      	movlt	r5, r3
 8005296:	2d00      	cmp	r5, #0
 8005298:	dd0c      	ble.n	80052b4 <_svfprintf_r+0xdec>
 800529a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800529c:	442c      	add	r4, r5
 800529e:	f8c7 8000 	str.w	r8, [r7]
 80052a2:	3201      	adds	r2, #1
 80052a4:	607d      	str	r5, [r7, #4]
 80052a6:	2a07      	cmp	r2, #7
 80052a8:	942d      	str	r4, [sp, #180]	; 0xb4
 80052aa:	922c      	str	r2, [sp, #176]	; 0xb0
 80052ac:	bfd8      	it	le
 80052ae:	3708      	addle	r7, #8
 80052b0:	f300 824a 	bgt.w	8005748 <_svfprintf_r+0x1280>
 80052b4:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80052b8:	ebc5 0803 	rsb	r8, r5, r3
 80052bc:	f1b8 0f00 	cmp.w	r8, #0
 80052c0:	f77f ab29 	ble.w	8004916 <_svfprintf_r+0x44e>
 80052c4:	f1b8 0f10 	cmp.w	r8, #16
 80052c8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80052ca:	dd81      	ble.n	80051d0 <_svfprintf_r+0xd08>
 80052cc:	4d47      	ldr	r5, [pc, #284]	; (80053ec <_svfprintf_r+0xf24>)
 80052ce:	f04f 0a10 	mov.w	sl, #16
 80052d2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80052d6:	950f      	str	r5, [sp, #60]	; 0x3c
 80052d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80052da:	e005      	b.n	80052e8 <_svfprintf_r+0xe20>
 80052dc:	f1a8 0810 	sub.w	r8, r8, #16
 80052e0:	f1b8 0f10 	cmp.w	r8, #16
 80052e4:	f77f af76 	ble.w	80051d4 <_svfprintf_r+0xd0c>
 80052e8:	3301      	adds	r3, #1
 80052ea:	3410      	adds	r4, #16
 80052ec:	2b07      	cmp	r3, #7
 80052ee:	e887 0440 	stmia.w	r7, {r6, sl}
 80052f2:	932c      	str	r3, [sp, #176]	; 0xb0
 80052f4:	f107 0708 	add.w	r7, r7, #8
 80052f8:	942d      	str	r4, [sp, #180]	; 0xb4
 80052fa:	ddef      	ble.n	80052dc <_svfprintf_r+0xe14>
 80052fc:	4628      	mov	r0, r5
 80052fe:	4659      	mov	r1, fp
 8005300:	aa2b      	add	r2, sp, #172	; 0xac
 8005302:	af38      	add	r7, sp, #224	; 0xe0
 8005304:	f002 fd84 	bl	8007e10 <__ssprint_r>
 8005308:	2800      	cmp	r0, #0
 800530a:	f47f a9c2 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800530e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005310:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005312:	e7e3      	b.n	80052dc <_svfprintf_r+0xe14>
 8005314:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005316:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005318:	442c      	add	r4, r5
 800531a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800531c:	3201      	adds	r2, #1
 800531e:	942d      	str	r4, [sp, #180]	; 0xb4
 8005320:	2a07      	cmp	r2, #7
 8005322:	922c      	str	r2, [sp, #176]	; 0xb0
 8005324:	603d      	str	r5, [r7, #0]
 8005326:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005328:	607d      	str	r5, [r7, #4]
 800532a:	bfd8      	it	le
 800532c:	3708      	addle	r7, #8
 800532e:	ddaa      	ble.n	8005286 <_svfprintf_r+0xdbe>
 8005330:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005332:	aa2b      	add	r2, sp, #172	; 0xac
 8005334:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005336:	f002 fd6b 	bl	8007e10 <__ssprint_r>
 800533a:	2800      	cmp	r0, #0
 800533c:	f47f a9a9 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005340:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005342:	af38      	add	r7, sp, #224	; 0xe0
 8005344:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005346:	e79e      	b.n	8005286 <_svfprintf_r+0xdbe>
 8005348:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800534a:	07ea      	lsls	r2, r5, #31
 800534c:	f53f ae1a 	bmi.w	8004f84 <_svfprintf_r+0xabc>
 8005350:	2201      	movs	r2, #1
 8005352:	f104 0a01 	add.w	sl, r4, #1
 8005356:	189c      	adds	r4, r3, r2
 8005358:	f8c7 8000 	str.w	r8, [r7]
 800535c:	2c07      	cmp	r4, #7
 800535e:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8005362:	942c      	str	r4, [sp, #176]	; 0xb0
 8005364:	607a      	str	r2, [r7, #4]
 8005366:	f77f ae42 	ble.w	8004fee <_svfprintf_r+0xb26>
 800536a:	e724      	b.n	80051b6 <_svfprintf_r+0xcee>
 800536c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800536e:	aa2b      	add	r2, sp, #172	; 0xac
 8005370:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005372:	f002 fd4d 	bl	8007e10 <__ssprint_r>
 8005376:	2800      	cmp	r0, #0
 8005378:	f47f a98b 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800537c:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8005380:	af38      	add	r7, sp, #224	; 0xe0
 8005382:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005384:	e61b      	b.n	8004fbe <_svfprintf_r+0xaf6>
 8005386:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005388:	aa2b      	add	r2, sp, #172	; 0xac
 800538a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800538c:	f002 fd40 	bl	8007e10 <__ssprint_r>
 8005390:	2800      	cmp	r0, #0
 8005392:	f47f a97e 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005396:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005398:	af38      	add	r7, sp, #224	; 0xe0
 800539a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800539c:	e5ff      	b.n	8004f9e <_svfprintf_r+0xad6>
 800539e:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 80053a2:	4620      	mov	r0, r4
 80053a4:	4629      	mov	r1, r5
 80053a6:	220a      	movs	r2, #10
 80053a8:	2300      	movs	r3, #0
 80053aa:	f005 f845 	bl	800a438 <__aeabi_uldivmod>
 80053ae:	46d8      	mov	r8, fp
 80053b0:	4620      	mov	r0, r4
 80053b2:	4629      	mov	r1, r5
 80053b4:	2300      	movs	r3, #0
 80053b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053ba:	3230      	adds	r2, #48	; 0x30
 80053bc:	f888 2000 	strb.w	r2, [r8]
 80053c0:	220a      	movs	r2, #10
 80053c2:	f005 f839 	bl	800a438 <__aeabi_uldivmod>
 80053c6:	4604      	mov	r4, r0
 80053c8:	460d      	mov	r5, r1
 80053ca:	ea54 0005 	orrs.w	r0, r4, r5
 80053ce:	d1e8      	bne.n	80053a2 <_svfprintf_r+0xeda>
 80053d0:	f7ff b9af 	b.w	8004732 <_svfprintf_r+0x26a>
 80053d4:	2b30      	cmp	r3, #48	; 0x30
 80053d6:	f43f a9ac 	beq.w	8004732 <_svfprintf_r+0x26a>
 80053da:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80053dc:	2330      	movs	r3, #48	; 0x30
 80053de:	4690      	mov	r8, r2
 80053e0:	f801 3c01 	strb.w	r3, [r1, #-1]
 80053e4:	1aa4      	subs	r4, r4, r2
 80053e6:	9410      	str	r4, [sp, #64]	; 0x40
 80053e8:	f7ff b9a7 	b.w	800473a <_svfprintf_r+0x272>
 80053ec:	0800ab54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, pc}
 80053f0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80053f2:	f002 fb83 	bl	8007afc <__fpclassifyd>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	f040 80ab 	bne.w	8005552 <_svfprintf_r+0x108a>
 80053fc:	2503      	movs	r5, #3
 80053fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005400:	f64a 7828 	movw	r8, #44840	; 0xaf28
 8005404:	f64a 7324 	movw	r3, #44836	; 0xaf24
 8005408:	950d      	str	r5, [sp, #52]	; 0x34
 800540a:	f6c0 0800 	movt	r8, #2048	; 0x800
 800540e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005410:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005414:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005418:	900c      	str	r0, [sp, #48]	; 0x30
 800541a:	940a      	str	r4, [sp, #40]	; 0x28
 800541c:	2d47      	cmp	r5, #71	; 0x47
 800541e:	bfd8      	it	le
 8005420:	4698      	movle	r8, r3
 8005422:	2403      	movs	r4, #3
 8005424:	9018      	str	r0, [sp, #96]	; 0x60
 8005426:	9410      	str	r4, [sp, #64]	; 0x40
 8005428:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800542c:	f7ff b98d 	b.w	800474a <_svfprintf_r+0x282>
 8005430:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005432:	1de3      	adds	r3, r4, #7
 8005434:	f023 0307 	bic.w	r3, r3, #7
 8005438:	f103 0508 	add.w	r5, r3, #8
 800543c:	9514      	str	r5, [sp, #80]	; 0x50
 800543e:	681c      	ldr	r4, [r3, #0]
 8005440:	941b      	str	r4, [sp, #108]	; 0x6c
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	931c      	str	r3, [sp, #112]	; 0x70
 8005446:	f7ff bb53 	b.w	8004af0 <_svfprintf_r+0x628>
 800544a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800544c:	06e2      	lsls	r2, r4, #27
 800544e:	d572      	bpl.n	8005536 <_svfprintf_r+0x106e>
 8005450:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005452:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8005454:	3504      	adds	r5, #4
 8005456:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800545a:	9514      	str	r5, [sp, #80]	; 0x50
 800545c:	601c      	str	r4, [r3, #0]
 800545e:	f7ff b869 	b.w	8004534 <_svfprintf_r+0x6c>
 8005462:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005464:	aa2b      	add	r2, sp, #172	; 0xac
 8005466:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005468:	f002 fcd2 	bl	8007e10 <__ssprint_r>
 800546c:	2800      	cmp	r0, #0
 800546e:	f47f a910 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005472:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005474:	af38      	add	r7, sp, #224	; 0xe0
 8005476:	e4de      	b.n	8004e36 <_svfprintf_r+0x96e>
 8005478:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800547a:	2101      	movs	r1, #1
 800547c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800547e:	3401      	adds	r4, #1
 8005480:	440a      	add	r2, r1
 8005482:	942d      	str	r4, [sp, #180]	; 0xb4
 8005484:	2a07      	cmp	r2, #7
 8005486:	922c      	str	r2, [sp, #176]	; 0xb0
 8005488:	603d      	str	r5, [r7, #0]
 800548a:	6079      	str	r1, [r7, #4]
 800548c:	f300 8112 	bgt.w	80056b4 <_svfprintf_r+0x11ec>
 8005490:	3708      	adds	r7, #8
 8005492:	4619      	mov	r1, r3
 8005494:	b929      	cbnz	r1, 80054a2 <_svfprintf_r+0xfda>
 8005496:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005498:	b91d      	cbnz	r5, 80054a2 <_svfprintf_r+0xfda>
 800549a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800549c:	07e8      	lsls	r0, r5, #31
 800549e:	f57f aa3a 	bpl.w	8004916 <_svfprintf_r+0x44e>
 80054a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80054a4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80054a6:	3301      	adds	r3, #1
 80054a8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80054aa:	4422      	add	r2, r4
 80054ac:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80054ae:	2b07      	cmp	r3, #7
 80054b0:	922d      	str	r2, [sp, #180]	; 0xb4
 80054b2:	607d      	str	r5, [r7, #4]
 80054b4:	603c      	str	r4, [r7, #0]
 80054b6:	bfd8      	it	le
 80054b8:	3708      	addle	r7, #8
 80054ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80054bc:	f300 81ba 	bgt.w	8005834 <_svfprintf_r+0x136c>
 80054c0:	f1c1 0a00 	rsb	sl, r1, #0
 80054c4:	f1ba 0f00 	cmp.w	sl, #0
 80054c8:	f340 8116 	ble.w	80056f8 <_svfprintf_r+0x1230>
 80054cc:	f1ba 0f10 	cmp.w	sl, #16
 80054d0:	bfdc      	itt	le
 80054d2:	4c9c      	ldrle	r4, [pc, #624]	; (8005744 <_svfprintf_r+0x127c>)
 80054d4:	940f      	strle	r4, [sp, #60]	; 0x3c
 80054d6:	f340 80f9 	ble.w	80056cc <_svfprintf_r+0x1204>
 80054da:	4d9a      	ldr	r5, [pc, #616]	; (8005744 <_svfprintf_r+0x127c>)
 80054dc:	2410      	movs	r4, #16
 80054de:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80054e2:	950f      	str	r5, [sp, #60]	; 0x3c
 80054e4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80054e6:	e005      	b.n	80054f4 <_svfprintf_r+0x102c>
 80054e8:	f1aa 0a10 	sub.w	sl, sl, #16
 80054ec:	f1ba 0f10 	cmp.w	sl, #16
 80054f0:	f340 80ec 	ble.w	80056cc <_svfprintf_r+0x1204>
 80054f4:	3301      	adds	r3, #1
 80054f6:	3210      	adds	r2, #16
 80054f8:	2b07      	cmp	r3, #7
 80054fa:	603e      	str	r6, [r7, #0]
 80054fc:	607c      	str	r4, [r7, #4]
 80054fe:	f107 0708 	add.w	r7, r7, #8
 8005502:	932c      	str	r3, [sp, #176]	; 0xb0
 8005504:	922d      	str	r2, [sp, #180]	; 0xb4
 8005506:	ddef      	ble.n	80054e8 <_svfprintf_r+0x1020>
 8005508:	4628      	mov	r0, r5
 800550a:	4659      	mov	r1, fp
 800550c:	aa2b      	add	r2, sp, #172	; 0xac
 800550e:	af38      	add	r7, sp, #224	; 0xe0
 8005510:	f002 fc7e 	bl	8007e10 <__ssprint_r>
 8005514:	2800      	cmp	r0, #0
 8005516:	f47f a8bc 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800551a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800551c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800551e:	e7e3      	b.n	80054e8 <_svfprintf_r+0x1020>
 8005520:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005522:	aa2b      	add	r2, sp, #172	; 0xac
 8005524:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005526:	f002 fc73 	bl	8007e10 <__ssprint_r>
 800552a:	2800      	cmp	r0, #0
 800552c:	f47f a8b1 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005530:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005532:	af38      	add	r7, sp, #224	; 0xe0
 8005534:	e496      	b.n	8004e64 <_svfprintf_r+0x99c>
 8005536:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005538:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800553a:	3404      	adds	r4, #4
 800553c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005540:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005544:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005546:	9414      	str	r4, [sp, #80]	; 0x50
 8005548:	bf14      	ite	ne
 800554a:	801d      	strhne	r5, [r3, #0]
 800554c:	601d      	streq	r5, [r3, #0]
 800554e:	f7fe bff1 	b.w	8004534 <_svfprintf_r+0x6c>
 8005552:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005554:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005556:	3501      	adds	r5, #1
 8005558:	f024 0520 	bic.w	r5, r4, #32
 800555c:	bf04      	itt	eq
 800555e:	2406      	moveq	r4, #6
 8005560:	940c      	streq	r4, [sp, #48]	; 0x30
 8005562:	d006      	beq.n	8005572 <_svfprintf_r+0x10aa>
 8005564:	2d47      	cmp	r5, #71	; 0x47
 8005566:	d104      	bne.n	8005572 <_svfprintf_r+0x10aa>
 8005568:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800556a:	2c00      	cmp	r4, #0
 800556c:	bf08      	it	eq
 800556e:	2401      	moveq	r4, #1
 8005570:	940c      	str	r4, [sp, #48]	; 0x30
 8005572:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005574:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005576:	2b00      	cmp	r3, #0
 8005578:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800557c:	940f      	str	r4, [sp, #60]	; 0x3c
 800557e:	bfbd      	ittte	lt
 8005580:	461c      	movlt	r4, r3
 8005582:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 8005586:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 800558a:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 800558e:	bfa8      	it	ge
 8005590:	f04f 0b00 	movge.w	fp, #0
 8005594:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005598:	4261      	negs	r1, r4
 800559a:	4161      	adcs	r1, r4
 800559c:	2900      	cmp	r1, #0
 800559e:	d030      	beq.n	8005602 <_svfprintf_r+0x113a>
 80055a0:	2003      	movs	r0, #3
 80055a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80055a4:	4653      	mov	r3, sl
 80055a6:	9000      	str	r0, [sp, #0]
 80055a8:	a825      	add	r0, sp, #148	; 0x94
 80055aa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80055ac:	9002      	str	r0, [sp, #8]
 80055ae:	a826      	add	r0, sp, #152	; 0x98
 80055b0:	9401      	str	r4, [sp, #4]
 80055b2:	9003      	str	r0, [sp, #12]
 80055b4:	a829      	add	r0, sp, #164	; 0xa4
 80055b6:	9004      	str	r0, [sp, #16]
 80055b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80055ba:	9107      	str	r1, [sp, #28]
 80055bc:	f000 fa86 	bl	8005acc <_dtoa_r>
 80055c0:	2d47      	cmp	r5, #71	; 0x47
 80055c2:	9907      	ldr	r1, [sp, #28]
 80055c4:	4680      	mov	r8, r0
 80055c6:	d103      	bne.n	80055d0 <_svfprintf_r+0x1108>
 80055c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80055ca:	07e0      	lsls	r0, r4, #31
 80055cc:	f140 80f0 	bpl.w	80057b0 <_svfprintf_r+0x12e8>
 80055d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80055d2:	4444      	add	r4, r8
 80055d4:	b351      	cbz	r1, 800562c <_svfprintf_r+0x1164>
 80055d6:	f898 3000 	ldrb.w	r3, [r8]
 80055da:	2b30      	cmp	r3, #48	; 0x30
 80055dc:	f000 8184 	beq.w	80058e8 <_svfprintf_r+0x1420>
 80055e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80055e2:	441c      	add	r4, r3
 80055e4:	e022      	b.n	800562c <_svfprintf_r+0x1164>
 80055e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80055e8:	2140      	movs	r1, #64	; 0x40
 80055ea:	f001 fa93 	bl	8006b14 <_malloc_r>
 80055ee:	6020      	str	r0, [r4, #0]
 80055f0:	6120      	str	r0, [r4, #16]
 80055f2:	2800      	cmp	r0, #0
 80055f4:	f000 81b6 	beq.w	8005964 <_svfprintf_r+0x149c>
 80055f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80055fa:	2340      	movs	r3, #64	; 0x40
 80055fc:	6163      	str	r3, [r4, #20]
 80055fe:	f7fe bf79 	b.w	80044f4 <_svfprintf_r+0x2c>
 8005602:	2d45      	cmp	r5, #69	; 0x45
 8005604:	f040 8131 	bne.w	800586a <_svfprintf_r+0x13a2>
 8005608:	980c      	ldr	r0, [sp, #48]	; 0x30
 800560a:	2102      	movs	r1, #2
 800560c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800560e:	4653      	mov	r3, sl
 8005610:	1c44      	adds	r4, r0, #1
 8005612:	9100      	str	r1, [sp, #0]
 8005614:	9401      	str	r4, [sp, #4]
 8005616:	a925      	add	r1, sp, #148	; 0x94
 8005618:	980e      	ldr	r0, [sp, #56]	; 0x38
 800561a:	9102      	str	r1, [sp, #8]
 800561c:	a926      	add	r1, sp, #152	; 0x98
 800561e:	9103      	str	r1, [sp, #12]
 8005620:	a929      	add	r1, sp, #164	; 0xa4
 8005622:	9104      	str	r1, [sp, #16]
 8005624:	f000 fa52 	bl	8005acc <_dtoa_r>
 8005628:	4680      	mov	r8, r0
 800562a:	4404      	add	r4, r0
 800562c:	2300      	movs	r3, #0
 800562e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005630:	2200      	movs	r2, #0
 8005632:	4651      	mov	r1, sl
 8005634:	f004 fbb2 	bl	8009d9c <__aeabi_dcmpeq>
 8005638:	4623      	mov	r3, r4
 800563a:	b948      	cbnz	r0, 8005650 <_svfprintf_r+0x1188>
 800563c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800563e:	429c      	cmp	r4, r3
 8005640:	d906      	bls.n	8005650 <_svfprintf_r+0x1188>
 8005642:	2130      	movs	r1, #48	; 0x30
 8005644:	1c5a      	adds	r2, r3, #1
 8005646:	9229      	str	r2, [sp, #164]	; 0xa4
 8005648:	7019      	strb	r1, [r3, #0]
 800564a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800564c:	429c      	cmp	r4, r3
 800564e:	d8f9      	bhi.n	8005644 <_svfprintf_r+0x117c>
 8005650:	2d47      	cmp	r5, #71	; 0x47
 8005652:	ebc8 0303 	rsb	r3, r8, r3
 8005656:	9311      	str	r3, [sp, #68]	; 0x44
 8005658:	f000 80ae 	beq.w	80057b8 <_svfprintf_r+0x12f0>
 800565c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800565e:	2c65      	cmp	r4, #101	; 0x65
 8005660:	f340 818a 	ble.w	8005978 <_svfprintf_r+0x14b0>
 8005664:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005666:	2d66      	cmp	r5, #102	; 0x66
 8005668:	f000 8101 	beq.w	800586e <_svfprintf_r+0x13a6>
 800566c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800566e:	9418      	str	r4, [sp, #96]	; 0x60
 8005670:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005672:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005674:	42ac      	cmp	r4, r5
 8005676:	f2c0 80ea 	blt.w	800584e <_svfprintf_r+0x1386>
 800567a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800567c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800567e:	07e0      	lsls	r0, r4, #31
 8005680:	bf4b      	itete	mi
 8005682:	3501      	addmi	r5, #1
 8005684:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005688:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 800568c:	2467      	movpl	r4, #103	; 0x67
 800568e:	bf4d      	iteet	mi
 8005690:	2467      	movmi	r4, #103	; 0x67
 8005692:	9510      	strpl	r5, [sp, #64]	; 0x40
 8005694:	9416      	strpl	r4, [sp, #88]	; 0x58
 8005696:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005698:	bf48      	it	mi
 800569a:	9416      	strmi	r4, [sp, #88]	; 0x58
 800569c:	f1bb 0f00 	cmp.w	fp, #0
 80056a0:	d175      	bne.n	800578e <_svfprintf_r+0x12c6>
 80056a2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80056a4:	930d      	str	r3, [sp, #52]	; 0x34
 80056a6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80056aa:	940a      	str	r4, [sp, #40]	; 0x28
 80056ac:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80056b0:	f7ff b84b 	b.w	800474a <_svfprintf_r+0x282>
 80056b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80056b6:	aa2b      	add	r2, sp, #172	; 0xac
 80056b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056ba:	f002 fba9 	bl	8007e10 <__ssprint_r>
 80056be:	2800      	cmp	r0, #0
 80056c0:	f47e afe7 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80056c4:	9925      	ldr	r1, [sp, #148]	; 0x94
 80056c6:	af38      	add	r7, sp, #224	; 0xe0
 80056c8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80056ca:	e6e3      	b.n	8005494 <_svfprintf_r+0xfcc>
 80056cc:	3301      	adds	r3, #1
 80056ce:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80056d0:	2b07      	cmp	r3, #7
 80056d2:	4452      	add	r2, sl
 80056d4:	932c      	str	r3, [sp, #176]	; 0xb0
 80056d6:	e887 0410 	stmia.w	r7, {r4, sl}
 80056da:	bfd8      	it	le
 80056dc:	3708      	addle	r7, #8
 80056de:	922d      	str	r2, [sp, #180]	; 0xb4
 80056e0:	dd0a      	ble.n	80056f8 <_svfprintf_r+0x1230>
 80056e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80056e4:	aa2b      	add	r2, sp, #172	; 0xac
 80056e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056e8:	f002 fb92 	bl	8007e10 <__ssprint_r>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	f47e afd0 	bne.w	8004692 <_svfprintf_r+0x1ca>
 80056f2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80056f4:	af38      	add	r7, sp, #224	; 0xe0
 80056f6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80056f8:	3301      	adds	r3, #1
 80056fa:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80056fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80056fe:	2b07      	cmp	r3, #7
 8005700:	932c      	str	r3, [sp, #176]	; 0xb0
 8005702:	4414      	add	r4, r2
 8005704:	f8c7 8000 	str.w	r8, [r7]
 8005708:	942d      	str	r4, [sp, #180]	; 0xb4
 800570a:	607d      	str	r5, [r7, #4]
 800570c:	f77f a902 	ble.w	8004914 <_svfprintf_r+0x44c>
 8005710:	e47a      	b.n	8005008 <_svfprintf_r+0xb40>
 8005712:	950c      	str	r5, [sp, #48]	; 0x30
 8005714:	f002 fb4c 	bl	8007db0 <strlen>
 8005718:	9414      	str	r4, [sp, #80]	; 0x50
 800571a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800571c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005720:	9418      	str	r4, [sp, #96]	; 0x60
 8005722:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 8005726:	9010      	str	r0, [sp, #64]	; 0x40
 8005728:	950d      	str	r5, [sp, #52]	; 0x34
 800572a:	f7ff b80e 	b.w	800474a <_svfprintf_r+0x282>
 800572e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005730:	aa2b      	add	r2, sp, #172	; 0xac
 8005732:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005734:	f002 fb6c 	bl	8007e10 <__ssprint_r>
 8005738:	2800      	cmp	r0, #0
 800573a:	f47e afaa 	bne.w	8004692 <_svfprintf_r+0x1ca>
 800573e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005740:	af38      	add	r7, sp, #224	; 0xe0
 8005742:	e4b1      	b.n	80050a8 <_svfprintf_r+0xbe0>
 8005744:	0800ab54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, pc}
 8005748:	980e      	ldr	r0, [sp, #56]	; 0x38
 800574a:	aa2b      	add	r2, sp, #172	; 0xac
 800574c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800574e:	f002 fb5f 	bl	8007e10 <__ssprint_r>
 8005752:	2800      	cmp	r0, #0
 8005754:	f47e af9d 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005758:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800575a:	af38      	add	r7, sp, #224	; 0xe0
 800575c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800575e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	e5a7      	b.n	80052b4 <_svfprintf_r+0xdec>
 8005764:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005766:	46c2      	mov	sl, r8
 8005768:	f64a 7854 	movw	r8, #44884	; 0xaf54
 800576c:	9414      	str	r4, [sp, #80]	; 0x50
 800576e:	2d06      	cmp	r5, #6
 8005770:	bf28      	it	cs
 8005772:	2506      	movcs	r5, #6
 8005774:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005778:	9510      	str	r5, [sp, #64]	; 0x40
 800577a:	4654      	mov	r4, sl
 800577c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005780:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8005784:	950d      	str	r5, [sp, #52]	; 0x34
 8005786:	f6c0 0800 	movt	r8, #2048	; 0x800
 800578a:	f7fe bfde 	b.w	800474a <_svfprintf_r+0x282>
 800578e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005790:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005794:	2400      	movs	r4, #0
 8005796:	930d      	str	r3, [sp, #52]	; 0x34
 8005798:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800579c:	950a      	str	r5, [sp, #40]	; 0x28
 800579e:	940c      	str	r4, [sp, #48]	; 0x30
 80057a0:	f7fe bfd6 	b.w	8004750 <_svfprintf_r+0x288>
 80057a4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80057a8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80057ac:	f7ff b9b2 	b.w	8004b14 <_svfprintf_r+0x64c>
 80057b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80057b2:	ebc8 0303 	rsb	r3, r8, r3
 80057b6:	9311      	str	r3, [sp, #68]	; 0x44
 80057b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80057ba:	1cda      	adds	r2, r3, #3
 80057bc:	db11      	blt.n	80057e2 <_svfprintf_r+0x131a>
 80057be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80057c0:	429c      	cmp	r4, r3
 80057c2:	db0e      	blt.n	80057e2 <_svfprintf_r+0x131a>
 80057c4:	9318      	str	r3, [sp, #96]	; 0x60
 80057c6:	e753      	b.n	8005670 <_svfprintf_r+0x11a8>
 80057c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057ca:	9414      	str	r4, [sp, #80]	; 0x50
 80057cc:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80057d0:	950d      	str	r5, [sp, #52]	; 0x34
 80057d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057d4:	9018      	str	r0, [sp, #96]	; 0x60
 80057d6:	900c      	str	r0, [sp, #48]	; 0x30
 80057d8:	9510      	str	r5, [sp, #64]	; 0x40
 80057da:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80057de:	f7fe bfb4 	b.w	800474a <_svfprintf_r+0x282>
 80057e2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80057e4:	3d02      	subs	r5, #2
 80057e6:	9516      	str	r5, [sp, #88]	; 0x58
 80057e8:	3b01      	subs	r3, #1
 80057ea:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	9325      	str	r3, [sp, #148]	; 0x94
 80057f0:	bfba      	itte	lt
 80057f2:	425b      	neglt	r3, r3
 80057f4:	222d      	movlt	r2, #45	; 0x2d
 80057f6:	222b      	movge	r2, #43	; 0x2b
 80057f8:	2b09      	cmp	r3, #9
 80057fa:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80057fe:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 8005802:	dc43      	bgt.n	800588c <_svfprintf_r+0x13c4>
 8005804:	3330      	adds	r3, #48	; 0x30
 8005806:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800580a:	2330      	movs	r3, #48	; 0x30
 800580c:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 8005810:	ab28      	add	r3, sp, #160	; 0xa0
 8005812:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005814:	aa27      	add	r2, sp, #156	; 0x9c
 8005816:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005818:	1a9a      	subs	r2, r3, r2
 800581a:	2d01      	cmp	r5, #1
 800581c:	921e      	str	r2, [sp, #120]	; 0x78
 800581e:	4414      	add	r4, r2
 8005820:	9410      	str	r4, [sp, #64]	; 0x40
 8005822:	dd78      	ble.n	8005916 <_svfprintf_r+0x144e>
 8005824:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005826:	2400      	movs	r4, #0
 8005828:	9418      	str	r4, [sp, #96]	; 0x60
 800582a:	3301      	adds	r3, #1
 800582c:	9310      	str	r3, [sp, #64]	; 0x40
 800582e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005832:	e733      	b.n	800569c <_svfprintf_r+0x11d4>
 8005834:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005836:	aa2b      	add	r2, sp, #172	; 0xac
 8005838:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800583a:	f002 fae9 	bl	8007e10 <__ssprint_r>
 800583e:	2800      	cmp	r0, #0
 8005840:	f47e af27 	bne.w	8004692 <_svfprintf_r+0x1ca>
 8005844:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005846:	af38      	add	r7, sp, #224	; 0xe0
 8005848:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800584a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800584c:	e638      	b.n	80054c0 <_svfprintf_r+0xff8>
 800584e:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005850:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005852:	2d00      	cmp	r5, #0
 8005854:	bfd4      	ite	le
 8005856:	f1c5 0302 	rsble	r3, r5, #2
 800585a:	2301      	movgt	r3, #1
 800585c:	441c      	add	r4, r3
 800585e:	2567      	movs	r5, #103	; 0x67
 8005860:	9410      	str	r4, [sp, #64]	; 0x40
 8005862:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005866:	9516      	str	r5, [sp, #88]	; 0x58
 8005868:	e718      	b.n	800569c <_svfprintf_r+0x11d4>
 800586a:	2002      	movs	r0, #2
 800586c:	e699      	b.n	80055a2 <_svfprintf_r+0x10da>
 800586e:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005870:	2d00      	cmp	r5, #0
 8005872:	9518      	str	r5, [sp, #96]	; 0x60
 8005874:	dd58      	ble.n	8005928 <_svfprintf_r+0x1460>
 8005876:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005878:	2c00      	cmp	r4, #0
 800587a:	d144      	bne.n	8005906 <_svfprintf_r+0x143e>
 800587c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800587e:	07ed      	lsls	r5, r5, #31
 8005880:	d441      	bmi.n	8005906 <_svfprintf_r+0x143e>
 8005882:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005884:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005888:	9410      	str	r4, [sp, #64]	; 0x40
 800588a:	e707      	b.n	800569c <_svfprintf_r+0x11d4>
 800588c:	f246 6167 	movw	r1, #26215	; 0x6667
 8005890:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 8005894:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005898:	fb81 2003 	smull	r2, r0, r1, r3
 800589c:	17da      	asrs	r2, r3, #31
 800589e:	462c      	mov	r4, r5
 80058a0:	3d01      	subs	r5, #1
 80058a2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 80058a6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80058aa:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 80058ae:	4613      	mov	r3, r2
 80058b0:	2b09      	cmp	r3, #9
 80058b2:	f100 0230 	add.w	r2, r0, #48	; 0x30
 80058b6:	7022      	strb	r2, [r4, #0]
 80058b8:	dcee      	bgt.n	8005898 <_svfprintf_r+0x13d0>
 80058ba:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 80058be:	3330      	adds	r3, #48	; 0x30
 80058c0:	42a8      	cmp	r0, r5
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	f804 2c01 	strb.w	r2, [r4, #-1]
 80058c8:	d953      	bls.n	8005972 <_svfprintf_r+0x14aa>
 80058ca:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 80058ce:	4623      	mov	r3, r4
 80058d0:	e001      	b.n	80058d6 <_svfprintf_r+0x140e>
 80058d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058d6:	4283      	cmp	r3, r0
 80058d8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80058dc:	d1f9      	bne.n	80058d2 <_svfprintf_r+0x140a>
 80058de:	ad48      	add	r5, sp, #288	; 0x120
 80058e0:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 80058e4:	3bf6      	subs	r3, #246	; 0xf6
 80058e6:	e794      	b.n	8005812 <_svfprintf_r+0x134a>
 80058e8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80058ea:	2200      	movs	r2, #0
 80058ec:	2300      	movs	r3, #0
 80058ee:	4651      	mov	r1, sl
 80058f0:	f004 fa54 	bl	8009d9c <__aeabi_dcmpeq>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	f47f ae73 	bne.w	80055e0 <_svfprintf_r+0x1118>
 80058fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80058fc:	f1c0 0301 	rsb	r3, r0, #1
 8005900:	9325      	str	r3, [sp, #148]	; 0x94
 8005902:	441c      	add	r4, r3
 8005904:	e692      	b.n	800562c <_svfprintf_r+0x1164>
 8005906:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005908:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800590a:	1c6b      	adds	r3, r5, #1
 800590c:	441c      	add	r4, r3
 800590e:	9410      	str	r4, [sp, #64]	; 0x40
 8005910:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005914:	e6c2      	b.n	800569c <_svfprintf_r+0x11d4>
 8005916:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005918:	f014 0301 	ands.w	r3, r4, #1
 800591c:	d182      	bne.n	8005824 <_svfprintf_r+0x135c>
 800591e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005920:	9318      	str	r3, [sp, #96]	; 0x60
 8005922:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005926:	e6b9      	b.n	800569c <_svfprintf_r+0x11d4>
 8005928:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800592a:	b935      	cbnz	r5, 800593a <_svfprintf_r+0x1472>
 800592c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800592e:	07e4      	lsls	r4, r4, #31
 8005930:	bf5c      	itt	pl
 8005932:	2301      	movpl	r3, #1
 8005934:	9310      	strpl	r3, [sp, #64]	; 0x40
 8005936:	f57f aeb1 	bpl.w	800569c <_svfprintf_r+0x11d4>
 800593a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800593c:	3502      	adds	r5, #2
 800593e:	9510      	str	r5, [sp, #64]	; 0x40
 8005940:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005944:	e6aa      	b.n	800569c <_svfprintf_r+0x11d4>
 8005946:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005948:	f899 3001 	ldrb.w	r3, [r9, #1]
 800594c:	46a1      	mov	r9, r4
 800594e:	682d      	ldr	r5, [r5, #0]
 8005950:	950c      	str	r5, [sp, #48]	; 0x30
 8005952:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005954:	1d29      	adds	r1, r5, #4
 8005956:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005958:	9114      	str	r1, [sp, #80]	; 0x50
 800595a:	2d00      	cmp	r5, #0
 800595c:	f6be ae1d 	bge.w	800459a <_svfprintf_r+0xd2>
 8005960:	f7fe be18 	b.w	8004594 <_svfprintf_r+0xcc>
 8005964:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005966:	230c      	movs	r3, #12
 8005968:	f04f 30ff 	mov.w	r0, #4294967295
 800596c:	602b      	str	r3, [r5, #0]
 800596e:	f7fe be98 	b.w	80046a2 <_svfprintf_r+0x1da>
 8005972:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 8005976:	e74c      	b.n	8005812 <_svfprintf_r+0x134a>
 8005978:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800597a:	e735      	b.n	80057e8 <_svfprintf_r+0x1320>
 800597c:	0000      	movs	r0, r0
	...

08005980 <quorem>:
 8005980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005984:	468c      	mov	ip, r1
 8005986:	6903      	ldr	r3, [r0, #16]
 8005988:	4683      	mov	fp, r0
 800598a:	690d      	ldr	r5, [r1, #16]
 800598c:	b085      	sub	sp, #20
 800598e:	429d      	cmp	r5, r3
 8005990:	bfc8      	it	gt
 8005992:	2000      	movgt	r0, #0
 8005994:	f300 8096 	bgt.w	8005ac4 <quorem+0x144>
 8005998:	3d01      	subs	r5, #1
 800599a:	f101 0414 	add.w	r4, r1, #20
 800599e:	f10b 0a14 	add.w	sl, fp, #20
 80059a2:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 80059a6:	00aa      	lsls	r2, r5, #2
 80059a8:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 80059ac:	4691      	mov	r9, r2
 80059ae:	3101      	adds	r1, #1
 80059b0:	9202      	str	r2, [sp, #8]
 80059b2:	f8cd c004 	str.w	ip, [sp, #4]
 80059b6:	4452      	add	r2, sl
 80059b8:	9203      	str	r2, [sp, #12]
 80059ba:	f003 fc91 	bl	80092e0 <__aeabi_uidiv>
 80059be:	44a1      	add	r9, r4
 80059c0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80059c4:	4680      	mov	r8, r0
 80059c6:	2800      	cmp	r0, #0
 80059c8:	d041      	beq.n	8005a4e <quorem+0xce>
 80059ca:	2100      	movs	r1, #0
 80059cc:	4622      	mov	r2, r4
 80059ce:	4608      	mov	r0, r1
 80059d0:	4653      	mov	r3, sl
 80059d2:	460f      	mov	r7, r1
 80059d4:	f852 1b04 	ldr.w	r1, [r2], #4
 80059d8:	681e      	ldr	r6, [r3, #0]
 80059da:	4591      	cmp	r9, r2
 80059dc:	fa1f fe81 	uxth.w	lr, r1
 80059e0:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80059e4:	fb0e 7708 	mla	r7, lr, r8, r7
 80059e8:	fa1f fe86 	uxth.w	lr, r6
 80059ec:	fb01 f108 	mul.w	r1, r1, r8
 80059f0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80059f4:	b2bf      	uxth	r7, r7
 80059f6:	ebc7 0000 	rsb	r0, r7, r0
 80059fa:	4486      	add	lr, r0
 80059fc:	b288      	uxth	r0, r1
 80059fe:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 8005a02:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8005a06:	eb00 402e 	add.w	r0, r0, lr, asr #16
 8005a0a:	fa1f fe8e 	uxth.w	lr, lr
 8005a0e:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 8005a12:	ea4f 4020 	mov.w	r0, r0, asr #16
 8005a16:	f843 1b04 	str.w	r1, [r3], #4
 8005a1a:	d2db      	bcs.n	80059d4 <quorem+0x54>
 8005a1c:	9a02      	ldr	r2, [sp, #8]
 8005a1e:	f85a 3002 	ldr.w	r3, [sl, r2]
 8005a22:	b9a3      	cbnz	r3, 8005a4e <quorem+0xce>
 8005a24:	9a03      	ldr	r2, [sp, #12]
 8005a26:	1f13      	subs	r3, r2, #4
 8005a28:	459a      	cmp	sl, r3
 8005a2a:	d20e      	bcs.n	8005a4a <quorem+0xca>
 8005a2c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8005a30:	b95b      	cbnz	r3, 8005a4a <quorem+0xca>
 8005a32:	f1a2 0308 	sub.w	r3, r2, #8
 8005a36:	e001      	b.n	8005a3c <quorem+0xbc>
 8005a38:	6812      	ldr	r2, [r2, #0]
 8005a3a:	b932      	cbnz	r2, 8005a4a <quorem+0xca>
 8005a3c:	459a      	cmp	sl, r3
 8005a3e:	461a      	mov	r2, r3
 8005a40:	f105 35ff 	add.w	r5, r5, #4294967295
 8005a44:	f1a3 0304 	sub.w	r3, r3, #4
 8005a48:	d3f6      	bcc.n	8005a38 <quorem+0xb8>
 8005a4a:	f8cb 5010 	str.w	r5, [fp, #16]
 8005a4e:	4661      	mov	r1, ip
 8005a50:	4658      	mov	r0, fp
 8005a52:	f001 fe47 	bl	80076e4 <__mcmp>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	db33      	blt.n	8005ac2 <quorem+0x142>
 8005a5a:	f108 0801 	add.w	r8, r8, #1
 8005a5e:	4653      	mov	r3, sl
 8005a60:	2200      	movs	r2, #0
 8005a62:	f854 6b04 	ldr.w	r6, [r4], #4
 8005a66:	6818      	ldr	r0, [r3, #0]
 8005a68:	45a1      	cmp	r9, r4
 8005a6a:	b2b1      	uxth	r1, r6
 8005a6c:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005a70:	ebc1 0202 	rsb	r2, r1, r2
 8005a74:	b287      	uxth	r7, r0
 8005a76:	eb02 0107 	add.w	r1, r2, r7
 8005a7a:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8005a7e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8005a82:	b289      	uxth	r1, r1
 8005a84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005a88:	ea4f 4222 	mov.w	r2, r2, asr #16
 8005a8c:	f843 1b04 	str.w	r1, [r3], #4
 8005a90:	d2e7      	bcs.n	8005a62 <quorem+0xe2>
 8005a92:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8005a96:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8005a9a:	b992      	cbnz	r2, 8005ac2 <quorem+0x142>
 8005a9c:	1f1a      	subs	r2, r3, #4
 8005a9e:	4592      	cmp	sl, r2
 8005aa0:	d20d      	bcs.n	8005abe <quorem+0x13e>
 8005aa2:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8005aa6:	b952      	cbnz	r2, 8005abe <quorem+0x13e>
 8005aa8:	3b08      	subs	r3, #8
 8005aaa:	e001      	b.n	8005ab0 <quorem+0x130>
 8005aac:	6812      	ldr	r2, [r2, #0]
 8005aae:	b932      	cbnz	r2, 8005abe <quorem+0x13e>
 8005ab0:	459a      	cmp	sl, r3
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f105 35ff 	add.w	r5, r5, #4294967295
 8005ab8:	f1a3 0304 	sub.w	r3, r3, #4
 8005abc:	d3f6      	bcc.n	8005aac <quorem+0x12c>
 8005abe:	f8cb 5010 	str.w	r5, [fp, #16]
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	b005      	add	sp, #20
 8005ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aca:	bf00      	nop

08005acc <_dtoa_r>:
 8005acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad0:	b09b      	sub	sp, #108	; 0x6c
 8005ad2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005ad4:	4604      	mov	r4, r0
 8005ad6:	4692      	mov	sl, r2
 8005ad8:	469b      	mov	fp, r3
 8005ada:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005adc:	2e00      	cmp	r6, #0
 8005ade:	f000 82bb 	beq.w	8006058 <_dtoa_r+0x58c>
 8005ae2:	6833      	ldr	r3, [r6, #0]
 8005ae4:	b153      	cbz	r3, 8005afc <_dtoa_r+0x30>
 8005ae6:	6872      	ldr	r2, [r6, #4]
 8005ae8:	2601      	movs	r6, #1
 8005aea:	4619      	mov	r1, r3
 8005aec:	4096      	lsls	r6, r2
 8005aee:	609e      	str	r6, [r3, #8]
 8005af0:	605a      	str	r2, [r3, #4]
 8005af2:	f001 fb9d 	bl	8007230 <_Bfree>
 8005af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005af8:	2200      	movs	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	f1bb 0f00 	cmp.w	fp, #0
 8005b00:	bfb4      	ite	lt
 8005b02:	2301      	movlt	r3, #1
 8005b04:	2300      	movge	r3, #0
 8005b06:	602b      	str	r3, [r5, #0]
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	bfb4      	ite	lt
 8005b0e:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 8005b12:	46d9      	movge	r9, fp
 8005b14:	461a      	mov	r2, r3
 8005b16:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8005b1a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8005b1e:	ea09 0303 	and.w	r3, r9, r3
 8005b22:	bfb8      	it	lt
 8005b24:	46cb      	movlt	fp, r9
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d014      	beq.n	8005b54 <_dtoa_r+0x88>
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4650      	mov	r0, sl
 8005b30:	4659      	mov	r1, fp
 8005b32:	f004 f933 	bl	8009d9c <__aeabi_dcmpeq>
 8005b36:	4680      	mov	r8, r0
 8005b38:	b328      	cbz	r0, 8005b86 <_dtoa_r+0xba>
 8005b3a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	6033      	str	r3, [r6, #0]
 8005b40:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005b42:	2e00      	cmp	r6, #0
 8005b44:	f000 80dc 	beq.w	8005d00 <_dtoa_r+0x234>
 8005b48:	4baf      	ldr	r3, [pc, #700]	; (8005e08 <_dtoa_r+0x33c>)
 8005b4a:	1e58      	subs	r0, r3, #1
 8005b4c:	6033      	str	r3, [r6, #0]
 8005b4e:	b01b      	add	sp, #108	; 0x6c
 8005b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b54:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005b56:	f64a 706c 	movw	r0, #44908	; 0xaf6c
 8005b5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005b62:	6033      	str	r3, [r6, #0]
 8005b64:	f1ba 0f00 	cmp.w	sl, #0
 8005b68:	f000 80aa 	beq.w	8005cc0 <_dtoa_r+0x1f4>
 8005b6c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005b6e:	2e00      	cmp	r6, #0
 8005b70:	d0ed      	beq.n	8005b4e <_dtoa_r+0x82>
 8005b72:	78c3      	ldrb	r3, [r0, #3]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f040 80b2 	bne.w	8005cde <_dtoa_r+0x212>
 8005b7a:	1cc3      	adds	r3, r0, #3
 8005b7c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005b7e:	6033      	str	r3, [r6, #0]
 8005b80:	b01b      	add	sp, #108	; 0x6c
 8005b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b86:	aa19      	add	r2, sp, #100	; 0x64
 8005b88:	ab18      	add	r3, sp, #96	; 0x60
 8005b8a:	9200      	str	r2, [sp, #0]
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	4652      	mov	r2, sl
 8005b92:	465b      	mov	r3, fp
 8005b94:	f001 feb6 	bl	8007904 <__d2b>
 8005b98:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8005b9c:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b9e:	f040 80a1 	bne.w	8005ce4 <_dtoa_r+0x218>
 8005ba2:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8005ba4:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005ba8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005baa:	443d      	add	r5, r7
 8005bac:	429d      	cmp	r5, r3
 8005bae:	f2c0 8278 	blt.w	80060a2 <_dtoa_r+0x5d6>
 8005bb2:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8005bb6:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8005bba:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8005bbe:	fa2a f202 	lsr.w	r2, sl, r2
 8005bc2:	1b5b      	subs	r3, r3, r5
 8005bc4:	fa09 f003 	lsl.w	r0, r9, r3
 8005bc8:	4310      	orrs	r0, r2
 8005bca:	f003 fe09 	bl	80097e0 <__aeabi_ui2d>
 8005bce:	3d01      	subs	r5, #1
 8005bd0:	46b8      	mov	r8, r7
 8005bd2:	2601      	movs	r6, #1
 8005bd4:	9615      	str	r6, [sp, #84]	; 0x54
 8005bd6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005bda:	2300      	movs	r3, #0
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8005be2:	f003 fcbf 	bl	8009564 <__aeabi_dsub>
 8005be6:	a382      	add	r3, pc, #520	; (adr r3, 8005df0 <_dtoa_r+0x324>)
 8005be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bec:	f003 fe6e 	bl	80098cc <__aeabi_dmul>
 8005bf0:	a381      	add	r3, pc, #516	; (adr r3, 8005df8 <_dtoa_r+0x32c>)
 8005bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf6:	f003 fcb7 	bl	8009568 <__adddf3>
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	460f      	mov	r7, r1
 8005c00:	f003 fdfe 	bl	8009800 <__aeabi_i2d>
 8005c04:	a37e      	add	r3, pc, #504	; (adr r3, 8005e00 <_dtoa_r+0x334>)
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	f003 fe5f 	bl	80098cc <__aeabi_dmul>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4630      	mov	r0, r6
 8005c14:	4639      	mov	r1, r7
 8005c16:	f003 fca7 	bl	8009568 <__adddf3>
 8005c1a:	4606      	mov	r6, r0
 8005c1c:	460f      	mov	r7, r1
 8005c1e:	f004 f8ef 	bl	8009e00 <__aeabi_d2iz>
 8005c22:	4639      	mov	r1, r7
 8005c24:	2200      	movs	r2, #0
 8005c26:	2300      	movs	r3, #0
 8005c28:	9004      	str	r0, [sp, #16]
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	f004 f8c0 	bl	8009db0 <__aeabi_dcmplt>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	f040 8226 	bne.w	8006082 <_dtoa_r+0x5b6>
 8005c36:	9e04      	ldr	r6, [sp, #16]
 8005c38:	2e16      	cmp	r6, #22
 8005c3a:	bf84      	itt	hi
 8005c3c:	2601      	movhi	r6, #1
 8005c3e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005c40:	d812      	bhi.n	8005c68 <_dtoa_r+0x19c>
 8005c42:	f64a 3178 	movw	r1, #43896	; 0xab78
 8005c46:	4652      	mov	r2, sl
 8005c48:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005c4c:	465b      	mov	r3, fp
 8005c4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005c52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c56:	f004 f8c9 	bl	8009dec <__aeabi_dcmpgt>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	f000 821f 	beq.w	800609e <_dtoa_r+0x5d2>
 8005c60:	3e01      	subs	r6, #1
 8005c62:	9604      	str	r6, [sp, #16]
 8005c64:	2600      	movs	r6, #0
 8005c66:	960f      	str	r6, [sp, #60]	; 0x3c
 8005c68:	ebc5 0508 	rsb	r5, r5, r8
 8005c6c:	3d01      	subs	r5, #1
 8005c6e:	9506      	str	r5, [sp, #24]
 8005c70:	bf49      	itett	mi
 8005c72:	426e      	negmi	r6, r5
 8005c74:	2600      	movpl	r6, #0
 8005c76:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005c78:	2600      	movmi	r6, #0
 8005c7a:	bf54      	ite	pl
 8005c7c:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005c7e:	9606      	strmi	r6, [sp, #24]
 8005c80:	9e04      	ldr	r6, [sp, #16]
 8005c82:	2e00      	cmp	r6, #0
 8005c84:	f2c0 81f1 	blt.w	800606a <_dtoa_r+0x59e>
 8005c88:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005c8c:	960e      	str	r6, [sp, #56]	; 0x38
 8005c8e:	44b6      	add	lr, r6
 8005c90:	2600      	movs	r6, #0
 8005c92:	f8cd e018 	str.w	lr, [sp, #24]
 8005c96:	960c      	str	r6, [sp, #48]	; 0x30
 8005c98:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005c9a:	2e09      	cmp	r6, #9
 8005c9c:	d835      	bhi.n	8005d0a <_dtoa_r+0x23e>
 8005c9e:	2e05      	cmp	r6, #5
 8005ca0:	bfc4      	itt	gt
 8005ca2:	3e04      	subgt	r6, #4
 8005ca4:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005ca6:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005ca8:	bfcc      	ite	gt
 8005caa:	2500      	movgt	r5, #0
 8005cac:	2501      	movle	r5, #1
 8005cae:	1eb3      	subs	r3, r6, #2
 8005cb0:	2b03      	cmp	r3, #3
 8005cb2:	d82c      	bhi.n	8005d0e <_dtoa_r+0x242>
 8005cb4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005cb8:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005cbc:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005cc0:	f64a 7260 	movw	r2, #44896	; 0xaf60
 8005cc4:	f64a 736c 	movw	r3, #44908	; 0xaf6c
 8005cc8:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005ccc:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005cd0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	bf0c      	ite	eq
 8005cd8:	4610      	moveq	r0, r2
 8005cda:	4618      	movne	r0, r3
 8005cdc:	e746      	b.n	8005b6c <_dtoa_r+0xa0>
 8005cde:	f100 0308 	add.w	r3, r0, #8
 8005ce2:	e74b      	b.n	8005b7c <_dtoa_r+0xb0>
 8005ce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ce8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8005cec:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005cf0:	4650      	mov	r0, sl
 8005cf2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005cf6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005cfa:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 8005cfe:	e76c      	b.n	8005bda <_dtoa_r+0x10e>
 8005d00:	f64a 705c 	movw	r0, #44892	; 0xaf5c
 8005d04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005d08:	e721      	b.n	8005b4e <_dtoa_r+0x82>
 8005d0a:	2600      	movs	r6, #0
 8005d0c:	9624      	str	r6, [sp, #144]	; 0x90
 8005d0e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005d10:	2300      	movs	r3, #0
 8005d12:	4619      	mov	r1, r3
 8005d14:	4620      	mov	r0, r4
 8005d16:	f04f 36ff 	mov.w	r6, #4294967295
 8005d1a:	9325      	str	r3, [sp, #148]	; 0x94
 8005d1c:	606b      	str	r3, [r5, #4]
 8005d1e:	9609      	str	r6, [sp, #36]	; 0x24
 8005d20:	9614      	str	r6, [sp, #80]	; 0x50
 8005d22:	f001 fa4f 	bl	80071c4 <_Balloc>
 8005d26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d28:	2601      	movs	r6, #1
 8005d2a:	960d      	str	r6, [sp, #52]	; 0x34
 8005d2c:	6028      	str	r0, [r5, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	9308      	str	r3, [sp, #32]
 8005d32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f2c0 80c7 	blt.w	8005ec8 <_dtoa_r+0x3fc>
 8005d3a:	9e04      	ldr	r6, [sp, #16]
 8005d3c:	2e0e      	cmp	r6, #14
 8005d3e:	f300 80c3 	bgt.w	8005ec8 <_dtoa_r+0x3fc>
 8005d42:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005d46:	f64a 3378 	movw	r3, #43896	; 0xab78
 8005d4a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005d4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d50:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005d54:	2e00      	cmp	r6, #0
 8005d56:	bfcc      	ite	gt
 8005d58:	2200      	movgt	r2, #0
 8005d5a:	f002 0201 	andle.w	r2, r2, #1
 8005d5e:	9e04      	ldr	r6, [sp, #16]
 8005d60:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005d64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d6c:	2a00      	cmp	r2, #0
 8005d6e:	f040 846e 	bne.w	800664e <_dtoa_r+0xb82>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4650      	mov	r0, sl
 8005d78:	4659      	mov	r1, fp
 8005d7a:	f003 fed1 	bl	8009b20 <__aeabi_ddiv>
 8005d7e:	9e08      	ldr	r6, [sp, #32]
 8005d80:	f004 f83e 	bl	8009e00 <__aeabi_d2iz>
 8005d84:	1c75      	adds	r5, r6, #1
 8005d86:	4680      	mov	r8, r0
 8005d88:	f003 fd3a 	bl	8009800 <__aeabi_i2d>
 8005d8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d90:	f003 fd9c 	bl	80098cc <__aeabi_dmul>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4650      	mov	r0, sl
 8005d9a:	4659      	mov	r1, fp
 8005d9c:	f003 fbe2 	bl	8009564 <__aeabi_dsub>
 8005da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005da2:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005da6:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005daa:	2a01      	cmp	r2, #1
 8005dac:	f88e 3000 	strb.w	r3, [lr]
 8005db0:	4606      	mov	r6, r0
 8005db2:	460f      	mov	r7, r1
 8005db4:	d05b      	beq.n	8005e6e <_dtoa_r+0x3a2>
 8005db6:	2300      	movs	r3, #0
 8005db8:	2200      	movs	r2, #0
 8005dba:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005dbe:	f003 fd85 	bl	80098cc <__aeabi_dmul>
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	4606      	mov	r6, r0
 8005dc8:	460f      	mov	r7, r1
 8005dca:	f003 ffe7 	bl	8009d9c <__aeabi_dcmpeq>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f040 8519 	bne.w	8006806 <_dtoa_r+0xd3a>
 8005dd4:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dda:	9908      	ldr	r1, [sp, #32]
 8005ddc:	4482      	add	sl, r0
 8005dde:	f8cd a00c 	str.w	sl, [sp, #12]
 8005de2:	f101 0902 	add.w	r9, r1, #2
 8005de6:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005dea:	e01a      	b.n	8005e22 <_dtoa_r+0x356>
 8005dec:	f3af 8000 	nop.w
 8005df0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 8005df4:	3fd287a7 	svccc	0x00d287a7
 8005df8:	8b60c8b3 	blhi	98380cc <__RO_LIMIT__+0x182d14c>
 8005dfc:	3fc68a28 	svccc	0x00c68a28
 8005e00:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 8005e04:	3fd34413 	svccc	0x00d34413
 8005e08:	0800af5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
 8005e0c:	f003 fd5e 	bl	80098cc <__aeabi_dmul>
 8005e10:	2200      	movs	r2, #0
 8005e12:	2300      	movs	r3, #0
 8005e14:	4606      	mov	r6, r0
 8005e16:	460f      	mov	r7, r1
 8005e18:	f003 ffc0 	bl	8009d9c <__aeabi_dcmpeq>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	f040 84f2 	bne.w	8006806 <_dtoa_r+0xd3a>
 8005e22:	4652      	mov	r2, sl
 8005e24:	465b      	mov	r3, fp
 8005e26:	4630      	mov	r0, r6
 8005e28:	4639      	mov	r1, r7
 8005e2a:	f003 fe79 	bl	8009b20 <__aeabi_ddiv>
 8005e2e:	464d      	mov	r5, r9
 8005e30:	f003 ffe6 	bl	8009e00 <__aeabi_d2iz>
 8005e34:	4680      	mov	r8, r0
 8005e36:	f003 fce3 	bl	8009800 <__aeabi_i2d>
 8005e3a:	4652      	mov	r2, sl
 8005e3c:	465b      	mov	r3, fp
 8005e3e:	f003 fd45 	bl	80098cc <__aeabi_dmul>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4630      	mov	r0, r6
 8005e48:	4639      	mov	r1, r7
 8005e4a:	f003 fb8b 	bl	8009564 <__aeabi_dsub>
 8005e4e:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005e52:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005e56:	2300      	movs	r3, #0
 8005e58:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005e62:	45f1      	cmp	r9, lr
 8005e64:	f109 0901 	add.w	r9, r9, #1
 8005e68:	4606      	mov	r6, r0
 8005e6a:	460f      	mov	r7, r1
 8005e6c:	d1ce      	bne.n	8005e0c <_dtoa_r+0x340>
 8005e6e:	4632      	mov	r2, r6
 8005e70:	463b      	mov	r3, r7
 8005e72:	4630      	mov	r0, r6
 8005e74:	4639      	mov	r1, r7
 8005e76:	f003 fb77 	bl	8009568 <__adddf3>
 8005e7a:	4606      	mov	r6, r0
 8005e7c:	460f      	mov	r7, r1
 8005e7e:	4632      	mov	r2, r6
 8005e80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e84:	463b      	mov	r3, r7
 8005e86:	f003 ff93 	bl	8009db0 <__aeabi_dcmplt>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f000 8570 	beq.w	8006970 <_dtoa_r+0xea4>
 8005e90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e94:	9e04      	ldr	r6, [sp, #16]
 8005e96:	462a      	mov	r2, r5
 8005e98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005e9c:	9508      	str	r5, [sp, #32]
 8005e9e:	9616      	str	r6, [sp, #88]	; 0x58
 8005ea0:	e005      	b.n	8005eae <_dtoa_r+0x3e2>
 8005ea2:	454b      	cmp	r3, r9
 8005ea4:	f000 84b8 	beq.w	8006818 <_dtoa_r+0xd4c>
 8005ea8:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005eac:	461a      	mov	r2, r3
 8005eae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005eb2:	f102 33ff 	add.w	r3, r2, #4294967295
 8005eb6:	d0f4      	beq.n	8005ea2 <_dtoa_r+0x3d6>
 8005eb8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005eba:	9208      	str	r2, [sp, #32]
 8005ebc:	f108 0201 	add.w	r2, r8, #1
 8005ec0:	9604      	str	r6, [sp, #16]
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	e0b1      	b.n	800602c <_dtoa_r+0x560>
 8005ec8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005eca:	2e00      	cmp	r6, #0
 8005ecc:	f040 80f1 	bne.w	80060b2 <_dtoa_r+0x5e6>
 8005ed0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ed2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005ed4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005ed8:	9806      	ldr	r0, [sp, #24]
 8005eda:	2800      	cmp	r0, #0
 8005edc:	bfc8      	it	gt
 8005ede:	2d00      	cmpgt	r5, #0
 8005ee0:	dd09      	ble.n	8005ef6 <_dtoa_r+0x42a>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ee6:	42ab      	cmp	r3, r5
 8005ee8:	bfa8      	it	ge
 8005eea:	462b      	movge	r3, r5
 8005eec:	1aed      	subs	r5, r5, r3
 8005eee:	1ac9      	subs	r1, r1, r3
 8005ef0:	1ac0      	subs	r0, r0, r3
 8005ef2:	910a      	str	r1, [sp, #40]	; 0x28
 8005ef4:	9006      	str	r0, [sp, #24]
 8005ef6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ef8:	2a00      	cmp	r2, #0
 8005efa:	dd1c      	ble.n	8005f36 <_dtoa_r+0x46a>
 8005efc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8479 	beq.w	80067f6 <_dtoa_r+0xd2a>
 8005f04:	2e00      	cmp	r6, #0
 8005f06:	dd10      	ble.n	8005f2a <_dtoa_r+0x45e>
 8005f08:	4641      	mov	r1, r8
 8005f0a:	4632      	mov	r2, r6
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f001 fb31 	bl	8007574 <__pow5mult>
 8005f12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f14:	4680      	mov	r8, r0
 8005f16:	4620      	mov	r0, r4
 8005f18:	4641      	mov	r1, r8
 8005f1a:	f001 fa8b 	bl	8007434 <__multiply>
 8005f1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f20:	4607      	mov	r7, r0
 8005f22:	4620      	mov	r0, r4
 8005f24:	f001 f984 	bl	8007230 <_Bfree>
 8005f28:	970b      	str	r7, [sp, #44]	; 0x2c
 8005f2a:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005f2e:	ebbe 0206 	subs.w	r2, lr, r6
 8005f32:	f040 84a7 	bne.w	8006884 <_dtoa_r+0xdb8>
 8005f36:	4620      	mov	r0, r4
 8005f38:	2101      	movs	r1, #1
 8005f3a:	f001 fa71 	bl	8007420 <__i2b>
 8005f3e:	4606      	mov	r6, r0
 8005f40:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005f42:	2800      	cmp	r0, #0
 8005f44:	dd05      	ble.n	8005f52 <_dtoa_r+0x486>
 8005f46:	4631      	mov	r1, r6
 8005f48:	4620      	mov	r0, r4
 8005f4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f4c:	f001 fb12 	bl	8007574 <__pow5mult>
 8005f50:	4606      	mov	r6, r0
 8005f52:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005f54:	2901      	cmp	r1, #1
 8005f56:	f340 8390 	ble.w	800667a <_dtoa_r+0xbae>
 8005f5a:	2700      	movs	r7, #0
 8005f5c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f040 836c 	bne.w	800663c <_dtoa_r+0xb70>
 8005f64:	2001      	movs	r0, #1
 8005f66:	9b06      	ldr	r3, [sp, #24]
 8005f68:	4403      	add	r3, r0
 8005f6a:	f013 031f 	ands.w	r3, r3, #31
 8005f6e:	f000 8293 	beq.w	8006498 <_dtoa_r+0x9cc>
 8005f72:	f1c3 0220 	rsb	r2, r3, #32
 8005f76:	2a04      	cmp	r2, #4
 8005f78:	f340 8568 	ble.w	8006a4c <_dtoa_r+0xf80>
 8005f7c:	f1c3 031c 	rsb	r3, r3, #28
 8005f80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005f82:	9a06      	ldr	r2, [sp, #24]
 8005f84:	441d      	add	r5, r3
 8005f86:	4419      	add	r1, r3
 8005f88:	910a      	str	r1, [sp, #40]	; 0x28
 8005f8a:	441a      	add	r2, r3
 8005f8c:	9206      	str	r2, [sp, #24]
 8005f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005f90:	2900      	cmp	r1, #0
 8005f92:	dd05      	ble.n	8005fa0 <_dtoa_r+0x4d4>
 8005f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f96:	4620      	mov	r0, r4
 8005f98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f9a:	f001 fb47 	bl	800762c <__lshift>
 8005f9e:	900b      	str	r0, [sp, #44]	; 0x2c
 8005fa0:	9a06      	ldr	r2, [sp, #24]
 8005fa2:	2a00      	cmp	r2, #0
 8005fa4:	dd04      	ble.n	8005fb0 <_dtoa_r+0x4e4>
 8005fa6:	4631      	mov	r1, r6
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f001 fb3f 	bl	800762c <__lshift>
 8005fae:	4606      	mov	r6, r0
 8005fb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 8321 	bne.w	80065fa <_dtoa_r+0xb2e>
 8005fb8:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005fba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fbc:	2802      	cmp	r0, #2
 8005fbe:	bfd4      	ite	le
 8005fc0:	2300      	movle	r3, #0
 8005fc2:	2301      	movgt	r3, #1
 8005fc4:	2900      	cmp	r1, #0
 8005fc6:	bfc8      	it	gt
 8005fc8:	2300      	movgt	r3, #0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 821a 	beq.w	8006404 <_dtoa_r+0x938>
 8005fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	f040 820f 	bne.w	80063f6 <_dtoa_r+0x92a>
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2205      	movs	r2, #5
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f001 f942 	bl	8007268 <__multadd>
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005fe8:	4631      	mov	r1, r6
 8005fea:	f001 fb7b 	bl	80076e4 <__mcmp>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	f340 8201 	ble.w	80063f6 <_dtoa_r+0x92a>
 8005ff4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ff8:	2500      	movs	r5, #0
 8005ffa:	9a04      	ldr	r2, [sp, #16]
 8005ffc:	2331      	movs	r3, #49	; 0x31
 8005ffe:	3201      	adds	r2, #1
 8006000:	f889 3000 	strb.w	r3, [r9]
 8006004:	9204      	str	r2, [sp, #16]
 8006006:	f109 0301 	add.w	r3, r9, #1
 800600a:	9308      	str	r3, [sp, #32]
 800600c:	4631      	mov	r1, r6
 800600e:	4620      	mov	r0, r4
 8006010:	f001 f90e 	bl	8007230 <_Bfree>
 8006014:	f1b8 0f00 	cmp.w	r8, #0
 8006018:	d008      	beq.n	800602c <_dtoa_r+0x560>
 800601a:	4545      	cmp	r5, r8
 800601c:	bf18      	it	ne
 800601e:	2d00      	cmpne	r5, #0
 8006020:	f040 824a 	bne.w	80064b8 <_dtoa_r+0x9ec>
 8006024:	4641      	mov	r1, r8
 8006026:	4620      	mov	r0, r4
 8006028:	f001 f902 	bl	8007230 <_Bfree>
 800602c:	4620      	mov	r0, r4
 800602e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006030:	f001 f8fe 	bl	8007230 <_Bfree>
 8006034:	9e04      	ldr	r6, [sp, #16]
 8006036:	2200      	movs	r2, #0
 8006038:	4648      	mov	r0, r9
 800603a:	1c73      	adds	r3, r6, #1
 800603c:	9e08      	ldr	r6, [sp, #32]
 800603e:	7032      	strb	r2, [r6, #0]
 8006040:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8006042:	6033      	str	r3, [r6, #0]
 8006044:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006046:	2e00      	cmp	r6, #0
 8006048:	f43f ad81 	beq.w	8005b4e <_dtoa_r+0x82>
 800604c:	9808      	ldr	r0, [sp, #32]
 800604e:	6030      	str	r0, [r6, #0]
 8006050:	4648      	mov	r0, r9
 8006052:	b01b      	add	sp, #108	; 0x6c
 8006054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006058:	2010      	movs	r0, #16
 800605a:	f000 fd4b 	bl	8006af4 <malloc>
 800605e:	6260      	str	r0, [r4, #36]	; 0x24
 8006060:	6046      	str	r6, [r0, #4]
 8006062:	6086      	str	r6, [r0, #8]
 8006064:	6006      	str	r6, [r0, #0]
 8006066:	60c6      	str	r6, [r0, #12]
 8006068:	e548      	b.n	8005afc <_dtoa_r+0x30>
 800606a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800606c:	f8dd e010 	ldr.w	lr, [sp, #16]
 8006070:	ebce 0606 	rsb	r6, lr, r6
 8006074:	960a      	str	r6, [sp, #40]	; 0x28
 8006076:	f1ce 0600 	rsb	r6, lr, #0
 800607a:	960c      	str	r6, [sp, #48]	; 0x30
 800607c:	2600      	movs	r6, #0
 800607e:	960e      	str	r6, [sp, #56]	; 0x38
 8006080:	e60a      	b.n	8005c98 <_dtoa_r+0x1cc>
 8006082:	9804      	ldr	r0, [sp, #16]
 8006084:	f003 fbbc 	bl	8009800 <__aeabi_i2d>
 8006088:	4632      	mov	r2, r6
 800608a:	463b      	mov	r3, r7
 800608c:	f003 fe86 	bl	8009d9c <__aeabi_dcmpeq>
 8006090:	2800      	cmp	r0, #0
 8006092:	f47f add0 	bne.w	8005c36 <_dtoa_r+0x16a>
 8006096:	9e04      	ldr	r6, [sp, #16]
 8006098:	3e01      	subs	r6, #1
 800609a:	9604      	str	r6, [sp, #16]
 800609c:	e5cb      	b.n	8005c36 <_dtoa_r+0x16a>
 800609e:	900f      	str	r0, [sp, #60]	; 0x3c
 80060a0:	e5e2      	b.n	8005c68 <_dtoa_r+0x19c>
 80060a2:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 80060a6:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 80060aa:	1b40      	subs	r0, r0, r5
 80060ac:	fa0a f000 	lsl.w	r0, sl, r0
 80060b0:	e58b      	b.n	8005bca <_dtoa_r+0xfe>
 80060b2:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80060b4:	2e01      	cmp	r6, #1
 80060b6:	f340 8415 	ble.w	80068e4 <_dtoa_r+0xe18>
 80060ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060be:	1e46      	subs	r6, r0, #1
 80060c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060c2:	42b1      	cmp	r1, r6
 80060c4:	bfaf      	iteee	ge
 80060c6:	ebc6 0601 	rsbge	r6, r6, r1
 80060ca:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 80060cc:	960c      	strlt	r6, [sp, #48]	; 0x30
 80060ce:	ebc2 0306 	rsblt	r3, r2, r6
 80060d2:	bfbf      	itttt	lt
 80060d4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80060d6:	18f6      	addlt	r6, r6, r3
 80060d8:	960e      	strlt	r6, [sp, #56]	; 0x38
 80060da:	2600      	movlt	r6, #0
 80060dc:	2800      	cmp	r0, #0
 80060de:	bfb9      	ittee	lt
 80060e0:	2300      	movlt	r3, #0
 80060e2:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 80060e4:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 80060e6:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 80060e8:	bfb8      	it	lt
 80060ea:	ebc0 0501 	rsblt	r5, r0, r1
 80060ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060f0:	4620      	mov	r0, r4
 80060f2:	f8dd e018 	ldr.w	lr, [sp, #24]
 80060f6:	2101      	movs	r1, #1
 80060f8:	441a      	add	r2, r3
 80060fa:	920a      	str	r2, [sp, #40]	; 0x28
 80060fc:	449e      	add	lr, r3
 80060fe:	f8cd e018 	str.w	lr, [sp, #24]
 8006102:	f001 f98d 	bl	8007420 <__i2b>
 8006106:	4680      	mov	r8, r0
 8006108:	e6e6      	b.n	8005ed8 <_dtoa_r+0x40c>
 800610a:	2600      	movs	r6, #0
 800610c:	960d      	str	r6, [sp, #52]	; 0x34
 800610e:	9e04      	ldr	r6, [sp, #16]
 8006110:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8006114:	44b6      	add	lr, r6
 8006116:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 800611a:	f10e 0601 	add.w	r6, lr, #1
 800611e:	9609      	str	r6, [sp, #36]	; 0x24
 8006120:	2e00      	cmp	r6, #0
 8006122:	f340 8359 	ble.w	80067d8 <_dtoa_r+0xd0c>
 8006126:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006128:	2e0e      	cmp	r6, #14
 800612a:	bf8c      	ite	hi
 800612c:	2500      	movhi	r5, #0
 800612e:	f005 0501 	andls.w	r5, r5, #1
 8006132:	4637      	mov	r7, r6
 8006134:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006136:	2f17      	cmp	r7, #23
 8006138:	f04f 0100 	mov.w	r1, #0
 800613c:	6071      	str	r1, [r6, #4]
 800613e:	d909      	bls.n	8006154 <_dtoa_r+0x688>
 8006140:	2201      	movs	r2, #1
 8006142:	2304      	movs	r3, #4
 8006144:	005b      	lsls	r3, r3, #1
 8006146:	4611      	mov	r1, r2
 8006148:	f103 0014 	add.w	r0, r3, #20
 800614c:	3201      	adds	r2, #1
 800614e:	42b8      	cmp	r0, r7
 8006150:	d9f8      	bls.n	8006144 <_dtoa_r+0x678>
 8006152:	6071      	str	r1, [r6, #4]
 8006154:	4620      	mov	r0, r4
 8006156:	f001 f835 	bl	80071c4 <_Balloc>
 800615a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800615c:	6030      	str	r0, [r6, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	9308      	str	r3, [sp, #32]
 8006162:	2d00      	cmp	r5, #0
 8006164:	f43f ade5 	beq.w	8005d32 <_dtoa_r+0x266>
 8006168:	9e04      	ldr	r6, [sp, #16]
 800616a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 800616e:	2e00      	cmp	r6, #0
 8006170:	f340 81ab 	ble.w	80064ca <_dtoa_r+0x9fe>
 8006174:	f006 020f 	and.w	r2, r6, #15
 8006178:	f64a 3378 	movw	r3, #43896	; 0xab78
 800617c:	1135      	asrs	r5, r6, #4
 800617e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006186:	06e9      	lsls	r1, r5, #27
 8006188:	e9d3 6700 	ldrd	r6, r7, [r3]
 800618c:	f140 818f 	bpl.w	80064ae <_dtoa_r+0x9e2>
 8006190:	f64a 4368 	movw	r3, #44136	; 0xac68
 8006194:	4650      	mov	r0, sl
 8006196:	f6c0 0300 	movt	r3, #2048	; 0x800
 800619a:	4659      	mov	r1, fp
 800619c:	f005 050f 	and.w	r5, r5, #15
 80061a0:	f04f 0803 	mov.w	r8, #3
 80061a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061a8:	f003 fcba 	bl	8009b20 <__aeabi_ddiv>
 80061ac:	4682      	mov	sl, r0
 80061ae:	468b      	mov	fp, r1
 80061b0:	b19d      	cbz	r5, 80061da <_dtoa_r+0x70e>
 80061b2:	f64a 4968 	movw	r9, #44136	; 0xac68
 80061b6:	f6c0 0900 	movt	r9, #2048	; 0x800
 80061ba:	07ea      	lsls	r2, r5, #31
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	d507      	bpl.n	80061d2 <_dtoa_r+0x706>
 80061c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80061c6:	f108 0801 	add.w	r8, r8, #1
 80061ca:	f003 fb7f 	bl	80098cc <__aeabi_dmul>
 80061ce:	4606      	mov	r6, r0
 80061d0:	460f      	mov	r7, r1
 80061d2:	106d      	asrs	r5, r5, #1
 80061d4:	f109 0908 	add.w	r9, r9, #8
 80061d8:	d1ef      	bne.n	80061ba <_dtoa_r+0x6ee>
 80061da:	4632      	mov	r2, r6
 80061dc:	463b      	mov	r3, r7
 80061de:	4650      	mov	r0, sl
 80061e0:	4659      	mov	r1, fp
 80061e2:	f003 fc9d 	bl	8009b20 <__aeabi_ddiv>
 80061e6:	4606      	mov	r6, r0
 80061e8:	460f      	mov	r7, r1
 80061ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80061ec:	b150      	cbz	r0, 8006204 <_dtoa_r+0x738>
 80061ee:	2300      	movs	r3, #0
 80061f0:	4630      	mov	r0, r6
 80061f2:	4639      	mov	r1, r7
 80061f4:	2200      	movs	r2, #0
 80061f6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80061fa:	f003 fdd9 	bl	8009db0 <__aeabi_dcmplt>
 80061fe:	2800      	cmp	r0, #0
 8006200:	f040 8315 	bne.w	800682e <_dtoa_r+0xd62>
 8006204:	4640      	mov	r0, r8
 8006206:	f003 fafb 	bl	8009800 <__aeabi_i2d>
 800620a:	4632      	mov	r2, r6
 800620c:	463b      	mov	r3, r7
 800620e:	f003 fb5d 	bl	80098cc <__aeabi_dmul>
 8006212:	2300      	movs	r3, #0
 8006214:	2200      	movs	r2, #0
 8006216:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800621a:	f003 f9a5 	bl	8009568 <__adddf3>
 800621e:	4680      	mov	r8, r0
 8006220:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006222:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006226:	2800      	cmp	r0, #0
 8006228:	f000 80c9 	beq.w	80063be <_dtoa_r+0x8f2>
 800622c:	9904      	ldr	r1, [sp, #16]
 800622e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8006232:	9116      	str	r1, [sp, #88]	; 0x58
 8006234:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006236:	2a00      	cmp	r2, #0
 8006238:	f000 8179 	beq.w	800652e <_dtoa_r+0xa62>
 800623c:	f64a 3378 	movw	r3, #43896	; 0xab78
 8006240:	9a08      	ldr	r2, [sp, #32]
 8006242:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006246:	2100      	movs	r1, #0
 8006248:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800624c:	2000      	movs	r0, #0
 800624e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006252:	1c55      	adds	r5, r2, #1
 8006254:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006258:	f8cd c008 	str.w	ip, [sp, #8]
 800625c:	f003 fc60 	bl	8009b20 <__aeabi_ddiv>
 8006260:	4642      	mov	r2, r8
 8006262:	464b      	mov	r3, r9
 8006264:	f003 f97e 	bl	8009564 <__aeabi_dsub>
 8006268:	4682      	mov	sl, r0
 800626a:	468b      	mov	fp, r1
 800626c:	4630      	mov	r0, r6
 800626e:	4639      	mov	r1, r7
 8006270:	f003 fdc6 	bl	8009e00 <__aeabi_d2iz>
 8006274:	4680      	mov	r8, r0
 8006276:	f003 fac3 	bl	8009800 <__aeabi_i2d>
 800627a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800627e:	fa5f f888 	uxtb.w	r8, r8
 8006282:	4602      	mov	r2, r0
 8006284:	460b      	mov	r3, r1
 8006286:	4630      	mov	r0, r6
 8006288:	4639      	mov	r1, r7
 800628a:	f003 f96b 	bl	8009564 <__aeabi_dsub>
 800628e:	f8dd e020 	ldr.w	lr, [sp, #32]
 8006292:	f88e 8000 	strb.w	r8, [lr]
 8006296:	4606      	mov	r6, r0
 8006298:	460f      	mov	r7, r1
 800629a:	4650      	mov	r0, sl
 800629c:	4659      	mov	r1, fp
 800629e:	4632      	mov	r2, r6
 80062a0:	463b      	mov	r3, r7
 80062a2:	f003 fda3 	bl	8009dec <__aeabi_dcmpgt>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	f040 83c2 	bne.w	8006a30 <_dtoa_r+0xf64>
 80062ac:	2100      	movs	r1, #0
 80062ae:	4632      	mov	r2, r6
 80062b0:	463b      	mov	r3, r7
 80062b2:	2000      	movs	r0, #0
 80062b4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80062b8:	f003 f954 	bl	8009564 <__aeabi_dsub>
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	4650      	mov	r0, sl
 80062c2:	4659      	mov	r1, fp
 80062c4:	f003 fd92 	bl	8009dec <__aeabi_dcmpgt>
 80062c8:	f8dd c008 	ldr.w	ip, [sp, #8]
 80062cc:	2800      	cmp	r0, #0
 80062ce:	f040 8314 	bne.w	80068fa <_dtoa_r+0xe2e>
 80062d2:	f1bc 0f01 	cmp.w	ip, #1
 80062d6:	f340 80f5 	ble.w	80064c4 <_dtoa_r+0x9f8>
 80062da:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062de:	9417      	str	r4, [sp, #92]	; 0x5c
 80062e0:	44e1      	add	r9, ip
 80062e2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 80062e6:	46a9      	mov	r9, r5
 80062e8:	e010      	b.n	800630c <_dtoa_r+0x840>
 80062ea:	2100      	movs	r1, #0
 80062ec:	2000      	movs	r0, #0
 80062ee:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80062f2:	f003 f937 	bl	8009564 <__aeabi_dsub>
 80062f6:	4652      	mov	r2, sl
 80062f8:	465b      	mov	r3, fp
 80062fa:	f003 fd59 	bl	8009db0 <__aeabi_dcmplt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 82f9 	bne.w	80068f6 <_dtoa_r+0xe2a>
 8006304:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006306:	4581      	cmp	r9, r0
 8006308:	f000 80db 	beq.w	80064c2 <_dtoa_r+0x9f6>
 800630c:	2300      	movs	r3, #0
 800630e:	4650      	mov	r0, sl
 8006310:	4659      	mov	r1, fp
 8006312:	2200      	movs	r2, #0
 8006314:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006318:	f003 fad8 	bl	80098cc <__aeabi_dmul>
 800631c:	2300      	movs	r3, #0
 800631e:	2200      	movs	r2, #0
 8006320:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006324:	4682      	mov	sl, r0
 8006326:	468b      	mov	fp, r1
 8006328:	4630      	mov	r0, r6
 800632a:	4639      	mov	r1, r7
 800632c:	f003 face 	bl	80098cc <__aeabi_dmul>
 8006330:	460d      	mov	r5, r1
 8006332:	4604      	mov	r4, r0
 8006334:	f003 fd64 	bl	8009e00 <__aeabi_d2iz>
 8006338:	4680      	mov	r8, r0
 800633a:	f003 fa61 	bl	8009800 <__aeabi_i2d>
 800633e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006342:	fa5f f888 	uxtb.w	r8, r8
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	4620      	mov	r0, r4
 800634c:	4629      	mov	r1, r5
 800634e:	f003 f909 	bl	8009564 <__aeabi_dsub>
 8006352:	4652      	mov	r2, sl
 8006354:	465b      	mov	r3, fp
 8006356:	f809 8b01 	strb.w	r8, [r9], #1
 800635a:	4606      	mov	r6, r0
 800635c:	460f      	mov	r7, r1
 800635e:	f003 fd27 	bl	8009db0 <__aeabi_dcmplt>
 8006362:	4632      	mov	r2, r6
 8006364:	463b      	mov	r3, r7
 8006366:	2800      	cmp	r0, #0
 8006368:	d0bf      	beq.n	80062ea <_dtoa_r+0x81e>
 800636a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800636c:	464d      	mov	r5, r9
 800636e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8006370:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006374:	9604      	str	r6, [sp, #16]
 8006376:	9508      	str	r5, [sp, #32]
 8006378:	e658      	b.n	800602c <_dtoa_r+0x560>
 800637a:	2600      	movs	r6, #0
 800637c:	960d      	str	r6, [sp, #52]	; 0x34
 800637e:	9825      	ldr	r0, [sp, #148]	; 0x94
 8006380:	2800      	cmp	r0, #0
 8006382:	f340 8233 	ble.w	80067ec <_dtoa_r+0xd20>
 8006386:	280e      	cmp	r0, #14
 8006388:	bf8c      	ite	hi
 800638a:	2500      	movhi	r5, #0
 800638c:	f005 0501 	andls.w	r5, r5, #1
 8006390:	4607      	mov	r7, r0
 8006392:	9014      	str	r0, [sp, #80]	; 0x50
 8006394:	9009      	str	r0, [sp, #36]	; 0x24
 8006396:	e6cd      	b.n	8006134 <_dtoa_r+0x668>
 8006398:	2601      	movs	r6, #1
 800639a:	960d      	str	r6, [sp, #52]	; 0x34
 800639c:	e7ef      	b.n	800637e <_dtoa_r+0x8b2>
 800639e:	4640      	mov	r0, r8
 80063a0:	f003 fa2e 	bl	8009800 <__aeabi_i2d>
 80063a4:	4632      	mov	r2, r6
 80063a6:	463b      	mov	r3, r7
 80063a8:	f003 fa90 	bl	80098cc <__aeabi_dmul>
 80063ac:	2300      	movs	r3, #0
 80063ae:	2200      	movs	r2, #0
 80063b0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80063b4:	f003 f8d8 	bl	8009568 <__adddf3>
 80063b8:	4680      	mov	r8, r0
 80063ba:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80063be:	2300      	movs	r3, #0
 80063c0:	4630      	mov	r0, r6
 80063c2:	2200      	movs	r2, #0
 80063c4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80063c8:	4639      	mov	r1, r7
 80063ca:	f003 f8cb 	bl	8009564 <__aeabi_dsub>
 80063ce:	4642      	mov	r2, r8
 80063d0:	464b      	mov	r3, r9
 80063d2:	4682      	mov	sl, r0
 80063d4:	468b      	mov	fp, r1
 80063d6:	f003 fd09 	bl	8009dec <__aeabi_dcmpgt>
 80063da:	4606      	mov	r6, r0
 80063dc:	2800      	cmp	r0, #0
 80063de:	f040 80a3 	bne.w	8006528 <_dtoa_r+0xa5c>
 80063e2:	4642      	mov	r2, r8
 80063e4:	4650      	mov	r0, sl
 80063e6:	4659      	mov	r1, fp
 80063e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80063ec:	f003 fce0 	bl	8009db0 <__aeabi_dcmplt>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	d067      	beq.n	80064c4 <_dtoa_r+0x9f8>
 80063f4:	46b0      	mov	r8, r6
 80063f6:	9925      	ldr	r1, [sp, #148]	; 0x94
 80063f8:	2500      	movs	r5, #0
 80063fa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063fe:	43c9      	mvns	r1, r1
 8006400:	9104      	str	r1, [sp, #16]
 8006402:	e603      	b.n	800600c <_dtoa_r+0x540>
 8006404:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006406:	2800      	cmp	r0, #0
 8006408:	f040 8164 	bne.w	80066d4 <_dtoa_r+0xc08>
 800640c:	2500      	movs	r5, #0
 800640e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8006412:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006416:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800641a:	e002      	b.n	8006422 <_dtoa_r+0x956>
 800641c:	f000 ff24 	bl	8007268 <__multadd>
 8006420:	4681      	mov	r9, r0
 8006422:	4631      	mov	r1, r6
 8006424:	4648      	mov	r0, r9
 8006426:	f7ff faab 	bl	8005980 <quorem>
 800642a:	4649      	mov	r1, r9
 800642c:	220a      	movs	r2, #10
 800642e:	2300      	movs	r3, #0
 8006430:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8006434:	f80b 7005 	strb.w	r7, [fp, r5]
 8006438:	3501      	adds	r5, #1
 800643a:	4620      	mov	r0, r4
 800643c:	4555      	cmp	r5, sl
 800643e:	dbed      	blt.n	800641c <_dtoa_r+0x950>
 8006440:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006444:	461d      	mov	r5, r3
 8006446:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006448:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800644c:	2801      	cmp	r0, #1
 800644e:	bfac      	ite	ge
 8006450:	4483      	addge	fp, r0
 8006452:	f10b 0b01 	addlt.w	fp, fp, #1
 8006456:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006458:	2201      	movs	r2, #1
 800645a:	4620      	mov	r0, r4
 800645c:	f001 f8e6 	bl	800762c <__lshift>
 8006460:	4631      	mov	r1, r6
 8006462:	900b      	str	r0, [sp, #44]	; 0x2c
 8006464:	f001 f93e 	bl	80076e4 <__mcmp>
 8006468:	2800      	cmp	r0, #0
 800646a:	f340 826f 	ble.w	800694c <_dtoa_r+0xe80>
 800646e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8006472:	9908      	ldr	r1, [sp, #32]
 8006474:	e005      	b.n	8006482 <_dtoa_r+0x9b6>
 8006476:	428b      	cmp	r3, r1
 8006478:	f000 8228 	beq.w	80068cc <_dtoa_r+0xe00>
 800647c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006480:	469b      	mov	fp, r3
 8006482:	2a39      	cmp	r2, #57	; 0x39
 8006484:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006488:	d0f5      	beq.n	8006476 <_dtoa_r+0x9aa>
 800648a:	3201      	adds	r2, #1
 800648c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	f8cd b020 	str.w	fp, [sp, #32]
 8006496:	e5b9      	b.n	800600c <_dtoa_r+0x540>
 8006498:	231c      	movs	r3, #28
 800649a:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800649e:	441d      	add	r5, r3
 80064a0:	9806      	ldr	r0, [sp, #24]
 80064a2:	449e      	add	lr, r3
 80064a4:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 80064a8:	4418      	add	r0, r3
 80064aa:	9006      	str	r0, [sp, #24]
 80064ac:	e56f      	b.n	8005f8e <_dtoa_r+0x4c2>
 80064ae:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80064b2:	f04f 0802 	mov.w	r8, #2
 80064b6:	e67b      	b.n	80061b0 <_dtoa_r+0x6e4>
 80064b8:	4629      	mov	r1, r5
 80064ba:	4620      	mov	r0, r4
 80064bc:	f000 feb8 	bl	8007230 <_Bfree>
 80064c0:	e5b0      	b.n	8006024 <_dtoa_r+0x558>
 80064c2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80064c4:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80064c8:	e433      	b.n	8005d32 <_dtoa_r+0x266>
 80064ca:	9e04      	ldr	r6, [sp, #16]
 80064cc:	4275      	negs	r5, r6
 80064ce:	2d00      	cmp	r5, #0
 80064d0:	f000 819d 	beq.w	800680e <_dtoa_r+0xd42>
 80064d4:	f005 020f 	and.w	r2, r5, #15
 80064d8:	f64a 3378 	movw	r3, #43896	; 0xab78
 80064dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80064e0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80064e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ec:	f003 f9ee 	bl	80098cc <__aeabi_dmul>
 80064f0:	112d      	asrs	r5, r5, #4
 80064f2:	4606      	mov	r6, r0
 80064f4:	460f      	mov	r7, r1
 80064f6:	f000 8297 	beq.w	8006a28 <_dtoa_r+0xf5c>
 80064fa:	f64a 4968 	movw	r9, #44136	; 0xac68
 80064fe:	f04f 0802 	mov.w	r8, #2
 8006502:	f6c0 0900 	movt	r9, #2048	; 0x800
 8006506:	07eb      	lsls	r3, r5, #31
 8006508:	4630      	mov	r0, r6
 800650a:	4639      	mov	r1, r7
 800650c:	d507      	bpl.n	800651e <_dtoa_r+0xa52>
 800650e:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006512:	f108 0801 	add.w	r8, r8, #1
 8006516:	f003 f9d9 	bl	80098cc <__aeabi_dmul>
 800651a:	4606      	mov	r6, r0
 800651c:	460f      	mov	r7, r1
 800651e:	106d      	asrs	r5, r5, #1
 8006520:	f109 0908 	add.w	r9, r9, #8
 8006524:	d1ef      	bne.n	8006506 <_dtoa_r+0xa3a>
 8006526:	e660      	b.n	80061ea <_dtoa_r+0x71e>
 8006528:	2600      	movs	r6, #0
 800652a:	46b0      	mov	r8, r6
 800652c:	e562      	b.n	8005ff4 <_dtoa_r+0x528>
 800652e:	f10c 3bff 	add.w	fp, ip, #4294967295
 8006532:	f64a 3178 	movw	r1, #43896	; 0xab78
 8006536:	f6c0 0100 	movt	r1, #2048	; 0x800
 800653a:	9808      	ldr	r0, [sp, #32]
 800653c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006540:	4642      	mov	r2, r8
 8006542:	464b      	mov	r3, r9
 8006544:	f100 0a01 	add.w	sl, r0, #1
 8006548:	e9d1 0100 	ldrd	r0, r1, [r1]
 800654c:	f8cd c008 	str.w	ip, [sp, #8]
 8006550:	f003 f9bc 	bl	80098cc <__aeabi_dmul>
 8006554:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006558:	4639      	mov	r1, r7
 800655a:	4630      	mov	r0, r6
 800655c:	f003 fc50 	bl	8009e00 <__aeabi_d2iz>
 8006560:	4605      	mov	r5, r0
 8006562:	f003 f94d 	bl	8009800 <__aeabi_i2d>
 8006566:	3530      	adds	r5, #48	; 0x30
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	4630      	mov	r0, r6
 800656e:	4639      	mov	r1, r7
 8006570:	f002 fff8 	bl	8009564 <__aeabi_dsub>
 8006574:	460f      	mov	r7, r1
 8006576:	9908      	ldr	r1, [sp, #32]
 8006578:	4606      	mov	r6, r0
 800657a:	700d      	strb	r5, [r1, #0]
 800657c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006580:	f1bc 0f01 	cmp.w	ip, #1
 8006584:	d022      	beq.n	80065cc <_dtoa_r+0xb00>
 8006586:	9a08      	ldr	r2, [sp, #32]
 8006588:	4630      	mov	r0, r6
 800658a:	4639      	mov	r1, r7
 800658c:	f102 39ff 	add.w	r9, r2, #4294967295
 8006590:	4615      	mov	r5, r2
 8006592:	44e1      	add	r9, ip
 8006594:	2300      	movs	r3, #0
 8006596:	2200      	movs	r2, #0
 8006598:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800659c:	f003 f996 	bl	80098cc <__aeabi_dmul>
 80065a0:	460f      	mov	r7, r1
 80065a2:	4606      	mov	r6, r0
 80065a4:	f003 fc2c 	bl	8009e00 <__aeabi_d2iz>
 80065a8:	4680      	mov	r8, r0
 80065aa:	f003 f929 	bl	8009800 <__aeabi_i2d>
 80065ae:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	4630      	mov	r0, r6
 80065b8:	4639      	mov	r1, r7
 80065ba:	f002 ffd3 	bl	8009564 <__aeabi_dsub>
 80065be:	f805 8f01 	strb.w	r8, [r5, #1]!
 80065c2:	454d      	cmp	r5, r9
 80065c4:	d1e6      	bne.n	8006594 <_dtoa_r+0xac8>
 80065c6:	4606      	mov	r6, r0
 80065c8:	460f      	mov	r7, r1
 80065ca:	44da      	add	sl, fp
 80065cc:	2300      	movs	r3, #0
 80065ce:	2200      	movs	r2, #0
 80065d0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80065d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065d8:	f002 ffc6 	bl	8009568 <__adddf3>
 80065dc:	4632      	mov	r2, r6
 80065de:	463b      	mov	r3, r7
 80065e0:	f003 fbe6 	bl	8009db0 <__aeabi_dcmplt>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	f000 8154 	beq.w	8006892 <_dtoa_r+0xdc6>
 80065ea:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065ee:	4652      	mov	r2, sl
 80065f0:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 80065f4:	f8cd a020 	str.w	sl, [sp, #32]
 80065f8:	e459      	b.n	8005eae <_dtoa_r+0x3e2>
 80065fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80065fc:	4631      	mov	r1, r6
 80065fe:	f001 f871 	bl	80076e4 <__mcmp>
 8006602:	2800      	cmp	r0, #0
 8006604:	f6bf acd8 	bge.w	8005fb8 <_dtoa_r+0x4ec>
 8006608:	f8dd e010 	ldr.w	lr, [sp, #16]
 800660c:	4620      	mov	r0, r4
 800660e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006610:	220a      	movs	r2, #10
 8006612:	2300      	movs	r3, #0
 8006614:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006618:	f8cd e010 	str.w	lr, [sp, #16]
 800661c:	f000 fe24 	bl	8007268 <__multadd>
 8006620:	900b      	str	r0, [sp, #44]	; 0x2c
 8006622:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006624:	2800      	cmp	r0, #0
 8006626:	d141      	bne.n	80066ac <_dtoa_r+0xbe0>
 8006628:	9914      	ldr	r1, [sp, #80]	; 0x50
 800662a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800662c:	2900      	cmp	r1, #0
 800662e:	dc03      	bgt.n	8006638 <_dtoa_r+0xb6c>
 8006630:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006632:	2a02      	cmp	r2, #2
 8006634:	f300 8207 	bgt.w	8006a46 <_dtoa_r+0xf7a>
 8006638:	9309      	str	r3, [sp, #36]	; 0x24
 800663a:	e6e7      	b.n	800640c <_dtoa_r+0x940>
 800663c:	6933      	ldr	r3, [r6, #16]
 800663e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006642:	6918      	ldr	r0, [r3, #16]
 8006644:	f000 fea2 	bl	800738c <__hi0bits>
 8006648:	f1c0 0020 	rsb	r0, r0, #32
 800664c:	e48b      	b.n	8005f66 <_dtoa_r+0x49a>
 800664e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006650:	2e00      	cmp	r6, #0
 8006652:	f040 818b 	bne.w	800696c <_dtoa_r+0xea0>
 8006656:	2300      	movs	r3, #0
 8006658:	2200      	movs	r2, #0
 800665a:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800665e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006662:	f003 f933 	bl	80098cc <__aeabi_dmul>
 8006666:	4652      	mov	r2, sl
 8006668:	465b      	mov	r3, fp
 800666a:	f003 fbb5 	bl	8009dd8 <__aeabi_dcmpge>
 800666e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006670:	46b0      	mov	r8, r6
 8006672:	2800      	cmp	r0, #0
 8006674:	f47f aebf 	bne.w	80063f6 <_dtoa_r+0x92a>
 8006678:	e4bc      	b.n	8005ff4 <_dtoa_r+0x528>
 800667a:	f1ba 0f00 	cmp.w	sl, #0
 800667e:	f47f ac6c 	bne.w	8005f5a <_dtoa_r+0x48e>
 8006682:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006686:	4657      	mov	r7, sl
 8006688:	2b00      	cmp	r3, #0
 800668a:	f47f ac67 	bne.w	8005f5c <_dtoa_r+0x490>
 800668e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006692:	0d3f      	lsrs	r7, r7, #20
 8006694:	053f      	lsls	r7, r7, #20
 8006696:	2f00      	cmp	r7, #0
 8006698:	f43f ac60 	beq.w	8005f5c <_dtoa_r+0x490>
 800669c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800669e:	2701      	movs	r7, #1
 80066a0:	9b06      	ldr	r3, [sp, #24]
 80066a2:	3201      	adds	r2, #1
 80066a4:	920a      	str	r2, [sp, #40]	; 0x28
 80066a6:	3301      	adds	r3, #1
 80066a8:	9306      	str	r3, [sp, #24]
 80066aa:	e457      	b.n	8005f5c <_dtoa_r+0x490>
 80066ac:	2300      	movs	r3, #0
 80066ae:	4641      	mov	r1, r8
 80066b0:	220a      	movs	r2, #10
 80066b2:	4620      	mov	r0, r4
 80066b4:	f000 fdd8 	bl	8007268 <__multadd>
 80066b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80066ba:	9924      	ldr	r1, [sp, #144]	; 0x90
 80066bc:	2a00      	cmp	r2, #0
 80066be:	bfcc      	ite	gt
 80066c0:	2300      	movgt	r3, #0
 80066c2:	2301      	movle	r3, #1
 80066c4:	2902      	cmp	r1, #2
 80066c6:	bfd8      	it	le
 80066c8:	2300      	movle	r3, #0
 80066ca:	4680      	mov	r8, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f040 81b6 	bne.w	8006a3e <_dtoa_r+0xf72>
 80066d2:	9209      	str	r2, [sp, #36]	; 0x24
 80066d4:	2d00      	cmp	r5, #0
 80066d6:	dd05      	ble.n	80066e4 <_dtoa_r+0xc18>
 80066d8:	4641      	mov	r1, r8
 80066da:	462a      	mov	r2, r5
 80066dc:	4620      	mov	r0, r4
 80066de:	f000 ffa5 	bl	800762c <__lshift>
 80066e2:	4680      	mov	r8, r0
 80066e4:	46c4      	mov	ip, r8
 80066e6:	2f00      	cmp	r7, #0
 80066e8:	f040 8153 	bne.w	8006992 <_dtoa_r+0xec6>
 80066ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066ee:	f00a 0301 	and.w	r3, sl, #1
 80066f2:	9a08      	ldr	r2, [sp, #32]
 80066f4:	4637      	mov	r7, r6
 80066f6:	9808      	ldr	r0, [sp, #32]
 80066f8:	46e1      	mov	r9, ip
 80066fa:	440a      	add	r2, r1
 80066fc:	9309      	str	r3, [sp, #36]	; 0x24
 80066fe:	920a      	str	r2, [sp, #40]	; 0x28
 8006700:	1c45      	adds	r5, r0, #1
 8006702:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006704:	e00a      	b.n	800671c <_dtoa_r+0xc50>
 8006706:	f000 fdaf 	bl	8007268 <__multadd>
 800670a:	4649      	mov	r1, r9
 800670c:	220a      	movs	r2, #10
 800670e:	2300      	movs	r3, #0
 8006710:	4680      	mov	r8, r0
 8006712:	4620      	mov	r0, r4
 8006714:	f000 fda8 	bl	8007268 <__multadd>
 8006718:	4681      	mov	r9, r0
 800671a:	3501      	adds	r5, #1
 800671c:	4639      	mov	r1, r7
 800671e:	4630      	mov	r0, r6
 8006720:	f7ff f92e 	bl	8005980 <quorem>
 8006724:	4641      	mov	r1, r8
 8006726:	4682      	mov	sl, r0
 8006728:	4630      	mov	r0, r6
 800672a:	f000 ffdb 	bl	80076e4 <__mcmp>
 800672e:	464a      	mov	r2, r9
 8006730:	4639      	mov	r1, r7
 8006732:	4683      	mov	fp, r0
 8006734:	4620      	mov	r0, r4
 8006736:	f000 fff7 	bl	8007728 <__mdiff>
 800673a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800673e:	9205      	str	r2, [sp, #20]
 8006740:	f105 3eff 	add.w	lr, r5, #4294967295
 8006744:	f8cd e018 	str.w	lr, [sp, #24]
 8006748:	68c2      	ldr	r2, [r0, #12]
 800674a:	4603      	mov	r3, r0
 800674c:	2a00      	cmp	r2, #0
 800674e:	d13e      	bne.n	80067ce <_dtoa_r+0xd02>
 8006750:	4619      	mov	r1, r3
 8006752:	4630      	mov	r0, r6
 8006754:	9302      	str	r3, [sp, #8]
 8006756:	f000 ffc5 	bl	80076e4 <__mcmp>
 800675a:	9b02      	ldr	r3, [sp, #8]
 800675c:	4602      	mov	r2, r0
 800675e:	4620      	mov	r0, r4
 8006760:	4619      	mov	r1, r3
 8006762:	9202      	str	r2, [sp, #8]
 8006764:	f000 fd64 	bl	8007230 <_Bfree>
 8006768:	9a02      	ldr	r2, [sp, #8]
 800676a:	9824      	ldr	r0, [sp, #144]	; 0x90
 800676c:	4310      	orrs	r0, r2
 800676e:	d103      	bne.n	8006778 <_dtoa_r+0xcac>
 8006770:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006772:	2900      	cmp	r1, #0
 8006774:	f000 814a 	beq.w	8006a0c <_dtoa_r+0xf40>
 8006778:	f1bb 0f00 	cmp.w	fp, #0
 800677c:	f2c0 80c3 	blt.w	8006906 <_dtoa_r+0xe3a>
 8006780:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006782:	ea5b 0101 	orrs.w	r1, fp, r1
 8006786:	d103      	bne.n	8006790 <_dtoa_r+0xcc4>
 8006788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80bb 	beq.w	8006906 <_dtoa_r+0xe3a>
 8006790:	2a00      	cmp	r2, #0
 8006792:	f300 811b 	bgt.w	80069cc <_dtoa_r+0xf00>
 8006796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006798:	46ab      	mov	fp, r5
 800679a:	9a05      	ldr	r2, [sp, #20]
 800679c:	429d      	cmp	r5, r3
 800679e:	f805 2c01 	strb.w	r2, [r5, #-1]
 80067a2:	f000 8124 	beq.w	80069ee <_dtoa_r+0xf22>
 80067a6:	4631      	mov	r1, r6
 80067a8:	220a      	movs	r2, #10
 80067aa:	2300      	movs	r3, #0
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 fd5b 	bl	8007268 <__multadd>
 80067b2:	45c8      	cmp	r8, r9
 80067b4:	4641      	mov	r1, r8
 80067b6:	f04f 020a 	mov.w	r2, #10
 80067ba:	f04f 0300 	mov.w	r3, #0
 80067be:	4606      	mov	r6, r0
 80067c0:	4620      	mov	r0, r4
 80067c2:	d1a0      	bne.n	8006706 <_dtoa_r+0xc3a>
 80067c4:	f000 fd50 	bl	8007268 <__multadd>
 80067c8:	4680      	mov	r8, r0
 80067ca:	4681      	mov	r9, r0
 80067cc:	e7a5      	b.n	800671a <_dtoa_r+0xc4e>
 80067ce:	2201      	movs	r2, #1
 80067d0:	e7c5      	b.n	800675e <_dtoa_r+0xc92>
 80067d2:	2601      	movs	r6, #1
 80067d4:	960d      	str	r6, [sp, #52]	; 0x34
 80067d6:	e49a      	b.n	800610e <_dtoa_r+0x642>
 80067d8:	2e0e      	cmp	r6, #14
 80067da:	bf8c      	ite	hi
 80067dc:	2200      	movhi	r2, #0
 80067de:	2201      	movls	r2, #1
 80067e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80067e2:	2300      	movs	r3, #0
 80067e4:	4015      	ands	r5, r2
 80067e6:	4619      	mov	r1, r3
 80067e8:	6073      	str	r3, [r6, #4]
 80067ea:	e4b3      	b.n	8006154 <_dtoa_r+0x688>
 80067ec:	2201      	movs	r2, #1
 80067ee:	9225      	str	r2, [sp, #148]	; 0x94
 80067f0:	9214      	str	r2, [sp, #80]	; 0x50
 80067f2:	9209      	str	r2, [sp, #36]	; 0x24
 80067f4:	e7f4      	b.n	80067e0 <_dtoa_r+0xd14>
 80067f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067f8:	4620      	mov	r0, r4
 80067fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067fc:	f000 feba 	bl	8007574 <__pow5mult>
 8006800:	900b      	str	r0, [sp, #44]	; 0x2c
 8006802:	f7ff bb98 	b.w	8005f36 <_dtoa_r+0x46a>
 8006806:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800680a:	9508      	str	r5, [sp, #32]
 800680c:	e40e      	b.n	800602c <_dtoa_r+0x560>
 800680e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006812:	f04f 0802 	mov.w	r8, #2
 8006816:	e4e8      	b.n	80061ea <_dtoa_r+0x71e>
 8006818:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800681a:	2130      	movs	r1, #48	; 0x30
 800681c:	9208      	str	r2, [sp, #32]
 800681e:	2231      	movs	r2, #49	; 0x31
 8006820:	3601      	adds	r6, #1
 8006822:	f889 1000 	strb.w	r1, [r9]
 8006826:	9604      	str	r6, [sp, #16]
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	f7ff bbff 	b.w	800602c <_dtoa_r+0x560>
 800682e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006830:	2900      	cmp	r1, #0
 8006832:	f43f adb4 	beq.w	800639e <_dtoa_r+0x8d2>
 8006836:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006838:	2a00      	cmp	r2, #0
 800683a:	f77f ae43 	ble.w	80064c4 <_dtoa_r+0x9f8>
 800683e:	2300      	movs	r3, #0
 8006840:	2200      	movs	r2, #0
 8006842:	4630      	mov	r0, r6
 8006844:	4639      	mov	r1, r7
 8006846:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800684a:	f003 f83f 	bl	80098cc <__aeabi_dmul>
 800684e:	9b04      	ldr	r3, [sp, #16]
 8006850:	3b01      	subs	r3, #1
 8006852:	9316      	str	r3, [sp, #88]	; 0x58
 8006854:	4606      	mov	r6, r0
 8006856:	f108 0001 	add.w	r0, r8, #1
 800685a:	460f      	mov	r7, r1
 800685c:	f002 ffd0 	bl	8009800 <__aeabi_i2d>
 8006860:	4602      	mov	r2, r0
 8006862:	460b      	mov	r3, r1
 8006864:	4630      	mov	r0, r6
 8006866:	4639      	mov	r1, r7
 8006868:	f003 f830 	bl	80098cc <__aeabi_dmul>
 800686c:	2300      	movs	r3, #0
 800686e:	2200      	movs	r2, #0
 8006870:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8006874:	f002 fe78 	bl	8009568 <__adddf3>
 8006878:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800687c:	4680      	mov	r8, r0
 800687e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006882:	e4d7      	b.n	8006234 <_dtoa_r+0x768>
 8006884:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006886:	4620      	mov	r0, r4
 8006888:	f000 fe74 	bl	8007574 <__pow5mult>
 800688c:	900b      	str	r0, [sp, #44]	; 0x2c
 800688e:	f7ff bb52 	b.w	8005f36 <_dtoa_r+0x46a>
 8006892:	2100      	movs	r1, #0
 8006894:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006898:	2000      	movs	r0, #0
 800689a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800689e:	f002 fe61 	bl	8009564 <__aeabi_dsub>
 80068a2:	4632      	mov	r2, r6
 80068a4:	463b      	mov	r3, r7
 80068a6:	f003 faa1 	bl	8009dec <__aeabi_dcmpgt>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f43f ae0a 	beq.w	80064c4 <_dtoa_r+0x9f8>
 80068b0:	4653      	mov	r3, sl
 80068b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068b6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80068ba:	2a30      	cmp	r2, #48	; 0x30
 80068bc:	d0f8      	beq.n	80068b0 <_dtoa_r+0xde4>
 80068be:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80068c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068c4:	9308      	str	r3, [sp, #32]
 80068c6:	9604      	str	r6, [sp, #16]
 80068c8:	f7ff bbb0 	b.w	800602c <_dtoa_r+0x560>
 80068cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068d0:	2331      	movs	r3, #49	; 0x31
 80068d2:	9904      	ldr	r1, [sp, #16]
 80068d4:	f8cd b020 	str.w	fp, [sp, #32]
 80068d8:	3101      	adds	r1, #1
 80068da:	f889 3000 	strb.w	r3, [r9]
 80068de:	9104      	str	r1, [sp, #16]
 80068e0:	f7ff bb94 	b.w	800600c <_dtoa_r+0x540>
 80068e4:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80068e6:	2e00      	cmp	r6, #0
 80068e8:	d069      	beq.n	80069be <_dtoa_r+0xef2>
 80068ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80068ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80068f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80068f2:	f7ff bbfc 	b.w	80060ee <_dtoa_r+0x622>
 80068f6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80068f8:	464d      	mov	r5, r9
 80068fa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068fe:	462a      	mov	r2, r5
 8006900:	9508      	str	r5, [sp, #32]
 8006902:	f7ff bad4 	b.w	8005eae <_dtoa_r+0x3e2>
 8006906:	2a00      	cmp	r2, #0
 8006908:	960b      	str	r6, [sp, #44]	; 0x2c
 800690a:	46cc      	mov	ip, r9
 800690c:	463e      	mov	r6, r7
 800690e:	9f05      	ldr	r7, [sp, #20]
 8006910:	dd12      	ble.n	8006938 <_dtoa_r+0xe6c>
 8006912:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006914:	2201      	movs	r2, #1
 8006916:	4620      	mov	r0, r4
 8006918:	f8cd 9008 	str.w	r9, [sp, #8]
 800691c:	f000 fe86 	bl	800762c <__lshift>
 8006920:	4631      	mov	r1, r6
 8006922:	900b      	str	r0, [sp, #44]	; 0x2c
 8006924:	f000 fede 	bl	80076e4 <__mcmp>
 8006928:	f8dd c008 	ldr.w	ip, [sp, #8]
 800692c:	2800      	cmp	r0, #0
 800692e:	dd77      	ble.n	8006a20 <_dtoa_r+0xf54>
 8006930:	2f39      	cmp	r7, #57	; 0x39
 8006932:	d062      	beq.n	80069fa <_dtoa_r+0xf2e>
 8006934:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8006938:	9b06      	ldr	r3, [sp, #24]
 800693a:	4645      	mov	r5, r8
 800693c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006940:	46e0      	mov	r8, ip
 8006942:	1c58      	adds	r0, r3, #1
 8006944:	701f      	strb	r7, [r3, #0]
 8006946:	9008      	str	r0, [sp, #32]
 8006948:	f7ff bb60 	b.w	800600c <_dtoa_r+0x540>
 800694c:	d102      	bne.n	8006954 <_dtoa_r+0xe88>
 800694e:	07fb      	lsls	r3, r7, #31
 8006950:	f53f ad8d 	bmi.w	800646e <_dtoa_r+0x9a2>
 8006954:	465b      	mov	r3, fp
 8006956:	f10b 3bff 	add.w	fp, fp, #4294967295
 800695a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800695e:	2a30      	cmp	r2, #48	; 0x30
 8006960:	d0f8      	beq.n	8006954 <_dtoa_r+0xe88>
 8006962:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006966:	9308      	str	r3, [sp, #32]
 8006968:	f7ff bb50 	b.w	800600c <_dtoa_r+0x540>
 800696c:	2600      	movs	r6, #0
 800696e:	e541      	b.n	80063f4 <_dtoa_r+0x928>
 8006970:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006974:	4632      	mov	r2, r6
 8006976:	463b      	mov	r3, r7
 8006978:	f003 fa10 	bl	8009d9c <__aeabi_dcmpeq>
 800697c:	2800      	cmp	r0, #0
 800697e:	f43f af42 	beq.w	8006806 <_dtoa_r+0xd3a>
 8006982:	f018 0f01 	tst.w	r8, #1
 8006986:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800698a:	f43f af3e 	beq.w	800680a <_dtoa_r+0xd3e>
 800698e:	f7ff ba81 	b.w	8005e94 <_dtoa_r+0x3c8>
 8006992:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006996:	4620      	mov	r0, r4
 8006998:	f000 fc14 	bl	80071c4 <_Balloc>
 800699c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80069a0:	f108 010c 	add.w	r1, r8, #12
 80069a4:	1c9a      	adds	r2, r3, #2
 80069a6:	0092      	lsls	r2, r2, #2
 80069a8:	4605      	mov	r5, r0
 80069aa:	300c      	adds	r0, #12
 80069ac:	f000 fbb2 	bl	8007114 <memcpy>
 80069b0:	4620      	mov	r0, r4
 80069b2:	4629      	mov	r1, r5
 80069b4:	2201      	movs	r2, #1
 80069b6:	f000 fe39 	bl	800762c <__lshift>
 80069ba:	4684      	mov	ip, r0
 80069bc:	e696      	b.n	80066ec <_dtoa_r+0xc20>
 80069be:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80069c0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80069c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80069c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80069c8:	f7ff bb91 	b.w	80060ee <_dtoa_r+0x622>
 80069cc:	960b      	str	r6, [sp, #44]	; 0x2c
 80069ce:	463e      	mov	r6, r7
 80069d0:	9f05      	ldr	r7, [sp, #20]
 80069d2:	46cc      	mov	ip, r9
 80069d4:	2f39      	cmp	r7, #57	; 0x39
 80069d6:	d010      	beq.n	80069fa <_dtoa_r+0xf2e>
 80069d8:	9b06      	ldr	r3, [sp, #24]
 80069da:	3701      	adds	r7, #1
 80069dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069e0:	4645      	mov	r5, r8
 80069e2:	1c58      	adds	r0, r3, #1
 80069e4:	46e0      	mov	r8, ip
 80069e6:	701f      	strb	r7, [r3, #0]
 80069e8:	9008      	str	r0, [sp, #32]
 80069ea:	f7ff bb0f 	b.w	800600c <_dtoa_r+0x540>
 80069ee:	960b      	str	r6, [sp, #44]	; 0x2c
 80069f0:	4645      	mov	r5, r8
 80069f2:	463e      	mov	r6, r7
 80069f4:	46c8      	mov	r8, r9
 80069f6:	9f05      	ldr	r7, [sp, #20]
 80069f8:	e52d      	b.n	8006456 <_dtoa_r+0x98a>
 80069fa:	9b06      	ldr	r3, [sp, #24]
 80069fc:	2239      	movs	r2, #57	; 0x39
 80069fe:	4645      	mov	r5, r8
 8006a00:	9908      	ldr	r1, [sp, #32]
 8006a02:	46e0      	mov	r8, ip
 8006a04:	f103 0b01 	add.w	fp, r3, #1
 8006a08:	701a      	strb	r2, [r3, #0]
 8006a0a:	e53a      	b.n	8006482 <_dtoa_r+0x9b6>
 8006a0c:	960b      	str	r6, [sp, #44]	; 0x2c
 8006a0e:	463e      	mov	r6, r7
 8006a10:	9f05      	ldr	r7, [sp, #20]
 8006a12:	46cc      	mov	ip, r9
 8006a14:	2f39      	cmp	r7, #57	; 0x39
 8006a16:	d0f0      	beq.n	80069fa <_dtoa_r+0xf2e>
 8006a18:	f1bb 0f00 	cmp.w	fp, #0
 8006a1c:	dc8a      	bgt.n	8006934 <_dtoa_r+0xe68>
 8006a1e:	e78b      	b.n	8006938 <_dtoa_r+0xe6c>
 8006a20:	d18a      	bne.n	8006938 <_dtoa_r+0xe6c>
 8006a22:	07fa      	lsls	r2, r7, #31
 8006a24:	d588      	bpl.n	8006938 <_dtoa_r+0xe6c>
 8006a26:	e783      	b.n	8006930 <_dtoa_r+0xe64>
 8006a28:	f04f 0802 	mov.w	r8, #2
 8006a2c:	f7ff bbdd 	b.w	80061ea <_dtoa_r+0x71e>
 8006a30:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006a32:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a36:	9508      	str	r5, [sp, #32]
 8006a38:	9604      	str	r6, [sp, #16]
 8006a3a:	f7ff baf7 	b.w	800602c <_dtoa_r+0x560>
 8006a3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006a40:	9209      	str	r2, [sp, #36]	; 0x24
 8006a42:	f7ff bac5 	b.w	8005fd0 <_dtoa_r+0x504>
 8006a46:	9309      	str	r3, [sp, #36]	; 0x24
 8006a48:	f7ff bac2 	b.w	8005fd0 <_dtoa_r+0x504>
 8006a4c:	f43f aa9f 	beq.w	8005f8e <_dtoa_r+0x4c2>
 8006a50:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8006a54:	e521      	b.n	800649a <_dtoa_r+0x9ce>
 8006a56:	bf00      	nop

08006a58 <_setlocale_r>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	4614      	mov	r4, r2
 8006a5c:	b13a      	cbz	r2, 8006a6e <_setlocale_r+0x16>
 8006a5e:	f64a 7170 	movw	r1, #44912	; 0xaf70
 8006a62:	4610      	mov	r0, r2
 8006a64:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006a68:	f001 f884 	bl	8007b74 <strcmp>
 8006a6c:	b920      	cbnz	r0, 8006a78 <_setlocale_r+0x20>
 8006a6e:	f64a 7018 	movw	r0, #44824	; 0xaf18
 8006a72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006a76:	bd10      	pop	{r4, pc}
 8006a78:	f64a 7118 	movw	r1, #44824	; 0xaf18
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006a82:	f001 f877 	bl	8007b74 <strcmp>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d0f1      	beq.n	8006a6e <_setlocale_r+0x16>
 8006a8a:	f64a 5110 	movw	r1, #44304	; 0xad10
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006a94:	f001 f86e 	bl	8007b74 <strcmp>
 8006a98:	f64a 7318 	movw	r3, #44824	; 0xaf18
 8006a9c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	bf0c      	ite	eq
 8006aa4:	4618      	moveq	r0, r3
 8006aa6:	2000      	movne	r0, #0
 8006aa8:	bd10      	pop	{r4, pc}
 8006aaa:	bf00      	nop

08006aac <__locale_charset>:
 8006aac:	f240 00f4 	movw	r0, #244	; 0xf4
 8006ab0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop

08006ab8 <__locale_mb_cur_max>:
 8006ab8:	f240 03f4 	movw	r3, #244	; 0xf4
 8006abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ac0:	6a18      	ldr	r0, [r3, #32]
 8006ac2:	4770      	bx	lr

08006ac4 <__locale_msgcharset>:
 8006ac4:	4800      	ldr	r0, [pc, #0]	; (8006ac8 <__locale_msgcharset+0x4>)
 8006ac6:	4770      	bx	lr
 8006ac8:	20000118 	andcs	r0, r0, r8, lsl r1

08006acc <__locale_cjk_lang>:
 8006acc:	2000      	movs	r0, #0
 8006ace:	4770      	bx	lr

08006ad0 <_localeconv_r>:
 8006ad0:	4800      	ldr	r0, [pc, #0]	; (8006ad4 <_localeconv_r+0x4>)
 8006ad2:	4770      	bx	lr
 8006ad4:	20000138 	andcs	r0, r0, r8, lsr r1

08006ad8 <setlocale>:
 8006ad8:	f240 0300 	movw	r3, #0
 8006adc:	460a      	mov	r2, r1
 8006ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ae2:	4601      	mov	r1, r0
 8006ae4:	6818      	ldr	r0, [r3, #0]
 8006ae6:	f7ff bfb7 	b.w	8006a58 <_setlocale_r>
 8006aea:	bf00      	nop

08006aec <localeconv>:
 8006aec:	4800      	ldr	r0, [pc, #0]	; (8006af0 <localeconv+0x4>)
 8006aee:	4770      	bx	lr
 8006af0:	20000138 	andcs	r0, r0, r8, lsr r1

08006af4 <malloc>:
 8006af4:	f240 0300 	movw	r3, #0
 8006af8:	4601      	mov	r1, r0
 8006afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006afe:	6818      	ldr	r0, [r3, #0]
 8006b00:	f000 b808 	b.w	8006b14 <_malloc_r>

08006b04 <free>:
 8006b04:	f240 0300 	movw	r3, #0
 8006b08:	4601      	mov	r1, r0
 8006b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b0e:	6818      	ldr	r0, [r3, #0]
 8006b10:	f001 bff2 	b.w	8008af8 <_free_r>

08006b14 <_malloc_r>:
 8006b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b18:	f101 040b 	add.w	r4, r1, #11
 8006b1c:	2c16      	cmp	r4, #22
 8006b1e:	b083      	sub	sp, #12
 8006b20:	bf8e      	itee	hi
 8006b22:	f024 0407 	bichi.w	r4, r4, #7
 8006b26:	2300      	movls	r3, #0
 8006b28:	2410      	movls	r4, #16
 8006b2a:	4607      	mov	r7, r0
 8006b2c:	bf88      	it	hi
 8006b2e:	0fe3      	lsrhi	r3, r4, #31
 8006b30:	428c      	cmp	r4, r1
 8006b32:	bf2c      	ite	cs
 8006b34:	4619      	movcs	r1, r3
 8006b36:	f043 0101 	orrcc.w	r1, r3, #1
 8006b3a:	2900      	cmp	r1, #0
 8006b3c:	f040 80ba 	bne.w	8006cb4 <_malloc_r+0x1a0>
 8006b40:	f000 fb3c 	bl	80071bc <__malloc_lock>
 8006b44:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006b48:	d220      	bcs.n	8006b8c <_malloc_r+0x78>
 8006b4a:	f240 1670 	movw	r6, #368	; 0x170
 8006b4e:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8006b52:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006b56:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 8006b5a:	68d3      	ldr	r3, [r2, #12]
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	f000 81f7 	beq.w	8006f50 <_malloc_r+0x43c>
 8006b62:	6859      	ldr	r1, [r3, #4]
 8006b64:	f103 0808 	add.w	r8, r3, #8
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	f021 0403 	bic.w	r4, r1, #3
 8006b70:	6899      	ldr	r1, [r3, #8]
 8006b72:	4423      	add	r3, r4
 8006b74:	685c      	ldr	r4, [r3, #4]
 8006b76:	60ca      	str	r2, [r1, #12]
 8006b78:	f044 0401 	orr.w	r4, r4, #1
 8006b7c:	6091      	str	r1, [r2, #8]
 8006b7e:	605c      	str	r4, [r3, #4]
 8006b80:	f000 fb1e 	bl	80071c0 <__malloc_unlock>
 8006b84:	4640      	mov	r0, r8
 8006b86:	b003      	add	sp, #12
 8006b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8c:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006b90:	bf04      	itt	eq
 8006b92:	257e      	moveq	r5, #126	; 0x7e
 8006b94:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006b98:	f040 8094 	bne.w	8006cc4 <_malloc_r+0x1b0>
 8006b9c:	f240 1670 	movw	r6, #368	; 0x170
 8006ba0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006ba4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006ba8:	68eb      	ldr	r3, [r5, #12]
 8006baa:	429d      	cmp	r5, r3
 8006bac:	d106      	bne.n	8006bbc <_malloc_r+0xa8>
 8006bae:	e00d      	b.n	8006bcc <_malloc_r+0xb8>
 8006bb0:	2a00      	cmp	r2, #0
 8006bb2:	f280 8164 	bge.w	8006e7e <_malloc_r+0x36a>
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	429d      	cmp	r5, r3
 8006bba:	d007      	beq.n	8006bcc <_malloc_r+0xb8>
 8006bbc:	6859      	ldr	r1, [r3, #4]
 8006bbe:	f021 0103 	bic.w	r1, r1, #3
 8006bc2:	1b0a      	subs	r2, r1, r4
 8006bc4:	2a0f      	cmp	r2, #15
 8006bc6:	ddf3      	ble.n	8006bb0 <_malloc_r+0x9c>
 8006bc8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006bcc:	f10c 0c01 	add.w	ip, ip, #1
 8006bd0:	f240 1270 	movw	r2, #368	; 0x170
 8006bd4:	6933      	ldr	r3, [r6, #16]
 8006bd6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006bda:	f102 0e08 	add.w	lr, r2, #8
 8006bde:	4573      	cmp	r3, lr
 8006be0:	bf08      	it	eq
 8006be2:	6851      	ldreq	r1, [r2, #4]
 8006be4:	d023      	beq.n	8006c2e <_malloc_r+0x11a>
 8006be6:	6858      	ldr	r0, [r3, #4]
 8006be8:	f020 0003 	bic.w	r0, r0, #3
 8006bec:	1b01      	subs	r1, r0, r4
 8006bee:	290f      	cmp	r1, #15
 8006bf0:	f300 8192 	bgt.w	8006f18 <_malloc_r+0x404>
 8006bf4:	2900      	cmp	r1, #0
 8006bf6:	f8c2 e014 	str.w	lr, [r2, #20]
 8006bfa:	f8c2 e010 	str.w	lr, [r2, #16]
 8006bfe:	da6c      	bge.n	8006cda <_malloc_r+0x1c6>
 8006c00:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006c04:	f080 8161 	bcs.w	8006eca <_malloc_r+0x3b6>
 8006c08:	08c0      	lsrs	r0, r0, #3
 8006c0a:	f04f 0801 	mov.w	r8, #1
 8006c0e:	6851      	ldr	r1, [r2, #4]
 8006c10:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 8006c14:	1080      	asrs	r0, r0, #2
 8006c16:	fa08 f800 	lsl.w	r8, r8, r0
 8006c1a:	ea48 0801 	orr.w	r8, r8, r1
 8006c1e:	68a8      	ldr	r0, [r5, #8]
 8006c20:	4641      	mov	r1, r8
 8006c22:	60dd      	str	r5, [r3, #12]
 8006c24:	f8c2 8004 	str.w	r8, [r2, #4]
 8006c28:	6098      	str	r0, [r3, #8]
 8006c2a:	60ab      	str	r3, [r5, #8]
 8006c2c:	60c3      	str	r3, [r0, #12]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006c34:	fa02 f303 	lsl.w	r3, r2, r3
 8006c38:	428b      	cmp	r3, r1
 8006c3a:	d85c      	bhi.n	8006cf6 <_malloc_r+0x1e2>
 8006c3c:	4219      	tst	r1, r3
 8006c3e:	d10b      	bne.n	8006c58 <_malloc_r+0x144>
 8006c40:	4093      	lsls	r3, r2
 8006c42:	f02c 0c03 	bic.w	ip, ip, #3
 8006c46:	4219      	tst	r1, r3
 8006c48:	f10c 0c04 	add.w	ip, ip, #4
 8006c4c:	d104      	bne.n	8006c58 <_malloc_r+0x144>
 8006c4e:	005b      	lsls	r3, r3, #1
 8006c50:	f10c 0c04 	add.w	ip, ip, #4
 8006c54:	4219      	tst	r1, r3
 8006c56:	d0fa      	beq.n	8006c4e <_malloc_r+0x13a>
 8006c58:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006c5c:	46e1      	mov	r9, ip
 8006c5e:	4640      	mov	r0, r8
 8006c60:	68c2      	ldr	r2, [r0, #12]
 8006c62:	4290      	cmp	r0, r2
 8006c64:	d107      	bne.n	8006c76 <_malloc_r+0x162>
 8006c66:	e16b      	b.n	8006f40 <_malloc_r+0x42c>
 8006c68:	2900      	cmp	r1, #0
 8006c6a:	f280 817b 	bge.w	8006f64 <_malloc_r+0x450>
 8006c6e:	68d2      	ldr	r2, [r2, #12]
 8006c70:	4290      	cmp	r0, r2
 8006c72:	f000 8165 	beq.w	8006f40 <_malloc_r+0x42c>
 8006c76:	6855      	ldr	r5, [r2, #4]
 8006c78:	f025 0503 	bic.w	r5, r5, #3
 8006c7c:	1b29      	subs	r1, r5, r4
 8006c7e:	290f      	cmp	r1, #15
 8006c80:	ddf2      	ble.n	8006c68 <_malloc_r+0x154>
 8006c82:	4690      	mov	r8, r2
 8006c84:	68d5      	ldr	r5, [r2, #12]
 8006c86:	4638      	mov	r0, r7
 8006c88:	1913      	adds	r3, r2, r4
 8006c8a:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006c8e:	f044 0c01 	orr.w	ip, r4, #1
 8006c92:	f041 0401 	orr.w	r4, r1, #1
 8006c96:	f8c2 c004 	str.w	ip, [r2, #4]
 8006c9a:	60fd      	str	r5, [r7, #12]
 8006c9c:	60af      	str	r7, [r5, #8]
 8006c9e:	6173      	str	r3, [r6, #20]
 8006ca0:	6133      	str	r3, [r6, #16]
 8006ca2:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006ca6:	f8c3 e008 	str.w	lr, [r3, #8]
 8006caa:	605c      	str	r4, [r3, #4]
 8006cac:	5059      	str	r1, [r3, r1]
 8006cae:	f000 fa87 	bl	80071c0 <__malloc_unlock>
 8006cb2:	e767      	b.n	8006b84 <_malloc_r+0x70>
 8006cb4:	f04f 0800 	mov.w	r8, #0
 8006cb8:	230c      	movs	r3, #12
 8006cba:	6003      	str	r3, [r0, #0]
 8006cbc:	4640      	mov	r0, r8
 8006cbe:	b003      	add	sp, #12
 8006cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc4:	f1bc 0f04 	cmp.w	ip, #4
 8006cc8:	f200 80eb 	bhi.w	8006ea2 <_malloc_r+0x38e>
 8006ccc:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006cd0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006cd4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006cd8:	e760      	b.n	8006b9c <_malloc_r+0x88>
 8006cda:	181a      	adds	r2, r3, r0
 8006cdc:	f103 0808 	add.w	r8, r3, #8
 8006ce0:	4638      	mov	r0, r7
 8006ce2:	6853      	ldr	r3, [r2, #4]
 8006ce4:	f043 0301 	orr.w	r3, r3, #1
 8006ce8:	6053      	str	r3, [r2, #4]
 8006cea:	f000 fa69 	bl	80071c0 <__malloc_unlock>
 8006cee:	4640      	mov	r0, r8
 8006cf0:	b003      	add	sp, #12
 8006cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf6:	68b5      	ldr	r5, [r6, #8]
 8006cf8:	686b      	ldr	r3, [r5, #4]
 8006cfa:	f023 0a03 	bic.w	sl, r3, #3
 8006cfe:	4554      	cmp	r4, sl
 8006d00:	d804      	bhi.n	8006d0c <_malloc_r+0x1f8>
 8006d02:	ebc4 030a 	rsb	r3, r4, sl
 8006d06:	2b0f      	cmp	r3, #15
 8006d08:	f300 80a8 	bgt.w	8006e5c <_malloc_r+0x348>
 8006d0c:	f240 59a0 	movw	r9, #1440	; 0x5a0
 8006d10:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006d14:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8006d18:	4638      	mov	r0, r7
 8006d1a:	3101      	adds	r1, #1
 8006d1c:	eb05 020a 	add.w	r2, r5, sl
 8006d20:	f8d9 3000 	ldr.w	r3, [r9]
 8006d24:	9201      	str	r2, [sp, #4]
 8006d26:	4423      	add	r3, r4
 8006d28:	bf17      	itett	ne
 8006d2a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006d2e:	f103 0b10 	addeq.w	fp, r3, #16
 8006d32:	330f      	addne	r3, #15
 8006d34:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006d38:	bf18      	it	ne
 8006d3a:	f023 0b0f 	bicne.w	fp, r3, #15
 8006d3e:	4659      	mov	r1, fp
 8006d40:	f000 ff04 	bl	8007b4c <_sbrk_r>
 8006d44:	9a01      	ldr	r2, [sp, #4]
 8006d46:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006d4a:	4680      	mov	r8, r0
 8006d4c:	f000 8120 	beq.w	8006f90 <_malloc_r+0x47c>
 8006d50:	4282      	cmp	r2, r0
 8006d52:	f200 811a 	bhi.w	8006f8a <_malloc_r+0x476>
 8006d56:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006d5a:	4542      	cmp	r2, r8
 8006d5c:	445b      	add	r3, fp
 8006d5e:	f8c9 3004 	str.w	r3, [r9, #4]
 8006d62:	f000 8165 	beq.w	8007030 <_malloc_r+0x51c>
 8006d66:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006d6a:	f240 1070 	movw	r0, #368	; 0x170
 8006d6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d72:	3101      	adds	r1, #1
 8006d74:	bf17      	itett	ne
 8006d76:	ebc2 0208 	rsbne	r2, r2, r8
 8006d7a:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006d7e:	189b      	addne	r3, r3, r2
 8006d80:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006d84:	f018 0307 	ands.w	r3, r8, #7
 8006d88:	4638      	mov	r0, r7
 8006d8a:	bf1f      	itttt	ne
 8006d8c:	f1c3 0208 	rsbne	r2, r3, #8
 8006d90:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006d94:	4490      	addne	r8, r2
 8006d96:	f103 0208 	addne.w	r2, r3, #8
 8006d9a:	eb08 030b 	add.w	r3, r8, fp
 8006d9e:	bf08      	it	eq
 8006da0:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006da8:	ebc3 0b02 	rsb	fp, r3, r2
 8006dac:	4659      	mov	r1, fp
 8006dae:	f000 fecd 	bl	8007b4c <_sbrk_r>
 8006db2:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8006db6:	f8c6 8008 	str.w	r8, [r6, #8]
 8006dba:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006dbe:	1c43      	adds	r3, r0, #1
 8006dc0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006dc4:	bf15      	itete	ne
 8006dc6:	ebc8 0100 	rsbne	r1, r8, r0
 8006dca:	2101      	moveq	r1, #1
 8006dcc:	4459      	addne	r1, fp
 8006dce:	f04f 0b00 	moveq.w	fp, #0
 8006dd2:	bf18      	it	ne
 8006dd4:	f041 0101 	orrne.w	r1, r1, #1
 8006dd8:	42b5      	cmp	r5, r6
 8006dda:	445b      	add	r3, fp
 8006ddc:	f8c8 1004 	str.w	r1, [r8, #4]
 8006de0:	f8c9 3004 	str.w	r3, [r9, #4]
 8006de4:	d018      	beq.n	8006e18 <_malloc_r+0x304>
 8006de6:	f1ba 0f0f 	cmp.w	sl, #15
 8006dea:	f240 8100 	bls.w	8006fee <_malloc_r+0x4da>
 8006dee:	f1aa 000c 	sub.w	r0, sl, #12
 8006df2:	6869      	ldr	r1, [r5, #4]
 8006df4:	f020 0007 	bic.w	r0, r0, #7
 8006df8:	f04f 0c05 	mov.w	ip, #5
 8006dfc:	eb05 0e00 	add.w	lr, r5, r0
 8006e00:	280f      	cmp	r0, #15
 8006e02:	f001 0101 	and.w	r1, r1, #1
 8006e06:	ea40 0101 	orr.w	r1, r0, r1
 8006e0a:	6069      	str	r1, [r5, #4]
 8006e0c:	f8ce c004 	str.w	ip, [lr, #4]
 8006e10:	f8ce c008 	str.w	ip, [lr, #8]
 8006e14:	f200 8118 	bhi.w	8007048 <_malloc_r+0x534>
 8006e18:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8006e1c:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8006e20:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006e24:	68b5      	ldr	r5, [r6, #8]
 8006e26:	428b      	cmp	r3, r1
 8006e28:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8006e2c:	bf88      	it	hi
 8006e2e:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006e30:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8006e34:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006e38:	428b      	cmp	r3, r1
 8006e3a:	bf88      	it	hi
 8006e3c:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006e3e:	686a      	ldr	r2, [r5, #4]
 8006e40:	f022 0203 	bic.w	r2, r2, #3
 8006e44:	4294      	cmp	r4, r2
 8006e46:	ebc4 0302 	rsb	r3, r4, r2
 8006e4a:	d801      	bhi.n	8006e50 <_malloc_r+0x33c>
 8006e4c:	2b0f      	cmp	r3, #15
 8006e4e:	dc05      	bgt.n	8006e5c <_malloc_r+0x348>
 8006e50:	4638      	mov	r0, r7
 8006e52:	f04f 0800 	mov.w	r8, #0
 8006e56:	f000 f9b3 	bl	80071c0 <__malloc_unlock>
 8006e5a:	e693      	b.n	8006b84 <_malloc_r+0x70>
 8006e5c:	192a      	adds	r2, r5, r4
 8006e5e:	f043 0301 	orr.w	r3, r3, #1
 8006e62:	4638      	mov	r0, r7
 8006e64:	f044 0401 	orr.w	r4, r4, #1
 8006e68:	606c      	str	r4, [r5, #4]
 8006e6a:	f105 0808 	add.w	r8, r5, #8
 8006e6e:	60b2      	str	r2, [r6, #8]
 8006e70:	6053      	str	r3, [r2, #4]
 8006e72:	f000 f9a5 	bl	80071c0 <__malloc_unlock>
 8006e76:	4640      	mov	r0, r8
 8006e78:	b003      	add	sp, #12
 8006e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e7e:	4419      	add	r1, r3
 8006e80:	68da      	ldr	r2, [r3, #12]
 8006e82:	689c      	ldr	r4, [r3, #8]
 8006e84:	4638      	mov	r0, r7
 8006e86:	684d      	ldr	r5, [r1, #4]
 8006e88:	f103 0808 	add.w	r8, r3, #8
 8006e8c:	60e2      	str	r2, [r4, #12]
 8006e8e:	f045 0501 	orr.w	r5, r5, #1
 8006e92:	6094      	str	r4, [r2, #8]
 8006e94:	604d      	str	r5, [r1, #4]
 8006e96:	f000 f993 	bl	80071c0 <__malloc_unlock>
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	b003      	add	sp, #12
 8006e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea2:	f1bc 0f14 	cmp.w	ip, #20
 8006ea6:	bf9c      	itt	ls
 8006ea8:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006eac:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006eb0:	f67f ae74 	bls.w	8006b9c <_malloc_r+0x88>
 8006eb4:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006eb8:	f200 808f 	bhi.w	8006fda <_malloc_r+0x4c6>
 8006ebc:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006ec0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006ec4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006ec8:	e668      	b.n	8006b9c <_malloc_r+0x88>
 8006eca:	0a42      	lsrs	r2, r0, #9
 8006ecc:	2a04      	cmp	r2, #4
 8006ece:	d958      	bls.n	8006f82 <_malloc_r+0x46e>
 8006ed0:	2a14      	cmp	r2, #20
 8006ed2:	bf9c      	itt	ls
 8006ed4:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006ed8:	004d      	lslls	r5, r1, #1
 8006eda:	d905      	bls.n	8006ee8 <_malloc_r+0x3d4>
 8006edc:	2a54      	cmp	r2, #84	; 0x54
 8006ede:	f200 80bc 	bhi.w	800705a <_malloc_r+0x546>
 8006ee2:	0b01      	lsrs	r1, r0, #12
 8006ee4:	316e      	adds	r1, #110	; 0x6e
 8006ee6:	004d      	lsls	r5, r1, #1
 8006ee8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006eec:	f240 1870 	movw	r8, #368	; 0x170
 8006ef0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006ef4:	68aa      	ldr	r2, [r5, #8]
 8006ef6:	42aa      	cmp	r2, r5
 8006ef8:	d07f      	beq.n	8006ffa <_malloc_r+0x4e6>
 8006efa:	6851      	ldr	r1, [r2, #4]
 8006efc:	f021 0103 	bic.w	r1, r1, #3
 8006f00:	4288      	cmp	r0, r1
 8006f02:	d202      	bcs.n	8006f0a <_malloc_r+0x3f6>
 8006f04:	6892      	ldr	r2, [r2, #8]
 8006f06:	4295      	cmp	r5, r2
 8006f08:	d1f7      	bne.n	8006efa <_malloc_r+0x3e6>
 8006f0a:	68d0      	ldr	r0, [r2, #12]
 8006f0c:	6871      	ldr	r1, [r6, #4]
 8006f0e:	60d8      	str	r0, [r3, #12]
 8006f10:	609a      	str	r2, [r3, #8]
 8006f12:	6083      	str	r3, [r0, #8]
 8006f14:	60d3      	str	r3, [r2, #12]
 8006f16:	e68a      	b.n	8006c2e <_malloc_r+0x11a>
 8006f18:	191d      	adds	r5, r3, r4
 8006f1a:	f041 0601 	orr.w	r6, r1, #1
 8006f1e:	f044 0401 	orr.w	r4, r4, #1
 8006f22:	4638      	mov	r0, r7
 8006f24:	605c      	str	r4, [r3, #4]
 8006f26:	f103 0808 	add.w	r8, r3, #8
 8006f2a:	6155      	str	r5, [r2, #20]
 8006f2c:	6115      	str	r5, [r2, #16]
 8006f2e:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006f32:	f8c5 e008 	str.w	lr, [r5, #8]
 8006f36:	606e      	str	r6, [r5, #4]
 8006f38:	5069      	str	r1, [r5, r1]
 8006f3a:	f000 f941 	bl	80071c0 <__malloc_unlock>
 8006f3e:	e621      	b.n	8006b84 <_malloc_r+0x70>
 8006f40:	f109 0901 	add.w	r9, r9, #1
 8006f44:	3008      	adds	r0, #8
 8006f46:	f019 0f03 	tst.w	r9, #3
 8006f4a:	f47f ae89 	bne.w	8006c60 <_malloc_r+0x14c>
 8006f4e:	e028      	b.n	8006fa2 <_malloc_r+0x48e>
 8006f50:	f103 0208 	add.w	r2, r3, #8
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	bf08      	it	eq
 8006f5a:	f10c 0c02 	addeq.w	ip, ip, #2
 8006f5e:	f43f ae37 	beq.w	8006bd0 <_malloc_r+0xbc>
 8006f62:	e5fe      	b.n	8006b62 <_malloc_r+0x4e>
 8006f64:	4690      	mov	r8, r2
 8006f66:	4415      	add	r5, r2
 8006f68:	68d3      	ldr	r3, [r2, #12]
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006f70:	6869      	ldr	r1, [r5, #4]
 8006f72:	f041 0101 	orr.w	r1, r1, #1
 8006f76:	6069      	str	r1, [r5, #4]
 8006f78:	60d3      	str	r3, [r2, #12]
 8006f7a:	609a      	str	r2, [r3, #8]
 8006f7c:	f000 f920 	bl	80071c0 <__malloc_unlock>
 8006f80:	e600      	b.n	8006b84 <_malloc_r+0x70>
 8006f82:	0981      	lsrs	r1, r0, #6
 8006f84:	3138      	adds	r1, #56	; 0x38
 8006f86:	004d      	lsls	r5, r1, #1
 8006f88:	e7ae      	b.n	8006ee8 <_malloc_r+0x3d4>
 8006f8a:	42b5      	cmp	r5, r6
 8006f8c:	f43f aee3 	beq.w	8006d56 <_malloc_r+0x242>
 8006f90:	68b5      	ldr	r5, [r6, #8]
 8006f92:	686a      	ldr	r2, [r5, #4]
 8006f94:	f022 0203 	bic.w	r2, r2, #3
 8006f98:	e754      	b.n	8006e44 <_malloc_r+0x330>
 8006f9a:	f8d8 8000 	ldr.w	r8, [r8]
 8006f9e:	4590      	cmp	r8, r2
 8006fa0:	d16d      	bne.n	800707e <_malloc_r+0x56a>
 8006fa2:	f01c 0f03 	tst.w	ip, #3
 8006fa6:	f1a8 0208 	sub.w	r2, r8, #8
 8006faa:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006fae:	d1f4      	bne.n	8006f9a <_malloc_r+0x486>
 8006fb0:	6872      	ldr	r2, [r6, #4]
 8006fb2:	ea22 0203 	bic.w	r2, r2, r3
 8006fb6:	6072      	str	r2, [r6, #4]
 8006fb8:	005b      	lsls	r3, r3, #1
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	f63f ae9b 	bhi.w	8006cf6 <_malloc_r+0x1e2>
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f43f ae98 	beq.w	8006cf6 <_malloc_r+0x1e2>
 8006fc6:	421a      	tst	r2, r3
 8006fc8:	46cc      	mov	ip, r9
 8006fca:	f47f ae45 	bne.w	8006c58 <_malloc_r+0x144>
 8006fce:	005b      	lsls	r3, r3, #1
 8006fd0:	f10c 0c04 	add.w	ip, ip, #4
 8006fd4:	421a      	tst	r2, r3
 8006fd6:	d0fa      	beq.n	8006fce <_malloc_r+0x4ba>
 8006fd8:	e63e      	b.n	8006c58 <_malloc_r+0x144>
 8006fda:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006fde:	d818      	bhi.n	8007012 <_malloc_r+0x4fe>
 8006fe0:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006fe4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006fe8:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006fec:	e5d6      	b.n	8006b9c <_malloc_r+0x88>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	4645      	mov	r5, r8
 8006ff2:	f8c8 3004 	str.w	r3, [r8, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	e724      	b.n	8006e44 <_malloc_r+0x330>
 8006ffa:	f04f 0901 	mov.w	r9, #1
 8006ffe:	108d      	asrs	r5, r1, #2
 8007000:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007004:	4610      	mov	r0, r2
 8007006:	fa09 f505 	lsl.w	r5, r9, r5
 800700a:	4329      	orrs	r1, r5
 800700c:	f8c8 1004 	str.w	r1, [r8, #4]
 8007010:	e77d      	b.n	8006f0e <_malloc_r+0x3fa>
 8007012:	f240 5354 	movw	r3, #1364	; 0x554
 8007016:	459c      	cmp	ip, r3
 8007018:	bf95      	itete	ls
 800701a:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 800701e:	25fc      	movhi	r5, #252	; 0xfc
 8007020:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8007024:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8007028:	bf98      	it	ls
 800702a:	ea4f 054c 	movls.w	r5, ip, lsl #1
 800702e:	e5b5      	b.n	8006b9c <_malloc_r+0x88>
 8007030:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8007034:	2900      	cmp	r1, #0
 8007036:	f47f ae96 	bne.w	8006d66 <_malloc_r+0x252>
 800703a:	68b2      	ldr	r2, [r6, #8]
 800703c:	eb0b 010a 	add.w	r1, fp, sl
 8007040:	f041 0101 	orr.w	r1, r1, #1
 8007044:	6051      	str	r1, [r2, #4]
 8007046:	e6e7      	b.n	8006e18 <_malloc_r+0x304>
 8007048:	f105 0108 	add.w	r1, r5, #8
 800704c:	4638      	mov	r0, r7
 800704e:	9201      	str	r2, [sp, #4]
 8007050:	f001 fd52 	bl	8008af8 <_free_r>
 8007054:	9a01      	ldr	r2, [sp, #4]
 8007056:	6853      	ldr	r3, [r2, #4]
 8007058:	e6de      	b.n	8006e18 <_malloc_r+0x304>
 800705a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800705e:	d803      	bhi.n	8007068 <_malloc_r+0x554>
 8007060:	0bc1      	lsrs	r1, r0, #15
 8007062:	3177      	adds	r1, #119	; 0x77
 8007064:	004d      	lsls	r5, r1, #1
 8007066:	e73f      	b.n	8006ee8 <_malloc_r+0x3d4>
 8007068:	f240 5154 	movw	r1, #1364	; 0x554
 800706c:	428a      	cmp	r2, r1
 800706e:	bf95      	itete	ls
 8007070:	0c81      	lsrls	r1, r0, #18
 8007072:	25fc      	movhi	r5, #252	; 0xfc
 8007074:	317c      	addls	r1, #124	; 0x7c
 8007076:	217e      	movhi	r1, #126	; 0x7e
 8007078:	bf98      	it	ls
 800707a:	004d      	lslls	r5, r1, #1
 800707c:	e734      	b.n	8006ee8 <_malloc_r+0x3d4>
 800707e:	6872      	ldr	r2, [r6, #4]
 8007080:	e79a      	b.n	8006fb8 <_malloc_r+0x4a4>
 8007082:	bf00      	nop

08007084 <memchr>:
 8007084:	0783      	lsls	r3, r0, #30
 8007086:	b2c9      	uxtb	r1, r1
 8007088:	b470      	push	{r4, r5, r6}
 800708a:	d03f      	beq.n	800710c <memchr+0x88>
 800708c:	1e54      	subs	r4, r2, #1
 800708e:	b32a      	cbz	r2, 80070dc <memchr+0x58>
 8007090:	7803      	ldrb	r3, [r0, #0]
 8007092:	428b      	cmp	r3, r1
 8007094:	d023      	beq.n	80070de <memchr+0x5a>
 8007096:	1c43      	adds	r3, r0, #1
 8007098:	e004      	b.n	80070a4 <memchr+0x20>
 800709a:	b1fc      	cbz	r4, 80070dc <memchr+0x58>
 800709c:	7805      	ldrb	r5, [r0, #0]
 800709e:	4614      	mov	r4, r2
 80070a0:	428d      	cmp	r5, r1
 80070a2:	d01c      	beq.n	80070de <memchr+0x5a>
 80070a4:	f013 0f03 	tst.w	r3, #3
 80070a8:	4618      	mov	r0, r3
 80070aa:	f104 32ff 	add.w	r2, r4, #4294967295
 80070ae:	f103 0301 	add.w	r3, r3, #1
 80070b2:	d1f2      	bne.n	800709a <memchr+0x16>
 80070b4:	2c03      	cmp	r4, #3
 80070b6:	d814      	bhi.n	80070e2 <memchr+0x5e>
 80070b8:	1e65      	subs	r5, r4, #1
 80070ba:	b34c      	cbz	r4, 8007110 <memchr+0x8c>
 80070bc:	7803      	ldrb	r3, [r0, #0]
 80070be:	428b      	cmp	r3, r1
 80070c0:	d00d      	beq.n	80070de <memchr+0x5a>
 80070c2:	1c42      	adds	r2, r0, #1
 80070c4:	2300      	movs	r3, #0
 80070c6:	e002      	b.n	80070ce <memchr+0x4a>
 80070c8:	7804      	ldrb	r4, [r0, #0]
 80070ca:	428c      	cmp	r4, r1
 80070cc:	d007      	beq.n	80070de <memchr+0x5a>
 80070ce:	42ab      	cmp	r3, r5
 80070d0:	4610      	mov	r0, r2
 80070d2:	f103 0301 	add.w	r3, r3, #1
 80070d6:	f102 0201 	add.w	r2, r2, #1
 80070da:	d1f5      	bne.n	80070c8 <memchr+0x44>
 80070dc:	2000      	movs	r0, #0
 80070de:	bc70      	pop	{r4, r5, r6}
 80070e0:	4770      	bx	lr
 80070e2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80070e6:	4603      	mov	r3, r0
 80070e8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 80070ec:	4618      	mov	r0, r3
 80070ee:	3304      	adds	r3, #4
 80070f0:	6802      	ldr	r2, [r0, #0]
 80070f2:	4072      	eors	r2, r6
 80070f4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80070f8:	ea25 0202 	bic.w	r2, r5, r2
 80070fc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8007100:	d1da      	bne.n	80070b8 <memchr+0x34>
 8007102:	3c04      	subs	r4, #4
 8007104:	4618      	mov	r0, r3
 8007106:	2c03      	cmp	r4, #3
 8007108:	d8f0      	bhi.n	80070ec <memchr+0x68>
 800710a:	e7d5      	b.n	80070b8 <memchr+0x34>
 800710c:	4614      	mov	r4, r2
 800710e:	e7d1      	b.n	80070b4 <memchr+0x30>
 8007110:	4620      	mov	r0, r4
 8007112:	e7e4      	b.n	80070de <memchr+0x5a>

08007114 <memcpy>:
 8007114:	2a0f      	cmp	r2, #15
 8007116:	b4f0      	push	{r4, r5, r6, r7}
 8007118:	d945      	bls.n	80071a6 <memcpy+0x92>
 800711a:	ea40 0301 	orr.w	r3, r0, r1
 800711e:	079b      	lsls	r3, r3, #30
 8007120:	d145      	bne.n	80071ae <memcpy+0x9a>
 8007122:	f1a2 0710 	sub.w	r7, r2, #16
 8007126:	460c      	mov	r4, r1
 8007128:	4603      	mov	r3, r0
 800712a:	093f      	lsrs	r7, r7, #4
 800712c:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8007130:	3610      	adds	r6, #16
 8007132:	6825      	ldr	r5, [r4, #0]
 8007134:	3310      	adds	r3, #16
 8007136:	3410      	adds	r4, #16
 8007138:	f843 5c10 	str.w	r5, [r3, #-16]
 800713c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8007140:	f843 5c0c 	str.w	r5, [r3, #-12]
 8007144:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8007148:	f843 5c08 	str.w	r5, [r3, #-8]
 800714c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007150:	f843 5c04 	str.w	r5, [r3, #-4]
 8007154:	42b3      	cmp	r3, r6
 8007156:	d1ec      	bne.n	8007132 <memcpy+0x1e>
 8007158:	1c7b      	adds	r3, r7, #1
 800715a:	f002 0c0f 	and.w	ip, r2, #15
 800715e:	f1bc 0f03 	cmp.w	ip, #3
 8007162:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007166:	4419      	add	r1, r3
 8007168:	4403      	add	r3, r0
 800716a:	d922      	bls.n	80071b2 <memcpy+0x9e>
 800716c:	460e      	mov	r6, r1
 800716e:	461d      	mov	r5, r3
 8007170:	4664      	mov	r4, ip
 8007172:	f856 7b04 	ldr.w	r7, [r6], #4
 8007176:	3c04      	subs	r4, #4
 8007178:	2c03      	cmp	r4, #3
 800717a:	f845 7b04 	str.w	r7, [r5], #4
 800717e:	d8f8      	bhi.n	8007172 <memcpy+0x5e>
 8007180:	f1ac 0404 	sub.w	r4, ip, #4
 8007184:	f002 0203 	and.w	r2, r2, #3
 8007188:	f024 0403 	bic.w	r4, r4, #3
 800718c:	3404      	adds	r4, #4
 800718e:	4423      	add	r3, r4
 8007190:	4421      	add	r1, r4
 8007192:	b132      	cbz	r2, 80071a2 <memcpy+0x8e>
 8007194:	440a      	add	r2, r1
 8007196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800719a:	4291      	cmp	r1, r2
 800719c:	f803 4b01 	strb.w	r4, [r3], #1
 80071a0:	d1f9      	bne.n	8007196 <memcpy+0x82>
 80071a2:	bcf0      	pop	{r4, r5, r6, r7}
 80071a4:	4770      	bx	lr
 80071a6:	4603      	mov	r3, r0
 80071a8:	2a00      	cmp	r2, #0
 80071aa:	d1f3      	bne.n	8007194 <memcpy+0x80>
 80071ac:	e7f9      	b.n	80071a2 <memcpy+0x8e>
 80071ae:	4603      	mov	r3, r0
 80071b0:	e7f0      	b.n	8007194 <memcpy+0x80>
 80071b2:	4662      	mov	r2, ip
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	d1ed      	bne.n	8007194 <memcpy+0x80>
 80071b8:	e7f3      	b.n	80071a2 <memcpy+0x8e>
 80071ba:	bf00      	nop

080071bc <__malloc_lock>:
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop

080071c0 <__malloc_unlock>:
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop

080071c4 <_Balloc>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	4606      	mov	r6, r0
 80071c8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80071ca:	460d      	mov	r5, r1
 80071cc:	b164      	cbz	r4, 80071e8 <_Balloc+0x24>
 80071ce:	68e2      	ldr	r2, [r4, #12]
 80071d0:	b19a      	cbz	r2, 80071fa <_Balloc+0x36>
 80071d2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 80071d6:	b1e3      	cbz	r3, 8007212 <_Balloc+0x4e>
 80071d8:	6819      	ldr	r1, [r3, #0]
 80071da:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 80071de:	2200      	movs	r2, #0
 80071e0:	4618      	mov	r0, r3
 80071e2:	611a      	str	r2, [r3, #16]
 80071e4:	60da      	str	r2, [r3, #12]
 80071e6:	bd70      	pop	{r4, r5, r6, pc}
 80071e8:	2010      	movs	r0, #16
 80071ea:	f7ff fc83 	bl	8006af4 <malloc>
 80071ee:	6270      	str	r0, [r6, #36]	; 0x24
 80071f0:	6044      	str	r4, [r0, #4]
 80071f2:	6084      	str	r4, [r0, #8]
 80071f4:	6004      	str	r4, [r0, #0]
 80071f6:	60c4      	str	r4, [r0, #12]
 80071f8:	4604      	mov	r4, r0
 80071fa:	2221      	movs	r2, #33	; 0x21
 80071fc:	4630      	mov	r0, r6
 80071fe:	2104      	movs	r1, #4
 8007200:	f001 fbf6 	bl	80089f0 <_calloc_r>
 8007204:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007206:	60e0      	str	r0, [r4, #12]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	2a00      	cmp	r2, #0
 800720c:	d1e1      	bne.n	80071d2 <_Balloc+0xe>
 800720e:	2000      	movs	r0, #0
 8007210:	bd70      	pop	{r4, r5, r6, pc}
 8007212:	2301      	movs	r3, #1
 8007214:	4630      	mov	r0, r6
 8007216:	4619      	mov	r1, r3
 8007218:	fa03 f405 	lsl.w	r4, r3, r5
 800721c:	1d62      	adds	r2, r4, #5
 800721e:	0092      	lsls	r2, r2, #2
 8007220:	f001 fbe6 	bl	80089f0 <_calloc_r>
 8007224:	4603      	mov	r3, r0
 8007226:	2800      	cmp	r0, #0
 8007228:	d0f1      	beq.n	800720e <_Balloc+0x4a>
 800722a:	6045      	str	r5, [r0, #4]
 800722c:	6084      	str	r4, [r0, #8]
 800722e:	e7d6      	b.n	80071de <_Balloc+0x1a>

08007230 <_Bfree>:
 8007230:	b530      	push	{r4, r5, lr}
 8007232:	4604      	mov	r4, r0
 8007234:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007236:	b083      	sub	sp, #12
 8007238:	b155      	cbz	r5, 8007250 <_Bfree+0x20>
 800723a:	b139      	cbz	r1, 800724c <_Bfree+0x1c>
 800723c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800723e:	684a      	ldr	r2, [r1, #4]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007246:	6008      	str	r0, [r1, #0]
 8007248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800724c:	b003      	add	sp, #12
 800724e:	bd30      	pop	{r4, r5, pc}
 8007250:	2010      	movs	r0, #16
 8007252:	9101      	str	r1, [sp, #4]
 8007254:	f7ff fc4e 	bl	8006af4 <malloc>
 8007258:	9901      	ldr	r1, [sp, #4]
 800725a:	6260      	str	r0, [r4, #36]	; 0x24
 800725c:	6045      	str	r5, [r0, #4]
 800725e:	6085      	str	r5, [r0, #8]
 8007260:	6005      	str	r5, [r0, #0]
 8007262:	60c5      	str	r5, [r0, #12]
 8007264:	e7e9      	b.n	800723a <_Bfree+0xa>
 8007266:	bf00      	nop

08007268 <__multadd>:
 8007268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800726c:	4688      	mov	r8, r1
 800726e:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8007272:	b082      	sub	sp, #8
 8007274:	4681      	mov	r9, r0
 8007276:	f101 0514 	add.w	r5, r1, #20
 800727a:	2400      	movs	r4, #0
 800727c:	682f      	ldr	r7, [r5, #0]
 800727e:	3401      	adds	r4, #1
 8007280:	45a2      	cmp	sl, r4
 8007282:	b2be      	uxth	r6, r7
 8007284:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007288:	fb02 3606 	mla	r6, r2, r6, r3
 800728c:	fb02 f307 	mul.w	r3, r2, r7
 8007290:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8007294:	b2b6      	uxth	r6, r6
 8007296:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800729a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800729e:	f845 6b04 	str.w	r6, [r5], #4
 80072a2:	dceb      	bgt.n	800727c <__multadd+0x14>
 80072a4:	b153      	cbz	r3, 80072bc <__multadd+0x54>
 80072a6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80072aa:	4592      	cmp	sl, r2
 80072ac:	da0a      	bge.n	80072c4 <__multadd+0x5c>
 80072ae:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 80072b2:	f10a 0201 	add.w	r2, sl, #1
 80072b6:	614b      	str	r3, [r1, #20]
 80072b8:	f8c8 2010 	str.w	r2, [r8, #16]
 80072bc:	4640      	mov	r0, r8
 80072be:	b002      	add	sp, #8
 80072c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072c8:	4648      	mov	r0, r9
 80072ca:	9301      	str	r3, [sp, #4]
 80072cc:	3101      	adds	r1, #1
 80072ce:	f7ff ff79 	bl	80071c4 <_Balloc>
 80072d2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80072d6:	f108 010c 	add.w	r1, r8, #12
 80072da:	3202      	adds	r2, #2
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	4604      	mov	r4, r0
 80072e0:	300c      	adds	r0, #12
 80072e2:	f7ff ff17 	bl	8007114 <memcpy>
 80072e6:	4641      	mov	r1, r8
 80072e8:	4648      	mov	r0, r9
 80072ea:	46a0      	mov	r8, r4
 80072ec:	f7ff ffa0 	bl	8007230 <_Bfree>
 80072f0:	9b01      	ldr	r3, [sp, #4]
 80072f2:	e7dc      	b.n	80072ae <__multadd+0x46>

080072f4 <__s2b>:
 80072f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072f8:	4699      	mov	r9, r3
 80072fa:	f648 6339 	movw	r3, #36409	; 0x8e39
 80072fe:	f109 0508 	add.w	r5, r9, #8
 8007302:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8007306:	460c      	mov	r4, r1
 8007308:	4607      	mov	r7, r0
 800730a:	4690      	mov	r8, r2
 800730c:	fb83 1305 	smull	r1, r3, r3, r5
 8007310:	17ed      	asrs	r5, r5, #31
 8007312:	9e08      	ldr	r6, [sp, #32]
 8007314:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8007318:	2b01      	cmp	r3, #1
 800731a:	dd35      	ble.n	8007388 <__s2b+0x94>
 800731c:	2501      	movs	r5, #1
 800731e:	2100      	movs	r1, #0
 8007320:	006d      	lsls	r5, r5, #1
 8007322:	3101      	adds	r1, #1
 8007324:	42ab      	cmp	r3, r5
 8007326:	dcfb      	bgt.n	8007320 <__s2b+0x2c>
 8007328:	4638      	mov	r0, r7
 800732a:	f7ff ff4b 	bl	80071c4 <_Balloc>
 800732e:	f1b8 0f09 	cmp.w	r8, #9
 8007332:	f04f 0301 	mov.w	r3, #1
 8007336:	bfdc      	itt	le
 8007338:	340a      	addle	r4, #10
 800733a:	f04f 0809 	movle.w	r8, #9
 800733e:	6146      	str	r6, [r0, #20]
 8007340:	6103      	str	r3, [r0, #16]
 8007342:	dd10      	ble.n	8007366 <__s2b+0x72>
 8007344:	f104 0609 	add.w	r6, r4, #9
 8007348:	4444      	add	r4, r8
 800734a:	4635      	mov	r5, r6
 800734c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007350:	4601      	mov	r1, r0
 8007352:	220a      	movs	r2, #10
 8007354:	4638      	mov	r0, r7
 8007356:	3b30      	subs	r3, #48	; 0x30
 8007358:	f7ff ff86 	bl	8007268 <__multadd>
 800735c:	42a5      	cmp	r5, r4
 800735e:	d1f5      	bne.n	800734c <__s2b+0x58>
 8007360:	eb06 0408 	add.w	r4, r6, r8
 8007364:	3c08      	subs	r4, #8
 8007366:	45c1      	cmp	r9, r8
 8007368:	dd0c      	ble.n	8007384 <__s2b+0x90>
 800736a:	ebc8 0809 	rsb	r8, r8, r9
 800736e:	44a0      	add	r8, r4
 8007370:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007374:	4601      	mov	r1, r0
 8007376:	220a      	movs	r2, #10
 8007378:	4638      	mov	r0, r7
 800737a:	3b30      	subs	r3, #48	; 0x30
 800737c:	f7ff ff74 	bl	8007268 <__multadd>
 8007380:	4544      	cmp	r4, r8
 8007382:	d1f5      	bne.n	8007370 <__s2b+0x7c>
 8007384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007388:	2100      	movs	r1, #0
 800738a:	e7cd      	b.n	8007328 <__s2b+0x34>

0800738c <__hi0bits>:
 800738c:	0c03      	lsrs	r3, r0, #16
 800738e:	bf06      	itte	eq
 8007390:	0400      	lsleq	r0, r0, #16
 8007392:	2310      	moveq	r3, #16
 8007394:	2300      	movne	r3, #0
 8007396:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800739a:	bf04      	itt	eq
 800739c:	0200      	lsleq	r0, r0, #8
 800739e:	3308      	addeq	r3, #8
 80073a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80073a4:	bf04      	itt	eq
 80073a6:	0100      	lsleq	r0, r0, #4
 80073a8:	3304      	addeq	r3, #4
 80073aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80073ae:	bf04      	itt	eq
 80073b0:	0080      	lsleq	r0, r0, #2
 80073b2:	3302      	addeq	r3, #2
 80073b4:	2800      	cmp	r0, #0
 80073b6:	db05      	blt.n	80073c4 <__hi0bits+0x38>
 80073b8:	0042      	lsls	r2, r0, #1
 80073ba:	d401      	bmi.n	80073c0 <__hi0bits+0x34>
 80073bc:	2020      	movs	r0, #32
 80073be:	4770      	bx	lr
 80073c0:	1c58      	adds	r0, r3, #1
 80073c2:	4770      	bx	lr
 80073c4:	4618      	mov	r0, r3
 80073c6:	4770      	bx	lr

080073c8 <__lo0bits>:
 80073c8:	6803      	ldr	r3, [r0, #0]
 80073ca:	4602      	mov	r2, r0
 80073cc:	f013 0007 	ands.w	r0, r3, #7
 80073d0:	d009      	beq.n	80073e6 <__lo0bits+0x1e>
 80073d2:	07d9      	lsls	r1, r3, #31
 80073d4:	d421      	bmi.n	800741a <__lo0bits+0x52>
 80073d6:	0798      	lsls	r0, r3, #30
 80073d8:	bf4b      	itete	mi
 80073da:	085b      	lsrmi	r3, r3, #1
 80073dc:	089b      	lsrpl	r3, r3, #2
 80073de:	2001      	movmi	r0, #1
 80073e0:	2002      	movpl	r0, #2
 80073e2:	6013      	str	r3, [r2, #0]
 80073e4:	4770      	bx	lr
 80073e6:	b299      	uxth	r1, r3
 80073e8:	b909      	cbnz	r1, 80073ee <__lo0bits+0x26>
 80073ea:	0c1b      	lsrs	r3, r3, #16
 80073ec:	2010      	movs	r0, #16
 80073ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80073f2:	bf04      	itt	eq
 80073f4:	0a1b      	lsreq	r3, r3, #8
 80073f6:	3008      	addeq	r0, #8
 80073f8:	0719      	lsls	r1, r3, #28
 80073fa:	bf04      	itt	eq
 80073fc:	091b      	lsreq	r3, r3, #4
 80073fe:	3004      	addeq	r0, #4
 8007400:	0799      	lsls	r1, r3, #30
 8007402:	bf04      	itt	eq
 8007404:	089b      	lsreq	r3, r3, #2
 8007406:	3002      	addeq	r0, #2
 8007408:	07d9      	lsls	r1, r3, #31
 800740a:	d404      	bmi.n	8007416 <__lo0bits+0x4e>
 800740c:	085b      	lsrs	r3, r3, #1
 800740e:	d101      	bne.n	8007414 <__lo0bits+0x4c>
 8007410:	2020      	movs	r0, #32
 8007412:	4770      	bx	lr
 8007414:	3001      	adds	r0, #1
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	4770      	bx	lr
 800741a:	2000      	movs	r0, #0
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop

08007420 <__i2b>:
 8007420:	b510      	push	{r4, lr}
 8007422:	460c      	mov	r4, r1
 8007424:	2101      	movs	r1, #1
 8007426:	f7ff fecd 	bl	80071c4 <_Balloc>
 800742a:	2201      	movs	r2, #1
 800742c:	6144      	str	r4, [r0, #20]
 800742e:	6102      	str	r2, [r0, #16]
 8007430:	bd10      	pop	{r4, pc}
 8007432:	bf00      	nop

08007434 <__multiply>:
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	460c      	mov	r4, r1
 800743a:	690e      	ldr	r6, [r1, #16]
 800743c:	b085      	sub	sp, #20
 800743e:	6915      	ldr	r5, [r2, #16]
 8007440:	4693      	mov	fp, r2
 8007442:	42ae      	cmp	r6, r5
 8007444:	da04      	bge.n	8007450 <__multiply+0x1c>
 8007446:	4632      	mov	r2, r6
 8007448:	465c      	mov	r4, fp
 800744a:	462e      	mov	r6, r5
 800744c:	468b      	mov	fp, r1
 800744e:	4615      	mov	r5, r2
 8007450:	68a3      	ldr	r3, [r4, #8]
 8007452:	eb06 0905 	add.w	r9, r6, r5
 8007456:	6861      	ldr	r1, [r4, #4]
 8007458:	4599      	cmp	r9, r3
 800745a:	bfc8      	it	gt
 800745c:	3101      	addgt	r1, #1
 800745e:	f7ff feb1 	bl	80071c4 <_Balloc>
 8007462:	f100 0a14 	add.w	sl, r0, #20
 8007466:	9002      	str	r0, [sp, #8]
 8007468:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 800746c:	9101      	str	r1, [sp, #4]
 800746e:	458a      	cmp	sl, r1
 8007470:	d206      	bcs.n	8007480 <__multiply+0x4c>
 8007472:	9a01      	ldr	r2, [sp, #4]
 8007474:	4653      	mov	r3, sl
 8007476:	2000      	movs	r0, #0
 8007478:	f843 0b04 	str.w	r0, [r3], #4
 800747c:	429a      	cmp	r2, r3
 800747e:	d8fb      	bhi.n	8007478 <__multiply+0x44>
 8007480:	f10b 0b14 	add.w	fp, fp, #20
 8007484:	3414      	adds	r4, #20
 8007486:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800748a:	9400      	str	r4, [sp, #0]
 800748c:	45ab      	cmp	fp, r5
 800748e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007492:	bf3c      	itt	cc
 8007494:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007498:	46a9      	movcc	r9, r5
 800749a:	d254      	bcs.n	8007546 <__multiply+0x112>
 800749c:	f85b 3b04 	ldr.w	r3, [fp], #4
 80074a0:	b29c      	uxth	r4, r3
 80074a2:	2c00      	cmp	r4, #0
 80074a4:	d064      	beq.n	8007570 <__multiply+0x13c>
 80074a6:	9900      	ldr	r1, [sp, #0]
 80074a8:	4652      	mov	r2, sl
 80074aa:	2500      	movs	r5, #0
 80074ac:	46a4      	mov	ip, r4
 80074ae:	e000      	b.n	80074b2 <__multiply+0x7e>
 80074b0:	461a      	mov	r2, r3
 80074b2:	f851 4b04 	ldr.w	r4, [r1], #4
 80074b6:	4613      	mov	r3, r2
 80074b8:	6817      	ldr	r7, [r2, #0]
 80074ba:	428e      	cmp	r6, r1
 80074bc:	fa1f f884 	uxth.w	r8, r4
 80074c0:	ea4f 4414 	mov.w	r4, r4, lsr #16
 80074c4:	b2b8      	uxth	r0, r7
 80074c6:	ea4f 4717 	mov.w	r7, r7, lsr #16
 80074ca:	fb0c 0808 	mla	r8, ip, r8, r0
 80074ce:	fb0c 7004 	mla	r0, ip, r4, r7
 80074d2:	4445      	add	r5, r8
 80074d4:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 80074d8:	b2ad      	uxth	r5, r5
 80074da:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 80074de:	ea4f 4510 	mov.w	r5, r0, lsr #16
 80074e2:	f843 4b04 	str.w	r4, [r3], #4
 80074e6:	d8e3      	bhi.n	80074b0 <__multiply+0x7c>
 80074e8:	6055      	str	r5, [r2, #4]
 80074ea:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 80074ee:	0c24      	lsrs	r4, r4, #16
 80074f0:	d023      	beq.n	800753a <__multiply+0x106>
 80074f2:	f8da 1000 	ldr.w	r1, [sl]
 80074f6:	4650      	mov	r0, sl
 80074f8:	9b00      	ldr	r3, [sp, #0]
 80074fa:	2700      	movs	r7, #0
 80074fc:	460d      	mov	r5, r1
 80074fe:	e000      	b.n	8007502 <__multiply+0xce>
 8007500:	4610      	mov	r0, r2
 8007502:	f8b3 c000 	ldrh.w	ip, [r3]
 8007506:	0c2d      	lsrs	r5, r5, #16
 8007508:	4602      	mov	r2, r0
 800750a:	b289      	uxth	r1, r1
 800750c:	fb04 550c 	mla	r5, r4, ip, r5
 8007510:	442f      	add	r7, r5
 8007512:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8007516:	f842 1b04 	str.w	r1, [r2], #4
 800751a:	6841      	ldr	r1, [r0, #4]
 800751c:	f853 cb04 	ldr.w	ip, [r3], #4
 8007520:	460d      	mov	r5, r1
 8007522:	b289      	uxth	r1, r1
 8007524:	429e      	cmp	r6, r3
 8007526:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800752a:	fb04 110c 	mla	r1, r4, ip, r1
 800752e:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8007532:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8007536:	d8e3      	bhi.n	8007500 <__multiply+0xcc>
 8007538:	6041      	str	r1, [r0, #4]
 800753a:	45d9      	cmp	r9, fp
 800753c:	f10a 0a04 	add.w	sl, sl, #4
 8007540:	d8ac      	bhi.n	800749c <__multiply+0x68>
 8007542:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007546:	f1b9 0f00 	cmp.w	r9, #0
 800754a:	dd0a      	ble.n	8007562 <__multiply+0x12e>
 800754c:	9b01      	ldr	r3, [sp, #4]
 800754e:	3b04      	subs	r3, #4
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	b11a      	cbz	r2, 800755c <__multiply+0x128>
 8007554:	e005      	b.n	8007562 <__multiply+0x12e>
 8007556:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800755a:	b912      	cbnz	r2, 8007562 <__multiply+0x12e>
 800755c:	f1b9 0901 	subs.w	r9, r9, #1
 8007560:	d1f9      	bne.n	8007556 <__multiply+0x122>
 8007562:	9902      	ldr	r1, [sp, #8]
 8007564:	4608      	mov	r0, r1
 8007566:	f8c1 9010 	str.w	r9, [r1, #16]
 800756a:	b005      	add	sp, #20
 800756c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007570:	461c      	mov	r4, r3
 8007572:	e7bc      	b.n	80074ee <__multiply+0xba>

08007574 <__pow5mult>:
 8007574:	f012 0303 	ands.w	r3, r2, #3
 8007578:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800757c:	4614      	mov	r4, r2
 800757e:	b083      	sub	sp, #12
 8007580:	4607      	mov	r7, r0
 8007582:	460e      	mov	r6, r1
 8007584:	d12b      	bne.n	80075de <__pow5mult+0x6a>
 8007586:	10a4      	asrs	r4, r4, #2
 8007588:	d01c      	beq.n	80075c4 <__pow5mult+0x50>
 800758a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758c:	2b00      	cmp	r3, #0
 800758e:	d032      	beq.n	80075f6 <__pow5mult+0x82>
 8007590:	689d      	ldr	r5, [r3, #8]
 8007592:	2d00      	cmp	r5, #0
 8007594:	d03a      	beq.n	800760c <__pow5mult+0x98>
 8007596:	f04f 0900 	mov.w	r9, #0
 800759a:	e004      	b.n	80075a6 <__pow5mult+0x32>
 800759c:	1064      	asrs	r4, r4, #1
 800759e:	d011      	beq.n	80075c4 <__pow5mult+0x50>
 80075a0:	6828      	ldr	r0, [r5, #0]
 80075a2:	b198      	cbz	r0, 80075cc <__pow5mult+0x58>
 80075a4:	4605      	mov	r5, r0
 80075a6:	07e0      	lsls	r0, r4, #31
 80075a8:	d5f8      	bpl.n	800759c <__pow5mult+0x28>
 80075aa:	4631      	mov	r1, r6
 80075ac:	462a      	mov	r2, r5
 80075ae:	4638      	mov	r0, r7
 80075b0:	f7ff ff40 	bl	8007434 <__multiply>
 80075b4:	4631      	mov	r1, r6
 80075b6:	4680      	mov	r8, r0
 80075b8:	4638      	mov	r0, r7
 80075ba:	f7ff fe39 	bl	8007230 <_Bfree>
 80075be:	1064      	asrs	r4, r4, #1
 80075c0:	4646      	mov	r6, r8
 80075c2:	d1ed      	bne.n	80075a0 <__pow5mult+0x2c>
 80075c4:	4630      	mov	r0, r6
 80075c6:	b003      	add	sp, #12
 80075c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075cc:	4638      	mov	r0, r7
 80075ce:	4629      	mov	r1, r5
 80075d0:	462a      	mov	r2, r5
 80075d2:	f7ff ff2f 	bl	8007434 <__multiply>
 80075d6:	6028      	str	r0, [r5, #0]
 80075d8:	f8c0 9000 	str.w	r9, [r0]
 80075dc:	e7e2      	b.n	80075a4 <__pow5mult+0x30>
 80075de:	f64a 3268 	movw	r2, #43880	; 0xab68
 80075e2:	1e5d      	subs	r5, r3, #1
 80075e4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80075e8:	2300      	movs	r3, #0
 80075ea:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80075ee:	f7ff fe3b 	bl	8007268 <__multadd>
 80075f2:	4606      	mov	r6, r0
 80075f4:	e7c7      	b.n	8007586 <__pow5mult+0x12>
 80075f6:	2010      	movs	r0, #16
 80075f8:	9301      	str	r3, [sp, #4]
 80075fa:	f7ff fa7b 	bl	8006af4 <malloc>
 80075fe:	9b01      	ldr	r3, [sp, #4]
 8007600:	6278      	str	r0, [r7, #36]	; 0x24
 8007602:	6043      	str	r3, [r0, #4]
 8007604:	6083      	str	r3, [r0, #8]
 8007606:	6003      	str	r3, [r0, #0]
 8007608:	60c3      	str	r3, [r0, #12]
 800760a:	4603      	mov	r3, r0
 800760c:	2101      	movs	r1, #1
 800760e:	4638      	mov	r0, r7
 8007610:	9301      	str	r3, [sp, #4]
 8007612:	f7ff fdd7 	bl	80071c4 <_Balloc>
 8007616:	9b01      	ldr	r3, [sp, #4]
 8007618:	f240 2271 	movw	r2, #625	; 0x271
 800761c:	2101      	movs	r1, #1
 800761e:	6142      	str	r2, [r0, #20]
 8007620:	4605      	mov	r5, r0
 8007622:	2200      	movs	r2, #0
 8007624:	6101      	str	r1, [r0, #16]
 8007626:	6098      	str	r0, [r3, #8]
 8007628:	6002      	str	r2, [r0, #0]
 800762a:	e7b4      	b.n	8007596 <__pow5mult+0x22>

0800762c <__lshift>:
 800762c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007630:	4693      	mov	fp, r2
 8007632:	690a      	ldr	r2, [r1, #16]
 8007634:	460f      	mov	r7, r1
 8007636:	ea4f 156b 	mov.w	r5, fp, asr #5
 800763a:	688b      	ldr	r3, [r1, #8]
 800763c:	eb05 0902 	add.w	r9, r5, r2
 8007640:	4680      	mov	r8, r0
 8007642:	f109 0601 	add.w	r6, r9, #1
 8007646:	6849      	ldr	r1, [r1, #4]
 8007648:	429e      	cmp	r6, r3
 800764a:	dd03      	ble.n	8007654 <__lshift+0x28>
 800764c:	005b      	lsls	r3, r3, #1
 800764e:	3101      	adds	r1, #1
 8007650:	429e      	cmp	r6, r3
 8007652:	dcfb      	bgt.n	800764c <__lshift+0x20>
 8007654:	4640      	mov	r0, r8
 8007656:	f7ff fdb5 	bl	80071c4 <_Balloc>
 800765a:	2d00      	cmp	r5, #0
 800765c:	4682      	mov	sl, r0
 800765e:	f100 0414 	add.w	r4, r0, #20
 8007662:	dd09      	ble.n	8007678 <__lshift+0x4c>
 8007664:	2300      	movs	r3, #0
 8007666:	4622      	mov	r2, r4
 8007668:	4619      	mov	r1, r3
 800766a:	3301      	adds	r3, #1
 800766c:	f842 1b04 	str.w	r1, [r2], #4
 8007670:	42ab      	cmp	r3, r5
 8007672:	d1fa      	bne.n	800766a <__lshift+0x3e>
 8007674:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	f01b 0b1f 	ands.w	fp, fp, #31
 800767e:	f107 0314 	add.w	r3, r7, #20
 8007682:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007686:	d01f      	beq.n	80076c8 <__lshift+0x9c>
 8007688:	f1cb 0e20 	rsb	lr, fp, #32
 800768c:	2000      	movs	r0, #0
 800768e:	e000      	b.n	8007692 <__lshift+0x66>
 8007690:	462c      	mov	r4, r5
 8007692:	6819      	ldr	r1, [r3, #0]
 8007694:	4625      	mov	r5, r4
 8007696:	fa01 f10b 	lsl.w	r1, r1, fp
 800769a:	4308      	orrs	r0, r1
 800769c:	f845 0b04 	str.w	r0, [r5], #4
 80076a0:	f853 0b04 	ldr.w	r0, [r3], #4
 80076a4:	4293      	cmp	r3, r2
 80076a6:	fa20 f00e 	lsr.w	r0, r0, lr
 80076aa:	d3f1      	bcc.n	8007690 <__lshift+0x64>
 80076ac:	6060      	str	r0, [r4, #4]
 80076ae:	b108      	cbz	r0, 80076b4 <__lshift+0x88>
 80076b0:	f109 0602 	add.w	r6, r9, #2
 80076b4:	4640      	mov	r0, r8
 80076b6:	3e01      	subs	r6, #1
 80076b8:	4639      	mov	r1, r7
 80076ba:	f8ca 6010 	str.w	r6, [sl, #16]
 80076be:	f7ff fdb7 	bl	8007230 <_Bfree>
 80076c2:	4650      	mov	r0, sl
 80076c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c8:	f853 1b04 	ldr.w	r1, [r3], #4
 80076cc:	429a      	cmp	r2, r3
 80076ce:	f844 1b04 	str.w	r1, [r4], #4
 80076d2:	d9ef      	bls.n	80076b4 <__lshift+0x88>
 80076d4:	f853 1b04 	ldr.w	r1, [r3], #4
 80076d8:	429a      	cmp	r2, r3
 80076da:	f844 1b04 	str.w	r1, [r4], #4
 80076de:	d8f3      	bhi.n	80076c8 <__lshift+0x9c>
 80076e0:	e7e8      	b.n	80076b4 <__lshift+0x88>
 80076e2:	bf00      	nop

080076e4 <__mcmp>:
 80076e4:	6902      	ldr	r2, [r0, #16]
 80076e6:	690b      	ldr	r3, [r1, #16]
 80076e8:	b410      	push	{r4}
 80076ea:	1ad2      	subs	r2, r2, r3
 80076ec:	bf18      	it	ne
 80076ee:	4610      	movne	r0, r2
 80076f0:	d112      	bne.n	8007718 <__mcmp+0x34>
 80076f2:	009a      	lsls	r2, r3, #2
 80076f4:	3014      	adds	r0, #20
 80076f6:	3114      	adds	r1, #20
 80076f8:	1883      	adds	r3, r0, r2
 80076fa:	4411      	add	r1, r2
 80076fc:	e001      	b.n	8007702 <__mcmp+0x1e>
 80076fe:	4298      	cmp	r0, r3
 8007700:	d20d      	bcs.n	800771e <__mcmp+0x3a>
 8007702:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007706:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800770a:	42a2      	cmp	r2, r4
 800770c:	d0f7      	beq.n	80076fe <__mcmp+0x1a>
 800770e:	4294      	cmp	r4, r2
 8007710:	bf94      	ite	ls
 8007712:	2001      	movls	r0, #1
 8007714:	f04f 30ff 	movhi.w	r0, #4294967295
 8007718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	2000      	movs	r0, #0
 8007720:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop

08007728 <__mdiff>:
 8007728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772c:	4688      	mov	r8, r1
 800772e:	4605      	mov	r5, r0
 8007730:	4611      	mov	r1, r2
 8007732:	4640      	mov	r0, r8
 8007734:	4614      	mov	r4, r2
 8007736:	f7ff ffd5 	bl	80076e4 <__mcmp>
 800773a:	1e06      	subs	r6, r0, #0
 800773c:	d05f      	beq.n	80077fe <__mdiff+0xd6>
 800773e:	bfbc      	itt	lt
 8007740:	4643      	movlt	r3, r8
 8007742:	46a0      	movlt	r8, r4
 8007744:	4628      	mov	r0, r5
 8007746:	bfb8      	it	lt
 8007748:	461c      	movlt	r4, r3
 800774a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800774e:	bfac      	ite	ge
 8007750:	2600      	movge	r6, #0
 8007752:	2601      	movlt	r6, #1
 8007754:	f7ff fd36 	bl	80071c4 <_Balloc>
 8007758:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800775c:	f104 0914 	add.w	r9, r4, #20
 8007760:	6922      	ldr	r2, [r4, #16]
 8007762:	f108 0814 	add.w	r8, r8, #20
 8007766:	4644      	mov	r4, r8
 8007768:	464d      	mov	r5, r9
 800776a:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800776e:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8007772:	2200      	movs	r2, #0
 8007774:	4682      	mov	sl, r0
 8007776:	f100 0314 	add.w	r3, r0, #20
 800777a:	60c6      	str	r6, [r0, #12]
 800777c:	f854 7b04 	ldr.w	r7, [r4], #4
 8007780:	f855 0b04 	ldr.w	r0, [r5], #4
 8007784:	4621      	mov	r1, r4
 8007786:	b2be      	uxth	r6, r7
 8007788:	45a9      	cmp	r9, r5
 800778a:	4432      	add	r2, r6
 800778c:	fa1f fb80 	uxth.w	fp, r0
 8007790:	ebcb 0602 	rsb	r6, fp, r2
 8007794:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007798:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800779c:	eb02 4226 	add.w	r2, r2, r6, asr #16
 80077a0:	b2b6      	uxth	r6, r6
 80077a2:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 80077a6:	ea4f 4222 	mov.w	r2, r2, asr #16
 80077aa:	f843 6b04 	str.w	r6, [r3], #4
 80077ae:	d8e5      	bhi.n	800777c <__mdiff+0x54>
 80077b0:	45a0      	cmp	r8, r4
 80077b2:	461d      	mov	r5, r3
 80077b4:	d916      	bls.n	80077e4 <__mdiff+0xbc>
 80077b6:	f851 0b04 	ldr.w	r0, [r1], #4
 80077ba:	4588      	cmp	r8, r1
 80077bc:	b286      	uxth	r6, r0
 80077be:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80077c2:	4432      	add	r2, r6
 80077c4:	eb00 4022 	add.w	r0, r0, r2, asr #16
 80077c8:	b292      	uxth	r2, r2
 80077ca:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 80077ce:	ea4f 4220 	mov.w	r2, r0, asr #16
 80077d2:	f843 6b04 	str.w	r6, [r3], #4
 80077d6:	d8ee      	bhi.n	80077b6 <__mdiff+0x8e>
 80077d8:	43e3      	mvns	r3, r4
 80077da:	4443      	add	r3, r8
 80077dc:	f023 0303 	bic.w	r3, r3, #3
 80077e0:	3304      	adds	r3, #4
 80077e2:	442b      	add	r3, r5
 80077e4:	3b04      	subs	r3, #4
 80077e6:	b92e      	cbnz	r6, 80077f4 <__mdiff+0xcc>
 80077e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80077ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077f0:	2a00      	cmp	r2, #0
 80077f2:	d0f9      	beq.n	80077e8 <__mdiff+0xc0>
 80077f4:	4650      	mov	r0, sl
 80077f6:	f8ca c010 	str.w	ip, [sl, #16]
 80077fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fe:	4628      	mov	r0, r5
 8007800:	4631      	mov	r1, r6
 8007802:	f7ff fcdf 	bl	80071c4 <_Balloc>
 8007806:	2201      	movs	r2, #1
 8007808:	4603      	mov	r3, r0
 800780a:	615e      	str	r6, [r3, #20]
 800780c:	611a      	str	r2, [r3, #16]
 800780e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007812:	bf00      	nop

08007814 <__ulp>:
 8007814:	2300      	movs	r3, #0
 8007816:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800781a:	400b      	ands	r3, r1
 800781c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007820:	2b00      	cmp	r3, #0
 8007822:	dd02      	ble.n	800782a <__ulp+0x16>
 8007824:	4619      	mov	r1, r3
 8007826:	2000      	movs	r0, #0
 8007828:	4770      	bx	lr
 800782a:	425b      	negs	r3, r3
 800782c:	151b      	asrs	r3, r3, #20
 800782e:	2b13      	cmp	r3, #19
 8007830:	dd0b      	ble.n	800784a <__ulp+0x36>
 8007832:	2b32      	cmp	r3, #50	; 0x32
 8007834:	f04f 0100 	mov.w	r1, #0
 8007838:	bfdb      	ittet	le
 800783a:	2201      	movle	r2, #1
 800783c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007840:	2301      	movgt	r3, #1
 8007842:	fa02 f303 	lslle.w	r3, r2, r3
 8007846:	4618      	mov	r0, r3
 8007848:	4770      	bx	lr
 800784a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800784e:	2000      	movs	r0, #0
 8007850:	fa42 f103 	asr.w	r1, r2, r3
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop

08007858 <__b2d>:
 8007858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800785a:	f100 0614 	add.w	r6, r0, #20
 800785e:	6904      	ldr	r4, [r0, #16]
 8007860:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8007864:	1f27      	subs	r7, r4, #4
 8007866:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800786a:	4628      	mov	r0, r5
 800786c:	f7ff fd8e 	bl	800738c <__hi0bits>
 8007870:	280a      	cmp	r0, #10
 8007872:	f1c0 0320 	rsb	r3, r0, #32
 8007876:	600b      	str	r3, [r1, #0]
 8007878:	dc18      	bgt.n	80078ac <__b2d+0x54>
 800787a:	42be      	cmp	r6, r7
 800787c:	f1c0 010b 	rsb	r1, r0, #11
 8007880:	fa25 fc01 	lsr.w	ip, r5, r1
 8007884:	f100 0015 	add.w	r0, r0, #21
 8007888:	bf34      	ite	cc
 800788a:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800788e:	2100      	movcs	r1, #0
 8007890:	fa05 f500 	lsl.w	r5, r5, r0
 8007894:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007898:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800789c:	bf38      	it	cc
 800789e:	fa24 f101 	lsrcc.w	r1, r4, r1
 80078a2:	ea41 0205 	orr.w	r2, r1, r5
 80078a6:	4619      	mov	r1, r3
 80078a8:	4610      	mov	r0, r2
 80078aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078ac:	42be      	cmp	r6, r7
 80078ae:	bf36      	itet	cc
 80078b0:	f1a4 0708 	subcc.w	r7, r4, #8
 80078b4:	2100      	movcs	r1, #0
 80078b6:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 80078ba:	f1b0 040b 	subs.w	r4, r0, #11
 80078be:	d019      	beq.n	80078f4 <__b2d+0x9c>
 80078c0:	40a5      	lsls	r5, r4
 80078c2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80078c6:	42b7      	cmp	r7, r6
 80078c8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80078cc:	fa21 fc00 	lsr.w	ip, r1, r0
 80078d0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80078d4:	ea45 030c 	orr.w	r3, r5, ip
 80078d8:	bf8c      	ite	hi
 80078da:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 80078de:	2000      	movls	r0, #0
 80078e0:	fa01 f104 	lsl.w	r1, r1, r4
 80078e4:	bf88      	it	hi
 80078e6:	fa25 f000 	lsrhi.w	r0, r5, r0
 80078ea:	ea40 0201 	orr.w	r2, r0, r1
 80078ee:	4619      	mov	r1, r3
 80078f0:	4610      	mov	r0, r2
 80078f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078f4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80078f8:	460a      	mov	r2, r1
 80078fa:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80078fe:	4610      	mov	r0, r2
 8007900:	4619      	mov	r1, r3
 8007902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007904 <__d2b>:
 8007904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007908:	b082      	sub	sp, #8
 800790a:	2101      	movs	r1, #1
 800790c:	461d      	mov	r5, r3
 800790e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8007912:	4614      	mov	r4, r2
 8007914:	9f08      	ldr	r7, [sp, #32]
 8007916:	f7ff fc55 	bl	80071c4 <_Balloc>
 800791a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800791e:	4684      	mov	ip, r0
 8007920:	b10e      	cbz	r6, 8007926 <__d2b+0x22>
 8007922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007926:	9301      	str	r3, [sp, #4]
 8007928:	b324      	cbz	r4, 8007974 <__d2b+0x70>
 800792a:	a802      	add	r0, sp, #8
 800792c:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007930:	4668      	mov	r0, sp
 8007932:	f7ff fd49 	bl	80073c8 <__lo0bits>
 8007936:	2800      	cmp	r0, #0
 8007938:	d134      	bne.n	80079a4 <__d2b+0xa0>
 800793a:	9b00      	ldr	r3, [sp, #0]
 800793c:	9901      	ldr	r1, [sp, #4]
 800793e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007942:	f8cc 1018 	str.w	r1, [ip, #24]
 8007946:	2900      	cmp	r1, #0
 8007948:	bf0c      	ite	eq
 800794a:	2101      	moveq	r1, #1
 800794c:	2102      	movne	r1, #2
 800794e:	f8cc 1010 	str.w	r1, [ip, #16]
 8007952:	b9de      	cbnz	r6, 800798c <__d2b+0x88>
 8007954:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007958:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800795c:	6038      	str	r0, [r7, #0]
 800795e:	6918      	ldr	r0, [r3, #16]
 8007960:	f7ff fd14 	bl	800738c <__hi0bits>
 8007964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007966:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800796a:	6018      	str	r0, [r3, #0]
 800796c:	4660      	mov	r0, ip
 800796e:	b002      	add	sp, #8
 8007970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007974:	a801      	add	r0, sp, #4
 8007976:	f7ff fd27 	bl	80073c8 <__lo0bits>
 800797a:	9b01      	ldr	r3, [sp, #4]
 800797c:	2101      	movs	r1, #1
 800797e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007982:	3020      	adds	r0, #32
 8007984:	f8cc 1010 	str.w	r1, [ip, #16]
 8007988:	2e00      	cmp	r6, #0
 800798a:	d0e3      	beq.n	8007954 <__d2b+0x50>
 800798c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800798e:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 8007992:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 8007996:	4440      	add	r0, r8
 8007998:	6038      	str	r0, [r7, #0]
 800799a:	4660      	mov	r0, ip
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	b002      	add	sp, #8
 80079a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079a4:	9b01      	ldr	r3, [sp, #4]
 80079a6:	f1c0 0420 	rsb	r4, r0, #32
 80079aa:	9a00      	ldr	r2, [sp, #0]
 80079ac:	fa03 f404 	lsl.w	r4, r3, r4
 80079b0:	40c3      	lsrs	r3, r0
 80079b2:	4322      	orrs	r2, r4
 80079b4:	4619      	mov	r1, r3
 80079b6:	9301      	str	r3, [sp, #4]
 80079b8:	f8cc 2014 	str.w	r2, [ip, #20]
 80079bc:	e7c1      	b.n	8007942 <__d2b+0x3e>
 80079be:	bf00      	nop

080079c0 <__ratio>:
 80079c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80079c4:	b083      	sub	sp, #12
 80079c6:	4688      	mov	r8, r1
 80079c8:	4669      	mov	r1, sp
 80079ca:	4606      	mov	r6, r0
 80079cc:	f7ff ff44 	bl	8007858 <__b2d>
 80079d0:	460d      	mov	r5, r1
 80079d2:	4604      	mov	r4, r0
 80079d4:	a901      	add	r1, sp, #4
 80079d6:	4640      	mov	r0, r8
 80079d8:	f7ff ff3e 	bl	8007858 <__b2d>
 80079dc:	f8d8 e010 	ldr.w	lr, [r8, #16]
 80079e0:	462f      	mov	r7, r5
 80079e2:	4602      	mov	r2, r0
 80079e4:	6930      	ldr	r0, [r6, #16]
 80079e6:	460b      	mov	r3, r1
 80079e8:	4689      	mov	r9, r1
 80079ea:	ebce 0e00 	rsb	lr, lr, r0
 80079ee:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80079f2:	ebc1 0c00 	rsb	ip, r1, r0
 80079f6:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80079fa:	2900      	cmp	r1, #0
 80079fc:	bfc9      	itett	gt
 80079fe:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 8007a02:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 8007a06:	4624      	movgt	r4, r4
 8007a08:	463d      	movgt	r5, r7
 8007a0a:	bfdc      	itt	le
 8007a0c:	4612      	movle	r2, r2
 8007a0e:	464b      	movle	r3, r9
 8007a10:	4620      	mov	r0, r4
 8007a12:	4629      	mov	r1, r5
 8007a14:	f002 f884 	bl	8009b20 <__aeabi_ddiv>
 8007a18:	b003      	add	sp, #12
 8007a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a1e:	bf00      	nop

08007a20 <_mprec_log10>:
 8007a20:	2817      	cmp	r0, #23
 8007a22:	b510      	push	{r4, lr}
 8007a24:	4604      	mov	r4, r0
 8007a26:	dd0c      	ble.n	8007a42 <_mprec_log10+0x22>
 8007a28:	2100      	movs	r1, #0
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007a30:	2300      	movs	r3, #0
 8007a32:	2200      	movs	r2, #0
 8007a34:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007a38:	f001 ff48 	bl	80098cc <__aeabi_dmul>
 8007a3c:	3c01      	subs	r4, #1
 8007a3e:	d1f7      	bne.n	8007a30 <_mprec_log10+0x10>
 8007a40:	bd10      	pop	{r4, pc}
 8007a42:	f64a 3368 	movw	r3, #43880	; 0xab68
 8007a46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007a4a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8007a4e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007a52:	bd10      	pop	{r4, pc}

08007a54 <__copybits>:
 8007a54:	b470      	push	{r4, r5, r6}
 8007a56:	3901      	subs	r1, #1
 8007a58:	6915      	ldr	r5, [r2, #16]
 8007a5a:	f102 0314 	add.w	r3, r2, #20
 8007a5e:	114e      	asrs	r6, r1, #5
 8007a60:	3601      	adds	r6, #1
 8007a62:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007a66:	42ab      	cmp	r3, r5
 8007a68:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007a6c:	d20c      	bcs.n	8007a88 <__copybits+0x34>
 8007a6e:	4601      	mov	r1, r0
 8007a70:	f853 4b04 	ldr.w	r4, [r3], #4
 8007a74:	429d      	cmp	r5, r3
 8007a76:	f841 4b04 	str.w	r4, [r1], #4
 8007a7a:	d8f9      	bhi.n	8007a70 <__copybits+0x1c>
 8007a7c:	1aab      	subs	r3, r5, r2
 8007a7e:	3b15      	subs	r3, #21
 8007a80:	f023 0303 	bic.w	r3, r3, #3
 8007a84:	3304      	adds	r3, #4
 8007a86:	4418      	add	r0, r3
 8007a88:	4286      	cmp	r6, r0
 8007a8a:	d904      	bls.n	8007a96 <__copybits+0x42>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f840 3b04 	str.w	r3, [r0], #4
 8007a92:	4286      	cmp	r6, r0
 8007a94:	d8fb      	bhi.n	8007a8e <__copybits+0x3a>
 8007a96:	bc70      	pop	{r4, r5, r6}
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop

08007a9c <__any_on>:
 8007a9c:	6903      	ldr	r3, [r0, #16]
 8007a9e:	114a      	asrs	r2, r1, #5
 8007aa0:	b410      	push	{r4}
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	f100 0414 	add.w	r4, r0, #20
 8007aa8:	bfb8      	it	lt
 8007aaa:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 8007aae:	db13      	blt.n	8007ad8 <__any_on+0x3c>
 8007ab0:	dd10      	ble.n	8007ad4 <__any_on+0x38>
 8007ab2:	f011 011f 	ands.w	r1, r1, #31
 8007ab6:	d00d      	beq.n	8007ad4 <__any_on+0x38>
 8007ab8:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 8007abc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ac0:	fa20 f201 	lsr.w	r2, r0, r1
 8007ac4:	fa02 f101 	lsl.w	r1, r2, r1
 8007ac8:	4281      	cmp	r1, r0
 8007aca:	d005      	beq.n	8007ad8 <__any_on+0x3c>
 8007acc:	2001      	movs	r0, #1
 8007ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ad2:	4770      	bx	lr
 8007ad4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ad8:	429c      	cmp	r4, r3
 8007ada:	d20a      	bcs.n	8007af2 <__any_on+0x56>
 8007adc:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007ae0:	3b04      	subs	r3, #4
 8007ae2:	b122      	cbz	r2, 8007aee <__any_on+0x52>
 8007ae4:	e7f2      	b.n	8007acc <__any_on+0x30>
 8007ae6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007aea:	2a00      	cmp	r2, #0
 8007aec:	d1ee      	bne.n	8007acc <__any_on+0x30>
 8007aee:	429c      	cmp	r4, r3
 8007af0:	d3f9      	bcc.n	8007ae6 <__any_on+0x4a>
 8007af2:	2000      	movs	r0, #0
 8007af4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop

08007afc <__fpclassifyd>:
 8007afc:	ea50 0301 	orrs.w	r3, r0, r1
 8007b00:	d101      	bne.n	8007b06 <__fpclassifyd+0xa>
 8007b02:	2002      	movs	r0, #2
 8007b04:	4770      	bx	lr
 8007b06:	f1d0 0301 	rsbs	r3, r0, #1
 8007b0a:	bf38      	it	cc
 8007b0c:	2300      	movcc	r3, #0
 8007b0e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8007b12:	bf08      	it	eq
 8007b14:	2800      	cmpeq	r0, #0
 8007b16:	d0f4      	beq.n	8007b02 <__fpclassifyd+0x6>
 8007b18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007b1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007b20:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 8007b24:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8007b28:	4290      	cmp	r0, r2
 8007b2a:	d801      	bhi.n	8007b30 <__fpclassifyd+0x34>
 8007b2c:	2004      	movs	r0, #4
 8007b2e:	4770      	bx	lr
 8007b30:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007b34:	d201      	bcs.n	8007b3a <__fpclassifyd+0x3e>
 8007b36:	2003      	movs	r0, #3
 8007b38:	4770      	bx	lr
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8007b40:	4281      	cmp	r1, r0
 8007b42:	bf14      	ite	ne
 8007b44:	2000      	movne	r0, #0
 8007b46:	f003 0001 	andeq.w	r0, r3, #1
 8007b4a:	4770      	bx	lr

08007b4c <_sbrk_r>:
 8007b4c:	b538      	push	{r3, r4, r5, lr}
 8007b4e:	f240 54d4 	movw	r4, #1492	; 0x5d4
 8007b52:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007b56:	4605      	mov	r5, r0
 8007b58:	4608      	mov	r0, r1
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	6023      	str	r3, [r4, #0]
 8007b5e:	f7fb ff33 	bl	80039c8 <_sbrk>
 8007b62:	1c43      	adds	r3, r0, #1
 8007b64:	d000      	beq.n	8007b68 <_sbrk_r+0x1c>
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d0fb      	beq.n	8007b66 <_sbrk_r+0x1a>
 8007b6e:	602b      	str	r3, [r5, #0]
 8007b70:	bd38      	pop	{r3, r4, r5, pc}
 8007b72:	bf00      	nop

08007b74 <strcmp>:
 8007b74:	ea40 0c01 	orr.w	ip, r0, r1
 8007b78:	f01c 0f07 	tst.w	ip, #7
 8007b7c:	d127      	bne.n	8007bce <strcmp+0x5a>
 8007b7e:	f1bd 0d10 	subs.w	sp, sp, #16
 8007b82:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007b86:	e9cd 6700 	strd	r6, r7, [sp]
 8007b8a:	f06f 0600 	mvn.w	r6, #0
 8007b8e:	f04f 0700 	mov.w	r7, #0
 8007b92:	bf00      	nop
 8007b94:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007b98:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007b9c:	42a2      	cmp	r2, r4
 8007b9e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007ba2:	ea2c 0c02 	bic.w	ip, ip, r2
 8007ba6:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007baa:	bf08      	it	eq
 8007bac:	f1bc 0f00 	cmpeq.w	ip, #0
 8007bb0:	f040 80e5 	bne.w	8007d7e <strcmp+0x20a>
 8007bb4:	42ab      	cmp	r3, r5
 8007bb6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007bba:	ea2c 0c03 	bic.w	ip, ip, r3
 8007bbe:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007bc2:	bf08      	it	eq
 8007bc4:	f1bc 0f00 	cmpeq.w	ip, #0
 8007bc8:	f040 80d6 	bne.w	8007d78 <strcmp+0x204>
 8007bcc:	e7e2      	b.n	8007b94 <strcmp+0x20>
 8007bce:	f010 0c03 	ands.w	ip, r0, #3
 8007bd2:	d021      	beq.n	8007c18 <strcmp+0xa4>
 8007bd4:	f020 0003 	bic.w	r0, r0, #3
 8007bd8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007bdc:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 8007be0:	d008      	beq.n	8007bf4 <strcmp+0x80>
 8007be2:	d20f      	bcs.n	8007c04 <strcmp+0x90>
 8007be4:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007be8:	fa5f f392 	uxtb.w	r3, r2, ror #8
 8007bec:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007bf0:	d110      	bne.n	8007c14 <strcmp+0xa0>
 8007bf2:	b17b      	cbz	r3, 8007c14 <strcmp+0xa0>
 8007bf4:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007bf8:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 8007bfc:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007c00:	d108      	bne.n	8007c14 <strcmp+0xa0>
 8007c02:	b13b      	cbz	r3, 8007c14 <strcmp+0xa0>
 8007c04:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007c08:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 8007c0c:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007c10:	d100      	bne.n	8007c14 <strcmp+0xa0>
 8007c12:	b90b      	cbnz	r3, 8007c18 <strcmp+0xa4>
 8007c14:	4660      	mov	r0, ip
 8007c16:	4770      	bx	lr
 8007c18:	f1bd 0d10 	subs.w	sp, sp, #16
 8007c1c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007c20:	e9cd 6700 	strd	r6, r7, [sp]
 8007c24:	f06f 0600 	mvn.w	r6, #0
 8007c28:	f04f 0700 	mov.w	r7, #0
 8007c2c:	f011 0c03 	ands.w	ip, r1, #3
 8007c30:	d133      	bne.n	8007c9a <strcmp+0x126>
 8007c32:	f010 0f04 	tst.w	r0, #4
 8007c36:	d00f      	beq.n	8007c58 <strcmp+0xe4>
 8007c38:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c3c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007c40:	42a2      	cmp	r2, r4
 8007c42:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007c46:	ea2c 0c02 	bic.w	ip, ip, r2
 8007c4a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007c4e:	bf08      	it	eq
 8007c50:	f1bc 0f00 	cmpeq.w	ip, #0
 8007c54:	f040 8093 	bne.w	8007d7e <strcmp+0x20a>
 8007c58:	f011 0f04 	tst.w	r1, #4
 8007c5c:	d099      	beq.n	8007b92 <strcmp+0x1e>
 8007c5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c62:	bf00      	nop
 8007c64:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007c68:	42aa      	cmp	r2, r5
 8007c6a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007c6e:	ea2c 0c02 	bic.w	ip, ip, r2
 8007c72:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007c76:	bf08      	it	eq
 8007c78:	f1bc 0f00 	cmpeq.w	ip, #0
 8007c7c:	d179      	bne.n	8007d72 <strcmp+0x1fe>
 8007c7e:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007c88:	ea2c 0c03 	bic.w	ip, ip, r3
 8007c8c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007c90:	bf08      	it	eq
 8007c92:	f1bc 0f00 	cmpeq.w	ip, #0
 8007c96:	d169      	bne.n	8007d6c <strcmp+0x1f8>
 8007c98:	e7e4      	b.n	8007c64 <strcmp+0xf0>
 8007c9a:	f021 0103 	bic.w	r1, r1, #3
 8007c9e:	f1bc 0f02 	cmp.w	ip, #2
 8007ca2:	d020      	beq.n	8007ce6 <strcmp+0x172>
 8007ca4:	da3f      	bge.n	8007d26 <strcmp+0x1b2>
 8007ca6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007caa:	bf00      	nop
 8007cac:	f850 3b04 	ldr.w	r3, [r0], #4
 8007cb0:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007cb4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007cb8:	ea2c 0c03 	bic.w	ip, ip, r3
 8007cbc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007cc0:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 8007cc4:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007cc8:	bf08      	it	eq
 8007cca:	42aa      	cmpeq	r2, r5
 8007ccc:	d151      	bne.n	8007d72 <strcmp+0x1fe>
 8007cce:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cd2:	f1bc 0f00 	cmp.w	ip, #0
 8007cd6:	ea82 0303 	eor.w	r3, r2, r3
 8007cda:	ea4f 6205 	mov.w	r2, r5, lsl #24
 8007cde:	bf08      	it	eq
 8007ce0:	4293      	cmpeq	r3, r2
 8007ce2:	d140      	bne.n	8007d66 <strcmp+0x1f2>
 8007ce4:	e7e2      	b.n	8007cac <strcmp+0x138>
 8007ce6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cea:	bf00      	nop
 8007cec:	f850 3b04 	ldr.w	r3, [r0], #4
 8007cf0:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8007cf4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007cf8:	ea2c 0c03 	bic.w	ip, ip, r3
 8007cfc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007d00:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 8007d04:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 8007d08:	bf08      	it	eq
 8007d0a:	42aa      	cmpeq	r2, r5
 8007d0c:	d131      	bne.n	8007d72 <strcmp+0x1fe>
 8007d0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d12:	f1bc 0f00 	cmp.w	ip, #0
 8007d16:	ea82 0303 	eor.w	r3, r2, r3
 8007d1a:	ea4f 4205 	mov.w	r2, r5, lsl #16
 8007d1e:	bf08      	it	eq
 8007d20:	4293      	cmpeq	r3, r2
 8007d22:	d120      	bne.n	8007d66 <strcmp+0x1f2>
 8007d24:	e7e2      	b.n	8007cec <strcmp+0x178>
 8007d26:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d2a:	bf00      	nop
 8007d2c:	f850 3b04 	ldr.w	r3, [r0], #4
 8007d30:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007d34:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007d38:	ea2c 0c03 	bic.w	ip, ip, r3
 8007d3c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007d40:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007d44:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007d48:	bf08      	it	eq
 8007d4a:	42aa      	cmpeq	r2, r5
 8007d4c:	d111      	bne.n	8007d72 <strcmp+0x1fe>
 8007d4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d52:	f1bc 0f00 	cmp.w	ip, #0
 8007d56:	ea82 0303 	eor.w	r3, r2, r3
 8007d5a:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007d5e:	bf08      	it	eq
 8007d60:	4293      	cmpeq	r3, r2
 8007d62:	d100      	bne.n	8007d66 <strcmp+0x1f2>
 8007d64:	e7e2      	b.n	8007d2c <strcmp+0x1b8>
 8007d66:	ba19      	rev	r1, r3
 8007d68:	ba12      	rev	r2, r2
 8007d6a:	e00a      	b.n	8007d82 <strcmp+0x20e>
 8007d6c:	ba19      	rev	r1, r3
 8007d6e:	ba22      	rev	r2, r4
 8007d70:	e007      	b.n	8007d82 <strcmp+0x20e>
 8007d72:	ba11      	rev	r1, r2
 8007d74:	ba2a      	rev	r2, r5
 8007d76:	e004      	b.n	8007d82 <strcmp+0x20e>
 8007d78:	ba19      	rev	r1, r3
 8007d7a:	ba2a      	rev	r2, r5
 8007d7c:	e001      	b.n	8007d82 <strcmp+0x20e>
 8007d7e:	ba11      	rev	r1, r2
 8007d80:	ba22      	rev	r2, r4
 8007d82:	fa9c f08c 	rev.w	r0, ip
 8007d86:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007d8a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007d8e:	f11d 0d10 	adds.w	sp, sp, #16
 8007d92:	b138      	cbz	r0, 8007da4 <strcmp+0x230>
 8007d94:	fab0 f080 	clz	r0, r0
 8007d98:	f1c0 0018 	rsb	r0, r0, #24
 8007d9c:	fa21 f100 	lsr.w	r1, r1, r0
 8007da0:	fa22 f200 	lsr.w	r2, r2, r0
 8007da4:	2001      	movs	r0, #1
 8007da6:	4291      	cmp	r1, r2
 8007da8:	bf98      	it	ls
 8007daa:	4180      	sbcls	r0, r0
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop

08007db0 <strlen>:
 8007db0:	f020 0103 	bic.w	r1, r0, #3
 8007db4:	f010 0003 	ands.w	r0, r0, #3
 8007db8:	f1c0 0000 	rsb	r0, r0, #0
 8007dbc:	f851 3b04 	ldr.w	r3, [r1], #4
 8007dc0:	f100 0c04 	add.w	ip, r0, #4
 8007dc4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007dc8:	f06f 0200 	mvn.w	r2, #0
 8007dcc:	bf1c      	itt	ne
 8007dce:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007dd2:	4313      	orrne	r3, r2
 8007dd4:	f04f 0c01 	mov.w	ip, #1
 8007dd8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007ddc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007de0:	eba3 020c 	sub.w	r2, r3, ip
 8007de4:	ea22 0203 	bic.w	r2, r2, r3
 8007de8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007dec:	bf04      	itt	eq
 8007dee:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007df2:	3004      	addeq	r0, #4
 8007df4:	d0f4      	beq.n	8007de0 <strlen+0x30>
 8007df6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007dfa:	bf1f      	itttt	ne
 8007dfc:	3001      	addne	r0, #1
 8007dfe:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007e02:	3001      	addne	r0, #1
 8007e04:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007e08:	bf18      	it	ne
 8007e0a:	3001      	addne	r0, #1
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop

08007e10 <__ssprint_r>:
 8007e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	4692      	mov	sl, r2
 8007e16:	6894      	ldr	r4, [r2, #8]
 8007e18:	b083      	sub	sp, #12
 8007e1a:	4680      	mov	r8, r0
 8007e1c:	460d      	mov	r5, r1
 8007e1e:	6816      	ldr	r6, [r2, #0]
 8007e20:	2c00      	cmp	r4, #0
 8007e22:	d071      	beq.n	8007f08 <__ssprint_r+0xf8>
 8007e24:	f04f 0b00 	mov.w	fp, #0
 8007e28:	6808      	ldr	r0, [r1, #0]
 8007e2a:	688b      	ldr	r3, [r1, #8]
 8007e2c:	465c      	mov	r4, fp
 8007e2e:	2c00      	cmp	r4, #0
 8007e30:	d045      	beq.n	8007ebe <__ssprint_r+0xae>
 8007e32:	429c      	cmp	r4, r3
 8007e34:	461f      	mov	r7, r3
 8007e36:	d348      	bcc.n	8007eca <__ssprint_r+0xba>
 8007e38:	89ab      	ldrh	r3, [r5, #12]
 8007e3a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007e3e:	bf08      	it	eq
 8007e40:	46b9      	moveq	r9, r7
 8007e42:	d02c      	beq.n	8007e9e <__ssprint_r+0x8e>
 8007e44:	696f      	ldr	r7, [r5, #20]
 8007e46:	1c62      	adds	r2, r4, #1
 8007e48:	6929      	ldr	r1, [r5, #16]
 8007e4a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007e4e:	1a47      	subs	r7, r0, r1
 8007e50:	443a      	add	r2, r7
 8007e52:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007e56:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007e5a:	4591      	cmp	r9, r2
 8007e5c:	bf34      	ite	cc
 8007e5e:	4691      	movcc	r9, r2
 8007e60:	464a      	movcs	r2, r9
 8007e62:	055b      	lsls	r3, r3, #21
 8007e64:	d534      	bpl.n	8007ed0 <__ssprint_r+0xc0>
 8007e66:	4611      	mov	r1, r2
 8007e68:	4640      	mov	r0, r8
 8007e6a:	f7fe fe53 	bl	8006b14 <_malloc_r>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d038      	beq.n	8007ee4 <__ssprint_r+0xd4>
 8007e72:	6929      	ldr	r1, [r5, #16]
 8007e74:	463a      	mov	r2, r7
 8007e76:	9001      	str	r0, [sp, #4]
 8007e78:	f7ff f94c 	bl	8007114 <memcpy>
 8007e7c:	89aa      	ldrh	r2, [r5, #12]
 8007e7e:	9b01      	ldr	r3, [sp, #4]
 8007e80:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007e84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e88:	81aa      	strh	r2, [r5, #12]
 8007e8a:	19d8      	adds	r0, r3, r7
 8007e8c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007e90:	ebc7 0709 	rsb	r7, r7, r9
 8007e94:	46a1      	mov	r9, r4
 8007e96:	60af      	str	r7, [r5, #8]
 8007e98:	4627      	mov	r7, r4
 8007e9a:	612b      	str	r3, [r5, #16]
 8007e9c:	6028      	str	r0, [r5, #0]
 8007e9e:	464a      	mov	r2, r9
 8007ea0:	4659      	mov	r1, fp
 8007ea2:	f000 fef5 	bl	8008c90 <memmove>
 8007ea6:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007eaa:	68ab      	ldr	r3, [r5, #8]
 8007eac:	6828      	ldr	r0, [r5, #0]
 8007eae:	1b14      	subs	r4, r2, r4
 8007eb0:	1bdb      	subs	r3, r3, r7
 8007eb2:	60ab      	str	r3, [r5, #8]
 8007eb4:	4448      	add	r0, r9
 8007eb6:	6028      	str	r0, [r5, #0]
 8007eb8:	f8ca 4008 	str.w	r4, [sl, #8]
 8007ebc:	b324      	cbz	r4, 8007f08 <__ssprint_r+0xf8>
 8007ebe:	f8d6 b000 	ldr.w	fp, [r6]
 8007ec2:	3608      	adds	r6, #8
 8007ec4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007ec8:	e7b1      	b.n	8007e2e <__ssprint_r+0x1e>
 8007eca:	4627      	mov	r7, r4
 8007ecc:	46a1      	mov	r9, r4
 8007ece:	e7e6      	b.n	8007e9e <__ssprint_r+0x8e>
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	f000 ff95 	bl	8008e00 <_realloc_r>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d1d6      	bne.n	8007e8a <__ssprint_r+0x7a>
 8007edc:	4640      	mov	r0, r8
 8007ede:	6929      	ldr	r1, [r5, #16]
 8007ee0:	f000 fe0a 	bl	8008af8 <_free_r>
 8007ee4:	89aa      	ldrh	r2, [r5, #12]
 8007ee6:	f04f 34ff 	mov.w	r4, #4294967295
 8007eea:	230c      	movs	r3, #12
 8007eec:	4620      	mov	r0, r4
 8007eee:	f8c8 3000 	str.w	r3, [r8]
 8007ef2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	81aa      	strh	r2, [r5, #12]
 8007efa:	f8ca 3008 	str.w	r3, [sl, #8]
 8007efe:	f8ca 3004 	str.w	r3, [sl, #4]
 8007f02:	b003      	add	sp, #12
 8007f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f8ca 4004 	str.w	r4, [sl, #4]
 8007f0e:	b003      	add	sp, #12
 8007f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f14 <_svfiprintf_r>:
 8007f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f18:	b0b3      	sub	sp, #204	; 0xcc
 8007f1a:	4692      	mov	sl, r2
 8007f1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f1e:	898b      	ldrh	r3, [r1, #12]
 8007f20:	9108      	str	r1, [sp, #32]
 8007f22:	061a      	lsls	r2, r3, #24
 8007f24:	9005      	str	r0, [sp, #20]
 8007f26:	d503      	bpl.n	8007f30 <_svfiprintf_r+0x1c>
 8007f28:	690b      	ldr	r3, [r1, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 8522 	beq.w	8008974 <_svfiprintf_r+0xa60>
 8007f30:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007f34:	f64a 4590 	movw	r5, #44176	; 0xac90
 8007f38:	4646      	mov	r6, r8
 8007f3a:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007f3e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007f42:	2300      	movs	r3, #0
 8007f44:	950d      	str	r5, [sp, #52]	; 0x34
 8007f46:	f105 0710 	add.w	r7, r5, #16
 8007f4a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f4c:	ebc4 0508 	rsb	r5, r4, r8
 8007f50:	9401      	str	r4, [sp, #4]
 8007f52:	930a      	str	r3, [sp, #40]	; 0x28
 8007f54:	9511      	str	r5, [sp, #68]	; 0x44
 8007f56:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f58:	9316      	str	r3, [sp, #88]	; 0x58
 8007f5a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	bf18      	it	ne
 8007f66:	2b25      	cmpne	r3, #37	; 0x25
 8007f68:	f000 83ca 	beq.w	8008700 <_svfiprintf_r+0x7ec>
 8007f6c:	f10a 0201 	add.w	r2, sl, #1
 8007f70:	4614      	mov	r4, r2
 8007f72:	3201      	adds	r2, #1
 8007f74:	7823      	ldrb	r3, [r4, #0]
 8007f76:	2b25      	cmp	r3, #37	; 0x25
 8007f78:	bf18      	it	ne
 8007f7a:	2b00      	cmpne	r3, #0
 8007f7c:	d1f8      	bne.n	8007f70 <_svfiprintf_r+0x5c>
 8007f7e:	ebb4 050a 	subs.w	r5, r4, sl
 8007f82:	d010      	beq.n	8007fa6 <_svfiprintf_r+0x92>
 8007f84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007f86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f88:	3301      	adds	r3, #1
 8007f8a:	f8c6 a000 	str.w	sl, [r6]
 8007f8e:	2b07      	cmp	r3, #7
 8007f90:	6075      	str	r5, [r6, #4]
 8007f92:	442a      	add	r2, r5
 8007f94:	9316      	str	r3, [sp, #88]	; 0x58
 8007f96:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f98:	bfd8      	it	le
 8007f9a:	3608      	addle	r6, #8
 8007f9c:	f300 8436 	bgt.w	800880c <_svfiprintf_r+0x8f8>
 8007fa0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007fa2:	4428      	add	r0, r5
 8007fa4:	900a      	str	r0, [sp, #40]	; 0x28
 8007fa6:	7823      	ldrb	r3, [r4, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 83bc 	beq.w	8008726 <_svfiprintf_r+0x812>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f104 0a01 	add.w	sl, r4, #1
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007fba:	4608      	mov	r0, r1
 8007fbc:	9304      	str	r3, [sp, #16]
 8007fbe:	9302      	str	r3, [sp, #8]
 8007fc0:	7863      	ldrb	r3, [r4, #1]
 8007fc2:	f04f 34ff 	mov.w	r4, #4294967295
 8007fc6:	9403      	str	r4, [sp, #12]
 8007fc8:	f10a 0a01 	add.w	sl, sl, #1
 8007fcc:	f1a3 0220 	sub.w	r2, r3, #32
 8007fd0:	2a58      	cmp	r2, #88	; 0x58
 8007fd2:	f200 82b5 	bhi.w	8008540 <_svfiprintf_r+0x62c>
 8007fd6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007fda:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007fde:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007fe2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007fe6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007fea:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007fee:	02850059 	addeq	r0, r5, #89	; 0x59
 8007ff2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007ff6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007ffa:	01f70205 	mvnseq	r0, r5, lsl #4
 8007ffe:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8008002:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8008006:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800800a:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800800e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008012:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008016:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800801a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800801e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008022:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8008026:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800802a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800802e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008032:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008036:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 800803a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800803e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008042:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8008046:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800804a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 800804e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008052:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008056:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800805a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800805e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8008062:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8008066:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800806a:	01b001a9 	lsrseq	r0, r9, #3
 800806e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8008072:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8008076:	01310185 	teqeq	r1, r5, lsl #3
 800807a:	017e0142 	cmneq	lr, r2, asr #2
 800807e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8008082:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8008086:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800808a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 800808e:	1d23      	adds	r3, r4, #4
 8008090:	6820      	ldr	r0, [r4, #0]
 8008092:	2800      	cmp	r0, #0
 8008094:	f280 8400 	bge.w	8008898 <_svfiprintf_r+0x984>
 8008098:	4240      	negs	r0, r0
 800809a:	930b      	str	r3, [sp, #44]	; 0x2c
 800809c:	9d02      	ldr	r5, [sp, #8]
 800809e:	f045 0504 	orr.w	r5, r5, #4
 80080a2:	9502      	str	r5, [sp, #8]
 80080a4:	f89a 3000 	ldrb.w	r3, [sl]
 80080a8:	e78e      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 80080aa:	9d02      	ldr	r5, [sp, #8]
 80080ac:	9004      	str	r0, [sp, #16]
 80080ae:	06aa      	lsls	r2, r5, #26
 80080b0:	f140 81c8 	bpl.w	8008444 <_svfiprintf_r+0x530>
 80080b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80080b6:	2301      	movs	r3, #1
 80080b8:	1de2      	adds	r2, r4, #7
 80080ba:	f022 0207 	bic.w	r2, r2, #7
 80080be:	f102 0508 	add.w	r5, r2, #8
 80080c2:	950b      	str	r5, [sp, #44]	; 0x2c
 80080c4:	e9d2 4500 	ldrd	r4, r5, [r2]
 80080c8:	f04f 0c00 	mov.w	ip, #0
 80080cc:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80080d0:	9a03      	ldr	r2, [sp, #12]
 80080d2:	2a00      	cmp	r2, #0
 80080d4:	bfa2      	ittt	ge
 80080d6:	9802      	ldrge	r0, [sp, #8]
 80080d8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 80080dc:	9002      	strge	r0, [sp, #8]
 80080de:	ea54 0105 	orrs.w	r1, r4, r5
 80080e2:	9803      	ldr	r0, [sp, #12]
 80080e4:	bf0c      	ite	eq
 80080e6:	2200      	moveq	r2, #0
 80080e8:	2201      	movne	r2, #1
 80080ea:	2800      	cmp	r0, #0
 80080ec:	bf18      	it	ne
 80080ee:	f042 0201 	orrne.w	r2, r2, #1
 80080f2:	2a00      	cmp	r2, #0
 80080f4:	f000 8306 	beq.w	8008704 <_svfiprintf_r+0x7f0>
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	f000 83ab 	beq.w	8008854 <_svfiprintf_r+0x940>
 80080fe:	2b02      	cmp	r3, #2
 8008100:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8008104:	d179      	bne.n	80081fa <_svfiprintf_r+0x2e6>
 8008106:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800810a:	f004 010f 	and.w	r1, r4, #15
 800810e:	0923      	lsrs	r3, r4, #4
 8008110:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8008114:	0928      	lsrs	r0, r5, #4
 8008116:	f81b 1001 	ldrb.w	r1, [fp, r1]
 800811a:	461c      	mov	r4, r3
 800811c:	4605      	mov	r5, r0
 800811e:	4691      	mov	r9, r2
 8008120:	ea54 0005 	orrs.w	r0, r4, r5
 8008124:	f102 32ff 	add.w	r2, r2, #4294967295
 8008128:	f889 1000 	strb.w	r1, [r9]
 800812c:	d1ed      	bne.n	800810a <_svfiprintf_r+0x1f6>
 800812e:	ebc9 0308 	rsb	r3, r9, r8
 8008132:	9306      	str	r3, [sp, #24]
 8008134:	9c06      	ldr	r4, [sp, #24]
 8008136:	9d03      	ldr	r5, [sp, #12]
 8008138:	42ac      	cmp	r4, r5
 800813a:	bfb8      	it	lt
 800813c:	462c      	movlt	r4, r5
 800813e:	f1bc 0f00 	cmp.w	ip, #0
 8008142:	d000      	beq.n	8008146 <_svfiprintf_r+0x232>
 8008144:	3401      	adds	r4, #1
 8008146:	9b02      	ldr	r3, [sp, #8]
 8008148:	9d02      	ldr	r5, [sp, #8]
 800814a:	f013 0302 	ands.w	r3, r3, #2
 800814e:	9309      	str	r3, [sp, #36]	; 0x24
 8008150:	bf18      	it	ne
 8008152:	3402      	addne	r4, #2
 8008154:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8008158:	950c      	str	r5, [sp, #48]	; 0x30
 800815a:	f040 8201 	bne.w	8008560 <_svfiprintf_r+0x64c>
 800815e:	9804      	ldr	r0, [sp, #16]
 8008160:	1b05      	subs	r5, r0, r4
 8008162:	2d00      	cmp	r5, #0
 8008164:	f340 81fc 	ble.w	8008560 <_svfiprintf_r+0x64c>
 8008168:	2d10      	cmp	r5, #16
 800816a:	f64a 4390 	movw	r3, #44176	; 0xac90
 800816e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008170:	f340 840d 	ble.w	800898e <_svfiprintf_r+0xa7a>
 8008174:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008178:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800817c:	9410      	str	r4, [sp, #64]	; 0x40
 800817e:	f04f 0b10 	mov.w	fp, #16
 8008182:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008184:	9307      	str	r3, [sp, #28]
 8008186:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800818a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800818c:	e002      	b.n	8008194 <_svfiprintf_r+0x280>
 800818e:	3d10      	subs	r5, #16
 8008190:	2d10      	cmp	r5, #16
 8008192:	dd17      	ble.n	80081c4 <_svfiprintf_r+0x2b0>
 8008194:	3201      	adds	r2, #1
 8008196:	3110      	adds	r1, #16
 8008198:	2a07      	cmp	r2, #7
 800819a:	e886 0810 	stmia.w	r6, {r4, fp}
 800819e:	9216      	str	r2, [sp, #88]	; 0x58
 80081a0:	f106 0608 	add.w	r6, r6, #8
 80081a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80081a6:	ddf2      	ble.n	800818e <_svfiprintf_r+0x27a>
 80081a8:	9805      	ldr	r0, [sp, #20]
 80081aa:	4649      	mov	r1, r9
 80081ac:	aa15      	add	r2, sp, #84	; 0x54
 80081ae:	4646      	mov	r6, r8
 80081b0:	f7ff fe2e 	bl	8007e10 <__ssprint_r>
 80081b4:	2800      	cmp	r0, #0
 80081b6:	f040 82bd 	bne.w	8008734 <_svfiprintf_r+0x820>
 80081ba:	3d10      	subs	r5, #16
 80081bc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081be:	2d10      	cmp	r5, #16
 80081c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081c2:	dce7      	bgt.n	8008194 <_svfiprintf_r+0x280>
 80081c4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80081c8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80081ca:	3201      	adds	r2, #1
 80081cc:	9b07      	ldr	r3, [sp, #28]
 80081ce:	2a07      	cmp	r2, #7
 80081d0:	4429      	add	r1, r5
 80081d2:	9216      	str	r2, [sp, #88]	; 0x58
 80081d4:	e886 0028 	stmia.w	r6, {r3, r5}
 80081d8:	bfd8      	it	le
 80081da:	3608      	addle	r6, #8
 80081dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80081de:	f340 81c1 	ble.w	8008564 <_svfiprintf_r+0x650>
 80081e2:	9805      	ldr	r0, [sp, #20]
 80081e4:	aa15      	add	r2, sp, #84	; 0x54
 80081e6:	9908      	ldr	r1, [sp, #32]
 80081e8:	f7ff fe12 	bl	8007e10 <__ssprint_r>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f040 82a1 	bne.w	8008734 <_svfiprintf_r+0x820>
 80081f2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081f4:	4646      	mov	r6, r8
 80081f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081f8:	e1b4      	b.n	8008564 <_svfiprintf_r+0x650>
 80081fa:	08e3      	lsrs	r3, r4, #3
 80081fc:	08e9      	lsrs	r1, r5, #3
 80081fe:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8008202:	4691      	mov	r9, r2
 8008204:	460d      	mov	r5, r1
 8008206:	f004 0207 	and.w	r2, r4, #7
 800820a:	461c      	mov	r4, r3
 800820c:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8008210:	ea54 0105 	orrs.w	r1, r4, r5
 8008214:	f109 32ff 	add.w	r2, r9, #4294967295
 8008218:	f889 3000 	strb.w	r3, [r9]
 800821c:	d1ed      	bne.n	80081fa <_svfiprintf_r+0x2e6>
 800821e:	9c02      	ldr	r4, [sp, #8]
 8008220:	4649      	mov	r1, r9
 8008222:	07e0      	lsls	r0, r4, #31
 8008224:	f140 8347 	bpl.w	80088b6 <_svfiprintf_r+0x9a2>
 8008228:	2b30      	cmp	r3, #48	; 0x30
 800822a:	d080      	beq.n	800812e <_svfiprintf_r+0x21a>
 800822c:	2330      	movs	r3, #48	; 0x30
 800822e:	ebc2 0408 	rsb	r4, r2, r8
 8008232:	4691      	mov	r9, r2
 8008234:	9406      	str	r4, [sp, #24]
 8008236:	f801 3c01 	strb.w	r3, [r1, #-1]
 800823a:	e77b      	b.n	8008134 <_svfiprintf_r+0x220>
 800823c:	9d02      	ldr	r5, [sp, #8]
 800823e:	9004      	str	r0, [sp, #16]
 8008240:	f015 0320 	ands.w	r3, r5, #32
 8008244:	f000 813c 	beq.w	80084c0 <_svfiprintf_r+0x5ac>
 8008248:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800824a:	2300      	movs	r3, #0
 800824c:	1de2      	adds	r2, r4, #7
 800824e:	f022 0207 	bic.w	r2, r2, #7
 8008252:	f102 0508 	add.w	r5, r2, #8
 8008256:	950b      	str	r5, [sp, #44]	; 0x2c
 8008258:	e9d2 4500 	ldrd	r4, r5, [r2]
 800825c:	e734      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 800825e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008260:	9d02      	ldr	r5, [sp, #8]
 8008262:	9004      	str	r0, [sp, #16]
 8008264:	f045 0502 	orr.w	r5, r5, #2
 8008268:	9502      	str	r5, [sp, #8]
 800826a:	1d1d      	adds	r5, r3, #4
 800826c:	950b      	str	r5, [sp, #44]	; 0x2c
 800826e:	f64a 7540 	movw	r5, #44864	; 0xaf40
 8008272:	681c      	ldr	r4, [r3, #0]
 8008274:	f6c0 0500 	movt	r5, #2048	; 0x800
 8008278:	2330      	movs	r3, #48	; 0x30
 800827a:	950e      	str	r5, [sp, #56]	; 0x38
 800827c:	2500      	movs	r5, #0
 800827e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008282:	2378      	movs	r3, #120	; 0x78
 8008284:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008288:	2302      	movs	r3, #2
 800828a:	e71d      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 800828c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800828e:	9004      	str	r0, [sp, #16]
 8008290:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008292:	f8d4 9000 	ldr.w	r9, [r4]
 8008296:	2400      	movs	r4, #0
 8008298:	1d05      	adds	r5, r0, #4
 800829a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 800829e:	f1b9 0f00 	cmp.w	r9, #0
 80082a2:	f000 8379 	beq.w	8008998 <_svfiprintf_r+0xa84>
 80082a6:	9803      	ldr	r0, [sp, #12]
 80082a8:	2800      	cmp	r0, #0
 80082aa:	4648      	mov	r0, r9
 80082ac:	f2c0 834b 	blt.w	8008946 <_svfiprintf_r+0xa32>
 80082b0:	4621      	mov	r1, r4
 80082b2:	9a03      	ldr	r2, [sp, #12]
 80082b4:	f7fe fee6 	bl	8007084 <memchr>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	f000 837a 	beq.w	80089b2 <_svfiprintf_r+0xa9e>
 80082be:	950b      	str	r5, [sp, #44]	; 0x2c
 80082c0:	ebc9 0000 	rsb	r0, r9, r0
 80082c4:	9d03      	ldr	r5, [sp, #12]
 80082c6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80082ca:	42a8      	cmp	r0, r5
 80082cc:	bfb8      	it	lt
 80082ce:	4605      	movlt	r5, r0
 80082d0:	9403      	str	r4, [sp, #12]
 80082d2:	9506      	str	r5, [sp, #24]
 80082d4:	e72e      	b.n	8008134 <_svfiprintf_r+0x220>
 80082d6:	9c02      	ldr	r4, [sp, #8]
 80082d8:	f044 0420 	orr.w	r4, r4, #32
 80082dc:	9402      	str	r4, [sp, #8]
 80082de:	f89a 3000 	ldrb.w	r3, [sl]
 80082e2:	e671      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 80082e4:	9c02      	ldr	r4, [sp, #8]
 80082e6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80082ea:	06a0      	lsls	r0, r4, #26
 80082ec:	f100 831e 	bmi.w	800892c <_svfiprintf_r+0xa18>
 80082f0:	9c02      	ldr	r4, [sp, #8]
 80082f2:	06e1      	lsls	r1, r4, #27
 80082f4:	f140 8330 	bpl.w	8008958 <_svfiprintf_r+0xa44>
 80082f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80082fc:	3504      	adds	r5, #4
 80082fe:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8008302:	950b      	str	r5, [sp, #44]	; 0x2c
 8008304:	601c      	str	r4, [r3, #0]
 8008306:	e62a      	b.n	8007f5e <_svfiprintf_r+0x4a>
 8008308:	f89a 3000 	ldrb.w	r3, [sl]
 800830c:	4652      	mov	r2, sl
 800830e:	2b6c      	cmp	r3, #108	; 0x6c
 8008310:	bf05      	ittet	eq
 8008312:	f10a 0a01 	addeq.w	sl, sl, #1
 8008316:	9c02      	ldreq	r4, [sp, #8]
 8008318:	9d02      	ldrne	r5, [sp, #8]
 800831a:	f044 0420 	orreq.w	r4, r4, #32
 800831e:	bf0b      	itete	eq
 8008320:	7853      	ldrbeq	r3, [r2, #1]
 8008322:	f045 0510 	orrne.w	r5, r5, #16
 8008326:	9402      	streq	r4, [sp, #8]
 8008328:	9502      	strne	r5, [sp, #8]
 800832a:	e64d      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 800832c:	9d02      	ldr	r5, [sp, #8]
 800832e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8008332:	9502      	str	r5, [sp, #8]
 8008334:	f89a 3000 	ldrb.w	r3, [sl]
 8008338:	e646      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 800833a:	9d02      	ldr	r5, [sp, #8]
 800833c:	9004      	str	r0, [sp, #16]
 800833e:	06ab      	lsls	r3, r5, #26
 8008340:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008344:	d52f      	bpl.n	80083a6 <_svfiprintf_r+0x492>
 8008346:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008348:	1de3      	adds	r3, r4, #7
 800834a:	f023 0307 	bic.w	r3, r3, #7
 800834e:	f103 0508 	add.w	r5, r3, #8
 8008352:	950b      	str	r5, [sp, #44]	; 0x2c
 8008354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008358:	4614      	mov	r4, r2
 800835a:	461d      	mov	r5, r3
 800835c:	2a00      	cmp	r2, #0
 800835e:	f173 0000 	sbcs.w	r0, r3, #0
 8008362:	f2c0 82c8 	blt.w	80088f6 <_svfiprintf_r+0x9e2>
 8008366:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800836a:	2301      	movs	r3, #1
 800836c:	e6b0      	b.n	80080d0 <_svfiprintf_r+0x1bc>
 800836e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008370:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8008374:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008376:	2401      	movs	r4, #1
 8008378:	2200      	movs	r2, #0
 800837a:	9004      	str	r0, [sp, #16]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3504      	adds	r5, #4
 8008380:	9406      	str	r4, [sp, #24]
 8008382:	950b      	str	r5, [sp, #44]	; 0x2c
 8008384:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8008388:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800838c:	2500      	movs	r5, #0
 800838e:	9503      	str	r5, [sp, #12]
 8008390:	e6d9      	b.n	8008146 <_svfiprintf_r+0x232>
 8008392:	9c02      	ldr	r4, [sp, #8]
 8008394:	9004      	str	r0, [sp, #16]
 8008396:	f044 0410 	orr.w	r4, r4, #16
 800839a:	9402      	str	r4, [sp, #8]
 800839c:	9d02      	ldr	r5, [sp, #8]
 800839e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80083a2:	06ab      	lsls	r3, r5, #26
 80083a4:	d4cf      	bmi.n	8008346 <_svfiprintf_r+0x432>
 80083a6:	9c02      	ldr	r4, [sp, #8]
 80083a8:	06e5      	lsls	r5, r4, #27
 80083aa:	f100 8297 	bmi.w	80088dc <_svfiprintf_r+0x9c8>
 80083ae:	9c02      	ldr	r4, [sp, #8]
 80083b0:	0664      	lsls	r4, r4, #25
 80083b2:	f140 8293 	bpl.w	80088dc <_svfiprintf_r+0x9c8>
 80083b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80083b8:	3004      	adds	r0, #4
 80083ba:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 80083be:	900b      	str	r0, [sp, #44]	; 0x2c
 80083c0:	4622      	mov	r2, r4
 80083c2:	17e5      	asrs	r5, r4, #31
 80083c4:	462b      	mov	r3, r5
 80083c6:	e7c9      	b.n	800835c <_svfiprintf_r+0x448>
 80083c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80083cc:	2000      	movs	r0, #0
 80083ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80083d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 80083d6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 80083da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80083de:	2a09      	cmp	r2, #9
 80083e0:	d9f5      	bls.n	80083ce <_svfiprintf_r+0x4ba>
 80083e2:	e5f3      	b.n	8007fcc <_svfiprintf_r+0xb8>
 80083e4:	9c02      	ldr	r4, [sp, #8]
 80083e6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80083ea:	9402      	str	r4, [sp, #8]
 80083ec:	f89a 3000 	ldrb.w	r3, [sl]
 80083f0:	e5ea      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 80083f2:	f89a 3000 	ldrb.w	r3, [sl]
 80083f6:	f10a 0501 	add.w	r5, sl, #1
 80083fa:	2b2a      	cmp	r3, #42	; 0x2a
 80083fc:	f000 82e1 	beq.w	80089c2 <_svfiprintf_r+0xaae>
 8008400:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008404:	2a09      	cmp	r2, #9
 8008406:	bf82      	ittt	hi
 8008408:	2400      	movhi	r4, #0
 800840a:	46aa      	movhi	sl, r5
 800840c:	9403      	strhi	r4, [sp, #12]
 800840e:	f63f addd 	bhi.w	8007fcc <_svfiprintf_r+0xb8>
 8008412:	2400      	movs	r4, #0
 8008414:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008418:	f815 3b01 	ldrb.w	r3, [r5], #1
 800841c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8008420:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008424:	2a09      	cmp	r2, #9
 8008426:	d9f5      	bls.n	8008414 <_svfiprintf_r+0x500>
 8008428:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800842c:	46aa      	mov	sl, r5
 800842e:	9403      	str	r4, [sp, #12]
 8008430:	e5cc      	b.n	8007fcc <_svfiprintf_r+0xb8>
 8008432:	9c02      	ldr	r4, [sp, #8]
 8008434:	9004      	str	r0, [sp, #16]
 8008436:	f044 0410 	orr.w	r4, r4, #16
 800843a:	9402      	str	r4, [sp, #8]
 800843c:	9d02      	ldr	r5, [sp, #8]
 800843e:	06aa      	lsls	r2, r5, #26
 8008440:	f53f ae38 	bmi.w	80080b4 <_svfiprintf_r+0x1a0>
 8008444:	9c02      	ldr	r4, [sp, #8]
 8008446:	06e3      	lsls	r3, r4, #27
 8008448:	f100 8267 	bmi.w	800891a <_svfiprintf_r+0xa06>
 800844c:	9c02      	ldr	r4, [sp, #8]
 800844e:	0665      	lsls	r5, r4, #25
 8008450:	f140 8263 	bpl.w	800891a <_svfiprintf_r+0xa06>
 8008454:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008456:	2500      	movs	r5, #0
 8008458:	2301      	movs	r3, #1
 800845a:	3004      	adds	r0, #4
 800845c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008460:	900b      	str	r0, [sp, #44]	; 0x2c
 8008462:	e631      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 8008464:	9d02      	ldr	r5, [sp, #8]
 8008466:	f64a 742c 	movw	r4, #44844	; 0xaf2c
 800846a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800846e:	940e      	str	r4, [sp, #56]	; 0x38
 8008470:	06ac      	lsls	r4, r5, #26
 8008472:	9004      	str	r0, [sp, #16]
 8008474:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008478:	d543      	bpl.n	8008502 <_svfiprintf_r+0x5ee>
 800847a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800847c:	1de2      	adds	r2, r4, #7
 800847e:	f022 0207 	bic.w	r2, r2, #7
 8008482:	f102 0508 	add.w	r5, r2, #8
 8008486:	950b      	str	r5, [sp, #44]	; 0x2c
 8008488:	e9d2 4500 	ldrd	r4, r5, [r2]
 800848c:	9802      	ldr	r0, [sp, #8]
 800848e:	07c2      	lsls	r2, r0, #31
 8008490:	d554      	bpl.n	800853c <_svfiprintf_r+0x628>
 8008492:	ea54 0105 	orrs.w	r1, r4, r5
 8008496:	d051      	beq.n	800853c <_svfiprintf_r+0x628>
 8008498:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800849c:	f040 0002 	orr.w	r0, r0, #2
 80084a0:	2330      	movs	r3, #48	; 0x30
 80084a2:	9002      	str	r0, [sp, #8]
 80084a4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 80084a8:	2302      	movs	r3, #2
 80084aa:	e60d      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 80084ac:	9c02      	ldr	r4, [sp, #8]
 80084ae:	9004      	str	r0, [sp, #16]
 80084b0:	f044 0410 	orr.w	r4, r4, #16
 80084b4:	9402      	str	r4, [sp, #8]
 80084b6:	9d02      	ldr	r5, [sp, #8]
 80084b8:	f015 0320 	ands.w	r3, r5, #32
 80084bc:	f47f aec4 	bne.w	8008248 <_svfiprintf_r+0x334>
 80084c0:	9c02      	ldr	r4, [sp, #8]
 80084c2:	f014 0210 	ands.w	r2, r4, #16
 80084c6:	f040 8220 	bne.w	800890a <_svfiprintf_r+0x9f6>
 80084ca:	9c02      	ldr	r4, [sp, #8]
 80084cc:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 80084d0:	f000 821b 	beq.w	800890a <_svfiprintf_r+0x9f6>
 80084d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80084d6:	4613      	mov	r3, r2
 80084d8:	2500      	movs	r5, #0
 80084da:	3004      	adds	r0, #4
 80084dc:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80084e0:	900b      	str	r0, [sp, #44]	; 0x2c
 80084e2:	e5f1      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 80084e4:	f89a 3000 	ldrb.w	r3, [sl]
 80084e8:	212b      	movs	r1, #43	; 0x2b
 80084ea:	e56d      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 80084ec:	9d02      	ldr	r5, [sp, #8]
 80084ee:	f64a 7440 	movw	r4, #44864	; 0xaf40
 80084f2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80084f6:	940e      	str	r4, [sp, #56]	; 0x38
 80084f8:	06ac      	lsls	r4, r5, #26
 80084fa:	9004      	str	r0, [sp, #16]
 80084fc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008500:	d4bb      	bmi.n	800847a <_svfiprintf_r+0x566>
 8008502:	9c02      	ldr	r4, [sp, #8]
 8008504:	06e0      	lsls	r0, r4, #27
 8008506:	f100 81e2 	bmi.w	80088ce <_svfiprintf_r+0x9ba>
 800850a:	9c02      	ldr	r4, [sp, #8]
 800850c:	0661      	lsls	r1, r4, #25
 800850e:	f140 81de 	bpl.w	80088ce <_svfiprintf_r+0x9ba>
 8008512:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008514:	2500      	movs	r5, #0
 8008516:	3004      	adds	r0, #4
 8008518:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800851c:	900b      	str	r0, [sp, #44]	; 0x2c
 800851e:	e7b5      	b.n	800848c <_svfiprintf_r+0x578>
 8008520:	f89a 3000 	ldrb.w	r3, [sl]
 8008524:	2900      	cmp	r1, #0
 8008526:	f47f ad4f 	bne.w	8007fc8 <_svfiprintf_r+0xb4>
 800852a:	2120      	movs	r1, #32
 800852c:	e54c      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 800852e:	9d02      	ldr	r5, [sp, #8]
 8008530:	f045 0501 	orr.w	r5, r5, #1
 8008534:	9502      	str	r5, [sp, #8]
 8008536:	f89a 3000 	ldrb.w	r3, [sl]
 800853a:	e545      	b.n	8007fc8 <_svfiprintf_r+0xb4>
 800853c:	2302      	movs	r3, #2
 800853e:	e5c3      	b.n	80080c8 <_svfiprintf_r+0x1b4>
 8008540:	9004      	str	r0, [sp, #16]
 8008542:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 80ed 	beq.w	8008726 <_svfiprintf_r+0x812>
 800854c:	2401      	movs	r4, #1
 800854e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008552:	9406      	str	r4, [sp, #24]
 8008554:	2300      	movs	r3, #0
 8008556:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800855a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800855e:	e715      	b.n	800838c <_svfiprintf_r+0x478>
 8008560:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008562:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008564:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008568:	b173      	cbz	r3, 8008588 <_svfiprintf_r+0x674>
 800856a:	3201      	adds	r2, #1
 800856c:	3101      	adds	r1, #1
 800856e:	2a07      	cmp	r2, #7
 8008570:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 8008574:	f04f 0301 	mov.w	r3, #1
 8008578:	9216      	str	r2, [sp, #88]	; 0x58
 800857a:	e886 0009 	stmia.w	r6, {r0, r3}
 800857e:	bfd8      	it	le
 8008580:	3608      	addle	r6, #8
 8008582:	9117      	str	r1, [sp, #92]	; 0x5c
 8008584:	f300 8157 	bgt.w	8008836 <_svfiprintf_r+0x922>
 8008588:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800858a:	b16d      	cbz	r5, 80085a8 <_svfiprintf_r+0x694>
 800858c:	3201      	adds	r2, #1
 800858e:	3102      	adds	r1, #2
 8008590:	2a07      	cmp	r2, #7
 8008592:	a814      	add	r0, sp, #80	; 0x50
 8008594:	f04f 0302 	mov.w	r3, #2
 8008598:	9216      	str	r2, [sp, #88]	; 0x58
 800859a:	e886 0009 	stmia.w	r6, {r0, r3}
 800859e:	bfd8      	it	le
 80085a0:	3608      	addle	r6, #8
 80085a2:	9117      	str	r1, [sp, #92]	; 0x5c
 80085a4:	f300 813c 	bgt.w	8008820 <_svfiprintf_r+0x90c>
 80085a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085aa:	2b80      	cmp	r3, #128	; 0x80
 80085ac:	f000 80cd 	beq.w	800874a <_svfiprintf_r+0x836>
 80085b0:	9803      	ldr	r0, [sp, #12]
 80085b2:	9b06      	ldr	r3, [sp, #24]
 80085b4:	1ac5      	subs	r5, r0, r3
 80085b6:	2d00      	cmp	r5, #0
 80085b8:	dd44      	ble.n	8008644 <_svfiprintf_r+0x730>
 80085ba:	4ba5      	ldr	r3, [pc, #660]	; (8008850 <_svfiprintf_r+0x93c>)
 80085bc:	2d10      	cmp	r5, #16
 80085be:	9307      	str	r3, [sp, #28]
 80085c0:	dd2b      	ble.n	800861a <_svfiprintf_r+0x706>
 80085c2:	f8cd 900c 	str.w	r9, [sp, #12]
 80085c6:	f04f 0b10 	mov.w	fp, #16
 80085ca:	9409      	str	r4, [sp, #36]	; 0x24
 80085cc:	46a9      	mov	r9, r5
 80085ce:	9c05      	ldr	r4, [sp, #20]
 80085d0:	9d08      	ldr	r5, [sp, #32]
 80085d2:	e004      	b.n	80085de <_svfiprintf_r+0x6ca>
 80085d4:	f1a9 0910 	sub.w	r9, r9, #16
 80085d8:	f1b9 0f10 	cmp.w	r9, #16
 80085dc:	dd19      	ble.n	8008612 <_svfiprintf_r+0x6fe>
 80085de:	3201      	adds	r2, #1
 80085e0:	3110      	adds	r1, #16
 80085e2:	2a07      	cmp	r2, #7
 80085e4:	e886 0880 	stmia.w	r6, {r7, fp}
 80085e8:	9216      	str	r2, [sp, #88]	; 0x58
 80085ea:	f106 0608 	add.w	r6, r6, #8
 80085ee:	9117      	str	r1, [sp, #92]	; 0x5c
 80085f0:	ddf0      	ble.n	80085d4 <_svfiprintf_r+0x6c0>
 80085f2:	4620      	mov	r0, r4
 80085f4:	4629      	mov	r1, r5
 80085f6:	aa15      	add	r2, sp, #84	; 0x54
 80085f8:	4646      	mov	r6, r8
 80085fa:	f7ff fc09 	bl	8007e10 <__ssprint_r>
 80085fe:	2800      	cmp	r0, #0
 8008600:	f040 8098 	bne.w	8008734 <_svfiprintf_r+0x820>
 8008604:	f1a9 0910 	sub.w	r9, r9, #16
 8008608:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800860a:	f1b9 0f10 	cmp.w	r9, #16
 800860e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008610:	dce5      	bgt.n	80085de <_svfiprintf_r+0x6ca>
 8008612:	464d      	mov	r5, r9
 8008614:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008616:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800861a:	3201      	adds	r2, #1
 800861c:	9b07      	ldr	r3, [sp, #28]
 800861e:	2a07      	cmp	r2, #7
 8008620:	4429      	add	r1, r5
 8008622:	9216      	str	r2, [sp, #88]	; 0x58
 8008624:	e886 0028 	stmia.w	r6, {r3, r5}
 8008628:	bfd8      	it	le
 800862a:	3608      	addle	r6, #8
 800862c:	9117      	str	r1, [sp, #92]	; 0x5c
 800862e:	dd09      	ble.n	8008644 <_svfiprintf_r+0x730>
 8008630:	9805      	ldr	r0, [sp, #20]
 8008632:	aa15      	add	r2, sp, #84	; 0x54
 8008634:	9908      	ldr	r1, [sp, #32]
 8008636:	f7ff fbeb 	bl	8007e10 <__ssprint_r>
 800863a:	2800      	cmp	r0, #0
 800863c:	d17a      	bne.n	8008734 <_svfiprintf_r+0x820>
 800863e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008640:	4646      	mov	r6, r8
 8008642:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008644:	3201      	adds	r2, #1
 8008646:	9d06      	ldr	r5, [sp, #24]
 8008648:	2a07      	cmp	r2, #7
 800864a:	9216      	str	r2, [sp, #88]	; 0x58
 800864c:	4429      	add	r1, r5
 800864e:	f8c6 9000 	str.w	r9, [r6]
 8008652:	9117      	str	r1, [sp, #92]	; 0x5c
 8008654:	bfd8      	it	le
 8008656:	f106 0308 	addle.w	r3, r6, #8
 800865a:	6075      	str	r5, [r6, #4]
 800865c:	f300 80c0 	bgt.w	80087e0 <_svfiprintf_r+0x8cc>
 8008660:	9d02      	ldr	r5, [sp, #8]
 8008662:	076a      	lsls	r2, r5, #29
 8008664:	d538      	bpl.n	80086d8 <_svfiprintf_r+0x7c4>
 8008666:	9804      	ldr	r0, [sp, #16]
 8008668:	1b05      	subs	r5, r0, r4
 800866a:	2d00      	cmp	r5, #0
 800866c:	dd34      	ble.n	80086d8 <_svfiprintf_r+0x7c4>
 800866e:	2d10      	cmp	r5, #16
 8008670:	f64a 4090 	movw	r0, #44176	; 0xac90
 8008674:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008678:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800867a:	9007      	str	r0, [sp, #28]
 800867c:	dd22      	ble.n	80086c4 <_svfiprintf_r+0x7b0>
 800867e:	9402      	str	r4, [sp, #8]
 8008680:	2610      	movs	r6, #16
 8008682:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008686:	f8dd b020 	ldr.w	fp, [sp, #32]
 800868a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800868c:	e002      	b.n	8008694 <_svfiprintf_r+0x780>
 800868e:	3d10      	subs	r5, #16
 8008690:	2d10      	cmp	r5, #16
 8008692:	dd16      	ble.n	80086c2 <_svfiprintf_r+0x7ae>
 8008694:	3201      	adds	r2, #1
 8008696:	3110      	adds	r1, #16
 8008698:	2a07      	cmp	r2, #7
 800869a:	e883 0050 	stmia.w	r3, {r4, r6}
 800869e:	9216      	str	r2, [sp, #88]	; 0x58
 80086a0:	f103 0308 	add.w	r3, r3, #8
 80086a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80086a6:	ddf2      	ble.n	800868e <_svfiprintf_r+0x77a>
 80086a8:	4648      	mov	r0, r9
 80086aa:	4659      	mov	r1, fp
 80086ac:	aa15      	add	r2, sp, #84	; 0x54
 80086ae:	f7ff fbaf 	bl	8007e10 <__ssprint_r>
 80086b2:	4643      	mov	r3, r8
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d13d      	bne.n	8008734 <_svfiprintf_r+0x820>
 80086b8:	3d10      	subs	r5, #16
 80086ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80086bc:	2d10      	cmp	r5, #16
 80086be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80086c0:	dce8      	bgt.n	8008694 <_svfiprintf_r+0x780>
 80086c2:	9c02      	ldr	r4, [sp, #8]
 80086c4:	3201      	adds	r2, #1
 80086c6:	9807      	ldr	r0, [sp, #28]
 80086c8:	2a07      	cmp	r2, #7
 80086ca:	4429      	add	r1, r5
 80086cc:	9216      	str	r2, [sp, #88]	; 0x58
 80086ce:	9117      	str	r1, [sp, #92]	; 0x5c
 80086d0:	e883 0021 	stmia.w	r3, {r0, r5}
 80086d4:	f300 80e5 	bgt.w	80088a2 <_svfiprintf_r+0x98e>
 80086d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80086da:	9804      	ldr	r0, [sp, #16]
 80086dc:	4284      	cmp	r4, r0
 80086de:	bfac      	ite	ge
 80086e0:	192d      	addge	r5, r5, r4
 80086e2:	182d      	addlt	r5, r5, r0
 80086e4:	950a      	str	r5, [sp, #40]	; 0x28
 80086e6:	2900      	cmp	r1, #0
 80086e8:	f040 8084 	bne.w	80087f4 <_svfiprintf_r+0x8e0>
 80086ec:	2300      	movs	r3, #0
 80086ee:	9316      	str	r3, [sp, #88]	; 0x58
 80086f0:	f89a 3000 	ldrb.w	r3, [sl]
 80086f4:	4646      	mov	r6, r8
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	bf18      	it	ne
 80086fa:	2b25      	cmpne	r3, #37	; 0x25
 80086fc:	f47f ac36 	bne.w	8007f6c <_svfiprintf_r+0x58>
 8008700:	4654      	mov	r4, sl
 8008702:	e450      	b.n	8007fa6 <_svfiprintf_r+0x92>
 8008704:	2b00      	cmp	r3, #0
 8008706:	d17e      	bne.n	8008806 <_svfiprintf_r+0x8f2>
 8008708:	9c02      	ldr	r4, [sp, #8]
 800870a:	07e1      	lsls	r1, r4, #31
 800870c:	bf5c      	itt	pl
 800870e:	9306      	strpl	r3, [sp, #24]
 8008710:	46c1      	movpl	r9, r8
 8008712:	f57f ad0f 	bpl.w	8008134 <_svfiprintf_r+0x220>
 8008716:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008718:	2330      	movs	r3, #48	; 0x30
 800871a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800871e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8008722:	9506      	str	r5, [sp, #24]
 8008724:	e506      	b.n	8008134 <_svfiprintf_r+0x220>
 8008726:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008728:	b123      	cbz	r3, 8008734 <_svfiprintf_r+0x820>
 800872a:	9805      	ldr	r0, [sp, #20]
 800872c:	aa15      	add	r2, sp, #84	; 0x54
 800872e:	9908      	ldr	r1, [sp, #32]
 8008730:	f7ff fb6e 	bl	8007e10 <__ssprint_r>
 8008734:	9c08      	ldr	r4, [sp, #32]
 8008736:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008738:	89a3      	ldrh	r3, [r4, #12]
 800873a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800873e:	bf18      	it	ne
 8008740:	f04f 30ff 	movne.w	r0, #4294967295
 8008744:	b033      	add	sp, #204	; 0xcc
 8008746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874a:	9804      	ldr	r0, [sp, #16]
 800874c:	1b05      	subs	r5, r0, r4
 800874e:	2d00      	cmp	r5, #0
 8008750:	f77f af2e 	ble.w	80085b0 <_svfiprintf_r+0x69c>
 8008754:	4b3e      	ldr	r3, [pc, #248]	; (8008850 <_svfiprintf_r+0x93c>)
 8008756:	2d10      	cmp	r5, #16
 8008758:	9307      	str	r3, [sp, #28]
 800875a:	dd2a      	ble.n	80087b2 <_svfiprintf_r+0x89e>
 800875c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008760:	f04f 0b10 	mov.w	fp, #16
 8008764:	940c      	str	r4, [sp, #48]	; 0x30
 8008766:	46a9      	mov	r9, r5
 8008768:	9c05      	ldr	r4, [sp, #20]
 800876a:	9d08      	ldr	r5, [sp, #32]
 800876c:	e004      	b.n	8008778 <_svfiprintf_r+0x864>
 800876e:	f1a9 0910 	sub.w	r9, r9, #16
 8008772:	f1b9 0f10 	cmp.w	r9, #16
 8008776:	dd18      	ble.n	80087aa <_svfiprintf_r+0x896>
 8008778:	3201      	adds	r2, #1
 800877a:	3110      	adds	r1, #16
 800877c:	2a07      	cmp	r2, #7
 800877e:	e886 0880 	stmia.w	r6, {r7, fp}
 8008782:	9216      	str	r2, [sp, #88]	; 0x58
 8008784:	f106 0608 	add.w	r6, r6, #8
 8008788:	9117      	str	r1, [sp, #92]	; 0x5c
 800878a:	ddf0      	ble.n	800876e <_svfiprintf_r+0x85a>
 800878c:	4620      	mov	r0, r4
 800878e:	4629      	mov	r1, r5
 8008790:	aa15      	add	r2, sp, #84	; 0x54
 8008792:	4646      	mov	r6, r8
 8008794:	f7ff fb3c 	bl	8007e10 <__ssprint_r>
 8008798:	2800      	cmp	r0, #0
 800879a:	d1cb      	bne.n	8008734 <_svfiprintf_r+0x820>
 800879c:	f1a9 0910 	sub.w	r9, r9, #16
 80087a0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80087a2:	f1b9 0f10 	cmp.w	r9, #16
 80087a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80087a8:	dce6      	bgt.n	8008778 <_svfiprintf_r+0x864>
 80087aa:	464d      	mov	r5, r9
 80087ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80087ae:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80087b2:	3201      	adds	r2, #1
 80087b4:	9b07      	ldr	r3, [sp, #28]
 80087b6:	2a07      	cmp	r2, #7
 80087b8:	4429      	add	r1, r5
 80087ba:	9216      	str	r2, [sp, #88]	; 0x58
 80087bc:	e886 0028 	stmia.w	r6, {r3, r5}
 80087c0:	bfd8      	it	le
 80087c2:	3608      	addle	r6, #8
 80087c4:	9117      	str	r1, [sp, #92]	; 0x5c
 80087c6:	f77f aef3 	ble.w	80085b0 <_svfiprintf_r+0x69c>
 80087ca:	9805      	ldr	r0, [sp, #20]
 80087cc:	aa15      	add	r2, sp, #84	; 0x54
 80087ce:	9908      	ldr	r1, [sp, #32]
 80087d0:	f7ff fb1e 	bl	8007e10 <__ssprint_r>
 80087d4:	2800      	cmp	r0, #0
 80087d6:	d1ad      	bne.n	8008734 <_svfiprintf_r+0x820>
 80087d8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80087da:	4646      	mov	r6, r8
 80087dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80087de:	e6e7      	b.n	80085b0 <_svfiprintf_r+0x69c>
 80087e0:	9805      	ldr	r0, [sp, #20]
 80087e2:	aa15      	add	r2, sp, #84	; 0x54
 80087e4:	9908      	ldr	r1, [sp, #32]
 80087e6:	f7ff fb13 	bl	8007e10 <__ssprint_r>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	d1a2      	bne.n	8008734 <_svfiprintf_r+0x820>
 80087ee:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80087f0:	4643      	mov	r3, r8
 80087f2:	e735      	b.n	8008660 <_svfiprintf_r+0x74c>
 80087f4:	9805      	ldr	r0, [sp, #20]
 80087f6:	aa15      	add	r2, sp, #84	; 0x54
 80087f8:	9908      	ldr	r1, [sp, #32]
 80087fa:	f7ff fb09 	bl	8007e10 <__ssprint_r>
 80087fe:	2800      	cmp	r0, #0
 8008800:	f43f af74 	beq.w	80086ec <_svfiprintf_r+0x7d8>
 8008804:	e796      	b.n	8008734 <_svfiprintf_r+0x820>
 8008806:	9206      	str	r2, [sp, #24]
 8008808:	46c1      	mov	r9, r8
 800880a:	e493      	b.n	8008134 <_svfiprintf_r+0x220>
 800880c:	9805      	ldr	r0, [sp, #20]
 800880e:	aa15      	add	r2, sp, #84	; 0x54
 8008810:	9908      	ldr	r1, [sp, #32]
 8008812:	f7ff fafd 	bl	8007e10 <__ssprint_r>
 8008816:	2800      	cmp	r0, #0
 8008818:	d18c      	bne.n	8008734 <_svfiprintf_r+0x820>
 800881a:	4646      	mov	r6, r8
 800881c:	f7ff bbc0 	b.w	8007fa0 <_svfiprintf_r+0x8c>
 8008820:	9805      	ldr	r0, [sp, #20]
 8008822:	aa15      	add	r2, sp, #84	; 0x54
 8008824:	9908      	ldr	r1, [sp, #32]
 8008826:	f7ff faf3 	bl	8007e10 <__ssprint_r>
 800882a:	2800      	cmp	r0, #0
 800882c:	d182      	bne.n	8008734 <_svfiprintf_r+0x820>
 800882e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008830:	4646      	mov	r6, r8
 8008832:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008834:	e6b8      	b.n	80085a8 <_svfiprintf_r+0x694>
 8008836:	9805      	ldr	r0, [sp, #20]
 8008838:	aa15      	add	r2, sp, #84	; 0x54
 800883a:	9908      	ldr	r1, [sp, #32]
 800883c:	f7ff fae8 	bl	8007e10 <__ssprint_r>
 8008840:	2800      	cmp	r0, #0
 8008842:	f47f af77 	bne.w	8008734 <_svfiprintf_r+0x820>
 8008846:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008848:	4646      	mov	r6, r8
 800884a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800884c:	e69c      	b.n	8008588 <_svfiprintf_r+0x674>
 800884e:	bf00      	nop
 8008850:	0800aca0 	stmdaeq	r0, {r5, r7, sl, fp, sp, pc}
 8008854:	2d00      	cmp	r5, #0
 8008856:	bf08      	it	eq
 8008858:	2c0a      	cmpeq	r4, #10
 800885a:	d330      	bcc.n	80088be <_svfiprintf_r+0x9aa>
 800885c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008860:	46e1      	mov	r9, ip
 8008862:	9606      	str	r6, [sp, #24]
 8008864:	4620      	mov	r0, r4
 8008866:	4629      	mov	r1, r5
 8008868:	220a      	movs	r2, #10
 800886a:	2300      	movs	r3, #0
 800886c:	f001 fde4 	bl	800a438 <__aeabi_uldivmod>
 8008870:	465e      	mov	r6, fp
 8008872:	4620      	mov	r0, r4
 8008874:	4629      	mov	r1, r5
 8008876:	2300      	movs	r3, #0
 8008878:	f10b 3bff 	add.w	fp, fp, #4294967295
 800887c:	3230      	adds	r2, #48	; 0x30
 800887e:	7032      	strb	r2, [r6, #0]
 8008880:	220a      	movs	r2, #10
 8008882:	f001 fdd9 	bl	800a438 <__aeabi_uldivmod>
 8008886:	4604      	mov	r4, r0
 8008888:	460d      	mov	r5, r1
 800888a:	ea54 0005 	orrs.w	r0, r4, r5
 800888e:	d1e9      	bne.n	8008864 <_svfiprintf_r+0x950>
 8008890:	46cc      	mov	ip, r9
 8008892:	46b1      	mov	r9, r6
 8008894:	9e06      	ldr	r6, [sp, #24]
 8008896:	e44a      	b.n	800812e <_svfiprintf_r+0x21a>
 8008898:	930b      	str	r3, [sp, #44]	; 0x2c
 800889a:	f89a 3000 	ldrb.w	r3, [sl]
 800889e:	f7ff bb93 	b.w	8007fc8 <_svfiprintf_r+0xb4>
 80088a2:	9805      	ldr	r0, [sp, #20]
 80088a4:	aa15      	add	r2, sp, #84	; 0x54
 80088a6:	9908      	ldr	r1, [sp, #32]
 80088a8:	f7ff fab2 	bl	8007e10 <__ssprint_r>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f47f af41 	bne.w	8008734 <_svfiprintf_r+0x820>
 80088b2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80088b4:	e710      	b.n	80086d8 <_svfiprintf_r+0x7c4>
 80088b6:	ebc9 0508 	rsb	r5, r9, r8
 80088ba:	9506      	str	r5, [sp, #24]
 80088bc:	e43a      	b.n	8008134 <_svfiprintf_r+0x220>
 80088be:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80088c0:	3430      	adds	r4, #48	; 0x30
 80088c2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80088c6:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 80088ca:	9506      	str	r5, [sp, #24]
 80088cc:	e432      	b.n	8008134 <_svfiprintf_r+0x220>
 80088ce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80088d0:	3504      	adds	r5, #4
 80088d2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80088d6:	950b      	str	r5, [sp, #44]	; 0x2c
 80088d8:	2500      	movs	r5, #0
 80088da:	e5d7      	b.n	800848c <_svfiprintf_r+0x578>
 80088dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80088de:	3504      	adds	r5, #4
 80088e0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80088e4:	950b      	str	r5, [sp, #44]	; 0x2c
 80088e6:	4622      	mov	r2, r4
 80088e8:	17e5      	asrs	r5, r4, #31
 80088ea:	462b      	mov	r3, r5
 80088ec:	2a00      	cmp	r2, #0
 80088ee:	f173 0000 	sbcs.w	r0, r3, #0
 80088f2:	f6bf ad38 	bge.w	8008366 <_svfiprintf_r+0x452>
 80088f6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80088fa:	4264      	negs	r4, r4
 80088fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008900:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8008904:	2301      	movs	r3, #1
 8008906:	f7ff bbe3 	b.w	80080d0 <_svfiprintf_r+0x1bc>
 800890a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800890c:	3504      	adds	r5, #4
 800890e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008912:	950b      	str	r5, [sp, #44]	; 0x2c
 8008914:	2500      	movs	r5, #0
 8008916:	f7ff bbd7 	b.w	80080c8 <_svfiprintf_r+0x1b4>
 800891a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800891c:	2301      	movs	r3, #1
 800891e:	3504      	adds	r5, #4
 8008920:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008924:	950b      	str	r5, [sp, #44]	; 0x2c
 8008926:	2500      	movs	r5, #0
 8008928:	f7ff bbce 	b.w	80080c8 <_svfiprintf_r+0x1b4>
 800892c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800892e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008930:	6829      	ldr	r1, [r5, #0]
 8008932:	4622      	mov	r2, r4
 8008934:	17e5      	asrs	r5, r4, #31
 8008936:	462b      	mov	r3, r5
 8008938:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800893a:	e9c1 2300 	strd	r2, r3, [r1]
 800893e:	3504      	adds	r5, #4
 8008940:	950b      	str	r5, [sp, #44]	; 0x2c
 8008942:	f7ff bb0c 	b.w	8007f5e <_svfiprintf_r+0x4a>
 8008946:	950b      	str	r5, [sp, #44]	; 0x2c
 8008948:	9403      	str	r4, [sp, #12]
 800894a:	f7ff fa31 	bl	8007db0 <strlen>
 800894e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008952:	9006      	str	r0, [sp, #24]
 8008954:	f7ff bbee 	b.w	8008134 <_svfiprintf_r+0x220>
 8008958:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800895a:	9d02      	ldr	r5, [sp, #8]
 800895c:	3404      	adds	r4, #4
 800895e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008962:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008966:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008968:	940b      	str	r4, [sp, #44]	; 0x2c
 800896a:	bf14      	ite	ne
 800896c:	801d      	strhne	r5, [r3, #0]
 800896e:	601d      	streq	r5, [r3, #0]
 8008970:	f7ff baf5 	b.w	8007f5e <_svfiprintf_r+0x4a>
 8008974:	2140      	movs	r1, #64	; 0x40
 8008976:	f7fe f8cd 	bl	8006b14 <_malloc_r>
 800897a:	9c08      	ldr	r4, [sp, #32]
 800897c:	6020      	str	r0, [r4, #0]
 800897e:	6120      	str	r0, [r4, #16]
 8008980:	2800      	cmp	r0, #0
 8008982:	d02f      	beq.n	80089e4 <_svfiprintf_r+0xad0>
 8008984:	9c08      	ldr	r4, [sp, #32]
 8008986:	2340      	movs	r3, #64	; 0x40
 8008988:	6163      	str	r3, [r4, #20]
 800898a:	f7ff bad1 	b.w	8007f30 <_svfiprintf_r+0x1c>
 800898e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008992:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008994:	9307      	str	r3, [sp, #28]
 8008996:	e418      	b.n	80081ca <_svfiprintf_r+0x2b6>
 8008998:	9c03      	ldr	r4, [sp, #12]
 800899a:	f64a 7954 	movw	r9, #44884	; 0xaf54
 800899e:	950b      	str	r5, [sp, #44]	; 0x2c
 80089a0:	f6c0 0900 	movt	r9, #2048	; 0x800
 80089a4:	2c06      	cmp	r4, #6
 80089a6:	bf28      	it	cs
 80089a8:	2406      	movcs	r4, #6
 80089aa:	9406      	str	r4, [sp, #24]
 80089ac:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80089b0:	e4ec      	b.n	800838c <_svfiprintf_r+0x478>
 80089b2:	9c03      	ldr	r4, [sp, #12]
 80089b4:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80089b8:	950b      	str	r5, [sp, #44]	; 0x2c
 80089ba:	9406      	str	r4, [sp, #24]
 80089bc:	9003      	str	r0, [sp, #12]
 80089be:	f7ff bbb9 	b.w	8008134 <_svfiprintf_r+0x220>
 80089c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80089c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80089c8:	46aa      	mov	sl, r5
 80089ca:	6824      	ldr	r4, [r4, #0]
 80089cc:	9403      	str	r4, [sp, #12]
 80089ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80089d0:	1d22      	adds	r2, r4, #4
 80089d2:	9c03      	ldr	r4, [sp, #12]
 80089d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80089d6:	2c00      	cmp	r4, #0
 80089d8:	bfbc      	itt	lt
 80089da:	f04f 35ff 	movlt.w	r5, #4294967295
 80089de:	9503      	strlt	r5, [sp, #12]
 80089e0:	f7ff baf2 	b.w	8007fc8 <_svfiprintf_r+0xb4>
 80089e4:	9d05      	ldr	r5, [sp, #20]
 80089e6:	230c      	movs	r3, #12
 80089e8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ec:	602b      	str	r3, [r5, #0]
 80089ee:	e6a9      	b.n	8008744 <_svfiprintf_r+0x830>

080089f0 <_calloc_r>:
 80089f0:	b510      	push	{r4, lr}
 80089f2:	fb02 f101 	mul.w	r1, r2, r1
 80089f6:	f7fe f88d 	bl	8006b14 <_malloc_r>
 80089fa:	4604      	mov	r4, r0
 80089fc:	b170      	cbz	r0, 8008a1c <_calloc_r+0x2c>
 80089fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008a02:	f022 0203 	bic.w	r2, r2, #3
 8008a06:	3a04      	subs	r2, #4
 8008a08:	2a24      	cmp	r2, #36	; 0x24
 8008a0a:	d81d      	bhi.n	8008a48 <_calloc_r+0x58>
 8008a0c:	2a13      	cmp	r2, #19
 8008a0e:	bf98      	it	ls
 8008a10:	4603      	movls	r3, r0
 8008a12:	d805      	bhi.n	8008a20 <_calloc_r+0x30>
 8008a14:	2200      	movs	r2, #0
 8008a16:	601a      	str	r2, [r3, #0]
 8008a18:	605a      	str	r2, [r3, #4]
 8008a1a:	609a      	str	r2, [r3, #8]
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	bd10      	pop	{r4, pc}
 8008a20:	2a1b      	cmp	r2, #27
 8008a22:	f04f 0100 	mov.w	r1, #0
 8008a26:	bf98      	it	ls
 8008a28:	f100 0308 	addls.w	r3, r0, #8
 8008a2c:	6001      	str	r1, [r0, #0]
 8008a2e:	6041      	str	r1, [r0, #4]
 8008a30:	d9f0      	bls.n	8008a14 <_calloc_r+0x24>
 8008a32:	2a24      	cmp	r2, #36	; 0x24
 8008a34:	6081      	str	r1, [r0, #8]
 8008a36:	60c1      	str	r1, [r0, #12]
 8008a38:	bf11      	iteee	ne
 8008a3a:	f100 0310 	addne.w	r3, r0, #16
 8008a3e:	6101      	streq	r1, [r0, #16]
 8008a40:	f100 0318 	addeq.w	r3, r0, #24
 8008a44:	6141      	streq	r1, [r0, #20]
 8008a46:	e7e5      	b.n	8008a14 <_calloc_r+0x24>
 8008a48:	2100      	movs	r1, #0
 8008a4a:	f000 f989 	bl	8008d60 <memset>
 8008a4e:	4620      	mov	r0, r4
 8008a50:	bd10      	pop	{r4, pc}
 8008a52:	bf00      	nop

08008a54 <_malloc_trim_r>:
 8008a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a56:	f240 1470 	movw	r4, #368	; 0x170
 8008a5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008a5e:	460f      	mov	r7, r1
 8008a60:	4605      	mov	r5, r0
 8008a62:	f7fe fbab 	bl	80071bc <__malloc_lock>
 8008a66:	68a3      	ldr	r3, [r4, #8]
 8008a68:	685e      	ldr	r6, [r3, #4]
 8008a6a:	f026 0603 	bic.w	r6, r6, #3
 8008a6e:	1bf7      	subs	r7, r6, r7
 8008a70:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8008a74:	0b3f      	lsrs	r7, r7, #12
 8008a76:	3f01      	subs	r7, #1
 8008a78:	033f      	lsls	r7, r7, #12
 8008a7a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8008a7e:	db07      	blt.n	8008a90 <_malloc_trim_r+0x3c>
 8008a80:	4628      	mov	r0, r5
 8008a82:	2100      	movs	r1, #0
 8008a84:	f7ff f862 	bl	8007b4c <_sbrk_r>
 8008a88:	68a3      	ldr	r3, [r4, #8]
 8008a8a:	4433      	add	r3, r6
 8008a8c:	4298      	cmp	r0, r3
 8008a8e:	d004      	beq.n	8008a9a <_malloc_trim_r+0x46>
 8008a90:	4628      	mov	r0, r5
 8008a92:	f7fe fb95 	bl	80071c0 <__malloc_unlock>
 8008a96:	2000      	movs	r0, #0
 8008a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	4279      	negs	r1, r7
 8008a9e:	f7ff f855 	bl	8007b4c <_sbrk_r>
 8008aa2:	3001      	adds	r0, #1
 8008aa4:	d010      	beq.n	8008ac8 <_malloc_trim_r+0x74>
 8008aa6:	f240 53a4 	movw	r3, #1444	; 0x5a4
 8008aaa:	68a1      	ldr	r1, [r4, #8]
 8008aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ab0:	1bf6      	subs	r6, r6, r7
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	f046 0601 	orr.w	r6, r6, #1
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	604e      	str	r6, [r1, #4]
 8008abc:	1bd7      	subs	r7, r2, r7
 8008abe:	601f      	str	r7, [r3, #0]
 8008ac0:	f7fe fb7e 	bl	80071c0 <__malloc_unlock>
 8008ac4:	2001      	movs	r0, #1
 8008ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac8:	4628      	mov	r0, r5
 8008aca:	2100      	movs	r1, #0
 8008acc:	f7ff f83e 	bl	8007b4c <_sbrk_r>
 8008ad0:	68a3      	ldr	r3, [r4, #8]
 8008ad2:	1ac2      	subs	r2, r0, r3
 8008ad4:	2a0f      	cmp	r2, #15
 8008ad6:	dddb      	ble.n	8008a90 <_malloc_trim_r+0x3c>
 8008ad8:	f240 5478 	movw	r4, #1400	; 0x578
 8008adc:	f240 51a4 	movw	r1, #1444	; 0x5a4
 8008ae0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008ae4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008ae8:	f042 0201 	orr.w	r2, r2, #1
 8008aec:	605a      	str	r2, [r3, #4]
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	1ac0      	subs	r0, r0, r3
 8008af2:	6008      	str	r0, [r1, #0]
 8008af4:	e7cc      	b.n	8008a90 <_malloc_trim_r+0x3c>
 8008af6:	bf00      	nop

08008af8 <_free_r>:
 8008af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008afc:	460e      	mov	r6, r1
 8008afe:	4680      	mov	r8, r0
 8008b00:	2900      	cmp	r1, #0
 8008b02:	d05e      	beq.n	8008bc2 <_free_r+0xca>
 8008b04:	f7fe fb5a 	bl	80071bc <__malloc_lock>
 8008b08:	f240 1570 	movw	r5, #368	; 0x170
 8008b0c:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8008b10:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8008b14:	f1a6 0408 	sub.w	r4, r6, #8
 8008b18:	f021 0301 	bic.w	r3, r1, #1
 8008b1c:	68af      	ldr	r7, [r5, #8]
 8008b1e:	18e2      	adds	r2, r4, r3
 8008b20:	4297      	cmp	r7, r2
 8008b22:	6850      	ldr	r0, [r2, #4]
 8008b24:	f020 0003 	bic.w	r0, r0, #3
 8008b28:	d061      	beq.n	8008bee <_free_r+0xf6>
 8008b2a:	f011 0101 	ands.w	r1, r1, #1
 8008b2e:	6050      	str	r0, [r2, #4]
 8008b30:	bf18      	it	ne
 8008b32:	2100      	movne	r1, #0
 8008b34:	d10f      	bne.n	8008b56 <_free_r+0x5e>
 8008b36:	f856 6c08 	ldr.w	r6, [r6, #-8]
 8008b3a:	f105 0c08 	add.w	ip, r5, #8
 8008b3e:	1ba4      	subs	r4, r4, r6
 8008b40:	4433      	add	r3, r6
 8008b42:	68a6      	ldr	r6, [r4, #8]
 8008b44:	4566      	cmp	r6, ip
 8008b46:	bf0f      	iteee	eq
 8008b48:	2101      	moveq	r1, #1
 8008b4a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 8008b4e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 8008b52:	f8cc 6008 	strne.w	r6, [ip, #8]
 8008b56:	1816      	adds	r6, r2, r0
 8008b58:	6876      	ldr	r6, [r6, #4]
 8008b5a:	07f6      	lsls	r6, r6, #31
 8008b5c:	d408      	bmi.n	8008b70 <_free_r+0x78>
 8008b5e:	4403      	add	r3, r0
 8008b60:	6890      	ldr	r0, [r2, #8]
 8008b62:	b911      	cbnz	r1, 8008b6a <_free_r+0x72>
 8008b64:	4e49      	ldr	r6, [pc, #292]	; (8008c8c <_free_r+0x194>)
 8008b66:	42b0      	cmp	r0, r6
 8008b68:	d060      	beq.n	8008c2c <_free_r+0x134>
 8008b6a:	68d2      	ldr	r2, [r2, #12]
 8008b6c:	60c2      	str	r2, [r0, #12]
 8008b6e:	6090      	str	r0, [r2, #8]
 8008b70:	f043 0201 	orr.w	r2, r3, #1
 8008b74:	6062      	str	r2, [r4, #4]
 8008b76:	50e3      	str	r3, [r4, r3]
 8008b78:	b9f1      	cbnz	r1, 8008bb8 <_free_r+0xc0>
 8008b7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b7e:	d322      	bcc.n	8008bc6 <_free_r+0xce>
 8008b80:	0a5a      	lsrs	r2, r3, #9
 8008b82:	2a04      	cmp	r2, #4
 8008b84:	d85b      	bhi.n	8008c3e <_free_r+0x146>
 8008b86:	0998      	lsrs	r0, r3, #6
 8008b88:	3038      	adds	r0, #56	; 0x38
 8008b8a:	0041      	lsls	r1, r0, #1
 8008b8c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008b90:	f240 1170 	movw	r1, #368	; 0x170
 8008b94:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008b98:	68aa      	ldr	r2, [r5, #8]
 8008b9a:	42aa      	cmp	r2, r5
 8008b9c:	d05b      	beq.n	8008c56 <_free_r+0x15e>
 8008b9e:	6851      	ldr	r1, [r2, #4]
 8008ba0:	f021 0103 	bic.w	r1, r1, #3
 8008ba4:	428b      	cmp	r3, r1
 8008ba6:	d202      	bcs.n	8008bae <_free_r+0xb6>
 8008ba8:	6892      	ldr	r2, [r2, #8]
 8008baa:	4295      	cmp	r5, r2
 8008bac:	d1f7      	bne.n	8008b9e <_free_r+0xa6>
 8008bae:	68d3      	ldr	r3, [r2, #12]
 8008bb0:	60e3      	str	r3, [r4, #12]
 8008bb2:	60a2      	str	r2, [r4, #8]
 8008bb4:	609c      	str	r4, [r3, #8]
 8008bb6:	60d4      	str	r4, [r2, #12]
 8008bb8:	4640      	mov	r0, r8
 8008bba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bbe:	f7fe baff 	b.w	80071c0 <__malloc_unlock>
 8008bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc6:	08db      	lsrs	r3, r3, #3
 8008bc8:	2101      	movs	r1, #1
 8008bca:	6868      	ldr	r0, [r5, #4]
 8008bcc:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8008bd0:	109b      	asrs	r3, r3, #2
 8008bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8008bd6:	6891      	ldr	r1, [r2, #8]
 8008bd8:	4318      	orrs	r0, r3
 8008bda:	60e2      	str	r2, [r4, #12]
 8008bdc:	6068      	str	r0, [r5, #4]
 8008bde:	4640      	mov	r0, r8
 8008be0:	60a1      	str	r1, [r4, #8]
 8008be2:	6094      	str	r4, [r2, #8]
 8008be4:	60cc      	str	r4, [r1, #12]
 8008be6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bea:	f7fe bae9 	b.w	80071c0 <__malloc_unlock>
 8008bee:	07cf      	lsls	r7, r1, #31
 8008bf0:	4418      	add	r0, r3
 8008bf2:	d407      	bmi.n	8008c04 <_free_r+0x10c>
 8008bf4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8008bf8:	1ae4      	subs	r4, r4, r3
 8008bfa:	4418      	add	r0, r3
 8008bfc:	68a2      	ldr	r2, [r4, #8]
 8008bfe:	68e3      	ldr	r3, [r4, #12]
 8008c00:	60d3      	str	r3, [r2, #12]
 8008c02:	609a      	str	r2, [r3, #8]
 8008c04:	f240 527c 	movw	r2, #1404	; 0x57c
 8008c08:	f040 0301 	orr.w	r3, r0, #1
 8008c0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008c10:	6063      	str	r3, [r4, #4]
 8008c12:	60ac      	str	r4, [r5, #8]
 8008c14:	6813      	ldr	r3, [r2, #0]
 8008c16:	4298      	cmp	r0, r3
 8008c18:	d3ce      	bcc.n	8008bb8 <_free_r+0xc0>
 8008c1a:	f240 53a0 	movw	r3, #1440	; 0x5a0
 8008c1e:	4640      	mov	r0, r8
 8008c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c24:	6819      	ldr	r1, [r3, #0]
 8008c26:	f7ff ff15 	bl	8008a54 <_malloc_trim_r>
 8008c2a:	e7c5      	b.n	8008bb8 <_free_r+0xc0>
 8008c2c:	616c      	str	r4, [r5, #20]
 8008c2e:	f043 0201 	orr.w	r2, r3, #1
 8008c32:	612c      	str	r4, [r5, #16]
 8008c34:	60e0      	str	r0, [r4, #12]
 8008c36:	60a0      	str	r0, [r4, #8]
 8008c38:	6062      	str	r2, [r4, #4]
 8008c3a:	50e3      	str	r3, [r4, r3]
 8008c3c:	e7bc      	b.n	8008bb8 <_free_r+0xc0>
 8008c3e:	2a14      	cmp	r2, #20
 8008c40:	bf9c      	itt	ls
 8008c42:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008c46:	0041      	lslls	r1, r0, #1
 8008c48:	d9a0      	bls.n	8008b8c <_free_r+0x94>
 8008c4a:	2a54      	cmp	r2, #84	; 0x54
 8008c4c:	d80c      	bhi.n	8008c68 <_free_r+0x170>
 8008c4e:	0b18      	lsrs	r0, r3, #12
 8008c50:	306e      	adds	r0, #110	; 0x6e
 8008c52:	0041      	lsls	r1, r0, #1
 8008c54:	e79a      	b.n	8008b8c <_free_r+0x94>
 8008c56:	2601      	movs	r6, #1
 8008c58:	684d      	ldr	r5, [r1, #4]
 8008c5a:	1080      	asrs	r0, r0, #2
 8008c5c:	4613      	mov	r3, r2
 8008c5e:	fa06 f000 	lsl.w	r0, r6, r0
 8008c62:	4305      	orrs	r5, r0
 8008c64:	604d      	str	r5, [r1, #4]
 8008c66:	e7a3      	b.n	8008bb0 <_free_r+0xb8>
 8008c68:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008c6c:	d803      	bhi.n	8008c76 <_free_r+0x17e>
 8008c6e:	0bd8      	lsrs	r0, r3, #15
 8008c70:	3077      	adds	r0, #119	; 0x77
 8008c72:	0041      	lsls	r1, r0, #1
 8008c74:	e78a      	b.n	8008b8c <_free_r+0x94>
 8008c76:	f240 5154 	movw	r1, #1364	; 0x554
 8008c7a:	428a      	cmp	r2, r1
 8008c7c:	bf95      	itete	ls
 8008c7e:	0c98      	lsrls	r0, r3, #18
 8008c80:	21fc      	movhi	r1, #252	; 0xfc
 8008c82:	307c      	addls	r0, #124	; 0x7c
 8008c84:	207e      	movhi	r0, #126	; 0x7e
 8008c86:	bf98      	it	ls
 8008c88:	0041      	lslls	r1, r0, #1
 8008c8a:	e77f      	b.n	8008b8c <_free_r+0x94>
 8008c8c:	20000178 	andcs	r0, r0, r8, ror r1

08008c90 <memmove>:
 8008c90:	4288      	cmp	r0, r1
 8008c92:	b4f0      	push	{r4, r5, r6, r7}
 8008c94:	d910      	bls.n	8008cb8 <memmove+0x28>
 8008c96:	188c      	adds	r4, r1, r2
 8008c98:	42a0      	cmp	r0, r4
 8008c9a:	d20d      	bcs.n	8008cb8 <memmove+0x28>
 8008c9c:	1885      	adds	r5, r0, r2
 8008c9e:	1e53      	subs	r3, r2, #1
 8008ca0:	b142      	cbz	r2, 8008cb4 <memmove+0x24>
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	462a      	mov	r2, r5
 8008ca6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008caa:	3b01      	subs	r3, #1
 8008cac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008cb0:	1c5c      	adds	r4, r3, #1
 8008cb2:	d1f8      	bne.n	8008ca6 <memmove+0x16>
 8008cb4:	bcf0      	pop	{r4, r5, r6, r7}
 8008cb6:	4770      	bx	lr
 8008cb8:	2a0f      	cmp	r2, #15
 8008cba:	d946      	bls.n	8008d4a <memmove+0xba>
 8008cbc:	ea40 0301 	orr.w	r3, r0, r1
 8008cc0:	079b      	lsls	r3, r3, #30
 8008cc2:	d146      	bne.n	8008d52 <memmove+0xc2>
 8008cc4:	f1a2 0710 	sub.w	r7, r2, #16
 8008cc8:	460c      	mov	r4, r1
 8008cca:	4603      	mov	r3, r0
 8008ccc:	093f      	lsrs	r7, r7, #4
 8008cce:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8008cd2:	3610      	adds	r6, #16
 8008cd4:	6825      	ldr	r5, [r4, #0]
 8008cd6:	3310      	adds	r3, #16
 8008cd8:	3410      	adds	r4, #16
 8008cda:	f843 5c10 	str.w	r5, [r3, #-16]
 8008cde:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8008ce2:	f843 5c0c 	str.w	r5, [r3, #-12]
 8008ce6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008cea:	f843 5c08 	str.w	r5, [r3, #-8]
 8008cee:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008cf2:	f843 5c04 	str.w	r5, [r3, #-4]
 8008cf6:	42b3      	cmp	r3, r6
 8008cf8:	d1ec      	bne.n	8008cd4 <memmove+0x44>
 8008cfa:	1c7b      	adds	r3, r7, #1
 8008cfc:	f002 0c0f 	and.w	ip, r2, #15
 8008d00:	f1bc 0f03 	cmp.w	ip, #3
 8008d04:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008d08:	4419      	add	r1, r3
 8008d0a:	4403      	add	r3, r0
 8008d0c:	d923      	bls.n	8008d56 <memmove+0xc6>
 8008d0e:	460e      	mov	r6, r1
 8008d10:	461d      	mov	r5, r3
 8008d12:	4664      	mov	r4, ip
 8008d14:	f856 7b04 	ldr.w	r7, [r6], #4
 8008d18:	3c04      	subs	r4, #4
 8008d1a:	2c03      	cmp	r4, #3
 8008d1c:	f845 7b04 	str.w	r7, [r5], #4
 8008d20:	d8f8      	bhi.n	8008d14 <memmove+0x84>
 8008d22:	f1ac 0404 	sub.w	r4, ip, #4
 8008d26:	f002 0203 	and.w	r2, r2, #3
 8008d2a:	f024 0403 	bic.w	r4, r4, #3
 8008d2e:	3404      	adds	r4, #4
 8008d30:	4423      	add	r3, r4
 8008d32:	4421      	add	r1, r4
 8008d34:	2a00      	cmp	r2, #0
 8008d36:	d0bd      	beq.n	8008cb4 <memmove+0x24>
 8008d38:	441a      	add	r2, r3
 8008d3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d3e:	f803 4b01 	strb.w	r4, [r3], #1
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d1f9      	bne.n	8008d3a <memmove+0xaa>
 8008d46:	bcf0      	pop	{r4, r5, r6, r7}
 8008d48:	4770      	bx	lr
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2a00      	cmp	r2, #0
 8008d4e:	d1f3      	bne.n	8008d38 <memmove+0xa8>
 8008d50:	e7b0      	b.n	8008cb4 <memmove+0x24>
 8008d52:	4603      	mov	r3, r0
 8008d54:	e7f0      	b.n	8008d38 <memmove+0xa8>
 8008d56:	4662      	mov	r2, ip
 8008d58:	2a00      	cmp	r2, #0
 8008d5a:	d1ed      	bne.n	8008d38 <memmove+0xa8>
 8008d5c:	e7aa      	b.n	8008cb4 <memmove+0x24>
 8008d5e:	bf00      	nop

08008d60 <memset>:
 8008d60:	0783      	lsls	r3, r0, #30
 8008d62:	b4f0      	push	{r4, r5, r6, r7}
 8008d64:	d048      	beq.n	8008df8 <memset+0x98>
 8008d66:	1e54      	subs	r4, r2, #1
 8008d68:	2a00      	cmp	r2, #0
 8008d6a:	d043      	beq.n	8008df4 <memset+0x94>
 8008d6c:	b2cd      	uxtb	r5, r1
 8008d6e:	4603      	mov	r3, r0
 8008d70:	e002      	b.n	8008d78 <memset+0x18>
 8008d72:	2c00      	cmp	r4, #0
 8008d74:	d03e      	beq.n	8008df4 <memset+0x94>
 8008d76:	4614      	mov	r4, r2
 8008d78:	f803 5b01 	strb.w	r5, [r3], #1
 8008d7c:	f013 0f03 	tst.w	r3, #3
 8008d80:	f104 32ff 	add.w	r2, r4, #4294967295
 8008d84:	d1f5      	bne.n	8008d72 <memset+0x12>
 8008d86:	2c03      	cmp	r4, #3
 8008d88:	d92d      	bls.n	8008de6 <memset+0x86>
 8008d8a:	b2cd      	uxtb	r5, r1
 8008d8c:	2c0f      	cmp	r4, #15
 8008d8e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008d92:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008d96:	d918      	bls.n	8008dca <memset+0x6a>
 8008d98:	f1a4 0710 	sub.w	r7, r4, #16
 8008d9c:	f103 0610 	add.w	r6, r3, #16
 8008da0:	461a      	mov	r2, r3
 8008da2:	093f      	lsrs	r7, r7, #4
 8008da4:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008da8:	6015      	str	r5, [r2, #0]
 8008daa:	3210      	adds	r2, #16
 8008dac:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008db0:	f842 5c08 	str.w	r5, [r2, #-8]
 8008db4:	f842 5c04 	str.w	r5, [r2, #-4]
 8008db8:	42b2      	cmp	r2, r6
 8008dba:	d1f5      	bne.n	8008da8 <memset+0x48>
 8008dbc:	f004 040f 	and.w	r4, r4, #15
 8008dc0:	3701      	adds	r7, #1
 8008dc2:	2c03      	cmp	r4, #3
 8008dc4:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008dc8:	d90d      	bls.n	8008de6 <memset+0x86>
 8008dca:	461e      	mov	r6, r3
 8008dcc:	4622      	mov	r2, r4
 8008dce:	3a04      	subs	r2, #4
 8008dd0:	f846 5b04 	str.w	r5, [r6], #4
 8008dd4:	2a03      	cmp	r2, #3
 8008dd6:	d8fa      	bhi.n	8008dce <memset+0x6e>
 8008dd8:	1f22      	subs	r2, r4, #4
 8008dda:	f004 0403 	and.w	r4, r4, #3
 8008dde:	f022 0203 	bic.w	r2, r2, #3
 8008de2:	3204      	adds	r2, #4
 8008de4:	4413      	add	r3, r2
 8008de6:	b12c      	cbz	r4, 8008df4 <memset+0x94>
 8008de8:	b2c9      	uxtb	r1, r1
 8008dea:	441c      	add	r4, r3
 8008dec:	f803 1b01 	strb.w	r1, [r3], #1
 8008df0:	42a3      	cmp	r3, r4
 8008df2:	d1fb      	bne.n	8008dec <memset+0x8c>
 8008df4:	bcf0      	pop	{r4, r5, r6, r7}
 8008df6:	4770      	bx	lr
 8008df8:	4614      	mov	r4, r2
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	e7c3      	b.n	8008d86 <memset+0x26>
 8008dfe:	bf00      	nop

08008e00 <_realloc_r>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	460c      	mov	r4, r1
 8008e06:	b083      	sub	sp, #12
 8008e08:	4690      	mov	r8, r2
 8008e0a:	4681      	mov	r9, r0
 8008e0c:	2900      	cmp	r1, #0
 8008e0e:	f000 8148 	beq.w	80090a2 <_realloc_r+0x2a2>
 8008e12:	f7fe f9d3 	bl	80071bc <__malloc_lock>
 8008e16:	f108 060b 	add.w	r6, r8, #11
 8008e1a:	2e16      	cmp	r6, #22
 8008e1c:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8008e20:	bf8d      	iteet	hi
 8008e22:	f026 0607 	bichi.w	r6, r6, #7
 8008e26:	2210      	movls	r2, #16
 8008e28:	2300      	movls	r3, #0
 8008e2a:	4632      	movhi	r2, r6
 8008e2c:	bf88      	it	hi
 8008e2e:	0ff3      	lsrhi	r3, r6, #31
 8008e30:	f1a4 0708 	sub.w	r7, r4, #8
 8008e34:	f02c 0503 	bic.w	r5, ip, #3
 8008e38:	bf98      	it	ls
 8008e3a:	4616      	movls	r6, r2
 8008e3c:	4546      	cmp	r6, r8
 8008e3e:	bf38      	it	cc
 8008e40:	f043 0301 	orrcc.w	r3, r3, #1
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f040 8132 	bne.w	80090ae <_realloc_r+0x2ae>
 8008e4a:	4295      	cmp	r5, r2
 8008e4c:	db16      	blt.n	8008e7c <_realloc_r+0x7c>
 8008e4e:	46a0      	mov	r8, r4
 8008e50:	4660      	mov	r0, ip
 8008e52:	1bab      	subs	r3, r5, r6
 8008e54:	2b0f      	cmp	r3, #15
 8008e56:	f200 80cc 	bhi.w	8008ff2 <_realloc_r+0x1f2>
 8008e5a:	197b      	adds	r3, r7, r5
 8008e5c:	f000 0c01 	and.w	ip, r0, #1
 8008e60:	ea4c 0505 	orr.w	r5, ip, r5
 8008e64:	607d      	str	r5, [r7, #4]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	f042 0201 	orr.w	r2, r2, #1
 8008e6c:	605a      	str	r2, [r3, #4]
 8008e6e:	4648      	mov	r0, r9
 8008e70:	f7fe f9a6 	bl	80071c0 <__malloc_unlock>
 8008e74:	4640      	mov	r0, r8
 8008e76:	b003      	add	sp, #12
 8008e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e7c:	f240 1a70 	movw	sl, #368	; 0x170
 8008e80:	1979      	adds	r1, r7, r5
 8008e82:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008e86:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008e8a:	4288      	cmp	r0, r1
 8008e8c:	f000 8114 	beq.w	80090b8 <_realloc_r+0x2b8>
 8008e90:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008e94:	f02e 0b01 	bic.w	fp, lr, #1
 8008e98:	448b      	add	fp, r1
 8008e9a:	f8db b004 	ldr.w	fp, [fp, #4]
 8008e9e:	f01b 0f01 	tst.w	fp, #1
 8008ea2:	bf1c      	itt	ne
 8008ea4:	469e      	movne	lr, r3
 8008ea6:	4671      	movne	r1, lr
 8008ea8:	d056      	beq.n	8008f58 <_realloc_r+0x158>
 8008eaa:	f01c 0f01 	tst.w	ip, #1
 8008eae:	f040 80b3 	bne.w	8009018 <_realloc_r+0x218>
 8008eb2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008eb6:	ebc3 0b07 	rsb	fp, r3, r7
 8008eba:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008ebe:	f023 0303 	bic.w	r3, r3, #3
 8008ec2:	442b      	add	r3, r5
 8008ec4:	2900      	cmp	r1, #0
 8008ec6:	d055      	beq.n	8008f74 <_realloc_r+0x174>
 8008ec8:	4281      	cmp	r1, r0
 8008eca:	f000 8121 	beq.w	8009110 <_realloc_r+0x310>
 8008ece:	449e      	add	lr, r3
 8008ed0:	4596      	cmp	lr, r2
 8008ed2:	db4f      	blt.n	8008f74 <_realloc_r+0x174>
 8008ed4:	68cb      	ldr	r3, [r1, #12]
 8008ed6:	46d8      	mov	r8, fp
 8008ed8:	6889      	ldr	r1, [r1, #8]
 8008eda:	1f2a      	subs	r2, r5, #4
 8008edc:	2a24      	cmp	r2, #36	; 0x24
 8008ede:	60cb      	str	r3, [r1, #12]
 8008ee0:	6099      	str	r1, [r3, #8]
 8008ee2:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008ee6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008eea:	60cb      	str	r3, [r1, #12]
 8008eec:	6099      	str	r1, [r3, #8]
 8008eee:	f200 816a 	bhi.w	80091c6 <_realloc_r+0x3c6>
 8008ef2:	2a13      	cmp	r2, #19
 8008ef4:	bf98      	it	ls
 8008ef6:	4642      	movls	r2, r8
 8008ef8:	d923      	bls.n	8008f42 <_realloc_r+0x142>
 8008efa:	6823      	ldr	r3, [r4, #0]
 8008efc:	2a1b      	cmp	r2, #27
 8008efe:	bf98      	it	ls
 8008f00:	f10b 0210 	addls.w	r2, fp, #16
 8008f04:	f8cb 3008 	str.w	r3, [fp, #8]
 8008f08:	6863      	ldr	r3, [r4, #4]
 8008f0a:	bf98      	it	ls
 8008f0c:	3408      	addls	r4, #8
 8008f0e:	f8cb 300c 	str.w	r3, [fp, #12]
 8008f12:	d916      	bls.n	8008f42 <_realloc_r+0x142>
 8008f14:	68a3      	ldr	r3, [r4, #8]
 8008f16:	2a24      	cmp	r2, #36	; 0x24
 8008f18:	bf14      	ite	ne
 8008f1a:	f10b 0218 	addne.w	r2, fp, #24
 8008f1e:	f10b 0220 	addeq.w	r2, fp, #32
 8008f22:	f8cb 3010 	str.w	r3, [fp, #16]
 8008f26:	68e3      	ldr	r3, [r4, #12]
 8008f28:	bf18      	it	ne
 8008f2a:	3410      	addne	r4, #16
 8008f2c:	f8cb 3014 	str.w	r3, [fp, #20]
 8008f30:	bf01      	itttt	eq
 8008f32:	6923      	ldreq	r3, [r4, #16]
 8008f34:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008f38:	6963      	ldreq	r3, [r4, #20]
 8008f3a:	3418      	addeq	r4, #24
 8008f3c:	bf08      	it	eq
 8008f3e:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	4675      	mov	r5, lr
 8008f46:	465f      	mov	r7, fp
 8008f48:	6013      	str	r3, [r2, #0]
 8008f4a:	6863      	ldr	r3, [r4, #4]
 8008f4c:	6053      	str	r3, [r2, #4]
 8008f4e:	68a3      	ldr	r3, [r4, #8]
 8008f50:	6093      	str	r3, [r2, #8]
 8008f52:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008f56:	e77c      	b.n	8008e52 <_realloc_r+0x52>
 8008f58:	f02e 0e03 	bic.w	lr, lr, #3
 8008f5c:	eb0e 0305 	add.w	r3, lr, r5
 8008f60:	4293      	cmp	r3, r2
 8008f62:	dba2      	blt.n	8008eaa <_realloc_r+0xaa>
 8008f64:	68ca      	ldr	r2, [r1, #12]
 8008f66:	46a0      	mov	r8, r4
 8008f68:	6889      	ldr	r1, [r1, #8]
 8008f6a:	4660      	mov	r0, ip
 8008f6c:	461d      	mov	r5, r3
 8008f6e:	60ca      	str	r2, [r1, #12]
 8008f70:	6091      	str	r1, [r2, #8]
 8008f72:	e76e      	b.n	8008e52 <_realloc_r+0x52>
 8008f74:	4293      	cmp	r3, r2
 8008f76:	db4f      	blt.n	8009018 <_realloc_r+0x218>
 8008f78:	46d8      	mov	r8, fp
 8008f7a:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008f7e:	1f2a      	subs	r2, r5, #4
 8008f80:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008f84:	2a24      	cmp	r2, #36	; 0x24
 8008f86:	60c1      	str	r1, [r0, #12]
 8008f88:	6088      	str	r0, [r1, #8]
 8008f8a:	f200 80b4 	bhi.w	80090f6 <_realloc_r+0x2f6>
 8008f8e:	2a13      	cmp	r2, #19
 8008f90:	bf98      	it	ls
 8008f92:	4641      	movls	r1, r8
 8008f94:	d922      	bls.n	8008fdc <_realloc_r+0x1dc>
 8008f96:	6821      	ldr	r1, [r4, #0]
 8008f98:	2a1b      	cmp	r2, #27
 8008f9a:	f8cb 1008 	str.w	r1, [fp, #8]
 8008f9e:	6861      	ldr	r1, [r4, #4]
 8008fa0:	bf98      	it	ls
 8008fa2:	3408      	addls	r4, #8
 8008fa4:	f8cb 100c 	str.w	r1, [fp, #12]
 8008fa8:	bf98      	it	ls
 8008faa:	f10b 0110 	addls.w	r1, fp, #16
 8008fae:	d915      	bls.n	8008fdc <_realloc_r+0x1dc>
 8008fb0:	68a1      	ldr	r1, [r4, #8]
 8008fb2:	2a24      	cmp	r2, #36	; 0x24
 8008fb4:	f8cb 1010 	str.w	r1, [fp, #16]
 8008fb8:	68e1      	ldr	r1, [r4, #12]
 8008fba:	bf18      	it	ne
 8008fbc:	3410      	addne	r4, #16
 8008fbe:	f8cb 1014 	str.w	r1, [fp, #20]
 8008fc2:	bf11      	iteee	ne
 8008fc4:	f10b 0118 	addne.w	r1, fp, #24
 8008fc8:	6922      	ldreq	r2, [r4, #16]
 8008fca:	f10b 0120 	addeq.w	r1, fp, #32
 8008fce:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008fd2:	bf02      	ittt	eq
 8008fd4:	6962      	ldreq	r2, [r4, #20]
 8008fd6:	3418      	addeq	r4, #24
 8008fd8:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008fdc:	6822      	ldr	r2, [r4, #0]
 8008fde:	461d      	mov	r5, r3
 8008fe0:	465f      	mov	r7, fp
 8008fe2:	600a      	str	r2, [r1, #0]
 8008fe4:	6863      	ldr	r3, [r4, #4]
 8008fe6:	604b      	str	r3, [r1, #4]
 8008fe8:	68a3      	ldr	r3, [r4, #8]
 8008fea:	608b      	str	r3, [r1, #8]
 8008fec:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ff0:	e72f      	b.n	8008e52 <_realloc_r+0x52>
 8008ff2:	19b9      	adds	r1, r7, r6
 8008ff4:	f000 0c01 	and.w	ip, r0, #1
 8008ff8:	18ca      	adds	r2, r1, r3
 8008ffa:	ea4c 0606 	orr.w	r6, ip, r6
 8008ffe:	f043 0301 	orr.w	r3, r3, #1
 8009002:	607e      	str	r6, [r7, #4]
 8009004:	604b      	str	r3, [r1, #4]
 8009006:	4648      	mov	r0, r9
 8009008:	6853      	ldr	r3, [r2, #4]
 800900a:	3108      	adds	r1, #8
 800900c:	f043 0301 	orr.w	r3, r3, #1
 8009010:	6053      	str	r3, [r2, #4]
 8009012:	f7ff fd71 	bl	8008af8 <_free_r>
 8009016:	e72a      	b.n	8008e6e <_realloc_r+0x6e>
 8009018:	4641      	mov	r1, r8
 800901a:	4648      	mov	r0, r9
 800901c:	f7fd fd7a 	bl	8006b14 <_malloc_r>
 8009020:	4680      	mov	r8, r0
 8009022:	2800      	cmp	r0, #0
 8009024:	f43f af23 	beq.w	8008e6e <_realloc_r+0x6e>
 8009028:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800902c:	f1a0 0108 	sub.w	r1, r0, #8
 8009030:	f023 0201 	bic.w	r2, r3, #1
 8009034:	443a      	add	r2, r7
 8009036:	4291      	cmp	r1, r2
 8009038:	f000 80bd 	beq.w	80091b6 <_realloc_r+0x3b6>
 800903c:	1f2a      	subs	r2, r5, #4
 800903e:	2a24      	cmp	r2, #36	; 0x24
 8009040:	d862      	bhi.n	8009108 <_realloc_r+0x308>
 8009042:	2a13      	cmp	r2, #19
 8009044:	bf9c      	itt	ls
 8009046:	4603      	movls	r3, r0
 8009048:	4622      	movls	r2, r4
 800904a:	d91f      	bls.n	800908c <_realloc_r+0x28c>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	2a1b      	cmp	r2, #27
 8009050:	bf98      	it	ls
 8009052:	f104 0208 	addls.w	r2, r4, #8
 8009056:	6003      	str	r3, [r0, #0]
 8009058:	6863      	ldr	r3, [r4, #4]
 800905a:	6043      	str	r3, [r0, #4]
 800905c:	bf98      	it	ls
 800905e:	f100 0308 	addls.w	r3, r0, #8
 8009062:	d913      	bls.n	800908c <_realloc_r+0x28c>
 8009064:	68a3      	ldr	r3, [r4, #8]
 8009066:	2a24      	cmp	r2, #36	; 0x24
 8009068:	bf14      	ite	ne
 800906a:	f104 0210 	addne.w	r2, r4, #16
 800906e:	f104 0218 	addeq.w	r2, r4, #24
 8009072:	6083      	str	r3, [r0, #8]
 8009074:	68e3      	ldr	r3, [r4, #12]
 8009076:	60c3      	str	r3, [r0, #12]
 8009078:	bf11      	iteee	ne
 800907a:	f100 0310 	addne.w	r3, r0, #16
 800907e:	6921      	ldreq	r1, [r4, #16]
 8009080:	f100 0318 	addeq.w	r3, r0, #24
 8009084:	6101      	streq	r1, [r0, #16]
 8009086:	bf04      	itt	eq
 8009088:	6961      	ldreq	r1, [r4, #20]
 800908a:	6141      	streq	r1, [r0, #20]
 800908c:	6811      	ldr	r1, [r2, #0]
 800908e:	6019      	str	r1, [r3, #0]
 8009090:	6851      	ldr	r1, [r2, #4]
 8009092:	6059      	str	r1, [r3, #4]
 8009094:	6892      	ldr	r2, [r2, #8]
 8009096:	609a      	str	r2, [r3, #8]
 8009098:	4621      	mov	r1, r4
 800909a:	4648      	mov	r0, r9
 800909c:	f7ff fd2c 	bl	8008af8 <_free_r>
 80090a0:	e6e5      	b.n	8008e6e <_realloc_r+0x6e>
 80090a2:	4611      	mov	r1, r2
 80090a4:	b003      	add	sp, #12
 80090a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090aa:	f7fd bd33 	b.w	8006b14 <_malloc_r>
 80090ae:	230c      	movs	r3, #12
 80090b0:	2000      	movs	r0, #0
 80090b2:	f8c9 3000 	str.w	r3, [r9]
 80090b6:	e6de      	b.n	8008e76 <_realloc_r+0x76>
 80090b8:	6843      	ldr	r3, [r0, #4]
 80090ba:	f106 0110 	add.w	r1, r6, #16
 80090be:	f023 0e03 	bic.w	lr, r3, #3
 80090c2:	eb0e 0305 	add.w	r3, lr, r5
 80090c6:	428b      	cmp	r3, r1
 80090c8:	bfb8      	it	lt
 80090ca:	4601      	movlt	r1, r0
 80090cc:	f6ff aeed 	blt.w	8008eaa <_realloc_r+0xaa>
 80090d0:	4437      	add	r7, r6
 80090d2:	1b9b      	subs	r3, r3, r6
 80090d4:	f8ca 7008 	str.w	r7, [sl, #8]
 80090d8:	f043 0301 	orr.w	r3, r3, #1
 80090dc:	607b      	str	r3, [r7, #4]
 80090de:	4648      	mov	r0, r9
 80090e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80090e4:	f003 0301 	and.w	r3, r3, #1
 80090e8:	431e      	orrs	r6, r3
 80090ea:	f844 6c04 	str.w	r6, [r4, #-4]
 80090ee:	f7fe f867 	bl	80071c0 <__malloc_unlock>
 80090f2:	4620      	mov	r0, r4
 80090f4:	e6bf      	b.n	8008e76 <_realloc_r+0x76>
 80090f6:	4621      	mov	r1, r4
 80090f8:	4640      	mov	r0, r8
 80090fa:	461d      	mov	r5, r3
 80090fc:	465f      	mov	r7, fp
 80090fe:	f7ff fdc7 	bl	8008c90 <memmove>
 8009102:	f8db 0004 	ldr.w	r0, [fp, #4]
 8009106:	e6a4      	b.n	8008e52 <_realloc_r+0x52>
 8009108:	4621      	mov	r1, r4
 800910a:	f7ff fdc1 	bl	8008c90 <memmove>
 800910e:	e7c3      	b.n	8009098 <_realloc_r+0x298>
 8009110:	f106 0110 	add.w	r1, r6, #16
 8009114:	eb0e 0c03 	add.w	ip, lr, r3
 8009118:	458c      	cmp	ip, r1
 800911a:	f6ff af2b 	blt.w	8008f74 <_realloc_r+0x174>
 800911e:	46d8      	mov	r8, fp
 8009120:	f8db 300c 	ldr.w	r3, [fp, #12]
 8009124:	1f2a      	subs	r2, r5, #4
 8009126:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800912a:	2a24      	cmp	r2, #36	; 0x24
 800912c:	60cb      	str	r3, [r1, #12]
 800912e:	6099      	str	r1, [r3, #8]
 8009130:	d852      	bhi.n	80091d8 <_realloc_r+0x3d8>
 8009132:	2a13      	cmp	r2, #19
 8009134:	bf98      	it	ls
 8009136:	4643      	movls	r3, r8
 8009138:	d922      	bls.n	8009180 <_realloc_r+0x380>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	2a1b      	cmp	r2, #27
 800913e:	f8cb 3008 	str.w	r3, [fp, #8]
 8009142:	6863      	ldr	r3, [r4, #4]
 8009144:	bf98      	it	ls
 8009146:	3408      	addls	r4, #8
 8009148:	f8cb 300c 	str.w	r3, [fp, #12]
 800914c:	bf98      	it	ls
 800914e:	f10b 0310 	addls.w	r3, fp, #16
 8009152:	d915      	bls.n	8009180 <_realloc_r+0x380>
 8009154:	68a3      	ldr	r3, [r4, #8]
 8009156:	2a24      	cmp	r2, #36	; 0x24
 8009158:	f8cb 3010 	str.w	r3, [fp, #16]
 800915c:	68e3      	ldr	r3, [r4, #12]
 800915e:	bf18      	it	ne
 8009160:	3410      	addne	r4, #16
 8009162:	f8cb 3014 	str.w	r3, [fp, #20]
 8009166:	bf11      	iteee	ne
 8009168:	f10b 0318 	addne.w	r3, fp, #24
 800916c:	6922      	ldreq	r2, [r4, #16]
 800916e:	f10b 0320 	addeq.w	r3, fp, #32
 8009172:	f8cb 2018 	streq.w	r2, [fp, #24]
 8009176:	bf02      	ittt	eq
 8009178:	6962      	ldreq	r2, [r4, #20]
 800917a:	3418      	addeq	r4, #24
 800917c:	f8cb 201c 	streq.w	r2, [fp, #28]
 8009180:	6822      	ldr	r2, [r4, #0]
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	6862      	ldr	r2, [r4, #4]
 8009186:	605a      	str	r2, [r3, #4]
 8009188:	68a2      	ldr	r2, [r4, #8]
 800918a:	609a      	str	r2, [r3, #8]
 800918c:	eb0b 0306 	add.w	r3, fp, r6
 8009190:	ebc6 020c 	rsb	r2, r6, ip
 8009194:	f8ca 3008 	str.w	r3, [sl, #8]
 8009198:	f042 0201 	orr.w	r2, r2, #1
 800919c:	605a      	str	r2, [r3, #4]
 800919e:	4648      	mov	r0, r9
 80091a0:	f8db 3004 	ldr.w	r3, [fp, #4]
 80091a4:	f003 0301 	and.w	r3, r3, #1
 80091a8:	431e      	orrs	r6, r3
 80091aa:	f8cb 6004 	str.w	r6, [fp, #4]
 80091ae:	f7fe f807 	bl	80071c0 <__malloc_unlock>
 80091b2:	4640      	mov	r0, r8
 80091b4:	e65f      	b.n	8008e76 <_realloc_r+0x76>
 80091b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80091ba:	4618      	mov	r0, r3
 80091bc:	46a0      	mov	r8, r4
 80091be:	f022 0303 	bic.w	r3, r2, #3
 80091c2:	441d      	add	r5, r3
 80091c4:	e645      	b.n	8008e52 <_realloc_r+0x52>
 80091c6:	4621      	mov	r1, r4
 80091c8:	4640      	mov	r0, r8
 80091ca:	4675      	mov	r5, lr
 80091cc:	465f      	mov	r7, fp
 80091ce:	f7ff fd5f 	bl	8008c90 <memmove>
 80091d2:	f8db 0004 	ldr.w	r0, [fp, #4]
 80091d6:	e63c      	b.n	8008e52 <_realloc_r+0x52>
 80091d8:	4621      	mov	r1, r4
 80091da:	4640      	mov	r0, r8
 80091dc:	f8cd c004 	str.w	ip, [sp, #4]
 80091e0:	f7ff fd56 	bl	8008c90 <memmove>
 80091e4:	f8dd c004 	ldr.w	ip, [sp, #4]
 80091e8:	e7d0      	b.n	800918c <_realloc_r+0x38c>
 80091ea:	bf00      	nop

080091ec <cleanup_glue>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	460c      	mov	r4, r1
 80091f0:	6809      	ldr	r1, [r1, #0]
 80091f2:	4605      	mov	r5, r0
 80091f4:	b109      	cbz	r1, 80091fa <cleanup_glue+0xe>
 80091f6:	f7ff fff9 	bl	80091ec <cleanup_glue>
 80091fa:	4628      	mov	r0, r5
 80091fc:	4621      	mov	r1, r4
 80091fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009202:	f7ff bc79 	b.w	8008af8 <_free_r>
 8009206:	bf00      	nop

08009208 <_reclaim_reent>:
 8009208:	f240 0300 	movw	r3, #0
 800920c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	4605      	mov	r5, r0
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4298      	cmp	r0, r3
 8009218:	d054      	beq.n	80092c4 <_reclaim_reent+0xbc>
 800921a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800921c:	b1f3      	cbz	r3, 800925c <_reclaim_reent+0x54>
 800921e:	68da      	ldr	r2, [r3, #12]
 8009220:	b1ba      	cbz	r2, 8009252 <_reclaim_reent+0x4a>
 8009222:	2300      	movs	r3, #0
 8009224:	461e      	mov	r6, r3
 8009226:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800922a:	b909      	cbnz	r1, 8009230 <_reclaim_reent+0x28>
 800922c:	e008      	b.n	8009240 <_reclaim_reent+0x38>
 800922e:	4621      	mov	r1, r4
 8009230:	680c      	ldr	r4, [r1, #0]
 8009232:	4628      	mov	r0, r5
 8009234:	f7ff fc60 	bl	8008af8 <_free_r>
 8009238:	2c00      	cmp	r4, #0
 800923a:	d1f8      	bne.n	800922e <_reclaim_reent+0x26>
 800923c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800923e:	68da      	ldr	r2, [r3, #12]
 8009240:	3601      	adds	r6, #1
 8009242:	2e20      	cmp	r6, #32
 8009244:	4633      	mov	r3, r6
 8009246:	d1ee      	bne.n	8009226 <_reclaim_reent+0x1e>
 8009248:	4611      	mov	r1, r2
 800924a:	4628      	mov	r0, r5
 800924c:	f7ff fc54 	bl	8008af8 <_free_r>
 8009250:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009252:	6819      	ldr	r1, [r3, #0]
 8009254:	b111      	cbz	r1, 800925c <_reclaim_reent+0x54>
 8009256:	4628      	mov	r0, r5
 8009258:	f7ff fc4e 	bl	8008af8 <_free_r>
 800925c:	6969      	ldr	r1, [r5, #20]
 800925e:	b111      	cbz	r1, 8009266 <_reclaim_reent+0x5e>
 8009260:	4628      	mov	r0, r5
 8009262:	f7ff fc49 	bl	8008af8 <_free_r>
 8009266:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8009268:	b111      	cbz	r1, 8009270 <_reclaim_reent+0x68>
 800926a:	4628      	mov	r0, r5
 800926c:	f7ff fc44 	bl	8008af8 <_free_r>
 8009270:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8009272:	b111      	cbz	r1, 800927a <_reclaim_reent+0x72>
 8009274:	4628      	mov	r0, r5
 8009276:	f7ff fc3f 	bl	8008af8 <_free_r>
 800927a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800927c:	b111      	cbz	r1, 8009284 <_reclaim_reent+0x7c>
 800927e:	4628      	mov	r0, r5
 8009280:	f7ff fc3a 	bl	8008af8 <_free_r>
 8009284:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8009286:	b111      	cbz	r1, 800928e <_reclaim_reent+0x86>
 8009288:	4628      	mov	r0, r5
 800928a:	f7ff fc35 	bl	8008af8 <_free_r>
 800928e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8009292:	b111      	cbz	r1, 800929a <_reclaim_reent+0x92>
 8009294:	4628      	mov	r0, r5
 8009296:	f7ff fc2f 	bl	8008af8 <_free_r>
 800929a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 800929e:	b111      	cbz	r1, 80092a6 <_reclaim_reent+0x9e>
 80092a0:	4628      	mov	r0, r5
 80092a2:	f7ff fc29 	bl	8008af8 <_free_r>
 80092a6:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80092a8:	b12b      	cbz	r3, 80092b6 <_reclaim_reent+0xae>
 80092aa:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80092ae:	b111      	cbz	r1, 80092b6 <_reclaim_reent+0xae>
 80092b0:	4628      	mov	r0, r5
 80092b2:	f7ff fc21 	bl	8008af8 <_free_r>
 80092b6:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80092b8:	b111      	cbz	r1, 80092c0 <_reclaim_reent+0xb8>
 80092ba:	4628      	mov	r0, r5
 80092bc:	f7ff fc1c 	bl	8008af8 <_free_r>
 80092c0:	69ab      	ldr	r3, [r5, #24]
 80092c2:	b903      	cbnz	r3, 80092c6 <_reclaim_reent+0xbe>
 80092c4:	bd70      	pop	{r4, r5, r6, pc}
 80092c6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80092c8:	4628      	mov	r0, r5
 80092ca:	4798      	blx	r3
 80092cc:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 80092d0:	2900      	cmp	r1, #0
 80092d2:	d0f7      	beq.n	80092c4 <_reclaim_reent+0xbc>
 80092d4:	4628      	mov	r0, r5
 80092d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092da:	f7ff bf87 	b.w	80091ec <cleanup_glue>
 80092de:	bf00      	nop

080092e0 <__aeabi_uidiv>:
 80092e0:	1e4a      	subs	r2, r1, #1
 80092e2:	bf08      	it	eq
 80092e4:	4770      	bxeq	lr
 80092e6:	f0c0 8124 	bcc.w	8009532 <__aeabi_uidiv+0x252>
 80092ea:	4288      	cmp	r0, r1
 80092ec:	f240 8116 	bls.w	800951c <__aeabi_uidiv+0x23c>
 80092f0:	4211      	tst	r1, r2
 80092f2:	f000 8117 	beq.w	8009524 <__aeabi_uidiv+0x244>
 80092f6:	fab0 f380 	clz	r3, r0
 80092fa:	fab1 f281 	clz	r2, r1
 80092fe:	eba2 0303 	sub.w	r3, r2, r3
 8009302:	f1c3 031f 	rsb	r3, r3, #31
 8009306:	a204      	add	r2, pc, #16	; (adr r2, 8009318 <__aeabi_uidiv+0x38>)
 8009308:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800930c:	f04f 0200 	mov.w	r2, #0
 8009310:	469f      	mov	pc, r3
 8009312:	bf00      	nop
 8009314:	f3af 8000 	nop.w
 8009318:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800931c:	bf00      	nop
 800931e:	eb42 0202 	adc.w	r2, r2, r2
 8009322:	bf28      	it	cs
 8009324:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8009328:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800932c:	bf00      	nop
 800932e:	eb42 0202 	adc.w	r2, r2, r2
 8009332:	bf28      	it	cs
 8009334:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8009338:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800933c:	bf00      	nop
 800933e:	eb42 0202 	adc.w	r2, r2, r2
 8009342:	bf28      	it	cs
 8009344:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8009348:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800934c:	bf00      	nop
 800934e:	eb42 0202 	adc.w	r2, r2, r2
 8009352:	bf28      	it	cs
 8009354:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8009358:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800935c:	bf00      	nop
 800935e:	eb42 0202 	adc.w	r2, r2, r2
 8009362:	bf28      	it	cs
 8009364:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8009368:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800936c:	bf00      	nop
 800936e:	eb42 0202 	adc.w	r2, r2, r2
 8009372:	bf28      	it	cs
 8009374:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8009378:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800937c:	bf00      	nop
 800937e:	eb42 0202 	adc.w	r2, r2, r2
 8009382:	bf28      	it	cs
 8009384:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8009388:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800938c:	bf00      	nop
 800938e:	eb42 0202 	adc.w	r2, r2, r2
 8009392:	bf28      	it	cs
 8009394:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8009398:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800939c:	bf00      	nop
 800939e:	eb42 0202 	adc.w	r2, r2, r2
 80093a2:	bf28      	it	cs
 80093a4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 80093a8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 80093ac:	bf00      	nop
 80093ae:	eb42 0202 	adc.w	r2, r2, r2
 80093b2:	bf28      	it	cs
 80093b4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 80093b8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 80093bc:	bf00      	nop
 80093be:	eb42 0202 	adc.w	r2, r2, r2
 80093c2:	bf28      	it	cs
 80093c4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 80093c8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 80093cc:	bf00      	nop
 80093ce:	eb42 0202 	adc.w	r2, r2, r2
 80093d2:	bf28      	it	cs
 80093d4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 80093d8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 80093dc:	bf00      	nop
 80093de:	eb42 0202 	adc.w	r2, r2, r2
 80093e2:	bf28      	it	cs
 80093e4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 80093e8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 80093ec:	bf00      	nop
 80093ee:	eb42 0202 	adc.w	r2, r2, r2
 80093f2:	bf28      	it	cs
 80093f4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 80093f8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 80093fc:	bf00      	nop
 80093fe:	eb42 0202 	adc.w	r2, r2, r2
 8009402:	bf28      	it	cs
 8009404:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8009408:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800940c:	bf00      	nop
 800940e:	eb42 0202 	adc.w	r2, r2, r2
 8009412:	bf28      	it	cs
 8009414:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8009418:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800941c:	bf00      	nop
 800941e:	eb42 0202 	adc.w	r2, r2, r2
 8009422:	bf28      	it	cs
 8009424:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8009428:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800942c:	bf00      	nop
 800942e:	eb42 0202 	adc.w	r2, r2, r2
 8009432:	bf28      	it	cs
 8009434:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8009438:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800943c:	bf00      	nop
 800943e:	eb42 0202 	adc.w	r2, r2, r2
 8009442:	bf28      	it	cs
 8009444:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8009448:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800944c:	bf00      	nop
 800944e:	eb42 0202 	adc.w	r2, r2, r2
 8009452:	bf28      	it	cs
 8009454:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8009458:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800945c:	bf00      	nop
 800945e:	eb42 0202 	adc.w	r2, r2, r2
 8009462:	bf28      	it	cs
 8009464:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8009468:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800946c:	bf00      	nop
 800946e:	eb42 0202 	adc.w	r2, r2, r2
 8009472:	bf28      	it	cs
 8009474:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8009478:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800947c:	bf00      	nop
 800947e:	eb42 0202 	adc.w	r2, r2, r2
 8009482:	bf28      	it	cs
 8009484:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8009488:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800948c:	bf00      	nop
 800948e:	eb42 0202 	adc.w	r2, r2, r2
 8009492:	bf28      	it	cs
 8009494:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009498:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800949c:	bf00      	nop
 800949e:	eb42 0202 	adc.w	r2, r2, r2
 80094a2:	bf28      	it	cs
 80094a4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 80094a8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 80094ac:	bf00      	nop
 80094ae:	eb42 0202 	adc.w	r2, r2, r2
 80094b2:	bf28      	it	cs
 80094b4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 80094b8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 80094bc:	bf00      	nop
 80094be:	eb42 0202 	adc.w	r2, r2, r2
 80094c2:	bf28      	it	cs
 80094c4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 80094c8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 80094cc:	bf00      	nop
 80094ce:	eb42 0202 	adc.w	r2, r2, r2
 80094d2:	bf28      	it	cs
 80094d4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 80094d8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 80094dc:	bf00      	nop
 80094de:	eb42 0202 	adc.w	r2, r2, r2
 80094e2:	bf28      	it	cs
 80094e4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 80094e8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 80094ec:	bf00      	nop
 80094ee:	eb42 0202 	adc.w	r2, r2, r2
 80094f2:	bf28      	it	cs
 80094f4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80094f8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80094fc:	bf00      	nop
 80094fe:	eb42 0202 	adc.w	r2, r2, r2
 8009502:	bf28      	it	cs
 8009504:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8009508:	ebb0 0f01 	cmp.w	r0, r1
 800950c:	bf00      	nop
 800950e:	eb42 0202 	adc.w	r2, r2, r2
 8009512:	bf28      	it	cs
 8009514:	eba0 0001 	subcs.w	r0, r0, r1
 8009518:	4610      	mov	r0, r2
 800951a:	4770      	bx	lr
 800951c:	bf0c      	ite	eq
 800951e:	2001      	moveq	r0, #1
 8009520:	2000      	movne	r0, #0
 8009522:	4770      	bx	lr
 8009524:	fab1 f281 	clz	r2, r1
 8009528:	f1c2 021f 	rsb	r2, r2, #31
 800952c:	fa20 f002 	lsr.w	r0, r0, r2
 8009530:	4770      	bx	lr
 8009532:	b108      	cbz	r0, 8009538 <__aeabi_uidiv+0x258>
 8009534:	f04f 30ff 	mov.w	r0, #4294967295
 8009538:	f000 b80e 	b.w	8009558 <__aeabi_idiv0>

0800953c <__aeabi_uidivmod>:
 800953c:	2900      	cmp	r1, #0
 800953e:	d0f8      	beq.n	8009532 <__aeabi_uidiv+0x252>
 8009540:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8009544:	f7ff fecc 	bl	80092e0 <__aeabi_uidiv>
 8009548:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800954c:	fb02 f300 	mul.w	r3, r2, r0
 8009550:	eba1 0103 	sub.w	r1, r1, r3
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop

08009558 <__aeabi_idiv0>:
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop

0800955c <__aeabi_drsub>:
 800955c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009560:	e002      	b.n	8009568 <__adddf3>
 8009562:	bf00      	nop

08009564 <__aeabi_dsub>:
 8009564:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009568 <__adddf3>:
 8009568:	b530      	push	{r4, r5, lr}
 800956a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800956e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009572:	ea94 0f05 	teq	r4, r5
 8009576:	bf08      	it	eq
 8009578:	ea90 0f02 	teqeq	r0, r2
 800957c:	bf1f      	itttt	ne
 800957e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009582:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009586:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800958a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800958e:	f000 80e2 	beq.w	8009756 <__adddf3+0x1ee>
 8009592:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009596:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800959a:	bfb8      	it	lt
 800959c:	426d      	neglt	r5, r5
 800959e:	dd0c      	ble.n	80095ba <__adddf3+0x52>
 80095a0:	442c      	add	r4, r5
 80095a2:	ea80 0202 	eor.w	r2, r0, r2
 80095a6:	ea81 0303 	eor.w	r3, r1, r3
 80095aa:	ea82 0000 	eor.w	r0, r2, r0
 80095ae:	ea83 0101 	eor.w	r1, r3, r1
 80095b2:	ea80 0202 	eor.w	r2, r0, r2
 80095b6:	ea81 0303 	eor.w	r3, r1, r3
 80095ba:	2d36      	cmp	r5, #54	; 0x36
 80095bc:	bf88      	it	hi
 80095be:	bd30      	pophi	{r4, r5, pc}
 80095c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80095c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80095c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80095cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80095d0:	d002      	beq.n	80095d8 <__adddf3+0x70>
 80095d2:	4240      	negs	r0, r0
 80095d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80095d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80095dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80095e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80095e4:	d002      	beq.n	80095ec <__adddf3+0x84>
 80095e6:	4252      	negs	r2, r2
 80095e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80095ec:	ea94 0f05 	teq	r4, r5
 80095f0:	f000 80a7 	beq.w	8009742 <__adddf3+0x1da>
 80095f4:	f1a4 0401 	sub.w	r4, r4, #1
 80095f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80095fc:	db0d      	blt.n	800961a <__adddf3+0xb2>
 80095fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8009602:	fa22 f205 	lsr.w	r2, r2, r5
 8009606:	1880      	adds	r0, r0, r2
 8009608:	f141 0100 	adc.w	r1, r1, #0
 800960c:	fa03 f20e 	lsl.w	r2, r3, lr
 8009610:	1880      	adds	r0, r0, r2
 8009612:	fa43 f305 	asr.w	r3, r3, r5
 8009616:	4159      	adcs	r1, r3
 8009618:	e00e      	b.n	8009638 <__adddf3+0xd0>
 800961a:	f1a5 0520 	sub.w	r5, r5, #32
 800961e:	f10e 0e20 	add.w	lr, lr, #32
 8009622:	2a01      	cmp	r2, #1
 8009624:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009628:	bf28      	it	cs
 800962a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800962e:	fa43 f305 	asr.w	r3, r3, r5
 8009632:	18c0      	adds	r0, r0, r3
 8009634:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800963c:	d507      	bpl.n	800964e <__adddf3+0xe6>
 800963e:	f04f 0e00 	mov.w	lr, #0
 8009642:	f1dc 0c00 	rsbs	ip, ip, #0
 8009646:	eb7e 0000 	sbcs.w	r0, lr, r0
 800964a:	eb6e 0101 	sbc.w	r1, lr, r1
 800964e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009652:	d31b      	bcc.n	800968c <__adddf3+0x124>
 8009654:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009658:	d30c      	bcc.n	8009674 <__adddf3+0x10c>
 800965a:	0849      	lsrs	r1, r1, #1
 800965c:	ea5f 0030 	movs.w	r0, r0, rrx
 8009660:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009664:	f104 0401 	add.w	r4, r4, #1
 8009668:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800966c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009670:	f080 809a 	bcs.w	80097a8 <__adddf3+0x240>
 8009674:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009678:	bf08      	it	eq
 800967a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800967e:	f150 0000 	adcs.w	r0, r0, #0
 8009682:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009686:	ea41 0105 	orr.w	r1, r1, r5
 800968a:	bd30      	pop	{r4, r5, pc}
 800968c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009690:	4140      	adcs	r0, r0
 8009692:	eb41 0101 	adc.w	r1, r1, r1
 8009696:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800969a:	f1a4 0401 	sub.w	r4, r4, #1
 800969e:	d1e9      	bne.n	8009674 <__adddf3+0x10c>
 80096a0:	f091 0f00 	teq	r1, #0
 80096a4:	bf04      	itt	eq
 80096a6:	4601      	moveq	r1, r0
 80096a8:	2000      	moveq	r0, #0
 80096aa:	fab1 f381 	clz	r3, r1
 80096ae:	bf08      	it	eq
 80096b0:	3320      	addeq	r3, #32
 80096b2:	f1a3 030b 	sub.w	r3, r3, #11
 80096b6:	f1b3 0220 	subs.w	r2, r3, #32
 80096ba:	da0c      	bge.n	80096d6 <__adddf3+0x16e>
 80096bc:	320c      	adds	r2, #12
 80096be:	dd08      	ble.n	80096d2 <__adddf3+0x16a>
 80096c0:	f102 0c14 	add.w	ip, r2, #20
 80096c4:	f1c2 020c 	rsb	r2, r2, #12
 80096c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80096cc:	fa21 f102 	lsr.w	r1, r1, r2
 80096d0:	e00c      	b.n	80096ec <__adddf3+0x184>
 80096d2:	f102 0214 	add.w	r2, r2, #20
 80096d6:	bfd8      	it	le
 80096d8:	f1c2 0c20 	rsble	ip, r2, #32
 80096dc:	fa01 f102 	lsl.w	r1, r1, r2
 80096e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80096e4:	bfdc      	itt	le
 80096e6:	ea41 010c 	orrle.w	r1, r1, ip
 80096ea:	4090      	lslle	r0, r2
 80096ec:	1ae4      	subs	r4, r4, r3
 80096ee:	bfa2      	ittt	ge
 80096f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80096f4:	4329      	orrge	r1, r5
 80096f6:	bd30      	popge	{r4, r5, pc}
 80096f8:	ea6f 0404 	mvn.w	r4, r4
 80096fc:	3c1f      	subs	r4, #31
 80096fe:	da1c      	bge.n	800973a <__adddf3+0x1d2>
 8009700:	340c      	adds	r4, #12
 8009702:	dc0e      	bgt.n	8009722 <__adddf3+0x1ba>
 8009704:	f104 0414 	add.w	r4, r4, #20
 8009708:	f1c4 0220 	rsb	r2, r4, #32
 800970c:	fa20 f004 	lsr.w	r0, r0, r4
 8009710:	fa01 f302 	lsl.w	r3, r1, r2
 8009714:	ea40 0003 	orr.w	r0, r0, r3
 8009718:	fa21 f304 	lsr.w	r3, r1, r4
 800971c:	ea45 0103 	orr.w	r1, r5, r3
 8009720:	bd30      	pop	{r4, r5, pc}
 8009722:	f1c4 040c 	rsb	r4, r4, #12
 8009726:	f1c4 0220 	rsb	r2, r4, #32
 800972a:	fa20 f002 	lsr.w	r0, r0, r2
 800972e:	fa01 f304 	lsl.w	r3, r1, r4
 8009732:	ea40 0003 	orr.w	r0, r0, r3
 8009736:	4629      	mov	r1, r5
 8009738:	bd30      	pop	{r4, r5, pc}
 800973a:	fa21 f004 	lsr.w	r0, r1, r4
 800973e:	4629      	mov	r1, r5
 8009740:	bd30      	pop	{r4, r5, pc}
 8009742:	f094 0f00 	teq	r4, #0
 8009746:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800974a:	bf06      	itte	eq
 800974c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009750:	3401      	addeq	r4, #1
 8009752:	3d01      	subne	r5, #1
 8009754:	e74e      	b.n	80095f4 <__adddf3+0x8c>
 8009756:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800975a:	bf18      	it	ne
 800975c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009760:	d029      	beq.n	80097b6 <__adddf3+0x24e>
 8009762:	ea94 0f05 	teq	r4, r5
 8009766:	bf08      	it	eq
 8009768:	ea90 0f02 	teqeq	r0, r2
 800976c:	d005      	beq.n	800977a <__adddf3+0x212>
 800976e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009772:	bf04      	itt	eq
 8009774:	4619      	moveq	r1, r3
 8009776:	4610      	moveq	r0, r2
 8009778:	bd30      	pop	{r4, r5, pc}
 800977a:	ea91 0f03 	teq	r1, r3
 800977e:	bf1e      	ittt	ne
 8009780:	2100      	movne	r1, #0
 8009782:	2000      	movne	r0, #0
 8009784:	bd30      	popne	{r4, r5, pc}
 8009786:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800978a:	d105      	bne.n	8009798 <__adddf3+0x230>
 800978c:	0040      	lsls	r0, r0, #1
 800978e:	4149      	adcs	r1, r1
 8009790:	bf28      	it	cs
 8009792:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009796:	bd30      	pop	{r4, r5, pc}
 8009798:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800979c:	bf3c      	itt	cc
 800979e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80097a2:	bd30      	popcc	{r4, r5, pc}
 80097a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80097a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80097ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80097b0:	f04f 0000 	mov.w	r0, #0
 80097b4:	bd30      	pop	{r4, r5, pc}
 80097b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80097ba:	bf1a      	itte	ne
 80097bc:	4619      	movne	r1, r3
 80097be:	4610      	movne	r0, r2
 80097c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80097c4:	bf1c      	itt	ne
 80097c6:	460b      	movne	r3, r1
 80097c8:	4602      	movne	r2, r0
 80097ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80097ce:	bf06      	itte	eq
 80097d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80097d4:	ea91 0f03 	teqeq	r1, r3
 80097d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80097dc:	bd30      	pop	{r4, r5, pc}
 80097de:	bf00      	nop

080097e0 <__aeabi_ui2d>:
 80097e0:	f090 0f00 	teq	r0, #0
 80097e4:	bf04      	itt	eq
 80097e6:	2100      	moveq	r1, #0
 80097e8:	4770      	bxeq	lr
 80097ea:	b530      	push	{r4, r5, lr}
 80097ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80097f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80097f4:	f04f 0500 	mov.w	r5, #0
 80097f8:	f04f 0100 	mov.w	r1, #0
 80097fc:	e750      	b.n	80096a0 <__adddf3+0x138>
 80097fe:	bf00      	nop

08009800 <__aeabi_i2d>:
 8009800:	f090 0f00 	teq	r0, #0
 8009804:	bf04      	itt	eq
 8009806:	2100      	moveq	r1, #0
 8009808:	4770      	bxeq	lr
 800980a:	b530      	push	{r4, r5, lr}
 800980c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009810:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009814:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8009818:	bf48      	it	mi
 800981a:	4240      	negmi	r0, r0
 800981c:	f04f 0100 	mov.w	r1, #0
 8009820:	e73e      	b.n	80096a0 <__adddf3+0x138>
 8009822:	bf00      	nop

08009824 <__aeabi_f2d>:
 8009824:	0042      	lsls	r2, r0, #1
 8009826:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800982a:	ea4f 0131 	mov.w	r1, r1, rrx
 800982e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009832:	bf1f      	itttt	ne
 8009834:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009838:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800983c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009840:	4770      	bxne	lr
 8009842:	f092 0f00 	teq	r2, #0
 8009846:	bf14      	ite	ne
 8009848:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800984c:	4770      	bxeq	lr
 800984e:	b530      	push	{r4, r5, lr}
 8009850:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009854:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009858:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800985c:	e720      	b.n	80096a0 <__adddf3+0x138>
 800985e:	bf00      	nop

08009860 <__aeabi_ul2d>:
 8009860:	ea50 0201 	orrs.w	r2, r0, r1
 8009864:	bf08      	it	eq
 8009866:	4770      	bxeq	lr
 8009868:	b530      	push	{r4, r5, lr}
 800986a:	f04f 0500 	mov.w	r5, #0
 800986e:	e00a      	b.n	8009886 <__aeabi_l2d+0x16>

08009870 <__aeabi_l2d>:
 8009870:	ea50 0201 	orrs.w	r2, r0, r1
 8009874:	bf08      	it	eq
 8009876:	4770      	bxeq	lr
 8009878:	b530      	push	{r4, r5, lr}
 800987a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800987e:	d502      	bpl.n	8009886 <__aeabi_l2d+0x16>
 8009880:	4240      	negs	r0, r0
 8009882:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009886:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800988a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800988e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009892:	f43f aedc 	beq.w	800964e <__adddf3+0xe6>
 8009896:	f04f 0203 	mov.w	r2, #3
 800989a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800989e:	bf18      	it	ne
 80098a0:	3203      	addne	r2, #3
 80098a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80098a6:	bf18      	it	ne
 80098a8:	3203      	addne	r2, #3
 80098aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80098ae:	f1c2 0320 	rsb	r3, r2, #32
 80098b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80098b6:	fa20 f002 	lsr.w	r0, r0, r2
 80098ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80098be:	ea40 000e 	orr.w	r0, r0, lr
 80098c2:	fa21 f102 	lsr.w	r1, r1, r2
 80098c6:	4414      	add	r4, r2
 80098c8:	e6c1      	b.n	800964e <__adddf3+0xe6>
 80098ca:	bf00      	nop

080098cc <__aeabi_dmul>:
 80098cc:	b570      	push	{r4, r5, r6, lr}
 80098ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80098d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80098d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80098da:	bf1d      	ittte	ne
 80098dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80098e0:	ea94 0f0c 	teqne	r4, ip
 80098e4:	ea95 0f0c 	teqne	r5, ip
 80098e8:	f000 f8de 	bleq	8009aa8 <__aeabi_dmul+0x1dc>
 80098ec:	442c      	add	r4, r5
 80098ee:	ea81 0603 	eor.w	r6, r1, r3
 80098f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80098f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80098fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80098fe:	bf18      	it	ne
 8009900:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8009904:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800990c:	d038      	beq.n	8009980 <__aeabi_dmul+0xb4>
 800990e:	fba0 ce02 	umull	ip, lr, r0, r2
 8009912:	f04f 0500 	mov.w	r5, #0
 8009916:	fbe1 e502 	umlal	lr, r5, r1, r2
 800991a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800991e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8009922:	f04f 0600 	mov.w	r6, #0
 8009926:	fbe1 5603 	umlal	r5, r6, r1, r3
 800992a:	f09c 0f00 	teq	ip, #0
 800992e:	bf18      	it	ne
 8009930:	f04e 0e01 	orrne.w	lr, lr, #1
 8009934:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009938:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800993c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009940:	d204      	bcs.n	800994c <__aeabi_dmul+0x80>
 8009942:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009946:	416d      	adcs	r5, r5
 8009948:	eb46 0606 	adc.w	r6, r6, r6
 800994c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009950:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009954:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009958:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800995c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009960:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009964:	bf88      	it	hi
 8009966:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800996a:	d81e      	bhi.n	80099aa <__aeabi_dmul+0xde>
 800996c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009970:	bf08      	it	eq
 8009972:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009976:	f150 0000 	adcs.w	r0, r0, #0
 800997a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800997e:	bd70      	pop	{r4, r5, r6, pc}
 8009980:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009984:	ea46 0101 	orr.w	r1, r6, r1
 8009988:	ea40 0002 	orr.w	r0, r0, r2
 800998c:	ea81 0103 	eor.w	r1, r1, r3
 8009990:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009994:	bfc2      	ittt	gt
 8009996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800999a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800999e:	bd70      	popgt	{r4, r5, r6, pc}
 80099a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80099a4:	f04f 0e00 	mov.w	lr, #0
 80099a8:	3c01      	subs	r4, #1
 80099aa:	f300 80ab 	bgt.w	8009b04 <__aeabi_dmul+0x238>
 80099ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80099b2:	bfde      	ittt	le
 80099b4:	2000      	movle	r0, #0
 80099b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80099ba:	bd70      	pople	{r4, r5, r6, pc}
 80099bc:	f1c4 0400 	rsb	r4, r4, #0
 80099c0:	3c20      	subs	r4, #32
 80099c2:	da35      	bge.n	8009a30 <__aeabi_dmul+0x164>
 80099c4:	340c      	adds	r4, #12
 80099c6:	dc1b      	bgt.n	8009a00 <__aeabi_dmul+0x134>
 80099c8:	f104 0414 	add.w	r4, r4, #20
 80099cc:	f1c4 0520 	rsb	r5, r4, #32
 80099d0:	fa00 f305 	lsl.w	r3, r0, r5
 80099d4:	fa20 f004 	lsr.w	r0, r0, r4
 80099d8:	fa01 f205 	lsl.w	r2, r1, r5
 80099dc:	ea40 0002 	orr.w	r0, r0, r2
 80099e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80099e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80099e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80099ec:	fa21 f604 	lsr.w	r6, r1, r4
 80099f0:	eb42 0106 	adc.w	r1, r2, r6
 80099f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80099f8:	bf08      	it	eq
 80099fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80099fe:	bd70      	pop	{r4, r5, r6, pc}
 8009a00:	f1c4 040c 	rsb	r4, r4, #12
 8009a04:	f1c4 0520 	rsb	r5, r4, #32
 8009a08:	fa00 f304 	lsl.w	r3, r0, r4
 8009a0c:	fa20 f005 	lsr.w	r0, r0, r5
 8009a10:	fa01 f204 	lsl.w	r2, r1, r4
 8009a14:	ea40 0002 	orr.w	r0, r0, r2
 8009a18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009a1c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009a20:	f141 0100 	adc.w	r1, r1, #0
 8009a24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009a28:	bf08      	it	eq
 8009a2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009a2e:	bd70      	pop	{r4, r5, r6, pc}
 8009a30:	f1c4 0520 	rsb	r5, r4, #32
 8009a34:	fa00 f205 	lsl.w	r2, r0, r5
 8009a38:	ea4e 0e02 	orr.w	lr, lr, r2
 8009a3c:	fa20 f304 	lsr.w	r3, r0, r4
 8009a40:	fa01 f205 	lsl.w	r2, r1, r5
 8009a44:	ea43 0302 	orr.w	r3, r3, r2
 8009a48:	fa21 f004 	lsr.w	r0, r1, r4
 8009a4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009a50:	fa21 f204 	lsr.w	r2, r1, r4
 8009a54:	ea20 0002 	bic.w	r0, r0, r2
 8009a58:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8009a5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009a60:	bf08      	it	eq
 8009a62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009a66:	bd70      	pop	{r4, r5, r6, pc}
 8009a68:	f094 0f00 	teq	r4, #0
 8009a6c:	d10f      	bne.n	8009a8e <__aeabi_dmul+0x1c2>
 8009a6e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009a72:	0040      	lsls	r0, r0, #1
 8009a74:	eb41 0101 	adc.w	r1, r1, r1
 8009a78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a7c:	bf08      	it	eq
 8009a7e:	3c01      	subeq	r4, #1
 8009a80:	d0f7      	beq.n	8009a72 <__aeabi_dmul+0x1a6>
 8009a82:	ea41 0106 	orr.w	r1, r1, r6
 8009a86:	f095 0f00 	teq	r5, #0
 8009a8a:	bf18      	it	ne
 8009a8c:	4770      	bxne	lr
 8009a8e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009a92:	0052      	lsls	r2, r2, #1
 8009a94:	eb43 0303 	adc.w	r3, r3, r3
 8009a98:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009a9c:	bf08      	it	eq
 8009a9e:	3d01      	subeq	r5, #1
 8009aa0:	d0f7      	beq.n	8009a92 <__aeabi_dmul+0x1c6>
 8009aa2:	ea43 0306 	orr.w	r3, r3, r6
 8009aa6:	4770      	bx	lr
 8009aa8:	ea94 0f0c 	teq	r4, ip
 8009aac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009ab0:	bf18      	it	ne
 8009ab2:	ea95 0f0c 	teqne	r5, ip
 8009ab6:	d00c      	beq.n	8009ad2 <__aeabi_dmul+0x206>
 8009ab8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009abc:	bf18      	it	ne
 8009abe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009ac2:	d1d1      	bne.n	8009a68 <__aeabi_dmul+0x19c>
 8009ac4:	ea81 0103 	eor.w	r1, r1, r3
 8009ac8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009acc:	f04f 0000 	mov.w	r0, #0
 8009ad0:	bd70      	pop	{r4, r5, r6, pc}
 8009ad2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009ad6:	bf06      	itte	eq
 8009ad8:	4610      	moveq	r0, r2
 8009ada:	4619      	moveq	r1, r3
 8009adc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009ae0:	d019      	beq.n	8009b16 <__aeabi_dmul+0x24a>
 8009ae2:	ea94 0f0c 	teq	r4, ip
 8009ae6:	d102      	bne.n	8009aee <__aeabi_dmul+0x222>
 8009ae8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8009aec:	d113      	bne.n	8009b16 <__aeabi_dmul+0x24a>
 8009aee:	ea95 0f0c 	teq	r5, ip
 8009af2:	d105      	bne.n	8009b00 <__aeabi_dmul+0x234>
 8009af4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8009af8:	bf1c      	itt	ne
 8009afa:	4610      	movne	r0, r2
 8009afc:	4619      	movne	r1, r3
 8009afe:	d10a      	bne.n	8009b16 <__aeabi_dmul+0x24a>
 8009b00:	ea81 0103 	eor.w	r1, r1, r3
 8009b04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009b08:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009b0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009b10:	f04f 0000 	mov.w	r0, #0
 8009b14:	bd70      	pop	{r4, r5, r6, pc}
 8009b16:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8009b1a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8009b1e:	bd70      	pop	{r4, r5, r6, pc}

08009b20 <__aeabi_ddiv>:
 8009b20:	b570      	push	{r4, r5, r6, lr}
 8009b22:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009b26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8009b2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009b2e:	bf1d      	ittte	ne
 8009b30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009b34:	ea94 0f0c 	teqne	r4, ip
 8009b38:	ea95 0f0c 	teqne	r5, ip
 8009b3c:	f000 f8a7 	bleq	8009c8e <__aeabi_ddiv+0x16e>
 8009b40:	eba4 0405 	sub.w	r4, r4, r5
 8009b44:	ea81 0e03 	eor.w	lr, r1, r3
 8009b48:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009b4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009b50:	f000 8088 	beq.w	8009c64 <__aeabi_ddiv+0x144>
 8009b54:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009b58:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8009b5c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009b60:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009b64:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009b68:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8009b6c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009b70:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009b74:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009b78:	429d      	cmp	r5, r3
 8009b7a:	bf08      	it	eq
 8009b7c:	4296      	cmpeq	r6, r2
 8009b7e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009b82:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009b86:	d202      	bcs.n	8009b8e <__aeabi_ddiv+0x6e>
 8009b88:	085b      	lsrs	r3, r3, #1
 8009b8a:	ea4f 0232 	mov.w	r2, r2, rrx
 8009b8e:	1ab6      	subs	r6, r6, r2
 8009b90:	eb65 0503 	sbc.w	r5, r5, r3
 8009b94:	085b      	lsrs	r3, r3, #1
 8009b96:	ea4f 0232 	mov.w	r2, r2, rrx
 8009b9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009b9e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009ba2:	ebb6 0e02 	subs.w	lr, r6, r2
 8009ba6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009baa:	bf22      	ittt	cs
 8009bac:	1ab6      	subcs	r6, r6, r2
 8009bae:	4675      	movcs	r5, lr
 8009bb0:	ea40 000c 	orrcs.w	r0, r0, ip
 8009bb4:	085b      	lsrs	r3, r3, #1
 8009bb6:	ea4f 0232 	mov.w	r2, r2, rrx
 8009bba:	ebb6 0e02 	subs.w	lr, r6, r2
 8009bbe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009bc2:	bf22      	ittt	cs
 8009bc4:	1ab6      	subcs	r6, r6, r2
 8009bc6:	4675      	movcs	r5, lr
 8009bc8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009bcc:	085b      	lsrs	r3, r3, #1
 8009bce:	ea4f 0232 	mov.w	r2, r2, rrx
 8009bd2:	ebb6 0e02 	subs.w	lr, r6, r2
 8009bd6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009bda:	bf22      	ittt	cs
 8009bdc:	1ab6      	subcs	r6, r6, r2
 8009bde:	4675      	movcs	r5, lr
 8009be0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8009be4:	085b      	lsrs	r3, r3, #1
 8009be6:	ea4f 0232 	mov.w	r2, r2, rrx
 8009bea:	ebb6 0e02 	subs.w	lr, r6, r2
 8009bee:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009bf2:	bf22      	ittt	cs
 8009bf4:	1ab6      	subcs	r6, r6, r2
 8009bf6:	4675      	movcs	r5, lr
 8009bf8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8009bfc:	ea55 0e06 	orrs.w	lr, r5, r6
 8009c00:	d018      	beq.n	8009c34 <__aeabi_ddiv+0x114>
 8009c02:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009c06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009c0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8009c0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009c12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009c16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009c1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8009c1e:	d1c0      	bne.n	8009ba2 <__aeabi_ddiv+0x82>
 8009c20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009c24:	d10b      	bne.n	8009c3e <__aeabi_ddiv+0x11e>
 8009c26:	ea41 0100 	orr.w	r1, r1, r0
 8009c2a:	f04f 0000 	mov.w	r0, #0
 8009c2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009c32:	e7b6      	b.n	8009ba2 <__aeabi_ddiv+0x82>
 8009c34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009c38:	bf04      	itt	eq
 8009c3a:	4301      	orreq	r1, r0
 8009c3c:	2000      	moveq	r0, #0
 8009c3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009c42:	bf88      	it	hi
 8009c44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009c48:	f63f aeaf 	bhi.w	80099aa <__aeabi_dmul+0xde>
 8009c4c:	ebb5 0c03 	subs.w	ip, r5, r3
 8009c50:	bf04      	itt	eq
 8009c52:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009c56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009c5a:	f150 0000 	adcs.w	r0, r0, #0
 8009c5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009c62:	bd70      	pop	{r4, r5, r6, pc}
 8009c64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009c68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009c6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009c70:	bfc2      	ittt	gt
 8009c72:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009c76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009c7a:	bd70      	popgt	{r4, r5, r6, pc}
 8009c7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009c80:	f04f 0e00 	mov.w	lr, #0
 8009c84:	3c01      	subs	r4, #1
 8009c86:	e690      	b.n	80099aa <__aeabi_dmul+0xde>
 8009c88:	ea45 0e06 	orr.w	lr, r5, r6
 8009c8c:	e68d      	b.n	80099aa <__aeabi_dmul+0xde>
 8009c8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009c92:	ea94 0f0c 	teq	r4, ip
 8009c96:	bf08      	it	eq
 8009c98:	ea95 0f0c 	teqeq	r5, ip
 8009c9c:	f43f af3b 	beq.w	8009b16 <__aeabi_dmul+0x24a>
 8009ca0:	ea94 0f0c 	teq	r4, ip
 8009ca4:	d10a      	bne.n	8009cbc <__aeabi_ddiv+0x19c>
 8009ca6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009caa:	f47f af34 	bne.w	8009b16 <__aeabi_dmul+0x24a>
 8009cae:	ea95 0f0c 	teq	r5, ip
 8009cb2:	f47f af25 	bne.w	8009b00 <__aeabi_dmul+0x234>
 8009cb6:	4610      	mov	r0, r2
 8009cb8:	4619      	mov	r1, r3
 8009cba:	e72c      	b.n	8009b16 <__aeabi_dmul+0x24a>
 8009cbc:	ea95 0f0c 	teq	r5, ip
 8009cc0:	d106      	bne.n	8009cd0 <__aeabi_ddiv+0x1b0>
 8009cc2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009cc6:	f43f aefd 	beq.w	8009ac4 <__aeabi_dmul+0x1f8>
 8009cca:	4610      	mov	r0, r2
 8009ccc:	4619      	mov	r1, r3
 8009cce:	e722      	b.n	8009b16 <__aeabi_dmul+0x24a>
 8009cd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009cd4:	bf18      	it	ne
 8009cd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009cda:	f47f aec5 	bne.w	8009a68 <__aeabi_dmul+0x19c>
 8009cde:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009ce2:	f47f af0d 	bne.w	8009b00 <__aeabi_dmul+0x234>
 8009ce6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009cea:	f47f aeeb 	bne.w	8009ac4 <__aeabi_dmul+0x1f8>
 8009cee:	e712      	b.n	8009b16 <__aeabi_dmul+0x24a>

08009cf0 <__gedf2>:
 8009cf0:	f04f 3cff 	mov.w	ip, #4294967295
 8009cf4:	e006      	b.n	8009d04 <__cmpdf2+0x4>
 8009cf6:	bf00      	nop

08009cf8 <__ledf2>:
 8009cf8:	f04f 0c01 	mov.w	ip, #1
 8009cfc:	e002      	b.n	8009d04 <__cmpdf2+0x4>
 8009cfe:	bf00      	nop

08009d00 <__cmpdf2>:
 8009d00:	f04f 0c01 	mov.w	ip, #1
 8009d04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009d08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009d0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009d10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009d14:	bf18      	it	ne
 8009d16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009d1a:	d01b      	beq.n	8009d54 <__cmpdf2+0x54>
 8009d1c:	b001      	add	sp, #4
 8009d1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009d22:	bf0c      	ite	eq
 8009d24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009d28:	ea91 0f03 	teqne	r1, r3
 8009d2c:	bf02      	ittt	eq
 8009d2e:	ea90 0f02 	teqeq	r0, r2
 8009d32:	2000      	moveq	r0, #0
 8009d34:	4770      	bxeq	lr
 8009d36:	f110 0f00 	cmn.w	r0, #0
 8009d3a:	ea91 0f03 	teq	r1, r3
 8009d3e:	bf58      	it	pl
 8009d40:	4299      	cmppl	r1, r3
 8009d42:	bf08      	it	eq
 8009d44:	4290      	cmpeq	r0, r2
 8009d46:	bf2c      	ite	cs
 8009d48:	17d8      	asrcs	r0, r3, #31
 8009d4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009d4e:	f040 0001 	orr.w	r0, r0, #1
 8009d52:	4770      	bx	lr
 8009d54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009d58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009d5c:	d102      	bne.n	8009d64 <__cmpdf2+0x64>
 8009d5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009d62:	d107      	bne.n	8009d74 <__cmpdf2+0x74>
 8009d64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009d68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009d6c:	d1d6      	bne.n	8009d1c <__cmpdf2+0x1c>
 8009d6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009d72:	d0d3      	beq.n	8009d1c <__cmpdf2+0x1c>
 8009d74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009d78:	4770      	bx	lr
 8009d7a:	bf00      	nop

08009d7c <__aeabi_cdrcmple>:
 8009d7c:	4684      	mov	ip, r0
 8009d7e:	4610      	mov	r0, r2
 8009d80:	4662      	mov	r2, ip
 8009d82:	468c      	mov	ip, r1
 8009d84:	4619      	mov	r1, r3
 8009d86:	4663      	mov	r3, ip
 8009d88:	e000      	b.n	8009d8c <__aeabi_cdcmpeq>
 8009d8a:	bf00      	nop

08009d8c <__aeabi_cdcmpeq>:
 8009d8c:	b501      	push	{r0, lr}
 8009d8e:	f7ff ffb7 	bl	8009d00 <__cmpdf2>
 8009d92:	2800      	cmp	r0, #0
 8009d94:	bf48      	it	mi
 8009d96:	f110 0f00 	cmnmi.w	r0, #0
 8009d9a:	bd01      	pop	{r0, pc}

08009d9c <__aeabi_dcmpeq>:
 8009d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009da0:	f7ff fff4 	bl	8009d8c <__aeabi_cdcmpeq>
 8009da4:	bf0c      	ite	eq
 8009da6:	2001      	moveq	r0, #1
 8009da8:	2000      	movne	r0, #0
 8009daa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009dae:	bf00      	nop

08009db0 <__aeabi_dcmplt>:
 8009db0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009db4:	f7ff ffea 	bl	8009d8c <__aeabi_cdcmpeq>
 8009db8:	bf34      	ite	cc
 8009dba:	2001      	movcc	r0, #1
 8009dbc:	2000      	movcs	r0, #0
 8009dbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8009dc2:	bf00      	nop

08009dc4 <__aeabi_dcmple>:
 8009dc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009dc8:	f7ff ffe0 	bl	8009d8c <__aeabi_cdcmpeq>
 8009dcc:	bf94      	ite	ls
 8009dce:	2001      	movls	r0, #1
 8009dd0:	2000      	movhi	r0, #0
 8009dd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8009dd6:	bf00      	nop

08009dd8 <__aeabi_dcmpge>:
 8009dd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009ddc:	f7ff ffce 	bl	8009d7c <__aeabi_cdrcmple>
 8009de0:	bf94      	ite	ls
 8009de2:	2001      	movls	r0, #1
 8009de4:	2000      	movhi	r0, #0
 8009de6:	f85d fb08 	ldr.w	pc, [sp], #8
 8009dea:	bf00      	nop

08009dec <__aeabi_dcmpgt>:
 8009dec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009df0:	f7ff ffc4 	bl	8009d7c <__aeabi_cdrcmple>
 8009df4:	bf34      	ite	cc
 8009df6:	2001      	movcc	r0, #1
 8009df8:	2000      	movcs	r0, #0
 8009dfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009dfe:	bf00      	nop

08009e00 <__aeabi_d2iz>:
 8009e00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009e04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009e08:	d215      	bcs.n	8009e36 <__aeabi_d2iz+0x36>
 8009e0a:	d511      	bpl.n	8009e30 <__aeabi_d2iz+0x30>
 8009e0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009e10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009e14:	d912      	bls.n	8009e3c <__aeabi_d2iz+0x3c>
 8009e16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009e1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009e1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009e22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009e26:	fa23 f002 	lsr.w	r0, r3, r2
 8009e2a:	bf18      	it	ne
 8009e2c:	4240      	negne	r0, r0
 8009e2e:	4770      	bx	lr
 8009e30:	f04f 0000 	mov.w	r0, #0
 8009e34:	4770      	bx	lr
 8009e36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009e3a:	d105      	bne.n	8009e48 <__aeabi_d2iz+0x48>
 8009e3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009e40:	bf08      	it	eq
 8009e42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009e46:	4770      	bx	lr
 8009e48:	f04f 0000 	mov.w	r0, #0
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop

08009e50 <__aeabi_d2uiz>:
 8009e50:	004a      	lsls	r2, r1, #1
 8009e52:	d211      	bcs.n	8009e78 <__aeabi_d2uiz+0x28>
 8009e54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009e58:	d211      	bcs.n	8009e7e <__aeabi_d2uiz+0x2e>
 8009e5a:	d50d      	bpl.n	8009e78 <__aeabi_d2uiz+0x28>
 8009e5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009e60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009e64:	d40e      	bmi.n	8009e84 <__aeabi_d2uiz+0x34>
 8009e66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009e6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009e6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009e72:	fa23 f002 	lsr.w	r0, r3, r2
 8009e76:	4770      	bx	lr
 8009e78:	f04f 0000 	mov.w	r0, #0
 8009e7c:	4770      	bx	lr
 8009e7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009e82:	d102      	bne.n	8009e8a <__aeabi_d2uiz+0x3a>
 8009e84:	f04f 30ff 	mov.w	r0, #4294967295
 8009e88:	4770      	bx	lr
 8009e8a:	f04f 0000 	mov.w	r0, #0
 8009e8e:	4770      	bx	lr

08009e90 <__aeabi_d2f>:
 8009e90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009e94:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8009e98:	bf24      	itt	cs
 8009e9a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8009e9e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8009ea2:	d90d      	bls.n	8009ec0 <__aeabi_d2f+0x30>
 8009ea4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8009ea8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8009eac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8009eb0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8009eb4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8009eb8:	bf08      	it	eq
 8009eba:	f020 0001 	biceq.w	r0, r0, #1
 8009ebe:	4770      	bx	lr
 8009ec0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8009ec4:	d121      	bne.n	8009f0a <__aeabi_d2f+0x7a>
 8009ec6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8009eca:	bfbc      	itt	lt
 8009ecc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8009ed0:	4770      	bxlt	lr
 8009ed2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009ed6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8009eda:	f1c2 0218 	rsb	r2, r2, #24
 8009ede:	f1c2 0c20 	rsb	ip, r2, #32
 8009ee2:	fa10 f30c 	lsls.w	r3, r0, ip
 8009ee6:	fa20 f002 	lsr.w	r0, r0, r2
 8009eea:	bf18      	it	ne
 8009eec:	f040 0001 	orrne.w	r0, r0, #1
 8009ef0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009ef4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8009ef8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8009efc:	ea40 000c 	orr.w	r0, r0, ip
 8009f00:	fa23 f302 	lsr.w	r3, r3, r2
 8009f04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009f08:	e7cc      	b.n	8009ea4 <__aeabi_d2f+0x14>
 8009f0a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8009f0e:	d107      	bne.n	8009f20 <__aeabi_d2f+0x90>
 8009f10:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8009f14:	bf1e      	ittt	ne
 8009f16:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8009f1a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8009f1e:	4770      	bxne	lr
 8009f20:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8009f24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8009f28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop

08009f30 <__aeabi_frsub>:
 8009f30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8009f34:	e002      	b.n	8009f3c <__addsf3>
 8009f36:	bf00      	nop

08009f38 <__aeabi_fsub>:
 8009f38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08009f3c <__addsf3>:
 8009f3c:	0042      	lsls	r2, r0, #1
 8009f3e:	bf1f      	itttt	ne
 8009f40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8009f44:	ea92 0f03 	teqne	r2, r3
 8009f48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8009f4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8009f50:	d06a      	beq.n	800a028 <__addsf3+0xec>
 8009f52:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8009f56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8009f5a:	bfc1      	itttt	gt
 8009f5c:	18d2      	addgt	r2, r2, r3
 8009f5e:	4041      	eorgt	r1, r0
 8009f60:	4048      	eorgt	r0, r1
 8009f62:	4041      	eorgt	r1, r0
 8009f64:	bfb8      	it	lt
 8009f66:	425b      	neglt	r3, r3
 8009f68:	2b19      	cmp	r3, #25
 8009f6a:	bf88      	it	hi
 8009f6c:	4770      	bxhi	lr
 8009f6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8009f72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009f76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8009f7a:	bf18      	it	ne
 8009f7c:	4240      	negne	r0, r0
 8009f7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009f82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8009f86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8009f8a:	bf18      	it	ne
 8009f8c:	4249      	negne	r1, r1
 8009f8e:	ea92 0f03 	teq	r2, r3
 8009f92:	d03f      	beq.n	800a014 <__addsf3+0xd8>
 8009f94:	f1a2 0201 	sub.w	r2, r2, #1
 8009f98:	fa41 fc03 	asr.w	ip, r1, r3
 8009f9c:	eb10 000c 	adds.w	r0, r0, ip
 8009fa0:	f1c3 0320 	rsb	r3, r3, #32
 8009fa4:	fa01 f103 	lsl.w	r1, r1, r3
 8009fa8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009fac:	d502      	bpl.n	8009fb4 <__addsf3+0x78>
 8009fae:	4249      	negs	r1, r1
 8009fb0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8009fb4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8009fb8:	d313      	bcc.n	8009fe2 <__addsf3+0xa6>
 8009fba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8009fbe:	d306      	bcc.n	8009fce <__addsf3+0x92>
 8009fc0:	0840      	lsrs	r0, r0, #1
 8009fc2:	ea4f 0131 	mov.w	r1, r1, rrx
 8009fc6:	f102 0201 	add.w	r2, r2, #1
 8009fca:	2afe      	cmp	r2, #254	; 0xfe
 8009fcc:	d251      	bcs.n	800a072 <__addsf3+0x136>
 8009fce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8009fd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8009fd6:	bf08      	it	eq
 8009fd8:	f020 0001 	biceq.w	r0, r0, #1
 8009fdc:	ea40 0003 	orr.w	r0, r0, r3
 8009fe0:	4770      	bx	lr
 8009fe2:	0049      	lsls	r1, r1, #1
 8009fe4:	eb40 0000 	adc.w	r0, r0, r0
 8009fe8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8009fec:	f1a2 0201 	sub.w	r2, r2, #1
 8009ff0:	d1ed      	bne.n	8009fce <__addsf3+0x92>
 8009ff2:	fab0 fc80 	clz	ip, r0
 8009ff6:	f1ac 0c08 	sub.w	ip, ip, #8
 8009ffa:	ebb2 020c 	subs.w	r2, r2, ip
 8009ffe:	fa00 f00c 	lsl.w	r0, r0, ip
 800a002:	bfaa      	itet	ge
 800a004:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800a008:	4252      	neglt	r2, r2
 800a00a:	4318      	orrge	r0, r3
 800a00c:	bfbc      	itt	lt
 800a00e:	40d0      	lsrlt	r0, r2
 800a010:	4318      	orrlt	r0, r3
 800a012:	4770      	bx	lr
 800a014:	f092 0f00 	teq	r2, #0
 800a018:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800a01c:	bf06      	itte	eq
 800a01e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800a022:	3201      	addeq	r2, #1
 800a024:	3b01      	subne	r3, #1
 800a026:	e7b5      	b.n	8009f94 <__addsf3+0x58>
 800a028:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800a02c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800a030:	bf18      	it	ne
 800a032:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800a036:	d021      	beq.n	800a07c <__addsf3+0x140>
 800a038:	ea92 0f03 	teq	r2, r3
 800a03c:	d004      	beq.n	800a048 <__addsf3+0x10c>
 800a03e:	f092 0f00 	teq	r2, #0
 800a042:	bf08      	it	eq
 800a044:	4608      	moveq	r0, r1
 800a046:	4770      	bx	lr
 800a048:	ea90 0f01 	teq	r0, r1
 800a04c:	bf1c      	itt	ne
 800a04e:	2000      	movne	r0, #0
 800a050:	4770      	bxne	lr
 800a052:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800a056:	d104      	bne.n	800a062 <__addsf3+0x126>
 800a058:	0040      	lsls	r0, r0, #1
 800a05a:	bf28      	it	cs
 800a05c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800a060:	4770      	bx	lr
 800a062:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800a066:	bf3c      	itt	cc
 800a068:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800a06c:	4770      	bxcc	lr
 800a06e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800a072:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800a076:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a07a:	4770      	bx	lr
 800a07c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800a080:	bf16      	itet	ne
 800a082:	4608      	movne	r0, r1
 800a084:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800a088:	4601      	movne	r1, r0
 800a08a:	0242      	lsls	r2, r0, #9
 800a08c:	bf06      	itte	eq
 800a08e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800a092:	ea90 0f01 	teqeq	r0, r1
 800a096:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800a09a:	4770      	bx	lr

0800a09c <__aeabi_ui2f>:
 800a09c:	f04f 0300 	mov.w	r3, #0
 800a0a0:	e004      	b.n	800a0ac <__aeabi_i2f+0x8>
 800a0a2:	bf00      	nop

0800a0a4 <__aeabi_i2f>:
 800a0a4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800a0a8:	bf48      	it	mi
 800a0aa:	4240      	negmi	r0, r0
 800a0ac:	ea5f 0c00 	movs.w	ip, r0
 800a0b0:	bf08      	it	eq
 800a0b2:	4770      	bxeq	lr
 800a0b4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800a0b8:	4601      	mov	r1, r0
 800a0ba:	f04f 0000 	mov.w	r0, #0
 800a0be:	e01c      	b.n	800a0fa <__aeabi_l2f+0x2a>

0800a0c0 <__aeabi_ul2f>:
 800a0c0:	ea50 0201 	orrs.w	r2, r0, r1
 800a0c4:	bf08      	it	eq
 800a0c6:	4770      	bxeq	lr
 800a0c8:	f04f 0300 	mov.w	r3, #0
 800a0cc:	e00a      	b.n	800a0e4 <__aeabi_l2f+0x14>
 800a0ce:	bf00      	nop

0800a0d0 <__aeabi_l2f>:
 800a0d0:	ea50 0201 	orrs.w	r2, r0, r1
 800a0d4:	bf08      	it	eq
 800a0d6:	4770      	bxeq	lr
 800a0d8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800a0dc:	d502      	bpl.n	800a0e4 <__aeabi_l2f+0x14>
 800a0de:	4240      	negs	r0, r0
 800a0e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a0e4:	ea5f 0c01 	movs.w	ip, r1
 800a0e8:	bf02      	ittt	eq
 800a0ea:	4684      	moveq	ip, r0
 800a0ec:	4601      	moveq	r1, r0
 800a0ee:	2000      	moveq	r0, #0
 800a0f0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800a0f4:	bf08      	it	eq
 800a0f6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800a0fa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800a0fe:	fabc f28c 	clz	r2, ip
 800a102:	3a08      	subs	r2, #8
 800a104:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800a108:	db10      	blt.n	800a12c <__aeabi_l2f+0x5c>
 800a10a:	fa01 fc02 	lsl.w	ip, r1, r2
 800a10e:	4463      	add	r3, ip
 800a110:	fa00 fc02 	lsl.w	ip, r0, r2
 800a114:	f1c2 0220 	rsb	r2, r2, #32
 800a118:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800a11c:	fa20 f202 	lsr.w	r2, r0, r2
 800a120:	eb43 0002 	adc.w	r0, r3, r2
 800a124:	bf08      	it	eq
 800a126:	f020 0001 	biceq.w	r0, r0, #1
 800a12a:	4770      	bx	lr
 800a12c:	f102 0220 	add.w	r2, r2, #32
 800a130:	fa01 fc02 	lsl.w	ip, r1, r2
 800a134:	f1c2 0220 	rsb	r2, r2, #32
 800a138:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800a13c:	fa21 f202 	lsr.w	r2, r1, r2
 800a140:	eb43 0002 	adc.w	r0, r3, r2
 800a144:	bf08      	it	eq
 800a146:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800a14a:	4770      	bx	lr

0800a14c <__aeabi_fmul>:
 800a14c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800a154:	bf1e      	ittt	ne
 800a156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800a15a:	ea92 0f0c 	teqne	r2, ip
 800a15e:	ea93 0f0c 	teqne	r3, ip
 800a162:	d06f      	beq.n	800a244 <__aeabi_fmul+0xf8>
 800a164:	441a      	add	r2, r3
 800a166:	ea80 0c01 	eor.w	ip, r0, r1
 800a16a:	0240      	lsls	r0, r0, #9
 800a16c:	bf18      	it	ne
 800a16e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800a172:	d01e      	beq.n	800a1b2 <__aeabi_fmul+0x66>
 800a174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800a17c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800a180:	fba0 3101 	umull	r3, r1, r0, r1
 800a184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800a188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800a18c:	bf3e      	ittt	cc
 800a18e:	0049      	lslcc	r1, r1, #1
 800a190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800a194:	005b      	lslcc	r3, r3, #1
 800a196:	ea40 0001 	orr.w	r0, r0, r1
 800a19a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800a19e:	2afd      	cmp	r2, #253	; 0xfd
 800a1a0:	d81d      	bhi.n	800a1de <__aeabi_fmul+0x92>
 800a1a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a1a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800a1aa:	bf08      	it	eq
 800a1ac:	f020 0001 	biceq.w	r0, r0, #1
 800a1b0:	4770      	bx	lr
 800a1b2:	f090 0f00 	teq	r0, #0
 800a1b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800a1ba:	bf08      	it	eq
 800a1bc:	0249      	lsleq	r1, r1, #9
 800a1be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800a1c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800a1c6:	3a7f      	subs	r2, #127	; 0x7f
 800a1c8:	bfc2      	ittt	gt
 800a1ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800a1ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800a1d2:	4770      	bxgt	lr
 800a1d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a1d8:	f04f 0300 	mov.w	r3, #0
 800a1dc:	3a01      	subs	r2, #1
 800a1de:	dc5d      	bgt.n	800a29c <__aeabi_fmul+0x150>
 800a1e0:	f112 0f19 	cmn.w	r2, #25
 800a1e4:	bfdc      	itt	le
 800a1e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800a1ea:	4770      	bxle	lr
 800a1ec:	f1c2 0200 	rsb	r2, r2, #0
 800a1f0:	0041      	lsls	r1, r0, #1
 800a1f2:	fa21 f102 	lsr.w	r1, r1, r2
 800a1f6:	f1c2 0220 	rsb	r2, r2, #32
 800a1fa:	fa00 fc02 	lsl.w	ip, r0, r2
 800a1fe:	ea5f 0031 	movs.w	r0, r1, rrx
 800a202:	f140 0000 	adc.w	r0, r0, #0
 800a206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800a20a:	bf08      	it	eq
 800a20c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800a210:	4770      	bx	lr
 800a212:	f092 0f00 	teq	r2, #0
 800a216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800a21a:	bf02      	ittt	eq
 800a21c:	0040      	lsleq	r0, r0, #1
 800a21e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800a222:	3a01      	subeq	r2, #1
 800a224:	d0f9      	beq.n	800a21a <__aeabi_fmul+0xce>
 800a226:	ea40 000c 	orr.w	r0, r0, ip
 800a22a:	f093 0f00 	teq	r3, #0
 800a22e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800a232:	bf02      	ittt	eq
 800a234:	0049      	lsleq	r1, r1, #1
 800a236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800a23a:	3b01      	subeq	r3, #1
 800a23c:	d0f9      	beq.n	800a232 <__aeabi_fmul+0xe6>
 800a23e:	ea41 010c 	orr.w	r1, r1, ip
 800a242:	e78f      	b.n	800a164 <__aeabi_fmul+0x18>
 800a244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800a248:	ea92 0f0c 	teq	r2, ip
 800a24c:	bf18      	it	ne
 800a24e:	ea93 0f0c 	teqne	r3, ip
 800a252:	d00a      	beq.n	800a26a <__aeabi_fmul+0x11e>
 800a254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800a258:	bf18      	it	ne
 800a25a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800a25e:	d1d8      	bne.n	800a212 <__aeabi_fmul+0xc6>
 800a260:	ea80 0001 	eor.w	r0, r0, r1
 800a264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a268:	4770      	bx	lr
 800a26a:	f090 0f00 	teq	r0, #0
 800a26e:	bf17      	itett	ne
 800a270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800a274:	4608      	moveq	r0, r1
 800a276:	f091 0f00 	teqne	r1, #0
 800a27a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800a27e:	d014      	beq.n	800a2aa <__aeabi_fmul+0x15e>
 800a280:	ea92 0f0c 	teq	r2, ip
 800a284:	d101      	bne.n	800a28a <__aeabi_fmul+0x13e>
 800a286:	0242      	lsls	r2, r0, #9
 800a288:	d10f      	bne.n	800a2aa <__aeabi_fmul+0x15e>
 800a28a:	ea93 0f0c 	teq	r3, ip
 800a28e:	d103      	bne.n	800a298 <__aeabi_fmul+0x14c>
 800a290:	024b      	lsls	r3, r1, #9
 800a292:	bf18      	it	ne
 800a294:	4608      	movne	r0, r1
 800a296:	d108      	bne.n	800a2aa <__aeabi_fmul+0x15e>
 800a298:	ea80 0001 	eor.w	r0, r0, r1
 800a29c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a2a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800a2a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a2a8:	4770      	bx	lr
 800a2aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800a2ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800a2b2:	4770      	bx	lr

0800a2b4 <__aeabi_fdiv>:
 800a2b4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a2b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800a2bc:	bf1e      	ittt	ne
 800a2be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800a2c2:	ea92 0f0c 	teqne	r2, ip
 800a2c6:	ea93 0f0c 	teqne	r3, ip
 800a2ca:	d069      	beq.n	800a3a0 <__aeabi_fdiv+0xec>
 800a2cc:	eba2 0203 	sub.w	r2, r2, r3
 800a2d0:	ea80 0c01 	eor.w	ip, r0, r1
 800a2d4:	0249      	lsls	r1, r1, #9
 800a2d6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800a2da:	d037      	beq.n	800a34c <__aeabi_fdiv+0x98>
 800a2dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a2e0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800a2e4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800a2e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800a2ec:	428b      	cmp	r3, r1
 800a2ee:	bf38      	it	cc
 800a2f0:	005b      	lslcc	r3, r3, #1
 800a2f2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800a2f6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800a2fa:	428b      	cmp	r3, r1
 800a2fc:	bf24      	itt	cs
 800a2fe:	1a5b      	subcs	r3, r3, r1
 800a300:	ea40 000c 	orrcs.w	r0, r0, ip
 800a304:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800a308:	bf24      	itt	cs
 800a30a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800a30e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800a312:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800a316:	bf24      	itt	cs
 800a318:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800a31c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800a320:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800a324:	bf24      	itt	cs
 800a326:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800a32a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800a32e:	011b      	lsls	r3, r3, #4
 800a330:	bf18      	it	ne
 800a332:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800a336:	d1e0      	bne.n	800a2fa <__aeabi_fdiv+0x46>
 800a338:	2afd      	cmp	r2, #253	; 0xfd
 800a33a:	f63f af50 	bhi.w	800a1de <__aeabi_fmul+0x92>
 800a33e:	428b      	cmp	r3, r1
 800a340:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800a344:	bf08      	it	eq
 800a346:	f020 0001 	biceq.w	r0, r0, #1
 800a34a:	4770      	bx	lr
 800a34c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800a350:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800a354:	327f      	adds	r2, #127	; 0x7f
 800a356:	bfc2      	ittt	gt
 800a358:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800a35c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800a360:	4770      	bxgt	lr
 800a362:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a366:	f04f 0300 	mov.w	r3, #0
 800a36a:	3a01      	subs	r2, #1
 800a36c:	e737      	b.n	800a1de <__aeabi_fmul+0x92>
 800a36e:	f092 0f00 	teq	r2, #0
 800a372:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800a376:	bf02      	ittt	eq
 800a378:	0040      	lsleq	r0, r0, #1
 800a37a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800a37e:	3a01      	subeq	r2, #1
 800a380:	d0f9      	beq.n	800a376 <__aeabi_fdiv+0xc2>
 800a382:	ea40 000c 	orr.w	r0, r0, ip
 800a386:	f093 0f00 	teq	r3, #0
 800a38a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800a38e:	bf02      	ittt	eq
 800a390:	0049      	lsleq	r1, r1, #1
 800a392:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800a396:	3b01      	subeq	r3, #1
 800a398:	d0f9      	beq.n	800a38e <__aeabi_fdiv+0xda>
 800a39a:	ea41 010c 	orr.w	r1, r1, ip
 800a39e:	e795      	b.n	800a2cc <__aeabi_fdiv+0x18>
 800a3a0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800a3a4:	ea92 0f0c 	teq	r2, ip
 800a3a8:	d108      	bne.n	800a3bc <__aeabi_fdiv+0x108>
 800a3aa:	0242      	lsls	r2, r0, #9
 800a3ac:	f47f af7d 	bne.w	800a2aa <__aeabi_fmul+0x15e>
 800a3b0:	ea93 0f0c 	teq	r3, ip
 800a3b4:	f47f af70 	bne.w	800a298 <__aeabi_fmul+0x14c>
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	e776      	b.n	800a2aa <__aeabi_fmul+0x15e>
 800a3bc:	ea93 0f0c 	teq	r3, ip
 800a3c0:	d104      	bne.n	800a3cc <__aeabi_fdiv+0x118>
 800a3c2:	024b      	lsls	r3, r1, #9
 800a3c4:	f43f af4c 	beq.w	800a260 <__aeabi_fmul+0x114>
 800a3c8:	4608      	mov	r0, r1
 800a3ca:	e76e      	b.n	800a2aa <__aeabi_fmul+0x15e>
 800a3cc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800a3d0:	bf18      	it	ne
 800a3d2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800a3d6:	d1ca      	bne.n	800a36e <__aeabi_fdiv+0xba>
 800a3d8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a3dc:	f47f af5c 	bne.w	800a298 <__aeabi_fmul+0x14c>
 800a3e0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800a3e4:	f47f af3c 	bne.w	800a260 <__aeabi_fmul+0x114>
 800a3e8:	e75f      	b.n	800a2aa <__aeabi_fmul+0x15e>
 800a3ea:	bf00      	nop

0800a3ec <__aeabi_f2iz>:
 800a3ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800a3f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800a3f4:	d30f      	bcc.n	800a416 <__aeabi_f2iz+0x2a>
 800a3f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800a3fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800a3fe:	d90d      	bls.n	800a41c <__aeabi_f2iz+0x30>
 800a400:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800a404:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a408:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800a40c:	fa23 f002 	lsr.w	r0, r3, r2
 800a410:	bf18      	it	ne
 800a412:	4240      	negne	r0, r0
 800a414:	4770      	bx	lr
 800a416:	f04f 0000 	mov.w	r0, #0
 800a41a:	4770      	bx	lr
 800a41c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800a420:	d101      	bne.n	800a426 <__aeabi_f2iz+0x3a>
 800a422:	0242      	lsls	r2, r0, #9
 800a424:	d105      	bne.n	800a432 <__aeabi_f2iz+0x46>
 800a426:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800a42a:	bf08      	it	eq
 800a42c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800a430:	4770      	bx	lr
 800a432:	f04f 0000 	mov.w	r0, #0
 800a436:	4770      	bx	lr

0800a438 <__aeabi_uldivmod>:
 800a438:	b94b      	cbnz	r3, 800a44e <__aeabi_uldivmod+0x16>
 800a43a:	b942      	cbnz	r2, 800a44e <__aeabi_uldivmod+0x16>
 800a43c:	2900      	cmp	r1, #0
 800a43e:	bf08      	it	eq
 800a440:	2800      	cmpeq	r0, #0
 800a442:	d002      	beq.n	800a44a <__aeabi_uldivmod+0x12>
 800a444:	f04f 31ff 	mov.w	r1, #4294967295
 800a448:	4608      	mov	r0, r1
 800a44a:	f7ff b885 	b.w	8009558 <__aeabi_idiv0>
 800a44e:	b082      	sub	sp, #8
 800a450:	46ec      	mov	ip, sp
 800a452:	e92d 5000 	stmdb	sp!, {ip, lr}
 800a456:	f000 f81d 	bl	800a494 <__gnu_uldivmod_helper>
 800a45a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a45e:	b002      	add	sp, #8
 800a460:	bc0c      	pop	{r2, r3}
 800a462:	4770      	bx	lr

0800a464 <__gnu_ldivmod_helper>:
 800a464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a468:	4617      	mov	r7, r2
 800a46a:	4680      	mov	r8, r0
 800a46c:	4689      	mov	r9, r1
 800a46e:	469a      	mov	sl, r3
 800a470:	9e08      	ldr	r6, [sp, #32]
 800a472:	f000 f827 	bl	800a4c4 <__divdi3>
 800a476:	fba7 4500 	umull	r4, r5, r7, r0
 800a47a:	fb07 f701 	mul.w	r7, r7, r1
 800a47e:	fb00 720a 	mla	r2, r0, sl, r7
 800a482:	4415      	add	r5, r2
 800a484:	ebb8 0404 	subs.w	r4, r8, r4
 800a488:	eb69 0505 	sbc.w	r5, r9, r5
 800a48c:	e9c6 4500 	strd	r4, r5, [r6]
 800a490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a494 <__gnu_uldivmod_helper>:
 800a494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a498:	4617      	mov	r7, r2
 800a49a:	4680      	mov	r8, r0
 800a49c:	4689      	mov	r9, r1
 800a49e:	461d      	mov	r5, r3
 800a4a0:	9e08      	ldr	r6, [sp, #32]
 800a4a2:	f000 f9b9 	bl	800a818 <__udivdi3>
 800a4a6:	fb00 f305 	mul.w	r3, r0, r5
 800a4aa:	fba0 4507 	umull	r4, r5, r0, r7
 800a4ae:	fb07 3701 	mla	r7, r7, r1, r3
 800a4b2:	443d      	add	r5, r7
 800a4b4:	ebb8 0404 	subs.w	r4, r8, r4
 800a4b8:	eb69 0505 	sbc.w	r5, r9, r5
 800a4bc:	e9c6 4500 	strd	r4, r5, [r6]
 800a4c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800a4c4 <__divdi3>:
 800a4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c8:	4244      	negs	r4, r0
 800a4ca:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 800a4ce:	2900      	cmp	r1, #0
 800a4d0:	f04f 36ff 	mov.w	r6, #4294967295
 800a4d4:	bfa2      	ittt	ge
 800a4d6:	4604      	movge	r4, r0
 800a4d8:	460d      	movge	r5, r1
 800a4da:	2600      	movge	r6, #0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	b085      	sub	sp, #20
 800a4e0:	f2c0 80c7 	blt.w	800a672 <__divdi3+0x1ae>
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	46aa      	mov	sl, r5
 800a4e8:	4694      	mov	ip, r2
 800a4ea:	4619      	mov	r1, r3
 800a4ec:	4690      	mov	r8, r2
 800a4ee:	4627      	mov	r7, r4
 800a4f0:	46a9      	mov	r9, r5
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d158      	bne.n	800a5a8 <__divdi3+0xe4>
 800a4f6:	42aa      	cmp	r2, r5
 800a4f8:	d96c      	bls.n	800a5d4 <__divdi3+0x110>
 800a4fa:	fab2 f382 	clz	r3, r2
 800a4fe:	b15b      	cbz	r3, 800a518 <__divdi3+0x54>
 800a500:	f1c3 0220 	rsb	r2, r3, #32
 800a504:	fa05 f903 	lsl.w	r9, r5, r3
 800a508:	fa24 f202 	lsr.w	r2, r4, r2
 800a50c:	fa0c f803 	lsl.w	r8, ip, r3
 800a510:	ea42 0909 	orr.w	r9, r2, r9
 800a514:	fa04 f703 	lsl.w	r7, r4, r3
 800a518:	ea4f 4418 	mov.w	r4, r8, lsr #16
 800a51c:	4648      	mov	r0, r9
 800a51e:	4621      	mov	r1, r4
 800a520:	fa1f fa88 	uxth.w	sl, r8
 800a524:	f7fe fedc 	bl	80092e0 <__aeabi_uidiv>
 800a528:	4621      	mov	r1, r4
 800a52a:	4683      	mov	fp, r0
 800a52c:	4648      	mov	r0, r9
 800a52e:	f7ff f805 	bl	800953c <__aeabi_uidivmod>
 800a532:	0c3a      	lsrs	r2, r7, #16
 800a534:	fb0a f00b 	mul.w	r0, sl, fp
 800a538:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800a53c:	4288      	cmp	r0, r1
 800a53e:	d90b      	bls.n	800a558 <__divdi3+0x94>
 800a540:	eb11 0108 	adds.w	r1, r1, r8
 800a544:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a548:	d205      	bcs.n	800a556 <__divdi3+0x92>
 800a54a:	4288      	cmp	r0, r1
 800a54c:	bf84      	itt	hi
 800a54e:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a552:	4441      	addhi	r1, r8
 800a554:	d800      	bhi.n	800a558 <__divdi3+0x94>
 800a556:	469b      	mov	fp, r3
 800a558:	ebc0 0901 	rsb	r9, r0, r1
 800a55c:	4621      	mov	r1, r4
 800a55e:	4648      	mov	r0, r9
 800a560:	b2bf      	uxth	r7, r7
 800a562:	f7fe febd 	bl	80092e0 <__aeabi_uidiv>
 800a566:	4621      	mov	r1, r4
 800a568:	4605      	mov	r5, r0
 800a56a:	4648      	mov	r0, r9
 800a56c:	f7fe ffe6 	bl	800953c <__aeabi_uidivmod>
 800a570:	fb0a fa05 	mul.w	sl, sl, r5
 800a574:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a578:	458a      	cmp	sl, r1
 800a57a:	d909      	bls.n	800a590 <__divdi3+0xcc>
 800a57c:	eb11 0808 	adds.w	r8, r1, r8
 800a580:	f105 33ff 	add.w	r3, r5, #4294967295
 800a584:	d203      	bcs.n	800a58e <__divdi3+0xca>
 800a586:	45c2      	cmp	sl, r8
 800a588:	bf88      	it	hi
 800a58a:	3d02      	subhi	r5, #2
 800a58c:	d800      	bhi.n	800a590 <__divdi3+0xcc>
 800a58e:	461d      	mov	r5, r3
 800a590:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 800a594:	2400      	movs	r4, #0
 800a596:	4618      	mov	r0, r3
 800a598:	4621      	mov	r1, r4
 800a59a:	b116      	cbz	r6, 800a5a2 <__divdi3+0xde>
 800a59c:	4240      	negs	r0, r0
 800a59e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a5a2:	b005      	add	sp, #20
 800a5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a8:	42ab      	cmp	r3, r5
 800a5aa:	bf84      	itt	hi
 800a5ac:	2400      	movhi	r4, #0
 800a5ae:	4623      	movhi	r3, r4
 800a5b0:	d8f1      	bhi.n	800a596 <__divdi3+0xd2>
 800a5b2:	fab1 f581 	clz	r5, r1
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	f040 80b5 	bne.w	800a726 <__divdi3+0x262>
 800a5bc:	4551      	cmp	r1, sl
 800a5be:	bf28      	it	cs
 800a5c0:	4282      	cmpcs	r2, r0
 800a5c2:	bf8c      	ite	hi
 800a5c4:	2400      	movhi	r4, #0
 800a5c6:	2401      	movls	r4, #1
 800a5c8:	bf9c      	itt	ls
 800a5ca:	2301      	movls	r3, #1
 800a5cc:	462c      	movls	r4, r5
 800a5ce:	d9e2      	bls.n	800a596 <__divdi3+0xd2>
 800a5d0:	4623      	mov	r3, r4
 800a5d2:	e7e0      	b.n	800a596 <__divdi3+0xd2>
 800a5d4:	b922      	cbnz	r2, 800a5e0 <__divdi3+0x11c>
 800a5d6:	4611      	mov	r1, r2
 800a5d8:	2001      	movs	r0, #1
 800a5da:	f7fe fe81 	bl	80092e0 <__aeabi_uidiv>
 800a5de:	4680      	mov	r8, r0
 800a5e0:	fab8 f388 	clz	r3, r8
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d149      	bne.n	800a67c <__divdi3+0x1b8>
 800a5e8:	ebc8 0909 	rsb	r9, r8, r9
 800a5ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800a5f0:	fa1f fa88 	uxth.w	sl, r8
 800a5f4:	2401      	movs	r4, #1
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	4648      	mov	r0, r9
 800a5fa:	f7fe fe71 	bl	80092e0 <__aeabi_uidiv>
 800a5fe:	4629      	mov	r1, r5
 800a600:	4683      	mov	fp, r0
 800a602:	4648      	mov	r0, r9
 800a604:	f7fe ff9a 	bl	800953c <__aeabi_uidivmod>
 800a608:	0c3a      	lsrs	r2, r7, #16
 800a60a:	fb0a f00b 	mul.w	r0, sl, fp
 800a60e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800a612:	4288      	cmp	r0, r1
 800a614:	d90c      	bls.n	800a630 <__divdi3+0x16c>
 800a616:	eb11 0108 	adds.w	r1, r1, r8
 800a61a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a61e:	f080 80f2 	bcs.w	800a806 <__divdi3+0x342>
 800a622:	4288      	cmp	r0, r1
 800a624:	bf84      	itt	hi
 800a626:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a62a:	4441      	addhi	r1, r8
 800a62c:	f240 80eb 	bls.w	800a806 <__divdi3+0x342>
 800a630:	1a0a      	subs	r2, r1, r0
 800a632:	4629      	mov	r1, r5
 800a634:	4610      	mov	r0, r2
 800a636:	9201      	str	r2, [sp, #4]
 800a638:	f7fe fe52 	bl	80092e0 <__aeabi_uidiv>
 800a63c:	9a01      	ldr	r2, [sp, #4]
 800a63e:	4629      	mov	r1, r5
 800a640:	b2bf      	uxth	r7, r7
 800a642:	4681      	mov	r9, r0
 800a644:	4610      	mov	r0, r2
 800a646:	f7fe ff79 	bl	800953c <__aeabi_uidivmod>
 800a64a:	fb0a fa09 	mul.w	sl, sl, r9
 800a64e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a652:	458a      	cmp	sl, r1
 800a654:	d90a      	bls.n	800a66c <__divdi3+0x1a8>
 800a656:	eb11 0808 	adds.w	r8, r1, r8
 800a65a:	f109 33ff 	add.w	r3, r9, #4294967295
 800a65e:	d204      	bcs.n	800a66a <__divdi3+0x1a6>
 800a660:	45c2      	cmp	sl, r8
 800a662:	bf88      	it	hi
 800a664:	f1a9 0902 	subhi.w	r9, r9, #2
 800a668:	d800      	bhi.n	800a66c <__divdi3+0x1a8>
 800a66a:	4699      	mov	r9, r3
 800a66c:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 800a670:	e791      	b.n	800a596 <__divdi3+0xd2>
 800a672:	43f6      	mvns	r6, r6
 800a674:	4252      	negs	r2, r2
 800a676:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a67a:	e733      	b.n	800a4e4 <__divdi3+0x20>
 800a67c:	fa08 f803 	lsl.w	r8, r8, r3
 800a680:	f1c3 0b20 	rsb	fp, r3, #32
 800a684:	fa29 f40b 	lsr.w	r4, r9, fp
 800a688:	fa09 f903 	lsl.w	r9, r9, r3
 800a68c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800a690:	4620      	mov	r0, r4
 800a692:	4629      	mov	r1, r5
 800a694:	fa27 fb0b 	lsr.w	fp, r7, fp
 800a698:	409f      	lsls	r7, r3
 800a69a:	f7fe fe21 	bl	80092e0 <__aeabi_uidiv>
 800a69e:	4629      	mov	r1, r5
 800a6a0:	fa1f fa88 	uxth.w	sl, r8
 800a6a4:	ea4b 0b09 	orr.w	fp, fp, r9
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	9201      	str	r2, [sp, #4]
 800a6ae:	f7fe ff45 	bl	800953c <__aeabi_uidivmod>
 800a6b2:	9a01      	ldr	r2, [sp, #4]
 800a6b4:	ea4f 431b 	mov.w	r3, fp, lsr #16
 800a6b8:	fb0a f002 	mul.w	r0, sl, r2
 800a6bc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a6c0:	4288      	cmp	r0, r1
 800a6c2:	d90b      	bls.n	800a6dc <__divdi3+0x218>
 800a6c4:	eb11 0108 	adds.w	r1, r1, r8
 800a6c8:	f102 33ff 	add.w	r3, r2, #4294967295
 800a6cc:	f080 80a1 	bcs.w	800a812 <__divdi3+0x34e>
 800a6d0:	4288      	cmp	r0, r1
 800a6d2:	bf84      	itt	hi
 800a6d4:	3a02      	subhi	r2, #2
 800a6d6:	4441      	addhi	r1, r8
 800a6d8:	f240 809b 	bls.w	800a812 <__divdi3+0x34e>
 800a6dc:	ebc0 0901 	rsb	r9, r0, r1
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	4648      	mov	r0, r9
 800a6e4:	9201      	str	r2, [sp, #4]
 800a6e6:	f7fe fdfb 	bl	80092e0 <__aeabi_uidiv>
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	fa1f fb8b 	uxth.w	fp, fp
 800a6f0:	4604      	mov	r4, r0
 800a6f2:	4648      	mov	r0, r9
 800a6f4:	f7fe ff22 	bl	800953c <__aeabi_uidivmod>
 800a6f8:	9a01      	ldr	r2, [sp, #4]
 800a6fa:	fb0a f904 	mul.w	r9, sl, r4
 800a6fe:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 800a702:	4589      	cmp	r9, r1
 800a704:	d90a      	bls.n	800a71c <__divdi3+0x258>
 800a706:	eb11 0108 	adds.w	r1, r1, r8
 800a70a:	f104 33ff 	add.w	r3, r4, #4294967295
 800a70e:	d204      	bcs.n	800a71a <__divdi3+0x256>
 800a710:	4589      	cmp	r9, r1
 800a712:	bf84      	itt	hi
 800a714:	3c02      	subhi	r4, #2
 800a716:	4441      	addhi	r1, r8
 800a718:	d800      	bhi.n	800a71c <__divdi3+0x258>
 800a71a:	461c      	mov	r4, r3
 800a71c:	ebc9 0901 	rsb	r9, r9, r1
 800a720:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a724:	e767      	b.n	800a5f6 <__divdi3+0x132>
 800a726:	f1c5 0320 	rsb	r3, r5, #32
 800a72a:	40a9      	lsls	r1, r5
 800a72c:	fa22 f803 	lsr.w	r8, r2, r3
 800a730:	fa2a fb03 	lsr.w	fp, sl, r3
 800a734:	ea48 0801 	orr.w	r8, r8, r1
 800a738:	fa20 f303 	lsr.w	r3, r0, r3
 800a73c:	fa0a fa05 	lsl.w	sl, sl, r5
 800a740:	4658      	mov	r0, fp
 800a742:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a746:	fa02 fc05 	lsl.w	ip, r2, r5
 800a74a:	4649      	mov	r1, r9
 800a74c:	ea43 0a0a 	orr.w	sl, r3, sl
 800a750:	f8cd c00c 	str.w	ip, [sp, #12]
 800a754:	f7fe fdc4 	bl	80092e0 <__aeabi_uidiv>
 800a758:	4649      	mov	r1, r9
 800a75a:	4604      	mov	r4, r0
 800a75c:	4658      	mov	r0, fp
 800a75e:	f7fe feed 	bl	800953c <__aeabi_uidivmod>
 800a762:	fa1f f288 	uxth.w	r2, r8
 800a766:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 800a76a:	fb02 f004 	mul.w	r0, r2, r4
 800a76e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 800a772:	4570      	cmp	r0, lr
 800a774:	d909      	bls.n	800a78a <__divdi3+0x2c6>
 800a776:	eb1e 0e08 	adds.w	lr, lr, r8
 800a77a:	f104 31ff 	add.w	r1, r4, #4294967295
 800a77e:	d246      	bcs.n	800a80e <__divdi3+0x34a>
 800a780:	4570      	cmp	r0, lr
 800a782:	bf84      	itt	hi
 800a784:	3c02      	subhi	r4, #2
 800a786:	44c6      	addhi	lr, r8
 800a788:	d941      	bls.n	800a80e <__divdi3+0x34a>
 800a78a:	ebc0 0c0e 	rsb	ip, r0, lr
 800a78e:	4649      	mov	r1, r9
 800a790:	4660      	mov	r0, ip
 800a792:	9201      	str	r2, [sp, #4]
 800a794:	f8cd c008 	str.w	ip, [sp, #8]
 800a798:	f7fe fda2 	bl	80092e0 <__aeabi_uidiv>
 800a79c:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a7a0:	4649      	mov	r1, r9
 800a7a2:	fa1f fa8a 	uxth.w	sl, sl
 800a7a6:	4683      	mov	fp, r0
 800a7a8:	4660      	mov	r0, ip
 800a7aa:	f7fe fec7 	bl	800953c <__aeabi_uidivmod>
 800a7ae:	9a01      	ldr	r2, [sp, #4]
 800a7b0:	fb02 f20b 	mul.w	r2, r2, fp
 800a7b4:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800a7b8:	428a      	cmp	r2, r1
 800a7ba:	d90a      	bls.n	800a7d2 <__divdi3+0x30e>
 800a7bc:	eb11 0108 	adds.w	r1, r1, r8
 800a7c0:	f10b 30ff 	add.w	r0, fp, #4294967295
 800a7c4:	d221      	bcs.n	800a80a <__divdi3+0x346>
 800a7c6:	428a      	cmp	r2, r1
 800a7c8:	bf84      	itt	hi
 800a7ca:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a7ce:	4441      	addhi	r1, r8
 800a7d0:	d91b      	bls.n	800a80a <__divdi3+0x346>
 800a7d2:	9803      	ldr	r0, [sp, #12]
 800a7d4:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800a7d8:	1a89      	subs	r1, r1, r2
 800a7da:	fbab 2300 	umull	r2, r3, fp, r0
 800a7de:	4299      	cmp	r1, r3
 800a7e0:	d30d      	bcc.n	800a7fe <__divdi3+0x33a>
 800a7e2:	bf14      	ite	ne
 800a7e4:	2300      	movne	r3, #0
 800a7e6:	2301      	moveq	r3, #1
 800a7e8:	fa07 f405 	lsl.w	r4, r7, r5
 800a7ec:	4294      	cmp	r4, r2
 800a7ee:	bf2c      	ite	cs
 800a7f0:	2400      	movcs	r4, #0
 800a7f2:	f003 0401 	andcc.w	r4, r3, #1
 800a7f6:	465b      	mov	r3, fp
 800a7f8:	2c00      	cmp	r4, #0
 800a7fa:	f43f aecc 	beq.w	800a596 <__divdi3+0xd2>
 800a7fe:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a802:	2400      	movs	r4, #0
 800a804:	e6c7      	b.n	800a596 <__divdi3+0xd2>
 800a806:	469b      	mov	fp, r3
 800a808:	e712      	b.n	800a630 <__divdi3+0x16c>
 800a80a:	4683      	mov	fp, r0
 800a80c:	e7e1      	b.n	800a7d2 <__divdi3+0x30e>
 800a80e:	460c      	mov	r4, r1
 800a810:	e7bb      	b.n	800a78a <__divdi3+0x2c6>
 800a812:	461a      	mov	r2, r3
 800a814:	e762      	b.n	800a6dc <__divdi3+0x218>
 800a816:	bf00      	nop

0800a818 <__udivdi3>:
 800a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81c:	4606      	mov	r6, r0
 800a81e:	b083      	sub	sp, #12
 800a820:	460d      	mov	r5, r1
 800a822:	4614      	mov	r4, r2
 800a824:	4607      	mov	r7, r0
 800a826:	4688      	mov	r8, r1
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d151      	bne.n	800a8d0 <__udivdi3+0xb8>
 800a82c:	428a      	cmp	r2, r1
 800a82e:	d964      	bls.n	800a8fa <__udivdi3+0xe2>
 800a830:	fab2 f382 	clz	r3, r2
 800a834:	b15b      	cbz	r3, 800a84e <__udivdi3+0x36>
 800a836:	f1c3 0820 	rsb	r8, r3, #32
 800a83a:	fa01 f503 	lsl.w	r5, r1, r3
 800a83e:	fa20 f808 	lsr.w	r8, r0, r8
 800a842:	fa02 f403 	lsl.w	r4, r2, r3
 800a846:	ea48 0805 	orr.w	r8, r8, r5
 800a84a:	fa00 f703 	lsl.w	r7, r0, r3
 800a84e:	0c25      	lsrs	r5, r4, #16
 800a850:	4640      	mov	r0, r8
 800a852:	4629      	mov	r1, r5
 800a854:	fa1f fa84 	uxth.w	sl, r4
 800a858:	f7fe fd42 	bl	80092e0 <__aeabi_uidiv>
 800a85c:	4629      	mov	r1, r5
 800a85e:	4681      	mov	r9, r0
 800a860:	4640      	mov	r0, r8
 800a862:	f7fe fe6b 	bl	800953c <__aeabi_uidivmod>
 800a866:	0c3b      	lsrs	r3, r7, #16
 800a868:	fb0a f009 	mul.w	r0, sl, r9
 800a86c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a870:	4288      	cmp	r0, r1
 800a872:	d90a      	bls.n	800a88a <__udivdi3+0x72>
 800a874:	1909      	adds	r1, r1, r4
 800a876:	f109 32ff 	add.w	r2, r9, #4294967295
 800a87a:	d205      	bcs.n	800a888 <__udivdi3+0x70>
 800a87c:	4288      	cmp	r0, r1
 800a87e:	bf84      	itt	hi
 800a880:	f1a9 0902 	subhi.w	r9, r9, #2
 800a884:	1909      	addhi	r1, r1, r4
 800a886:	d800      	bhi.n	800a88a <__udivdi3+0x72>
 800a888:	4691      	mov	r9, r2
 800a88a:	ebc0 0801 	rsb	r8, r0, r1
 800a88e:	4629      	mov	r1, r5
 800a890:	4640      	mov	r0, r8
 800a892:	b2bf      	uxth	r7, r7
 800a894:	f7fe fd24 	bl	80092e0 <__aeabi_uidiv>
 800a898:	4629      	mov	r1, r5
 800a89a:	4606      	mov	r6, r0
 800a89c:	4640      	mov	r0, r8
 800a89e:	f7fe fe4d 	bl	800953c <__aeabi_uidivmod>
 800a8a2:	fb0a fa06 	mul.w	sl, sl, r6
 800a8a6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a8aa:	458a      	cmp	sl, r1
 800a8ac:	d909      	bls.n	800a8c2 <__udivdi3+0xaa>
 800a8ae:	190c      	adds	r4, r1, r4
 800a8b0:	f106 33ff 	add.w	r3, r6, #4294967295
 800a8b4:	f080 8119 	bcs.w	800aaea <__udivdi3+0x2d2>
 800a8b8:	45a2      	cmp	sl, r4
 800a8ba:	bf88      	it	hi
 800a8bc:	3e02      	subhi	r6, #2
 800a8be:	f240 8114 	bls.w	800aaea <__udivdi3+0x2d2>
 800a8c2:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800a8c6:	2600      	movs	r6, #0
 800a8c8:	4631      	mov	r1, r6
 800a8ca:	b003      	add	sp, #12
 800a8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d0:	428b      	cmp	r3, r1
 800a8d2:	bf84      	itt	hi
 800a8d4:	2600      	movhi	r6, #0
 800a8d6:	4630      	movhi	r0, r6
 800a8d8:	d8f6      	bhi.n	800a8c8 <__udivdi3+0xb0>
 800a8da:	fab3 f483 	clz	r4, r3
 800a8de:	2c00      	cmp	r4, #0
 800a8e0:	d15a      	bne.n	800a998 <__udivdi3+0x180>
 800a8e2:	428b      	cmp	r3, r1
 800a8e4:	bf28      	it	cs
 800a8e6:	42b2      	cmpcs	r2, r6
 800a8e8:	bf8c      	ite	hi
 800a8ea:	2600      	movhi	r6, #0
 800a8ec:	2601      	movls	r6, #1
 800a8ee:	bf9c      	itt	ls
 800a8f0:	2001      	movls	r0, #1
 800a8f2:	4626      	movls	r6, r4
 800a8f4:	d9e8      	bls.n	800a8c8 <__udivdi3+0xb0>
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	e7e6      	b.n	800a8c8 <__udivdi3+0xb0>
 800a8fa:	b922      	cbnz	r2, 800a906 <__udivdi3+0xee>
 800a8fc:	4611      	mov	r1, r2
 800a8fe:	2001      	movs	r0, #1
 800a900:	f7fe fcee 	bl	80092e0 <__aeabi_uidiv>
 800a904:	4604      	mov	r4, r0
 800a906:	fab4 f384 	clz	r3, r4
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	f040 80a2 	bne.w	800aa54 <__udivdi3+0x23c>
 800a910:	1b2d      	subs	r5, r5, r4
 800a912:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a916:	fa1f fa84 	uxth.w	sl, r4
 800a91a:	2601      	movs	r6, #1
 800a91c:	4641      	mov	r1, r8
 800a91e:	4628      	mov	r0, r5
 800a920:	f7fe fcde 	bl	80092e0 <__aeabi_uidiv>
 800a924:	4641      	mov	r1, r8
 800a926:	4681      	mov	r9, r0
 800a928:	4628      	mov	r0, r5
 800a92a:	f7fe fe07 	bl	800953c <__aeabi_uidivmod>
 800a92e:	0c3b      	lsrs	r3, r7, #16
 800a930:	fb0a f009 	mul.w	r0, sl, r9
 800a934:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a938:	4288      	cmp	r0, r1
 800a93a:	d90b      	bls.n	800a954 <__udivdi3+0x13c>
 800a93c:	1909      	adds	r1, r1, r4
 800a93e:	f109 32ff 	add.w	r2, r9, #4294967295
 800a942:	f080 80d4 	bcs.w	800aaee <__udivdi3+0x2d6>
 800a946:	4288      	cmp	r0, r1
 800a948:	bf84      	itt	hi
 800a94a:	f1a9 0902 	subhi.w	r9, r9, #2
 800a94e:	1909      	addhi	r1, r1, r4
 800a950:	f240 80cd 	bls.w	800aaee <__udivdi3+0x2d6>
 800a954:	ebc0 0b01 	rsb	fp, r0, r1
 800a958:	4641      	mov	r1, r8
 800a95a:	4658      	mov	r0, fp
 800a95c:	b2bf      	uxth	r7, r7
 800a95e:	f7fe fcbf 	bl	80092e0 <__aeabi_uidiv>
 800a962:	4641      	mov	r1, r8
 800a964:	4605      	mov	r5, r0
 800a966:	4658      	mov	r0, fp
 800a968:	f7fe fde8 	bl	800953c <__aeabi_uidivmod>
 800a96c:	fb0a fa05 	mul.w	sl, sl, r5
 800a970:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a974:	458a      	cmp	sl, r1
 800a976:	d909      	bls.n	800a98c <__udivdi3+0x174>
 800a978:	190c      	adds	r4, r1, r4
 800a97a:	f105 33ff 	add.w	r3, r5, #4294967295
 800a97e:	f080 80b8 	bcs.w	800aaf2 <__udivdi3+0x2da>
 800a982:	45a2      	cmp	sl, r4
 800a984:	bf88      	it	hi
 800a986:	3d02      	subhi	r5, #2
 800a988:	f240 80b3 	bls.w	800aaf2 <__udivdi3+0x2da>
 800a98c:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800a990:	4631      	mov	r1, r6
 800a992:	b003      	add	sp, #12
 800a994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a998:	f1c4 0120 	rsb	r1, r4, #32
 800a99c:	40a3      	lsls	r3, r4
 800a99e:	fa22 f801 	lsr.w	r8, r2, r1
 800a9a2:	fa25 f701 	lsr.w	r7, r5, r1
 800a9a6:	ea48 0803 	orr.w	r8, r8, r3
 800a9aa:	4638      	mov	r0, r7
 800a9ac:	fa26 f301 	lsr.w	r3, r6, r1
 800a9b0:	40a5      	lsls	r5, r4
 800a9b2:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a9b6:	40a2      	lsls	r2, r4
 800a9b8:	4649      	mov	r1, r9
 800a9ba:	9201      	str	r2, [sp, #4]
 800a9bc:	431d      	orrs	r5, r3
 800a9be:	f7fe fc8f 	bl	80092e0 <__aeabi_uidiv>
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	4683      	mov	fp, r0
 800a9c6:	4638      	mov	r0, r7
 800a9c8:	f7fe fdb8 	bl	800953c <__aeabi_uidivmod>
 800a9cc:	fa1f f288 	uxth.w	r2, r8
 800a9d0:	0c2f      	lsrs	r7, r5, #16
 800a9d2:	fb02 f00b 	mul.w	r0, r2, fp
 800a9d6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a9da:	42b8      	cmp	r0, r7
 800a9dc:	d906      	bls.n	800a9ec <__udivdi3+0x1d4>
 800a9de:	eb17 0708 	adds.w	r7, r7, r8
 800a9e2:	f10b 31ff 	add.w	r1, fp, #4294967295
 800a9e6:	f0c0 808d 	bcc.w	800ab04 <__udivdi3+0x2ec>
 800a9ea:	468b      	mov	fp, r1
 800a9ec:	1a3f      	subs	r7, r7, r0
 800a9ee:	4649      	mov	r1, r9
 800a9f0:	4638      	mov	r0, r7
 800a9f2:	9200      	str	r2, [sp, #0]
 800a9f4:	f7fe fc74 	bl	80092e0 <__aeabi_uidiv>
 800a9f8:	4649      	mov	r1, r9
 800a9fa:	b2ad      	uxth	r5, r5
 800a9fc:	4682      	mov	sl, r0
 800a9fe:	4638      	mov	r0, r7
 800aa00:	f7fe fd9c 	bl	800953c <__aeabi_uidivmod>
 800aa04:	9a00      	ldr	r2, [sp, #0]
 800aa06:	fb02 f20a 	mul.w	r2, r2, sl
 800aa0a:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800aa0e:	428a      	cmp	r2, r1
 800aa10:	d905      	bls.n	800aa1e <__udivdi3+0x206>
 800aa12:	eb11 0108 	adds.w	r1, r1, r8
 800aa16:	f10a 30ff 	add.w	r0, sl, #4294967295
 800aa1a:	d36c      	bcc.n	800aaf6 <__udivdi3+0x2de>
 800aa1c:	4682      	mov	sl, r0
 800aa1e:	9d01      	ldr	r5, [sp, #4]
 800aa20:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800aa24:	1a89      	subs	r1, r1, r2
 800aa26:	fba0 2305 	umull	r2, r3, r0, r5
 800aa2a:	4299      	cmp	r1, r3
 800aa2c:	d30c      	bcc.n	800aa48 <__udivdi3+0x230>
 800aa2e:	fa06 f604 	lsl.w	r6, r6, r4
 800aa32:	bf14      	ite	ne
 800aa34:	2100      	movne	r1, #0
 800aa36:	2101      	moveq	r1, #1
 800aa38:	4296      	cmp	r6, r2
 800aa3a:	bf2c      	ite	cs
 800aa3c:	2600      	movcs	r6, #0
 800aa3e:	f001 0601 	andcc.w	r6, r1, #1
 800aa42:	2e00      	cmp	r6, #0
 800aa44:	f43f af40 	beq.w	800a8c8 <__udivdi3+0xb0>
 800aa48:	2600      	movs	r6, #0
 800aa4a:	3801      	subs	r0, #1
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	b003      	add	sp, #12
 800aa50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa54:	409c      	lsls	r4, r3
 800aa56:	f1c3 0920 	rsb	r9, r3, #32
 800aa5a:	fa25 fa09 	lsr.w	sl, r5, r9
 800aa5e:	fa06 f703 	lsl.w	r7, r6, r3
 800aa62:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aa66:	4650      	mov	r0, sl
 800aa68:	4641      	mov	r1, r8
 800aa6a:	409d      	lsls	r5, r3
 800aa6c:	f7fe fc38 	bl	80092e0 <__aeabi_uidiv>
 800aa70:	4641      	mov	r1, r8
 800aa72:	fa26 f909 	lsr.w	r9, r6, r9
 800aa76:	ea49 0905 	orr.w	r9, r9, r5
 800aa7a:	4683      	mov	fp, r0
 800aa7c:	4650      	mov	r0, sl
 800aa7e:	f7fe fd5d 	bl	800953c <__aeabi_uidivmod>
 800aa82:	fa1f fa84 	uxth.w	sl, r4
 800aa86:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800aa8a:	fb0a f00b 	mul.w	r0, sl, fp
 800aa8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800aa92:	4288      	cmp	r0, r1
 800aa94:	d909      	bls.n	800aaaa <__udivdi3+0x292>
 800aa96:	1909      	adds	r1, r1, r4
 800aa98:	f10b 33ff 	add.w	r3, fp, #4294967295
 800aa9c:	d23a      	bcs.n	800ab14 <__udivdi3+0x2fc>
 800aa9e:	4288      	cmp	r0, r1
 800aaa0:	bf84      	itt	hi
 800aaa2:	f1ab 0b02 	subhi.w	fp, fp, #2
 800aaa6:	1909      	addhi	r1, r1, r4
 800aaa8:	d934      	bls.n	800ab14 <__udivdi3+0x2fc>
 800aaaa:	1a0d      	subs	r5, r1, r0
 800aaac:	4641      	mov	r1, r8
 800aaae:	4628      	mov	r0, r5
 800aab0:	fa1f f989 	uxth.w	r9, r9
 800aab4:	f7fe fc14 	bl	80092e0 <__aeabi_uidiv>
 800aab8:	4641      	mov	r1, r8
 800aaba:	4606      	mov	r6, r0
 800aabc:	4628      	mov	r0, r5
 800aabe:	f7fe fd3d 	bl	800953c <__aeabi_uidivmod>
 800aac2:	fb0a f506 	mul.w	r5, sl, r6
 800aac6:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800aaca:	428d      	cmp	r5, r1
 800aacc:	d909      	bls.n	800aae2 <__udivdi3+0x2ca>
 800aace:	1909      	adds	r1, r1, r4
 800aad0:	f106 33ff 	add.w	r3, r6, #4294967295
 800aad4:	d204      	bcs.n	800aae0 <__udivdi3+0x2c8>
 800aad6:	428d      	cmp	r5, r1
 800aad8:	bf84      	itt	hi
 800aada:	3e02      	subhi	r6, #2
 800aadc:	1909      	addhi	r1, r1, r4
 800aade:	d800      	bhi.n	800aae2 <__udivdi3+0x2ca>
 800aae0:	461e      	mov	r6, r3
 800aae2:	1b4d      	subs	r5, r1, r5
 800aae4:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800aae8:	e718      	b.n	800a91c <__udivdi3+0x104>
 800aaea:	461e      	mov	r6, r3
 800aaec:	e6e9      	b.n	800a8c2 <__udivdi3+0xaa>
 800aaee:	4691      	mov	r9, r2
 800aaf0:	e730      	b.n	800a954 <__udivdi3+0x13c>
 800aaf2:	461d      	mov	r5, r3
 800aaf4:	e74a      	b.n	800a98c <__udivdi3+0x174>
 800aaf6:	428a      	cmp	r2, r1
 800aaf8:	bf84      	itt	hi
 800aafa:	f1aa 0a02 	subhi.w	sl, sl, #2
 800aafe:	4441      	addhi	r1, r8
 800ab00:	d88d      	bhi.n	800aa1e <__udivdi3+0x206>
 800ab02:	e78b      	b.n	800aa1c <__udivdi3+0x204>
 800ab04:	42b8      	cmp	r0, r7
 800ab06:	bf84      	itt	hi
 800ab08:	f1ab 0b02 	subhi.w	fp, fp, #2
 800ab0c:	4447      	addhi	r7, r8
 800ab0e:	f63f af6d 	bhi.w	800a9ec <__udivdi3+0x1d4>
 800ab12:	e76a      	b.n	800a9ea <__udivdi3+0x1d2>
 800ab14:	469b      	mov	fp, r3
 800ab16:	e7c8      	b.n	800aaaa <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800ab18 <.ARM.exidx>:
 800ab18:	7ffff9ac 	svcvc	0x00fff9ac
 800ab1c:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800ab20 <Stack_reg>:
 800ab20:	0800aef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
 800ab24:	0800aef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
 800ab28:	0800aefc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
 800ab2c:	0800af00 	stmdaeq	r0, {r8, r9, sl, fp, sp, pc}
 800ab30:	0800af04 	stmdaeq	r0, {r2, r8, r9, sl, fp, sp, pc}
 800ab34:	0800af08 	stmdaeq	r0, {r3, r8, r9, sl, fp, sp, pc}
 800ab38:	0800af0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, sp, pc}
 800ab3c:	0800af10 	stmdaeq	r0, {r4, r8, r9, sl, fp, sp, pc}

0800ab40 <_global_impure_ptr>:
 800ab40:	20000004 	andcs	r0, r0, r4

0800ab44 <blanks.6752>:
 800ab44:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ab48:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ab4c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ab50:	20202020 	eorcs	r2, r0, r0, lsr #32

0800ab54 <zeroes.6753>:
 800ab54:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ab58:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ab5c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ab60:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ab64:	00000000 	andeq	r0, r0, r0

0800ab68 <p05.5301>:
 800ab68:	00000005 	andeq	r0, r0, r5
 800ab6c:	00000019 	andeq	r0, r0, r9, lsl r0
 800ab70:	0000007d 	andeq	r0, r0, sp, ror r0
 800ab74:	00000000 	andeq	r0, r0, r0

0800ab78 <__mprec_tens>:
 800ab78:	00000000 	andeq	r0, r0, r0
 800ab7c:	3ff00000 	svccc	0x00f00000	; IMB
 800ab80:	00000000 	andeq	r0, r0, r0
 800ab84:	40240000 	eormi	r0, r4, r0
 800ab88:	00000000 	andeq	r0, r0, r0
 800ab8c:	40590000 	subsmi	r0, r9, r0
 800ab90:	00000000 	andeq	r0, r0, r0
 800ab94:	408f4000 	addmi	r4, pc, r0
 800ab98:	00000000 	andeq	r0, r0, r0
 800ab9c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800aba0:	00000000 	andeq	r0, r0, r0
 800aba4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800aba8:	00000000 	andeq	r0, r0, r0
 800abac:	412e8480 	smlawbmi	lr, r0, r4, r8
 800abb0:	00000000 	andeq	r0, r0, r0
 800abb4:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800abb8:	00000000 	andeq	r0, r0, r0
 800abbc:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800abc0:	00000000 	andeq	r0, r0, r0
 800abc4:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800abc8:	20000000 	andcs	r0, r0, r0
 800abcc:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800abd0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800abd4:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800abd8:	a2000000 	andge	r0, r0, #0
 800abdc:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800abe0:	e5400000 	strb	r0, [r0, #-0]
 800abe4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800abe8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800abec:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800abf0:	26340000 	ldrtcs	r0, [r4], -r0
 800abf4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800abf8:	37e08000 	strbcc	r8, [r0, r0]!
 800abfc:	4341c379 	movtmi	ip, #4985	; 0x1379
 800ac00:	85d8a000 	ldrbhi	sl, [r8]
 800ac04:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800ac08:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800ac0c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800ac10:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800ac14:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800ac18:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800ac1c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800ac20:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800ac24:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800ac28:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800ac2c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800ac30:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800ac34:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800ac38:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800ac3c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800ac40 <__mprec_tinytens>:
 800ac40:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800ac44:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800ac48:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800ac4c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800ac50:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800ac54:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800ac58:	cf8c979d 	svcgt	0x008c979d
 800ac5c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800ac60:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800ac64:	0ac80628 	beq	720c50c <__RW_SIZE__+0x720bf8c>

0800ac68 <__mprec_bigtens>:
 800ac68:	37e08000 	strbcc	r8, [r0, r0]!
 800ac6c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800ac70:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800ac74:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800ac78:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800ac7c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800ac80:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800ac84:	5a827748 	bpl	60a89ac <__RW_SIZE__+0x60a842c>
 800ac88:	7f73bf3c 	svcvc	0x0073bf3c
 800ac8c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800ac90 <blanks.6696>:
 800ac90:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ac94:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ac98:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ac9c:	20202020 	eorcs	r2, r0, r0, lsr #32

0800aca0 <zeroes.6697>:
 800aca0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800aca4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800aca8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800acac:	30303030 	eorscc	r3, r0, r0, lsr r0
 800acb0:	202c6425 	eorcs	r6, ip, r5, lsr #8
 800acb4:	000a6425 	andeq	r6, sl, r5, lsr #8
 800acb8:	000a6325 	andeq	r6, sl, r5, lsr #6
 800acbc:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800acc0:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800acc4:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800acc8:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800accc:	0000000a 	andeq	r0, r0, sl
 800acd0:	61766e49 	cmnvs	r6, r9, asr #28
 800acd4:	5f64696c 	svcpl	0x0064696c
 800acd8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800acdc:	6f697470 	svcvs	0x00697470
 800ace0:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800ace4:	000a2164 	andeq	r2, sl, r4, ror #2
 800ace8:	61766e49 	cmnvs	r6, r9, asr #28
 800acec:	5f64696c 	svcpl	0x0064696c
 800acf0:	3a525349 	bcc	949fa1c <__RO_LIMIT__+0x1494a9c>
 800acf4:	21642520 	cmncs	r4, r0, lsr #10
 800acf8:	0000000a 	andeq	r0, r0, sl
 800acfc:	21494d4e 	cmpcs	r9, lr, asr #26
 800ad00:	0000000a 	andeq	r0, r0, sl
 800ad04:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800ad08:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800ad0c:	0a21746c 	beq	8867ec4 <__RO_LIMIT__+0x85cf44>
 800ad10:	00000000 	andeq	r0, r0, r0
 800ad14:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800ad18:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800ad1c:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800ad20:	303d294e 	eorscc	r2, sp, lr, asr #18
 800ad24:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800ad28:	00000a58 	andeq	r0, r0, r8, asr sl
 800ad2c:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800ad30:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800ad34:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ad38:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800ad3c:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800ad40:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ad44:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800ad48:	6f697470 	svcvs	0x00697470
 800ad4c:	636f206e 	cmnvs	pc, #110	; 0x6e
 800ad50:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800ad54:	6f726620 	svcvs	0x00726620
 800ad58:	6168206d 	cmnvs	r8, sp, rrx
 800ad5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800ad60:	6f6d2072 	svcvs	0x006d2072
 800ad64:	000a6564 	andeq	r6, sl, r4, ror #10
 800ad68:	0050534d 	subseq	r5, r0, sp, asr #6
 800ad6c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800ad70:	6f697470 	svcvs	0x00697470
 800ad74:	636f206e 	cmnvs	pc, #110	; 0x6e
 800ad78:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800ad7c:	6f726620 	svcvs	0x00726620
 800ad80:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800ad84:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800ad88:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800ad90 <zeroes.6697+0xf0>
 800ad8c:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800ad90:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800ad94:	000a5053 	andeq	r5, sl, r3, asr r0
 800ad98:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800ad9c:	6f697470 	svcvs	0x00697470
 800ada0:	636f206e 	cmnvs	pc, #110	; 0x6e
 800ada4:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800ada8:	6f726620 	svcvs	0x00726620
 800adac:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800adb0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800adb4:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800adbc <zeroes.6697+0x11c>
 800adb8:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800adbc:	50206874 	eorpl	r6, r0, r4, ror r8
 800adc0:	000a5053 	andeq	r5, sl, r3, asr r0
 800adc4:	00505350 	subseq	r5, r0, r0, asr r3
 800adc8:	61766e49 	cmnvs	r6, r9, asr #28
 800adcc:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800add0:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800add4:	6f697470 	svcvs	0x00697470
 800add8:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800addc:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800ade0:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800ade4:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800ade8:	2325203e 	teqcs	r5, #62	; 0x3e
 800adec:	0a58382e 	beq	9618eac <__RO_LIMIT__+0x160df2c>
 800adf0:	00000000 	andeq	r0, r0, r0
 800adf4:	53434853 	movtpl	r4, #14419	; 0x3853
 800adf8:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800adfc:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800ae00:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ae04:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800ae08:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800ae0c:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800ae10:	6f736165 	svcvs	0x00736165
 800ae14:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800ae18:	2325203e 	teqcs	r5, #62	; 0x3e
 800ae1c:	0a58382e 	beq	9618edc <__RO_LIMIT__+0x160df5c>
 800ae20:	00000000 	andeq	r0, r0, r0
 800ae24:	41464d4d 	cmpmi	r6, sp, asr #26
 800ae28:	61562052 	cmpvs	r6, r2, asr r0
 800ae2c:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800ae30:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800ae34:	00000a64 	andeq	r0, r0, r4, ror #20
 800ae38:	41464d4d 	cmpmi	r6, sp, asr #26
 800ae3c:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800ae40:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800ae44:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ae48:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800ae4c:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800ae50:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800ae54:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800ae58:	0000000a 	andeq	r0, r0, sl
 800ae5c:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800ae60:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800ae64:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800ae68:	00000a58 	andeq	r0, r0, r8, asr sl
 800ae6c:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800ae70:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800ae74:	61462064 	cmpvs	r6, r4, rrx
 800ae78:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800ae7c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800ae80:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800ae84:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800ae88:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800ae8c:	0000000a 	andeq	r0, r0, sl
 800ae90:	6f6d654d 	svcvs	0x006d654d
 800ae94:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800ae98:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800ae9c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800aea0:	61462074 	hvcvs	25092	; 0x6204
 800aea4:	21746c75 	cmncs	r4, r5, ror ip
 800aea8:	0000000a 	andeq	r0, r0, sl
 800aeac:	20737542 	rsbscs	r7, r3, r2, asr #10
 800aeb0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800aeb4:	000a2174 	andeq	r2, sl, r4, ror r1
 800aeb8:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800aebc:	61462065 	cmpvs	r6, r5, rrx
 800aec0:	21746c75 	cmncs	r4, r5, ror ip
 800aec4:	0000000a 	andeq	r0, r0, sl
 800aec8:	20435653 	subcs	r5, r3, r3, asr r6
 800aecc:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800aed0:	0000000a 	andeq	r0, r0, sl
 800aed4:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800aed8:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800aedc:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800aee0:	00000a6c 	andeq	r0, r0, ip, ror #20
 800aee4:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800aee8:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800aeec:	0a6c6c61 	beq	9b26078 <__RO_LIMIT__+0x1b1b0f8>
 800aef0:	00000000 	andeq	r0, r0, r0
 800aef4:	00003052 	andeq	r3, r0, r2, asr r0
 800aef8:	00003152 	andeq	r3, r0, r2, asr r1
 800aefc:	00003252 	andeq	r3, r0, r2, asr r2
 800af00:	00003352 	andeq	r3, r0, r2, asr r3
 800af04:	00323152 	eorseq	r3, r2, r2, asr r1
 800af08:	0000524c 	andeq	r5, r0, ip, asr #4
 800af0c:	00004152 	andeq	r4, r0, r2, asr r1
 800af10:	52535078 	subspl	r5, r3, #120	; 0x78
 800af14:	00000000 	andeq	r0, r0, r0
 800af18:	00000043 	andeq	r0, r0, r3, asr #32
 800af1c:	00464e49 	subeq	r4, r6, r9, asr #28
 800af20:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800af24:	004e414e 	subeq	r4, lr, lr, asr #2
 800af28:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800af2c:	33323130 	teqcc	r2, #48, 2
 800af30:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800af34:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800af38:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800af3c:	00000000 	andeq	r0, r0, r0
 800af40:	33323130 	teqcc	r2, #48, 2
 800af44:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800af48:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800af4c:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800af50:	00000000 	andeq	r0, r0, r0
 800af54:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800af58:	0000296c 	andeq	r2, r0, ip, ror #18
 800af5c:	00000030 	andeq	r0, r0, r0, lsr r0
 800af60:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800af64:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800af68:	00000000 	andeq	r0, r0, r0
 800af6c:	004e614e 	subeq	r6, lr, lr, asr #2
 800af70:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800af74:	00000058 	andeq	r0, r0, r8, asr r0
 800af78:	0000002e 	andeq	r0, r0, lr, lsr #32
 800af7c:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800af18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800af78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
2000013c:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000140:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000144:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000148:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
2000014c:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000150:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000154:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000158:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
2000015c:	0800ad10 	stmdaeq	r0, {r4, r8, sl, fp, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <dir>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <heap.4812>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <SysTick_Flag>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <Key_Value>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <_PathLocale>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <__mlocale_changed>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__nlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__malloc_top_pad>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_current_mallinfo>:
	...

200005cc <__malloc_max_sbrked_mem>:
200005cc:	00000000 	andeq	r0, r0, r0

200005d0 <__malloc_max_total_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__ZI_LIMIT__>:
200005d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000f6 	strdeq	r0, [r0], -r6
      10:	00007601 	andeq	r7, r0, r1, lsl #12
      14:	00003200 	andeq	r3, r0, r0, lsl #4
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00005808 	andeq	r5, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000b1 	strheq	r0, [r0], -r1
      2c:	af080102 	svcge	0x00080102
      30:	02000000 	andeq	r0, r0, #0
      34:	01a00502 	lsleq	r0, r2, #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00008707 	andeq	r8, r0, r7, lsl #14
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001b603 	andeq	fp, r1, r3, lsl #12
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00e40704 	rsceq	r0, r4, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00e90704 	rsceq	r0, r9, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00018c07 	andeq	r8, r1, r7, lsl #24
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	0000aa08 	andeq	sl, r0, r8, lsl #20
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00a70804 	adceq	r0, r7, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc84>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc90>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	bd081400 	cfstrslt	mvf1, [r8, #-0]
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00002d08 	andeq	r2, r0, r8, lsl #26
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	18090020 	stmdane	r9, {r5}
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000013 	andeq	r0, r0, r3, lsl r0
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00d60808 	sbcseq	r0, r6, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	7e080c00 	cdpvc	12, 0, cr0, cr8, cr0, {0}
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000026 	andeq	r0, r0, r6, lsr #32
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	0000c608 	andeq	ip, r0, r8, lsl #12
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	00ce0818 	sbceq	r0, lr, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	01aa0900 			; <UNDEFINED> instruction: 0x01aa0900
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc20>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	000000b8 	strheq	r0, [r0], -r8
     1a8:	0001950a 	andeq	r9, r1, sl, lsl #10
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	58080031 	stmdapl	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	009a0b9c 	umullseq	r0, sl, ip, fp
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	f6010400 			; <UNDEFINED> instruction: 0xf6010400
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	0000020b 	andeq	r0, r0, fp, lsl #4
     1e0:	00000032 	andeq	r0, r0, r2, lsr r0
	...
     1ec:	000000a7 	andeq	r0, r0, r7, lsr #1
     1f0:	b1060102 	tstlt	r6, r2, lsl #2
     1f4:	03000000 	movweq	r0, #0
     1f8:	0000027a 	andeq	r0, r0, sl, ror r2
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	0000af08 	andeq	sl, r0, r8, lsl #30
     208:	02d80300 	sbcseq	r0, r8, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	a0050202 	andge	r0, r5, r2, lsl #4
     218:	03000001 	movweq	r0, #1
     21c:	000002d7 	ldrdeq	r0, [r0], -r7
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00008707 	andeq	r8, r0, r7, lsl #14
     22c:	01b70300 			; <UNDEFINED> instruction: 0x01b70300
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000e407 	andeq	lr, r0, r7, lsl #8
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	df070802 	svcle	0x00070802
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000e907 	andeq	lr, r0, r7, lsl #18
     26c:	022a0500 	eoreq	r0, sl, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00324400 	eorseq	r4, r2, r0, lsl #8
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	00000282 	andeq	r0, r0, r2, lsl #5
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00023407 	andeq	r3, r2, r7, lsl #8
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	f2080000 	vhadd.s8	d0, d8, d0
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02160500 	andseq	r0, r6, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00325400 	eorseq	r5, r2, r0, lsl #8
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	00000282 	andeq	r0, r0, r2, lsl #5
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00022007 	andeq	r2, r2, r7
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	91080000 	mrsls	r0, (UNDEF: 8)
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02c90500 	sbceq	r0, r9, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00326400 	eorseq	r6, r2, r0, lsl #8
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	00000282 	andeq	r0, r0, r2, lsl #5
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00026c07 	andeq	r6, r2, r7, lsl #24
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	db080000 	blle	200354 <__RW_SIZE__+0x1ffdd4>
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02460500 	subeq	r0, r6, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00327400 	eorseq	r7, r2, r0, lsl #8
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	00000282 	andeq	r0, r0, r2, lsl #5
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	0002a007 	andeq	sl, r2, r7
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	ea080000 	b	2003a4 <__RW_SIZE__+0x1ffe24>
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02fb0500 	rscseq	r0, fp, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00328400 	eorseq	r8, r2, r0, lsl #8
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	00000282 	andeq	r0, r0, r2, lsl #5
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00025407 	andeq	r5, r2, r7, lsl #8
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	01080000 	mrseq	r0, (UNDEF: 8)
     3f0:	01000002 	tsteq	r0, r2
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02b40500 	adcseq	r0, r4, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00329400 	eorseq	r9, r2, r0, lsl #8
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	00000282 	andeq	r0, r0, r2, lsl #5
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001cd07 	andeq	ip, r1, r7, lsl #26
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	64080000 	strvs	r0, [r8], #-0
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	02ae0500 	adceq	r0, lr, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032a400 	eorseq	sl, r2, r0, lsl #8
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001db 	ldrdeq	r0, [r0], -fp
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	00000282 	andeq	r0, r0, r2, lsl #5
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00023e05 	andeq	r3, r2, r5, lsl #28
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	db090000 	blle	2404a8 <__RW_SIZE__+0x23ff28>
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	82060000 	andhi	r0, r6, #0
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	00000289 	andeq	r0, r0, r9, lsl #5
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	ac000000 	stcge	0, cr0, [r0], {-0}
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01db0900 	bicseq	r0, fp, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	02820600 	addeq	r0, r2, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	c2050000 	andgt	r0, r5, #0
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32b00000 	adcscc	r0, r0, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001db09 	andeq	sp, r1, r9, lsl #22
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00028206 	andeq	r8, r2, r6, lsl #4
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02e90500 	rsceq	r0, r9, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032b800 	eorseq	fp, r2, r0, lsl #16
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001c8 	andeq	r0, r0, r8, asr #3
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	00000282 	andeq	r0, r0, r2, lsl #5
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	0b050000 	bleq	140580 <__RW_SIZE__+0x140000>
     57c:	01000003 	tsteq	r0, r3
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32c00000 	sbccc	r0, r0, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001c809 	andeq	ip, r1, r9, lsl #16
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00028206 	andeq	r8, r2, r6, lsl #4
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001e1 	andeq	r0, r0, r1, ror #3
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01c80900 	biceq	r0, r8, r0, lsl #18
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	02820600 	addeq	r0, r2, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002f205 	andeq	pc, r2, r5, lsl #4
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	db090000 	blle	24061c <__RW_SIZE__+0x24009c>
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	c8080000 	stmdagt	r8, {}	; <UNPREDICTABLE>
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00028206 	andeq	r8, r2, r6, lsl #4
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01bf0500 			; <UNDEFINED> instruction: 0x01bf0500
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032d800 	eorseq	sp, r2, r0, lsl #16
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001db 	ldrdeq	r0, [r0], -fp
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xf0>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001c8 	andeq	r0, r0, r8, asr #3
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc500>
     678:	01000003 	tsteq	r0, r3
     67c:	02820651 	addeq	r0, r2, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	e00b0000 	and	r0, fp, r0
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32e00000 	rsccc	r0, r0, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001db09 	andeq	sp, r1, r9, lsl #22
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001c808 	andeq	ip, r1, r8, lsl #16
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	82065101 	andhi	r5, r6, #1073741824	; 0x40000000
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	000006ea 	andeq	r0, r0, sl, ror #13
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	000000f6 	strdeq	r0, [r0], -r6
     6e4:	00033c01 	andeq	r3, r3, r1, lsl #24
     6e8:	00003200 	andeq	r3, r0, r0, lsl #4
     6ec:	0032e800 	eorseq	lr, r2, r0, lsl #16
     6f0:	00015808 	andeq	r5, r1, r8, lsl #16
     6f4:	00018d00 	andeq	r8, r1, r0, lsl #26
     6f8:	03b20200 			; <UNDEFINED> instruction: 0x03b20200
     6fc:	03010000 	movweq	r0, #4096	; 0x1000
     700:	000164a8 	andeq	r6, r1, r8, lsr #9
     704:	06030300 	streq	r0, [r3], -r0, lsl #6
     708:	03720000 	cmneq	r2, #0
     70c:	000003e2 	andeq	r0, r0, r2, ror #7
     710:	05560374 	ldrbeq	r0, [r6, #-884]	; 0xfffffc8c
     714:	03750000 	cmneq	r5, #0
     718:	000006a4 	andeq	r0, r0, r4, lsr #13
     71c:	06c10376 			; <UNDEFINED> instruction: 0x06c10376
     720:	037b0000 	cmneq	fp, #0
     724:	00000692 	muleq	r0, r2, r6
     728:	03cd037c 	biceq	r0, sp, #124, 6	; 0xf0000001
     72c:	037e0000 	cmneq	lr, #0
     730:	0000066a 	andeq	r0, r0, sl, ror #12
     734:	054c037f 	strbeq	r0, [ip, #-895]	; 0xfffffc81
     738:	03000000 	movweq	r0, #0
     73c:	0000056f 	andeq	r0, r0, pc, ror #10
     740:	07210301 	streq	r0, [r1, -r1, lsl #6]!
     744:	03020000 	movweq	r0, #8192	; 0x2000
     748:	000005af 	andeq	r0, r0, pc, lsr #11
     74c:	038d0303 	orreq	r0, sp, #201326592	; 0xc000000
     750:	03040000 	movweq	r0, #16384	; 0x4000
     754:	000003d9 	ldrdeq	r0, [r0], -r9
     758:	039d0305 	orrseq	r0, sp, #335544320	; 0x14000000
     75c:	03060000 	movweq	r0, #24576	; 0x6000
     760:	00000629 	andeq	r0, r0, r9, lsr #12
     764:	04bc0307 	ldrteq	r0, [ip], #775	; 0x307
     768:	03080000 	movweq	r0, #32768	; 0x8000
     76c:	000006f4 	strdeq	r0, [r0], -r4
     770:	05640309 	strbeq	r0, [r4, #-777]!	; 0xfffffcf7
     774:	030a0000 	movweq	r0, #40960	; 0xa000
     778:	00000523 	andeq	r0, r0, r3, lsr #10
     77c:	037a030b 	cmneq	sl, #738197504	; 0x2c000000
     780:	030c0000 	movweq	r0, #49152	; 0xc000
     784:	0000057d 	andeq	r0, r0, sp, ror r5
     788:	042d030d 	strteq	r0, [sp], #-781	; 0xfffffcf3
     78c:	030e0000 	movweq	r0, #57344	; 0xe000
     790:	000006e1 	andeq	r0, r0, r1, ror #13
     794:	04f1030f 	ldrbteq	r0, [r1], #783	; 0x30f
     798:	03100000 	tsteq	r0, #0
     79c:	00000350 	andeq	r0, r0, r0, asr r3
     7a0:	07040311 	smladeq	r4, r1, r3, r0
     7a4:	03120000 	tsteq	r2, #0
     7a8:	00000482 	andeq	r0, r0, r2, lsl #9
     7ac:	03140313 	tsteq	r4, #1275068416	; 0x4c000000
     7b0:	03140000 	tsteq	r4, #0
     7b4:	00000474 	andeq	r0, r0, r4, ror r4
     7b8:	03420315 	movteq	r0, #8981	; 0x2315
     7bc:	03160000 	tsteq	r6, #0
     7c0:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     7c4:	040c0317 	streq	r0, [ip], #-791	; 0xfffffce9
     7c8:	03180000 	tsteq	r8, #0
     7cc:	0000059d 	muleq	r0, sp, r5
     7d0:	063e0319 			; <UNDEFINED> instruction: 0x063e0319
     7d4:	031a0000 	tsteq	sl, #0
     7d8:	00000617 	andeq	r0, r0, r7, lsl r6
     7dc:	0683031b 	pkhbteq	r0, r3, fp, lsl #6
     7e0:	031c0000 	tsteq	ip, #0
     7e4:	00000519 	andeq	r0, r0, r9, lsl r5
     7e8:	0370031d 	cmneq	r0, #1946157056	; 0x74000000
     7ec:	031e0000 	tsteq	lr, #0
     7f0:	00000590 	muleq	r0, r0, r5
     7f4:	065d031f 			; <UNDEFINED> instruction: 0x065d031f
     7f8:	03200000 	teqeq	r0, #0
     7fc:	000004d7 	ldrdeq	r0, [r0], -r7
     800:	03630321 	cmneq	r3, #-2080374784	; 0x84000000
     804:	03220000 	teqeq	r2, #0
     808:	00000423 	andeq	r0, r0, r3, lsr #8
     80c:	06d20323 	ldrbeq	r0, [r2], r3, lsr #6
     810:	03240000 	teqeq	r4, #0
     814:	000005f7 	strdeq	r0, [r0], -r7
     818:	04a00325 	strteq	r0, [r0], #805	; 0x325
     81c:	03260000 	teqeq	r6, #0
     820:	00000710 	andeq	r0, r0, r0, lsl r7
     824:	03a80327 			; <UNDEFINED> instruction: 0x03a80327
     828:	03280000 	teqeq	r8, #0
     82c:	00000732 	andeq	r0, r0, r2, lsr r7
     830:	053d0329 	ldreq	r0, [sp, #-809]!	; 0xfffffcd7
     834:	002a0000 	eoreq	r0, sl, r0
     838:	00049604 	andeq	r9, r4, r4, lsl #12
     83c:	01d90300 	bicseq	r0, r9, r0, lsl #6
     840:	00000025 	andeq	r0, r0, r5, lsr #32
     844:	b1060105 	tstlt	r6, r5, lsl #2
     848:	06000000 	streq	r0, [r0], -r0
     84c:	0000027a 	andeq	r0, r0, sl, ror r2
     850:	01822a04 	orreq	r2, r2, r4, lsl #20
     854:	01050000 	mrseq	r0, (UNDEF: 5)
     858:	0000af08 	andeq	sl, r0, r8, lsl #30
     85c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
     860:	000001a0 	andeq	r0, r0, r0, lsr #3
     864:	87070205 	strhi	r0, [r7, -r5, lsl #4]
     868:	05000000 	streq	r0, [r0, #-0]
     86c:	00050504 	andeq	r0, r5, r4, lsl #10
     870:	b6060000 	strlt	r0, [r6], -r0
     874:	04000001 	streq	r0, [r0], #-1
     878:	0001a950 	andeq	sl, r1, r0, asr r9
     87c:	07040500 	streq	r0, [r4, -r0, lsl #10]
     880:	000000e4 	andeq	r0, r0, r4, ror #1
     884:	00050805 	andeq	r0, r5, r5, lsl #16
     888:	05000000 	streq	r0, [r0, #-0]
     88c:	00df0708 	sbcseq	r0, pc, r8, lsl #14
     890:	04070000 	streq	r0, [r7], #-0
     894:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     898:	07040500 	streq	r0, [r4, -r0, lsl #10]
     89c:	000000e9 	andeq	r0, r0, r9, ror #1
     8a0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
     8a4:	00027a84 	andeq	r7, r2, r4, lsl #21
     8a8:	04070900 	streq	r0, [r7], #-2304	; 0xfffff700
     8ac:	86020000 	strhi	r0, [r2], -r0
     8b0:	00000291 	muleq	r0, r1, r2
     8b4:	05b80900 	ldreq	r0, [r8, #2304]!	; 0x900
     8b8:	87020000 	strhi	r0, [r2, -r0]
     8bc:	00000296 	muleq	r0, r6, r2
     8c0:	06cd0920 	strbeq	r0, [sp], r0, lsr #18
     8c4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
     8c8:	000002a6 	andeq	r0, r0, r6, lsr #5
     8cc:	041a0980 	ldreq	r0, [sl], #-2432	; 0xfffff680
     8d0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     8d4:	00000296 	muleq	r0, r6, r2
     8d8:	06ff0aa0 	ldrbteq	r0, [pc], r0, lsr #21
     8dc:	8a020000 	bhi	808e4 <__RW_SIZE__+0x80364>
     8e0:	000002ab 	andeq	r0, r0, fp, lsr #5
     8e4:	c20a0100 	andgt	r0, sl, #0, 2
     8e8:	02000005 	andeq	r0, r0, #5
     8ec:	0002968b 	andeq	r9, r2, fp, lsl #13
     8f0:	0a012000 	beq	488f8 <__RW_SIZE__+0x48378>
     8f4:	00000578 	andeq	r0, r0, r8, ror r5
     8f8:	02b08c02 	adcseq	r8, r0, #512	; 0x200
     8fc:	01800000 	orreq	r0, r0, r0
     900:	0005cc0a 	andeq	ip, r5, sl, lsl #24
     904:	968d0200 	strls	r0, [sp], r0, lsl #4
     908:	a0000002 	andge	r0, r0, r2
     90c:	06dc0a01 	ldrbeq	r0, [ip], r1, lsl #20
     910:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
     914:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     918:	d60a0200 	strle	r0, [sl], -r0, lsl #4
     91c:	02000005 	andeq	r0, r0, #5
     920:	0002ba8f 	andeq	fp, r2, pc, lsl #21
     924:	0b022000 	bleq	8892c <__RW_SIZE__+0x883ac>
     928:	02005049 	andeq	r5, r0, #73	; 0x49
     92c:	0002da90 	muleq	r2, r0, sl
     930:	0a030000 	beq	c0938 <__RW_SIZE__+0xc03b8>
     934:	000005e0 	andeq	r0, r0, r0, ror #11
     938:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
     93c:	03f00000 	mvnseq	r0, #0
     940:	0005aa0a 	andeq	sl, r5, sl, lsl #20
     944:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
     948:	00000002 	andeq	r0, r0, r2
     94c:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
     950:	8a000001 	bhi	95c <__RW_SIZE__+0x3dc>
     954:	0d000002 	stceq	0, cr0, [r0, #-8]
     958:	0000028a 	andeq	r0, r0, sl, lsl #5
     95c:	04050007 	streq	r0, [r5], #-7
     960:	00018c07 	andeq	r8, r1, r7, lsl #24
     964:	027a0e00 	rsbseq	r0, sl, #0, 28
     968:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     96c:	a6000001 	strge	r0, [r0], -r1
     970:	0d000002 	stceq	0, cr0, [r0, #-8]
     974:	0000028a 	andeq	r0, r0, sl, lsl #5
     978:	7a0e0017 	bvc	3809dc <__RW_SIZE__+0x38045c>
     97c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     980:	0000027a 	andeq	r0, r0, sl, ror r2
     984:	00027a0e 	andeq	r7, r2, lr, lsl #20
     988:	027a0e00 	rsbseq	r0, sl, #0, 28
     98c:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     990:	ca000001 	bgt	99c <__RW_SIZE__+0x41c>
     994:	0d000002 	stceq	0, cr0, [r0, #-8]
     998:	0000028a 	andeq	r0, r0, sl, lsl #5
     99c:	770c0037 	smladxvc	ip, r7, r0, r0
     9a0:	da000001 	ble	9ac <__RW_SIZE__+0x42c>
     9a4:	0d000002 	stceq	0, cr0, [r0, #-8]
     9a8:	0000028a 	andeq	r0, r0, sl, lsl #5
     9ac:	ca0e00ef 	bgt	380d70 <__RW_SIZE__+0x3807f0>
     9b0:	0c000002 	stceq	0, cr0, [r0], {2}
     9b4:	0000019e 	muleq	r0, lr, r1
     9b8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     9bc:	00028a0f 	andeq	r8, r2, pc, lsl #20
     9c0:	00028300 	andeq	r8, r2, r0, lsl #6
     9c4:	00019e0e 	andeq	r9, r1, lr, lsl #28
     9c8:	06340600 	ldrteq	r0, [r4], -r0, lsl #12
     9cc:	93020000 	movwls	r0, #8192	; 0x2000
     9d0:	000001cc 	andeq	r0, r0, ip, asr #3
     9d4:	00019e0c 	andeq	r9, r1, ip, lsl #28
     9d8:	00031000 	andeq	r1, r3, r0
     9dc:	028a0d00 	addeq	r0, sl, #0, 26
     9e0:	00030000 	andeq	r0, r3, r0
     9e4:	77031810 	smladvc	r3, r0, r8, r1
     9e8:	00036703 	andeq	r6, r3, r3, lsl #14
     9ec:	4d491100 	stfmie	f1, [r9, #-0]
     9f0:	79030052 	stmdbvc	r3, {r1, r4, r6}
     9f4:	0002f003 	andeq	pc, r2, r3
     9f8:	45110000 	ldrmi	r0, [r1, #-0]
     9fc:	0300524d 	movweq	r5, #589	; 0x24d
     a00:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
     a04:	12040000 	andne	r0, r4, #0
     a08:	00000624 	andeq	r0, r0, r4, lsr #12
     a0c:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
     a10:	08000002 	stmdaeq	r0, {r1}
     a14:	00068d12 	andeq	r8, r6, r2, lsl sp
     a18:	037c0300 	cmneq	ip, #0, 6
     a1c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a20:	067d120c 	ldrbteq	r1, [sp], -ip, lsl #4
     a24:	7d030000 	stcvc	0, cr0, [r3, #-0]
     a28:	0002f003 	andeq	pc, r2, r3
     a2c:	50111000 	andspl	r1, r1, r0
     a30:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
     a34:	0002f003 	andeq	pc, r2, r3
     a38:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
     a3c:	000005ea 	andeq	r0, r0, sl, ror #11
     a40:	10037f03 	andne	r7, r3, r3, lsl #30
     a44:	10000003 	andne	r0, r0, r3
     a48:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
     a4c:	000003d8 	ldrdeq	r0, [r0], -r8
     a50:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
     a54:	03eb0300 	mvneq	r0, #0, 6
     a58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a5c:	52431100 	subpl	r1, r3, #0, 2
     a60:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     a64:	0002f003 	andeq	pc, r2, r3
     a68:	49110400 	ldmdbmi	r1, {sl}
     a6c:	03005244 	movweq	r5, #580	; 0x244
     a70:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
     a74:	11080000 	mrsne	r0, (UNDEF: 8)
     a78:	0052444f 	subseq	r4, r2, pc, asr #8
     a7c:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
     a80:	0c000002 	stceq	0, cr0, [r0], {2}
     a84:	00033712 	andeq	r3, r3, r2, lsl r7
     a88:	03ef0300 	mvneq	r0, #0, 6
     a8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a90:	52421110 	subpl	r1, r2, #16, 2
     a94:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     a98:	0002f003 	andeq	pc, r2, r3
     a9c:	2d121400 	cfldrscs	mvf1, [r2, #-0]
     aa0:	03000007 	movweq	r0, #7
     aa4:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
     aa8:	00180000 	andseq	r0, r8, r0
     aac:	00065004 	andeq	r5, r6, r4
     ab0:	03f20300 	mvnseq	r0, #0, 6
     ab4:	00000373 	andeq	r0, r0, r3, ror r3
     ab8:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
     abc:	00042f03 	andeq	r2, r4, r3, lsl #30
     ac0:	071c1200 	ldreq	r1, [ip, -r0, lsl #4]
     ac4:	fa030000 	blx	c0acc <__RW_SIZE__+0xc054c>
     ac8:	0002f003 	andeq	pc, r2, r3
     acc:	98120000 	ldmdals	r2, {}	; <UNPREDICTABLE>
     ad0:	03000003 	movweq	r0, #3
     ad4:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
     ad8:	12040000 	andne	r0, r4, #0
     adc:	00000536 	andeq	r0, r0, r6, lsr r5
     ae0:	2f03fc03 	svccs	0x0003fc03
     ae4:	08000004 	stmdaeq	r0, {r2}
     ae8:	0005b812 	andeq	fp, r5, r2, lsl r8
     aec:	03fd0300 	mvnseq	r0, #0, 6
     af0:	0000019e 	muleq	r0, lr, r1
     af4:	06771218 			; <UNDEFINED> instruction: 0x06771218
     af8:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
     afc:	0002f003 	andeq	pc, r2, r3
     b00:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
     b04:	00000300 	andeq	r0, r0, r0, lsl #6
     b08:	0004e404 	andeq	lr, r4, r4, lsl #8
     b0c:	03ff0300 	mvnseq	r0, #0, 6
     b10:	000003e4 	andeq	r0, r0, r4, ror #7
     b14:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
     b18:	0004cb04 	andeq	ip, r4, r4, lsl #22
     b1c:	52431100 	subpl	r1, r3, #0, 2
     b20:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
     b24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b28:	00131200 	andseq	r1, r3, r0, lsl #4
     b2c:	37030000 	strcc	r0, [r3, -r0]
     b30:	0002f004 	andeq	pc, r2, r4
     b34:	43110400 	tstmi	r1, #0, 8
     b38:	03005249 	movweq	r5, #585	; 0x249
     b3c:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
     b40:	12080000 	andne	r0, r8, #0
     b44:	000000d6 	ldrdeq	r0, [r0], -r6
     b48:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
     b4c:	0c000002 	stceq	0, cr0, [r0], {2}
     b50:	00007e12 	andeq	r7, r0, r2, lsl lr
     b54:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
     b58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b5c:	00261210 	eoreq	r1, r6, r0, lsl r2
     b60:	3b030000 	blcc	c0b68 <__RW_SIZE__+0xc05e8>
     b64:	0002f004 	andeq	pc, r2, r4
     b68:	c6121400 	ldrgt	r1, [r2], -r0, lsl #8
     b6c:	03000000 	movweq	r0, #0
     b70:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
     b74:	12180000 	andsne	r0, r8, #0
     b78:	000000ce 	andeq	r0, r0, lr, asr #1
     b7c:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
     b80:	1c000002 	stcne	0, cr0, [r0], {2}
     b84:	00000e12 	andeq	r0, r0, r2, lsl lr
     b88:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
     b8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b90:	53431120 	movtpl	r1, #12576	; 0x3120
     b94:	3f030052 	svccc	0x00030052
     b98:	0002f004 	andeq	pc, r2, r4
     b9c:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
     ba0:	000001aa 	andeq	r0, r0, sl, lsr #3
     ba4:	40044a03 	andmi	r4, r4, r3, lsl #20
     ba8:	05000004 	streq	r0, [r0, #-4]
     bac:	00b80801 	adcseq	r0, r8, r1, lsl #16
     bb0:	64130000 	ldrvs	r0, [r3], #-0
     bb4:	01000004 	tsteq	r0, r4
     bb8:	0001be0b 	andeq	fp, r1, fp, lsl #28
     bbc:	04140100 	ldreq	r0, [r4], #-256	; 0xffffff00
     bc0:	02000005 	andeq	r0, r0, #5
     bc4:	04030613 	streq	r0, [r3], #-1555	; 0xfffff9ed
     bc8:	15000005 	strne	r0, [r0, #-5]
     bcc:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
     bd0:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
     bd4:	00000001 	andeq	r0, r0, r1
     bd8:	00044014 	andeq	r4, r4, r4, lsl r0
     bdc:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
     be0:	00051e03 	andeq	r1, r5, r3, lsl #28
     be4:	03b21500 			; <UNDEFINED> instruction: 0x03b21500
     be8:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
     bec:	00016405 	andeq	r6, r1, r5, lsl #8
     bf0:	c7140000 	ldrgt	r0, [r4, -r0]
     bf4:	02000004 	andeq	r0, r0, #4
     bf8:	380305eb 	stmdacc	r3, {r0, r1, r3, r5, r6, r7, r8, sl}
     bfc:	15000005 	strne	r0, [r0, #-5]
     c00:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
     c04:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
     c08:	00000001 	andeq	r0, r0, r1
     c0c:	00032916 	andeq	r2, r3, r6, lsl r9
     c10:	e8030100 	stmda	r3, {r8}
     c14:	26080032 			; <UNDEFINED> instruction: 0x26080032
     c18:	01000000 	mrseq	r0, (UNDEF: 0)
     c1c:	04ac179c 	strteq	r1, [ip], #1948	; 0x79c
     c20:	10010000 	andne	r0, r1, r0
     c24:	000001be 			; <UNDEFINED> instruction: 0x000001be
     c28:	00056c01 	andeq	r6, r5, r1, lsl #24
     c2c:	00691800 	rsbeq	r1, r9, r0, lsl #16
     c30:	01c51201 	biceq	r1, r5, r1, lsl #4
     c34:	6b180000 	blvs	600c3c <__RW_SIZE__+0x6006bc>
     c38:	c5120100 	ldrgt	r0, [r2, #-256]	; 0xffffff00
     c3c:	00000001 	andeq	r0, r0, r1
     c40:	00054919 	andeq	r4, r5, r9, lsl r9
     c44:	00331000 	eorseq	r1, r3, r0
     c48:	00002a08 	andeq	r2, r0, r8, lsl #20
     c4c:	aa9c0100 	bge	fe701054 <MSP_BASE+0xde6fc054>
     c50:	1a000005 	bne	c6c <__RW_SIZE__+0x6ec>
     c54:	00000559 	andeq	r0, r0, r9, asr r5
     c58:	0005621b 	andeq	r6, r5, fp, lsl r2
     c5c:	1c500100 	ldfnee	f0, [r0], {-0}
     c60:	000004de 	ldrdeq	r0, [r0], -lr
     c64:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     c68:	00000016 	andeq	r0, r0, r6, lsl r0
     c6c:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     c70:	26000004 	strcs	r0, [r0], -r4
     c74:	0a080033 	beq	200d48 <__RW_SIZE__+0x2007c8>
     c78:	01000000 	mrseq	r0, (UNDEF: 0)
     c7c:	b71d001a 			; <UNDEFINED> instruction: 0xb71d001a
     c80:	01000003 	tsteq	r0, r3
     c84:	00333c26 	eorseq	r3, r3, r6, lsr #24
     c88:	00002e08 	andeq	r2, r0, r8, lsl #28
     c8c:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     c90:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     c94:	00000549 	andeq	r0, r0, r9, asr #10
     c98:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     c9c:	00000028 	andeq	r0, r0, r8, lsr #32
     ca0:	3c1f2801 	ldccc	8, cr2, [pc], {1}
     ca4:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     ca8:	1a000000 	bne	cb0 <__RW_SIZE__+0x730>
     cac:	00000559 	andeq	r0, r0, r9, asr r5
     cb0:	0005621b 	andeq	r6, r5, fp, lsl r2
     cb4:	1c510100 	ldfnee	f0, [r1], {-0}
     cb8:	000004de 	ldrdeq	r0, [r0], -lr
     cbc:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     cc0:	00000016 	andeq	r0, r0, r6, lsl r0
     cc4:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     cc8:	52000004 	andpl	r0, r0, #4
     ccc:	0a080033 	beq	200da0 <__RW_SIZE__+0x200820>
     cd0:	01000000 	mrseq	r0, (UNDEF: 0)
     cd4:	0000001a 	andeq	r0, r0, sl, lsl r0
     cd8:	00044f20 	andeq	r4, r4, r0, lsr #30
     cdc:	be2b0100 	suflte	f0, f3, f0
     ce0:	6c000001 	stcvs	0, cr0, [r0], {1}
     ce4:	2e080033 	mcrcs	0, 0, r0, cr8, cr3, {1}
     ce8:	01000000 	mrseq	r0, (UNDEF: 0)
     cec:	00066b9c 	muleq	r6, ip, fp
     cf0:	006b1800 	rsbeq	r1, fp, r0, lsl #16
     cf4:	01be2d01 			; <UNDEFINED> instruction: 0x01be2d01
     cf8:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
     cfc:	6c000005 	stcvs	0, cr0, [r0], {5}
     d00:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     d04:	01000000 	mrseq	r0, (UNDEF: 0)
     d08:	336c1f2f 	cmncc	ip, #47, 30	; 0xbc
     d0c:	00280800 	eoreq	r0, r8, r0, lsl #16
     d10:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
     d14:	1b000005 	blne	d30 <__RW_SIZE__+0x7b0>
     d18:	00000562 	andeq	r0, r0, r2, ror #10
     d1c:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
     d20:	6c000004 	stcvs	0, cr0, [r0], {4}
     d24:	16080033 			; <UNDEFINED> instruction: 0x16080033
     d28:	01000000 	mrseq	r0, (UNDEF: 0)
     d2c:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
     d30:	33820000 	orrcc	r0, r2, #0
     d34:	000a0800 	andeq	r0, sl, r0, lsl #16
     d38:	1a010000 	bne	40d40 <__RW_SIZE__+0x407c0>
     d3c:	1d000000 	stcne	0, cr0, [r0, #-0]
     d40:	000003f8 	strdeq	r0, [r0], -r8
     d44:	339c3301 	orrscc	r3, ip, #67108864	; 0x4000000
     d48:	00a40800 	adceq	r0, r4, r0, lsl #16
     d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
     d50:	000006dc 	ldrdeq	r0, [r0], -ip
     d54:	006e6521 	rsbeq	r6, lr, r1, lsr #10
     d58:	01be3301 			; <UNDEFINED> instruction: 0x01be3301
     d5c:	033a0000 	teqeq	sl, #0
     d60:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
     d64:	a0000005 	andge	r0, r0, r5
     d68:	10080033 	andne	r0, r8, r3, lsr r0
     d6c:	01000000 	mrseq	r0, (UNDEF: 0)
     d70:	0006ab4f 	andeq	sl, r6, pc, asr #22
     d74:	052b2300 	streq	r2, [fp, #-768]!	; 0xfffffd00
     d78:	035b0000 	cmpeq	fp, #0
     d7c:	22000000 	andcs	r0, r0, #0
     d80:	000004ea 	andeq	r0, r0, sl, ror #9
     d84:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
     d88:	00000028 	andeq	r0, r0, r8, lsr #32
     d8c:	06c54901 	strbeq	r4, [r5], r1, lsl #18
     d90:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
     d94:	17000004 	strne	r0, [r0, -r4]
     d98:	05041e00 	streq	r1, [r4, #-3584]	; 0xfffff200
     d9c:	34380000 	ldrtcc	r0, [r8], #-0
     da0:	00020800 	andeq	r0, r2, r0, lsl #16
     da4:	4a010000 	bmi	40dac <__RW_SIZE__+0x4082c>
     da8:	00051124 	andeq	r1, r5, r4, lsr #2
     dac:	00001700 	andeq	r1, r0, r0, lsl #14
     db0:	00009a25 	andeq	r9, r0, r5, lsr #20
     db4:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
     db8:	000006e8 	andeq	r0, r0, r8, ror #13
     dbc:	0001be0e 	andeq	fp, r1, lr, lsl #28
     dc0:	01f70000 	mvnseq	r0, r0
     dc4:	00040000 	andeq	r0, r4, r0
     dc8:	0000036a 	andeq	r0, r0, sl, ror #6
     dcc:	00f60104 	rscseq	r0, r6, r4, lsl #2
     dd0:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     dd4:	32000007 	andcc	r0, r0, #7
     dd8:	40000000 	andmi	r0, r0, r0
     ddc:	72080034 	andvc	r0, r8, #52	; 0x34
     de0:	9f000000 	svcls	0x00000000
     de4:	02000002 	andeq	r0, r0, #2
     de8:	00b10601 	adcseq	r0, r1, r1, lsl #12
     dec:	01020000 	mrseq	r0, (UNDEF: 2)
     df0:	0000af08 	andeq	sl, r0, r8, lsl #30
     df4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     df8:	000001a0 	andeq	r0, r0, r0, lsr #3
     dfc:	87070202 	strhi	r0, [r7, -r2, lsl #4]
     e00:	02000000 	andeq	r0, r0, #0
     e04:	00050504 	andeq	r0, r5, r4, lsl #10
     e08:	b6030000 	strlt	r0, [r3], -r0
     e0c:	03000001 	movweq	r0, #1
     e10:	00005350 	andeq	r5, r0, r0, asr r3
     e14:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e18:	000000e4 	andeq	r0, r0, r4, ror #1
     e1c:	00050802 	andeq	r0, r5, r2, lsl #16
     e20:	02000000 	andeq	r0, r0, #0
     e24:	00df0708 	sbcseq	r0, pc, r8, lsl #14
     e28:	04040000 	streq	r0, [r4], #-0
     e2c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     e30:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e34:	000000e9 	andeq	r0, r0, r9, ror #1
     e38:	8c070402 	cfstrshi	mvf0, [r7], {2}
     e3c:	05000001 	streq	r0, [r0, #-1]
     e40:	00000048 	andeq	r0, r0, r8, asr #32
     e44:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
     e48:	0000e703 	andeq	lr, r0, r3, lsl #14
     e4c:	52430700 	subpl	r0, r3, #0, 14
     e50:	eb02004c 	bl	80f88 <__RW_SIZE__+0x80a08>
     e54:	00007d03 	andeq	r7, r0, r3, lsl #26
     e58:	43070000 	movwmi	r0, #28672	; 0x7000
     e5c:	02004852 	andeq	r4, r0, #5373952	; 0x520000
     e60:	007d03ec 	rsbseq	r0, sp, ip, ror #7
     e64:	07040000 	streq	r0, [r4, -r0]
     e68:	00524449 	subseq	r4, r2, r9, asr #8
     e6c:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
     e70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     e74:	52444f07 	subpl	r4, r4, #7, 30
     e78:	03ee0200 	mvneq	r0, #0, 4
     e7c:	0000007d 	andeq	r0, r0, sp, ror r0
     e80:	0337080c 	teqeq	r7, #12, 16	; 0xc0000
     e84:	ef020000 	svc	0x00020000
     e88:	00007d03 	andeq	r7, r0, r3, lsl #26
     e8c:	42071000 	andmi	r1, r7, #0
     e90:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
     e94:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
     e98:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     e9c:	0000072d 	andeq	r0, r0, sp, lsr #14
     ea0:	7d03f102 	stfvcd	f7, [r3, #-8]
     ea4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     ea8:	06500900 	ldrbeq	r0, [r0], -r0, lsl #18
     eac:	f2020000 	vhadd.s8	d0, d2, d0
     eb0:	00008203 	andeq	r8, r0, r3, lsl #4
     eb4:	02280600 	eoreq	r0, r8, #0, 12
     eb8:	017e0434 	cmneq	lr, r4, lsr r4
     ebc:	43070000 	movwmi	r0, #28672	; 0x7000
     ec0:	36020052 			; <UNDEFINED> instruction: 0x36020052
     ec4:	00007d04 	andeq	r7, r0, r4, lsl #26
     ec8:	13080000 	movwne	r0, #32768	; 0x8000
     ecc:	02000000 	andeq	r0, r0, #0
     ed0:	007d0437 	rsbseq	r0, sp, r7, lsr r4
     ed4:	07040000 	streq	r0, [r4, -r0]
     ed8:	00524943 	subseq	r4, r2, r3, asr #18
     edc:	7d043802 	stcvc	8, cr3, [r4, #-8]
     ee0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     ee4:	0000d608 	andeq	sp, r0, r8, lsl #12
     ee8:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
     eec:	0000007d 	andeq	r0, r0, sp, ror r0
     ef0:	007e080c 	rsbseq	r0, lr, ip, lsl #16
     ef4:	3a020000 	bcc	80efc <__RW_SIZE__+0x8097c>
     ef8:	00007d04 	andeq	r7, r0, r4, lsl #26
     efc:	26081000 	strcs	r1, [r8], -r0
     f00:	02000000 	andeq	r0, r0, #0
     f04:	007d043b 	rsbseq	r0, sp, fp, lsr r4
     f08:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     f0c:	000000c6 	andeq	r0, r0, r6, asr #1
     f10:	7d043c02 	stcvc	12, cr3, [r4, #-8]
     f14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     f18:	0000ce08 	andeq	ip, r0, r8, lsl #28
     f1c:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
     f20:	0000007d 	andeq	r0, r0, sp, ror r0
     f24:	000e081c 	andeq	r0, lr, ip, lsl r8
     f28:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     f2c:	00007d04 	andeq	r7, r0, r4, lsl #26
     f30:	43072000 	movwmi	r2, #28672	; 0x7000
     f34:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
     f38:	007d043f 	rsbseq	r0, sp, pc, lsr r4
     f3c:	00240000 	eoreq	r0, r4, r0
     f40:	0001aa09 	andeq	sl, r1, r9, lsl #20
     f44:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
     f48:	000000f3 	strdeq	r0, [r0], -r3
     f4c:	b8080102 	stmdalt	r8, {r1, r8}
     f50:	0a000000 	beq	f58 <__RW_SIZE__+0x9d8>
     f54:	00000769 	andeq	r0, r0, r9, ror #14
     f58:	34400301 	strbcc	r0, [r0], #-769	; 0xfffffcff
     f5c:	002e0800 	eoreq	r0, lr, r0, lsl #16
     f60:	9c010000 	stcls	0, cr0, [r1], {-0}
     f64:	00074c0b 	andeq	r4, r7, fp, lsl #24
     f68:	700a0100 	andvc	r0, sl, r0, lsl #2
     f6c:	1c080034 	stcne	0, cr0, [r8], {52}	; 0x34
     f70:	01000000 	mrseq	r0, (UNDEF: 0)
     f74:	0001c79c 	muleq	r1, ip, r7
     f78:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
     f7c:	0a01006d 	beq	41138 <__RW_SIZE__+0x40bb8>
     f80:	0000006f 	andeq	r0, r0, pc, rrx
     f84:	0000036f 	andeq	r0, r0, pc, ror #6
     f88:	075e0a00 	ldrbeq	r0, [lr, -r0, lsl #20]
     f8c:	0f010000 	svceq	0x00010000
     f90:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     f94:	00000012 	andeq	r0, r0, r2, lsl r0
     f98:	400a9c01 	andmi	r9, sl, r1, lsl #24
     f9c:	01000007 	tsteq	r0, r7
     fa0:	0034a014 	eorseq	sl, r4, r4, lsl r0
     fa4:	00001208 	andeq	r1, r0, r8, lsl #4
     fa8:	0d9c0100 	ldfeqs	f0, [ip]
     fac:	0000009a 	muleq	r0, sl, r0
     fb0:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
     fb4:	05000001 	streq	r0, [r0, #-1]
     fb8:	00000068 	andeq	r0, r0, r8, rrx
     fbc:	00052d00 	andeq	r2, r5, r0, lsl #26
     fc0:	32000400 	andcc	r0, r0, #0, 8
     fc4:	04000004 	streq	r0, [r0], #-4
     fc8:	0000f601 	andeq	pc, r0, r1, lsl #12
     fcc:	08310100 	ldmdaeq	r1!, {r8}
     fd0:	00320000 	eorseq	r0, r2, r0
     fd4:	34b80000 	ldrtcc	r0, [r8], #0
     fd8:	02d80800 	sbcseq	r0, r8, #0, 16
     fdc:	033e0000 	teqeq	lr, #0
     fe0:	01020000 	mrseq	r0, (UNDEF: 2)
     fe4:	0000b106 	andeq	fp, r0, r6, lsl #2
     fe8:	027a0300 	rsbseq	r0, sl, #0, 6
     fec:	2a020000 	bcs	80ff4 <__RW_SIZE__+0x80a74>
     ff0:	00000037 	andeq	r0, r0, r7, lsr r0
     ff4:	af080102 	svcge	0x00080102
     ff8:	02000000 	andeq	r0, r0, #0
     ffc:	01a00502 	lsleq	r0, r2, #10
    1000:	02020000 	andeq	r0, r2, #0
    1004:	00008707 	andeq	r8, r0, r7, lsl #14
    1008:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    100c:	00000005 	andeq	r0, r0, r5
    1010:	0001b603 	andeq	fp, r1, r3, lsl #12
    1014:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1018:	02000000 	andeq	r0, r0, #0
    101c:	00e40704 	rsceq	r0, r4, r4, lsl #14
    1020:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1024:	00000005 	andeq	r0, r0, r5
    1028:	07080200 	streq	r0, [r8, -r0, lsl #4]
    102c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1030:	69050404 	stmdbvs	r5, {r2, sl}
    1034:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1038:	00e90704 	rsceq	r0, r9, r4, lsl #14
    103c:	04020000 	streq	r0, [r2], #-0
    1040:	00018c07 	andeq	r8, r1, r7, lsl #24
    1044:	00530500 	subseq	r0, r3, r0, lsl #10
    1048:	74060000 	strvc	r0, [r6], #-0
    104c:	017a9b03 	cmneq	sl, r3, lsl #22
    1050:	2b070000 	blcs	1c1058 <__RW_SIZE__+0x1c0ad8>
    1054:	03000008 	movweq	r0, #8
    1058:	00017a9d 	muleq	r1, sp, sl
    105c:	04070000 	streq	r0, [r7], #-0
    1060:	03000008 	movweq	r0, #8
    1064:	0000889e 	muleq	r0, lr, r8
    1068:	e1070400 	tst	r7, r0, lsl #8
    106c:	03000007 	movweq	r0, #7
    1070:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1074:	09070800 	stmdbeq	r7, {fp}
    1078:	03000008 	movweq	r0, #8
    107c:	000088a0 	andeq	r8, r0, r0, lsr #17
    1080:	53080c00 	movwpl	r0, #35840	; 0x8c00
    1084:	03005243 	movweq	r5, #579	; 0x243
    1088:	000088a1 	andeq	r8, r0, r1, lsr #17
    108c:	43081000 	movwmi	r1, #32768	; 0x8000
    1090:	03005243 	movweq	r5, #579	; 0x243
    1094:	000088a2 	andeq	r8, r0, r2, lsr #17
    1098:	53081400 	movwpl	r1, #33792	; 0x8400
    109c:	03005048 	movweq	r5, #72	; 0x48
    10a0:	00018fa3 	andeq	r8, r1, r3, lsr #31
    10a4:	86071800 	strhi	r1, [r7], -r0, lsl #16
    10a8:	03000007 	movweq	r0, #7
    10ac:	000088a4 	andeq	r8, r0, r4, lsr #17
    10b0:	d7072400 	strle	r2, [r7, -r0, lsl #8]
    10b4:	03000007 	movweq	r0, #7
    10b8:	000088a5 	andeq	r8, r0, r5, lsr #17
    10bc:	e6072800 	str	r2, [r7], -r0, lsl #16
    10c0:	03000007 	movweq	r0, #7
    10c4:	000088a6 	andeq	r8, r0, r6, lsr #17
    10c8:	ff072c00 			; <UNDEFINED> instruction: 0xff072c00
    10cc:	03000007 	movweq	r0, #7
    10d0:	000088a7 	andeq	r8, r0, r7, lsr #17
    10d4:	45073000 	strmi	r3, [r7, #-0]
    10d8:	03000008 	movweq	r0, #8
    10dc:	000088a8 	andeq	r8, r0, r8, lsr #17
    10e0:	14073400 	strne	r3, [r7], #-1024	; 0xfffffc00
    10e4:	03000008 	movweq	r0, #8
    10e8:	000088a9 	andeq	r8, r0, r9, lsr #17
    10ec:	6d073800 	stcvs	8, cr3, [r7, #-0]
    10f0:	03000008 	movweq	r0, #8
    10f4:	000088aa 	andeq	r8, r0, sl, lsr #17
    10f8:	50083c00 	andpl	r3, r8, r0, lsl #24
    10fc:	03005246 	movweq	r5, #582	; 0x246
    1100:	0001a4ab 	andeq	sl, r1, fp, lsr #9
    1104:	44084000 	strmi	r4, [r8], #-0
    1108:	03005246 	movweq	r5, #582	; 0x246
    110c:	00017aac 	andeq	r7, r1, ip, lsr #21
    1110:	41084800 	tstmi	r8, r0, lsl #16
    1114:	03005244 	movweq	r5, #580	; 0x244
    1118:	00017aad 	andeq	r7, r1, sp, lsr #21
    111c:	81074c00 	tsthi	r7, r0, lsl #24
    1120:	03000007 	movweq	r0, #7
    1124:	0001beae 	andeq	fp, r1, lr, lsr #29
    1128:	0f075000 	svceq	0x00075000
    112c:	03000008 	movweq	r0, #8
    1130:	0001d8af 	andeq	sp, r1, pc, lsr #17
    1134:	09006000 	stmdbeq	r0, {sp, lr}
    1138:	00000088 	andeq	r0, r0, r8, lsl #1
    113c:	00002c0a 	andeq	r2, r0, sl, lsl #24
    1140:	00018f00 	andeq	r8, r1, r0, lsl #30
    1144:	00810b00 	addeq	r0, r1, r0, lsl #22
    1148:	000b0000 	andeq	r0, fp, r0
    114c:	00017f05 	andeq	r7, r1, r5, lsl #30
    1150:	00530a00 	subseq	r0, r3, r0, lsl #20
    1154:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    1158:	810b0000 	mrshi	r0, (UNDEF: 11)
    115c:	01000000 	mrseq	r0, (UNDEF: 0)
    1160:	01a90900 			; <UNDEFINED> instruction: 0x01a90900
    1164:	94050000 	strls	r0, [r5], #-0
    1168:	0a000001 	beq	1174 <__RW_SIZE__+0xbf4>
    116c:	00000053 	andeq	r0, r0, r3, asr r0
    1170:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1174:	0000810b 	andeq	r8, r0, fp, lsl #2
    1178:	09000300 	stmdbeq	r0, {r8, r9}
    117c:	000001c3 	andeq	r0, r0, r3, asr #3
    1180:	0001ae05 	andeq	sl, r1, r5, lsl #28
    1184:	00530a00 	subseq	r0, r3, r0, lsl #20
    1188:	01d80000 	bicseq	r0, r8, r0
    118c:	810b0000 	mrshi	r0, (UNDEF: 11)
    1190:	04000000 	streq	r0, [r0], #-0
    1194:	01dd0900 	bicseq	r0, sp, r0, lsl #18
    1198:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
    119c:	03000001 	movweq	r0, #1
    11a0:	000007eb 	andeq	r0, r0, fp, ror #15
    11a4:	008db003 	addeq	fp, sp, r3
    11a8:	040c0000 	streq	r0, [ip], #-0
    11ac:	000001f3 	strdeq	r0, [r0], -r3
    11b0:	b8080102 	stmdalt	r8, {r1, r8}
    11b4:	0d000000 	stceq	0, cr0, [r0, #-0]
    11b8:	00000854 	andeq	r0, r0, r4, asr r8
    11bc:	22011501 	andcs	r1, r1, #4194304	; 0x400000
    11c0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    11c4:	15010078 	strne	r0, [r1, #-120]	; 0xffffff88
    11c8:	000001f3 	strdeq	r0, [r0], -r3
    11cc:	0100690f 	tsteq	r0, pc, lsl #18
    11d0:	00022217 	andeq	r2, r2, r7, lsl r2
    11d4:	00630f00 	rsbeq	r0, r3, r0, lsl #30
    11d8:	00731901 	rsbseq	r1, r3, r1, lsl #18
    11dc:	05000000 	streq	r0, [r0, #-0]
    11e0:	00000073 	andeq	r0, r0, r3, ror r0
    11e4:	0001fa10 	andeq	pc, r1, r0, lsl sl	; <UNPREDICTABLE>
    11e8:	0034b800 	eorseq	fp, r4, r0, lsl #16
    11ec:	0000b808 	andeq	fp, r0, r8, lsl #16
    11f0:	7c9c0100 	ldfvcs	f0, [ip], {0}
    11f4:	11000002 	tstne	r0, r2
    11f8:	00000206 	andeq	r0, r0, r6, lsl #4
    11fc:	0000039e 	muleq	r0, lr, r3
    1200:	00020f12 	andeq	r0, r2, r2, lsl pc
    1204:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1208:	00021813 	andeq	r1, r2, r3, lsl r8
    120c:	00040a00 	andeq	r0, r4, r0, lsl #20
    1210:	35161400 	ldrcc	r1, [r6, #-1024]	; 0xfffffc00
    1214:	049b0800 	ldreq	r0, [fp], #2048	; 0x800
    1218:	02680000 	rsbeq	r0, r8, #0
    121c:	01150000 	tsteq	r5, r0
    1220:	00750250 	rsbseq	r0, r5, r0, asr r2
    1224:	35261600 	strcc	r1, [r6, #-1536]!	; 0xfffffa00
    1228:	04b80800 	ldrteq	r0, [r8], #2048	; 0x800
    122c:	01150000 	tsteq	r5, r0
    1230:	b0030550 	andlt	r0, r3, r0, asr r5
    1234:	000800ac 	andeq	r0, r8, ip, lsr #1
    1238:	081f0d00 	ldmdaeq	pc, {r8, sl, fp}	; <UNPREDICTABLE>
    123c:	32010000 	andcc	r0, r1, #0
    1240:	00029d01 	andeq	r9, r2, r1, lsl #26
    1244:	656b0e00 	strbvs	r0, [fp, #-3584]!	; 0xfffff200
    1248:	32010079 	andcc	r0, r1, #121	; 0x79
    124c:	00000073 	andeq	r0, r0, r3, ror r0
    1250:	0100690f 	tsteq	r0, pc, lsl #18
    1254:	00022234 	andeq	r2, r2, r4, lsr r2
    1258:	7c100000 	ldcvc	0, cr0, [r0], {-0}
    125c:	70000002 	andvc	r0, r0, r2
    1260:	98080035 	stmdals	r8, {r0, r2, r4, r5}
    1264:	01000000 	mrseq	r0, (UNDEF: 0)
    1268:	0002e99c 	muleq	r2, ip, r9
    126c:	02881100 	addeq	r1, r8, #0, 2
    1270:	04280000 	strteq	r0, [r8], #-0
    1274:	93120000 	tstls	r2, #0
    1278:	02000002 	andeq	r0, r0, #2
    127c:	ca146c91 	bgt	51c4c8 <__RW_SIZE__+0x51bf48>
    1280:	9b080035 	blls	20135c <__RW_SIZE__+0x200ddc>
    1284:	d5000004 	strle	r0, [r0, #-4]
    1288:	15000002 	strne	r0, [r0, #-2]
    128c:	75025001 	strvc	r5, [r2, #-1]
    1290:	da160000 	ble	581298 <__RW_SIZE__+0x580d18>
    1294:	b8080035 	stmdalt	r8, {r0, r2, r4, r5}
    1298:	15000004 	strne	r0, [r0, #-4]
    129c:	03055001 	movweq	r5, #20481	; 0x5001
    12a0:	0800acb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, pc}
    12a4:	4b170000 	blmi	5c12ac <__RW_SIZE__+0x5c0d2c>
    12a8:	01000008 	tsteq	r0, r8
    12ac:	dc180103 	ldfles	f0, [r8], {3}
    12b0:	01000007 	tsteq	r0, r7
    12b4:	00360841 	eorseq	r0, r6, r1, asr #16
    12b8:	00018808 	andeq	r8, r1, r8, lsl #16
    12bc:	629c0100 	addsvs	r0, ip, #0, 2
    12c0:	19000004 	stmdbne	r0, {r2}
    12c4:	48010078 	stmdami	r1, {r3, r4, r5, r6}
    12c8:	000001f3 	strdeq	r0, [r0], -r3
    12cc:	00000454 	andeq	r0, r0, r4, asr r4
    12d0:	0002e91a 	andeq	lr, r2, sl, lsl r9
    12d4:	00360c00 	eorseq	r0, r6, r0, lsl #24
    12d8:	00002e08 	andeq	r2, r0, r8, lsl #28
    12dc:	61430100 	mrsvs	r0, (UNDEF: 83)
    12e0:	1b000003 	blne	12f4 <__RW_SIZE__+0xd74>
    12e4:	08003610 	stmdaeq	r0, {r4, r9, sl, ip, sp}
    12e8:	000004ca 	andeq	r0, r0, sl, asr #9
    12ec:	0036141b 	eorseq	r1, r6, fp, lsl r4
    12f0:	0004d108 	andeq	sp, r4, r8, lsl #2
    12f4:	361c1400 	ldrcc	r1, [ip], -r0, lsl #8
    12f8:	04d80800 	ldrbeq	r0, [r8], #2048	; 0x800
    12fc:	034e0000 	movteq	r0, #57344	; 0xe000
    1300:	01150000 	tsteq	r5, r0
    1304:	e1080450 	tst	r8, r0, asr r4
    1308:	1b002439 	blne	a3f4 <__RW_SIZE__+0x9e74>
    130c:	08003620 	stmdaeq	r0, {r5, r9, sl, ip, sp}
    1310:	000004e9 	andeq	r0, r0, r9, ror #9
    1314:	0036241b 	eorseq	r2, r6, fp, lsl r4
    1318:	0004f008 	andeq	pc, r4, r8
    131c:	fa1c0000 	blx	701324 <__RW_SIZE__+0x700da4>
    1320:	88000001 	stmdahi	r0, {r0}
    1324:	48080036 	stmdami	r8, {r1, r2, r4, r5}
    1328:	01000000 	mrseq	r0, (UNDEF: 0)
    132c:	0003bc51 	andeq	fp, r3, r1, asr ip
    1330:	02061100 	andeq	r1, r6, #0, 2
    1334:	04670000 	strbteq	r0, [r7], #-0
    1338:	481d0000 	ldmdami	sp, {}	; <UNPREDICTABLE>
    133c:	12000000 	andne	r0, r0, #0
    1340:	0000020f 	andeq	r0, r0, pc, lsl #4
    1344:	13609102 	cmnne	r0, #-2147483648	; 0x80000000
    1348:	00000218 	andeq	r0, r0, r8, lsl r2
    134c:	00000485 	andeq	r0, r0, r5, lsl #9
    1350:	0036f014 	eorseq	pc, r6, r4, lsl r0	; <UNPREDICTABLE>
    1354:	00049b08 	andeq	r9, r4, r8, lsl #22
    1358:	0003a700 	andeq	sl, r3, r0, lsl #14
    135c:	50011500 	andpl	r1, r1, r0, lsl #10
    1360:	00007402 	andeq	r7, r0, r2, lsl #8
    1364:	00370016 	eorseq	r0, r7, r6, lsl r0
    1368:	0004b808 	andeq	fp, r4, r8, lsl #16
    136c:	50011500 	andpl	r1, r1, r0, lsl #10
    1370:	acb00305 	ldcge	3, cr0, [r0], #20
    1374:	00000800 	andeq	r0, r0, r0, lsl #16
    1378:	027c1c00 	rsbseq	r1, ip, #0, 24
    137c:	37100000 	ldrcc	r0, [r0, -r0]
    1380:	00600800 	rsbeq	r0, r0, r0, lsl #16
    1384:	56010000 	strpl	r0, [r1], -r0
    1388:	0000040e 	andeq	r0, r0, lr, lsl #8
    138c:	00028811 	andeq	r8, r2, r1, lsl r8
    1390:	0004b000 	andeq	fp, r4, r0
    1394:	00601d00 	rsbeq	r1, r0, r0, lsl #26
    1398:	93120000 	tstls	r2, #0
    139c:	02000002 	andeq	r0, r0, #2
    13a0:	5c146491 	cfldrspl	mvf6, [r4], {145}	; 0x91
    13a4:	9b080037 	blls	201488 <__RW_SIZE__+0x200f08>
    13a8:	f9000004 			; <UNDEFINED> instruction: 0xf9000004
    13ac:	15000003 	strne	r0, [r0, #-3]
    13b0:	74025001 	strvc	r5, [r2], #-1
    13b4:	6c160000 	ldcvs	0, cr0, [r6], {-0}
    13b8:	b8080037 	stmdalt	r8, {r0, r1, r2, r4, r5}
    13bc:	15000004 	strne	r0, [r0, #-4]
    13c0:	03055001 	movweq	r5, #20481	; 0x5001
    13c4:	0800acb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, sp, pc}
    13c8:	1b000000 	blne	13d0 <__RW_SIZE__+0xe50>
    13cc:	0800363e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip, sp}
    13d0:	000004f7 	strdeq	r0, [r0], -r7
    13d4:	00364a14 	eorseq	r4, r6, r4, lsl sl
    13d8:	0004fe08 	andeq	pc, r4, r8, lsl #28
    13dc:	00042c00 	andeq	r2, r4, r0, lsl #24
    13e0:	50011500 	andpl	r1, r1, r0, lsl #10
    13e4:	13880a03 	orrne	r0, r8, #12288	; 0x3000
    13e8:	36581400 	ldrbcc	r1, [r8], -r0, lsl #8
    13ec:	05140800 	ldreq	r0, [r4, #-2048]	; 0xfffff800
    13f0:	043f0000 	ldrteq	r0, [pc], #-0	; 13f8 <__RW_SIZE__+0xe78>
    13f4:	01150000 	tsteq	r5, r0
    13f8:	00310150 	eorseq	r0, r1, r0, asr r1
    13fc:	0036741b 	eorseq	r7, r6, fp, lsl r4
    1400:	00052508 	andeq	r2, r5, r8, lsl #10
    1404:	36881600 	strcc	r1, [r8], r0, lsl #12
    1408:	04b80800 	ldrteq	r0, [r8], #2048	; 0x800
    140c:	01150000 	tsteq	r5, r0
    1410:	00740251 	rsbseq	r0, r4, r1, asr r2
    1414:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
    1418:	00acb803 	adceq	fp, ip, r3, lsl #16
    141c:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    1420:	0000009a 	muleq	r0, sl, r0
    1424:	2206ce03 	andcs	ip, r6, #3, 28	; 0x30
    1428:	1f000002 	svcne	0x00000002
    142c:	00000819 	andeq	r0, r0, r9, lsl r8
    1430:	00730f01 	rsbseq	r0, r3, r1, lsl #30
    1434:	03050000 	movweq	r0, #20480	; 0x5000
    1438:	20000580 	andcs	r0, r0, r0, lsl #11
    143c:	72696420 	rsbvc	r6, r9, #32, 8	; 0x20000000
    1440:	73100100 	tstvc	r0, #0, 2
    1444:	05000000 	streq	r0, [r0, #-0]
    1448:	00058403 	andeq	r8, r5, r3, lsl #8
    144c:	08722120 	ldmdaeq	r2!, {r5, r8, sp}^
    1450:	11010000 	mrsne	r0, (UNDEF: 1)
    1454:	00000222 	andeq	r0, r0, r2, lsr #4
    1458:	00077222 	andeq	r7, r7, r2, lsr #4
    145c:	b13f0400 	teqlt	pc, r0, lsl #8
    1460:	23000004 	movwcs	r0, #4
    1464:	00000073 	andeq	r0, r0, r3, ror r0
    1468:	0004b123 	andeq	fp, r4, r3, lsr #2
    146c:	04020000 	streq	r0, [r2], #-0
    1470:	0007b204 	andeq	fp, r7, r4, lsl #4
    1474:	08602200 	stmdaeq	r0!, {r9, sp}^
    1478:	10040000 	andne	r0, r4, r0
    147c:	000004ca 	andeq	r0, r0, sl, asr #9
    1480:	0001ed23 	andeq	lr, r1, r3, lsr #26
    1484:	25002400 	strcs	r2, [r0, #-1024]	; 0xfffffc00
    1488:	00000195 	muleq	r0, r5, r1
    148c:	69251d04 	stmdbvs	r5!, {r2, r8, sl, fp, ip}
    1490:	04000007 	streq	r0, [r0], #-7
    1494:	07f42216 			; <UNDEFINED> instruction: 0x07f42216
    1498:	0d040000 	stceq	0, cr0, [r4, #-0]
    149c:	000004e9 	andeq	r0, r0, r9, ror #9
    14a0:	00007323 	andeq	r7, r0, r3, lsr #6
    14a4:	29250000 	stmdbcs	r5!, {}	; <UNPREDICTABLE>
    14a8:	04000003 	streq	r0, [r0], #-3
    14ac:	08382521 	ldmdaeq	r8!, {r0, r5, r8, sl, sp}
    14b0:	46040000 	strmi	r0, [r4], -r0
    14b4:	00078c25 	andeq	r8, r7, r5, lsr #24
    14b8:	223d0400 	eorscs	r0, sp, #0, 8
    14bc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    14c0:	05143e04 	ldreq	r3, [r4, #-3588]	; 0xfffff1fc
    14c4:	45230000 	strmi	r0, [r3, #-0]!
    14c8:	23000000 	movwcs	r0, #0
    14cc:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    14d0:	03f82200 	mvnseq	r2, #0, 4
    14d4:	25040000 	strcs	r0, [r4, #-0]
    14d8:	00000525 	andeq	r0, r0, r5, lsr #10
    14dc:	00007323 	andeq	r7, r0, r3, lsr #6
    14e0:	a0260000 	eorge	r0, r6, r0
    14e4:	04000007 	streq	r0, [r0], #-7
    14e8:	0001f312 	andeq	pc, r1, r2, lsl r3	; <UNPREDICTABLE>
    14ec:	04d10000 	ldrbeq	r0, [r1], #0
    14f0:	00040000 	andeq	r0, r4, r0
    14f4:	0000062e 	andeq	r0, r0, lr, lsr #12
    14f8:	00f60104 	rscseq	r0, r6, r4, lsl #2
    14fc:	7d010000 	stcvc	0, cr0, [r1, #-0]
    1500:	32000009 	andcc	r0, r0, #9
    1504:	90000000 	andls	r0, r0, r0
    1508:	36080037 			; <UNDEFINED> instruction: 0x36080037
    150c:	5f000002 	svcpl	0x00000002
    1510:	02000004 	andeq	r0, r0, #4
    1514:	00b10601 	adcseq	r0, r1, r1, lsl #12
    1518:	01020000 	mrseq	r0, (UNDEF: 2)
    151c:	0000af08 	andeq	sl, r0, r8, lsl #30
    1520:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1524:	000001a0 	andeq	r0, r0, r0, lsr #3
    1528:	0002d703 	andeq	sp, r2, r3, lsl #14
    152c:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
    1530:	02000000 	andeq	r0, r0, #0
    1534:	00870702 	addeq	r0, r7, r2, lsl #14
    1538:	04020000 	streq	r0, [r2], #-0
    153c:	00000505 	andeq	r0, r0, r5, lsl #10
    1540:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    1544:	50020000 	andpl	r0, r2, r0
    1548:	0000005e 	andeq	r0, r0, lr, asr r0
    154c:	e4070402 	str	r0, [r7], #-1026	; 0xfffffbfe
    1550:	02000000 	andeq	r0, r0, #0
    1554:	00000508 	andeq	r0, r0, r8, lsl #10
    1558:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    155c:	0000df07 	andeq	sp, r0, r7, lsl #30
    1560:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    1564:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1568:	e9070402 	stmdb	r7, {r1, sl}
    156c:	02000000 	andeq	r0, r0, #0
    1570:	018c0704 	orreq	r0, ip, r4, lsl #14
    1574:	53050000 	movwpl	r0, #20480	; 0x5000
    1578:	05000000 	streq	r0, [r0, #-0]
    157c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1580:	e9031c06 	stmdb	r3, {r1, r2, sl, fp, ip}
    1584:	0000f703 	andeq	pc, r0, r3, lsl #14
    1588:	52430700 	subpl	r0, r3, #0, 14
    158c:	eb03004c 	bl	c16c4 <__RW_SIZE__+0xc1144>
    1590:	00008803 	andeq	r8, r0, r3, lsl #16
    1594:	43070000 	movwmi	r0, #28672	; 0x7000
    1598:	03004852 	movweq	r4, #2130	; 0x852
    159c:	008803ec 	addeq	r0, r8, ip, ror #7
    15a0:	07040000 	streq	r0, [r4, -r0]
    15a4:	00524449 	subseq	r4, r2, r9, asr #8
    15a8:	8803ed03 	stmdahi	r3, {r0, r1, r8, sl, fp, sp, lr, pc}
    15ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15b0:	52444f07 	subpl	r4, r4, #7, 30
    15b4:	03ee0300 	mvneq	r0, #0, 6
    15b8:	00000088 	andeq	r0, r0, r8, lsl #1
    15bc:	0337080c 	teqeq	r7, #12, 16	; 0xc0000
    15c0:	ef030000 	svc	0x00030000
    15c4:	00008803 	andeq	r8, r0, r3, lsl #16
    15c8:	42071000 	andmi	r1, r7, #0
    15cc:	03005252 	movweq	r5, #594	; 0x252
    15d0:	008803f0 	strdeq	r0, [r8], r0	; <UNPREDICTABLE>
    15d4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    15d8:	0000072d 	andeq	r0, r0, sp, lsr #14
    15dc:	8803f103 	stmdahi	r3, {r0, r1, r8, ip, sp, lr, pc}
    15e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    15e4:	06500900 	ldrbeq	r0, [r0], -r0, lsl #18
    15e8:	f2030000 	vhadd.s8	d0, d3, d0
    15ec:	00009203 	andeq	r9, r0, r3, lsl #4
    15f0:	03280600 	teqeq	r8, #0, 12
    15f4:	018e0434 	orreq	r0, lr, r4, lsr r4
    15f8:	43070000 	movwmi	r0, #28672	; 0x7000
    15fc:	36030052 			; <UNDEFINED> instruction: 0x36030052
    1600:	00008804 	andeq	r8, r0, r4, lsl #16
    1604:	13080000 	movwne	r0, #32768	; 0x8000
    1608:	03000000 	movweq	r0, #0
    160c:	00880437 	addeq	r0, r8, r7, lsr r4
    1610:	07040000 	streq	r0, [r4, -r0]
    1614:	00524943 	subseq	r4, r2, r3, asr #18
    1618:	88043803 	stmdahi	r4, {r0, r1, fp, ip, sp}
    161c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1620:	0000d608 	andeq	sp, r0, r8, lsl #12
    1624:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    1628:	00000088 	andeq	r0, r0, r8, lsl #1
    162c:	007e080c 	rsbseq	r0, lr, ip, lsl #16
    1630:	3a030000 	bcc	c1638 <__RW_SIZE__+0xc10b8>
    1634:	00008804 	andeq	r8, r0, r4, lsl #16
    1638:	26081000 	strcs	r1, [r8], -r0
    163c:	03000000 	movweq	r0, #0
    1640:	0088043b 	addeq	r0, r8, fp, lsr r4
    1644:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1648:	000000c6 	andeq	r0, r0, r6, asr #1
    164c:	88043c03 	stmdahi	r4, {r0, r1, sl, fp, ip, sp}
    1650:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1654:	0000ce08 	andeq	ip, r0, r8, lsl #28
    1658:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    165c:	00000088 	andeq	r0, r0, r8, lsl #1
    1660:	000e081c 	andeq	r0, lr, ip, lsl r8
    1664:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    1668:	00008804 	andeq	r8, r0, r4, lsl #16
    166c:	43072000 	movwmi	r2, #28672	; 0x7000
    1670:	03005253 	movweq	r5, #595	; 0x253
    1674:	0088043f 	addeq	r0, r8, pc, lsr r4
    1678:	00240000 	eoreq	r0, r4, r0
    167c:	0001aa09 	andeq	sl, r1, r9, lsl #20
    1680:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    1684:	00000103 	andeq	r0, r0, r3, lsl #2
    1688:	a2035006 	andge	r5, r3, #6
    168c:	0003ab04 	andeq	sl, r3, r4, lsl #22
    1690:	52430700 	subpl	r0, r3, #0, 14
    1694:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    1698:	00008d04 	andeq	r8, r0, r4, lsl #26
    169c:	b8080000 	stmdalt	r8, {}	; <UNPREDICTABLE>
    16a0:	03000005 	movweq	r0, #5
    16a4:	003a04a5 	eorseq	r0, sl, r5, lsr #9
    16a8:	07020000 	streq	r0, [r2, -r0]
    16ac:	00325243 	eorseq	r5, r2, r3, asr #4
    16b0:	8d04a603 	stchi	6, cr10, [r4, #-12]
    16b4:	04000000 	streq	r0, [r0], #-0
    16b8:	00094b08 	andeq	r4, r9, r8, lsl #22
    16bc:	04a70300 	strteq	r0, [r7], #768	; 0x300
    16c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    16c4:	08f50806 	ldmeq	r5!, {r1, r2, fp}^
    16c8:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    16cc:	00008d04 	andeq	r8, r0, r4, lsl #26
    16d0:	c2080800 	andgt	r0, r8, #0, 16
    16d4:	03000005 	movweq	r0, #5
    16d8:	003a04a9 	eorseq	r0, sl, r9, lsr #9
    16dc:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
    16e0:	00000941 	andeq	r0, r0, r1, asr #18
    16e4:	8d04aa03 	vstrhi	s20, [r4, #-12]
    16e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    16ec:	0005cc08 	andeq	ip, r5, r8, lsl #24
    16f0:	04ab0300 	strteq	r0, [fp], #768	; 0x300
    16f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    16f8:	5253070e 	subspl	r0, r3, #3670016	; 0x380000
    16fc:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    1700:	0000008d 	andeq	r0, r0, sp, lsl #1
    1704:	05d60810 	ldrbeq	r0, [r6, #2064]	; 0x810
    1708:	ad030000 	stcge	0, cr0, [r3, #-0]
    170c:	00003a04 	andeq	r3, r0, r4, lsl #20
    1710:	45071200 	strmi	r1, [r7, #-512]	; 0xfffffe00
    1714:	03005247 	movweq	r5, #583	; 0x247
    1718:	008d04ae 	addeq	r0, sp, lr, lsr #9
    171c:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1720:	000005e0 	andeq	r0, r0, r0, ror #11
    1724:	3a04af03 	bcc	12d338 <__RW_SIZE__+0x12cdb8>
    1728:	16000000 	strne	r0, [r0], -r0
    172c:	00088f08 	andeq	r8, r8, r8, lsl #30
    1730:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    1734:	0000008d 	andeq	r0, r0, sp, lsl #1
    1738:	09550818 	ldmdbeq	r5, {r3, r4, fp}^
    173c:	b1030000 	mrslt	r0, (UNDEF: 3)
    1740:	00003a04 	andeq	r3, r0, r4, lsl #20
    1744:	95081a00 	strls	r1, [r8, #-2560]	; 0xfffff600
    1748:	03000008 	movweq	r0, #8
    174c:	008d04b2 			; <UNDEFINED> instruction: 0x008d04b2
    1750:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    1754:	0000095f 	andeq	r0, r0, pc, asr r9
    1758:	3a04b303 	bcc	12e36c <__RW_SIZE__+0x12ddec>
    175c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1760:	00087c08 	andeq	r7, r8, r8, lsl #24
    1764:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    1768:	0000008d 	andeq	r0, r0, sp, lsl #1
    176c:	09690820 	stmdbeq	r9!, {r5, fp}^
    1770:	b5030000 	strlt	r0, [r3, #-0]
    1774:	00003a04 	andeq	r3, r0, r4, lsl #20
    1778:	43072200 	movwmi	r2, #29184	; 0x7200
    177c:	0300544e 	movweq	r5, #1102	; 0x44e
    1780:	008d04b6 			; <UNDEFINED> instruction: 0x008d04b6
    1784:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
    1788:	00000973 	andeq	r0, r0, r3, ror r9
    178c:	3a04b703 	bcc	12f3a0 <__RW_SIZE__+0x12ee20>
    1790:	26000000 	strcs	r0, [r0], -r0
    1794:	43535007 	cmpmi	r3, #7
    1798:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    179c:	0000008d 	andeq	r0, r0, sp, lsl #1
    17a0:	08bd0828 	popeq	{r3, r5, fp}
    17a4:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    17a8:	00003a04 	andeq	r3, r0, r4, lsl #20
    17ac:	41072a00 	tstmi	r7, r0, lsl #20
    17b0:	03005252 	movweq	r5, #594	; 0x252
    17b4:	008d04ba 			; <UNDEFINED> instruction: 0x008d04ba
    17b8:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    17bc:	000008ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    17c0:	3a04bb03 	bcc	1303d4 <__RW_SIZE__+0x12fe54>
    17c4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    17c8:	52435207 	subpl	r5, r3, #1879048192	; 0x70000000
    17cc:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    17d0:	0000008d 	andeq	r0, r0, sp, lsl #1
    17d4:	090a0830 	stmdbeq	sl, {r4, r5, fp}
    17d8:	bd030000 	stclt	0, cr0, [r3, #-0]
    17dc:	00003a04 	andeq	r3, r0, r4, lsl #20
    17e0:	a9083200 	stmdbge	r8, {r9, ip, sp}
    17e4:	03000008 	movweq	r0, #8
    17e8:	008d04be 			; <UNDEFINED> instruction: 0x008d04be
    17ec:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    17f0:	000008d3 	ldrdeq	r0, [r0], -r3
    17f4:	3a04bf03 	bcc	131408 <__RW_SIZE__+0x130e88>
    17f8:	36000000 	strcc	r0, [r0], -r0
    17fc:	0008ae08 	andeq	sl, r8, r8, lsl #28
    1800:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    1804:	0000008d 	andeq	r0, r0, sp, lsl #1
    1808:	09150838 	ldmdbeq	r5, {r3, r4, r5, fp}
    180c:	c1030000 	mrsgt	r0, (UNDEF: 3)
    1810:	00003a04 	andeq	r3, r0, r4, lsl #20
    1814:	b3083a00 	movwlt	r3, #35328	; 0x8a00
    1818:	03000008 	movweq	r0, #8
    181c:	008d04c2 	addeq	r0, sp, r2, asr #9
    1820:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    1824:	00000920 	andeq	r0, r0, r0, lsr #18
    1828:	3a04c303 	bcc	13243c <__RW_SIZE__+0x131ebc>
    182c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1830:	0008b808 	andeq	fp, r8, r8, lsl #16
    1834:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    1838:	0000008d 	andeq	r0, r0, sp, lsl #1
    183c:	092b0840 	stmdbeq	fp!, {r6, fp}
    1840:	c5030000 	strgt	r0, [r3, #-0]
    1844:	00003a04 	andeq	r3, r0, r4, lsl #20
    1848:	46084200 	strmi	r4, [r8], -r0, lsl #4
    184c:	03000009 	movweq	r0, #9
    1850:	008d04c6 	addeq	r0, sp, r6, asr #9
    1854:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    1858:	000008de 	ldrdeq	r0, [r0], -lr
    185c:	3a04c703 	bcc	133470 <__RW_SIZE__+0x132ef0>
    1860:	46000000 	strmi	r0, [r0], -r0
    1864:	52434407 	subpl	r4, r3, #117440512	; 0x7000000
    1868:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    186c:	0000008d 	andeq	r0, r0, sp, lsl #1
    1870:	09360848 	ldmdbeq	r6!, {r3, r6, fp}
    1874:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    1878:	00003a04 	andeq	r3, r0, r4, lsl #20
    187c:	85084a00 	strhi	r4, [r8, #-2560]	; 0xfffff600
    1880:	03000009 	movweq	r0, #9
    1884:	008d04ca 	addeq	r0, sp, sl, asr #9
    1888:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
    188c:	000008c8 	andeq	r0, r0, r8, asr #17
    1890:	3a04cb03 	bcc	1344a4 <__RW_SIZE__+0x133f24>
    1894:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    1898:	08e90900 	stmiaeq	r9!, {r8, fp}^
    189c:	cc030000 	stcgt	0, cr0, [r3], {-0}
    18a0:	00019a04 	andeq	r9, r1, r4, lsl #20
    18a4:	08010200 	stmdaeq	r1, {r9}
    18a8:	000000b8 	strheq	r0, [r0], -r8
    18ac:	00098a0a 	andeq	r8, r9, sl, lsl #20
    18b0:	010f0100 	mrseq	r0, (UNDEF: 31)
    18b4:	000003d6 	ldrdeq	r0, [r0], -r6
    18b8:	0008a40b 	andeq	sl, r8, fp, lsl #8
    18bc:	7a0f0100 	bvc	3c1cc4 <__RW_SIZE__+0x3c1744>
    18c0:	00000000 	andeq	r0, r0, r0
    18c4:	00089b0a 	andeq	r9, r8, sl, lsl #22
    18c8:	011c0100 	tsteq	ip, r0, lsl #2
    18cc:	000003ee 	andeq	r0, r0, lr, ror #7
    18d0:	0008a40b 	andeq	sl, r8, fp, lsl #8
    18d4:	7a1c0100 	bvc	701cdc <__RW_SIZE__+0x70175c>
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0008380c 	andeq	r3, r8, ip, lsl #16
    18e0:	90070100 	andls	r0, r7, r0, lsl #2
    18e4:	32080037 	andcc	r0, r8, #55	; 0x37
    18e8:	01000000 	mrseq	r0, (UNDEF: 0)
    18ec:	03be0d9c 			; <UNDEFINED> instruction: 0x03be0d9c
    18f0:	37c40000 	strbcc	r0, [r4, r0]
    18f4:	005c0800 	subseq	r0, ip, r0, lsl #16
    18f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    18fc:	0000041c 	andeq	r0, r0, ip, lsl r4
    1900:	0003ca0e 	andeq	ip, r3, lr, lsl #20
    1904:	0004ce00 	andeq	ip, r4, r0, lsl #28
    1908:	d60d0000 	strle	r0, [sp], -r0
    190c:	20000003 	andcs	r0, r0, r3
    1910:	60080038 	andvs	r0, r8, r8, lsr r0
    1914:	01000000 	mrseq	r0, (UNDEF: 0)
    1918:	0004399c 	muleq	r4, ip, r9
    191c:	03e20e00 	mvneq	r0, #0, 28
    1920:	04ef0000 	strbteq	r0, [pc], #0	; 1928 <__RW_SIZE__+0x13a8>
    1924:	0f000000 	svceq	0x00000000
    1928:	00000881 	andeq	r0, r0, r1, lsl #17
    192c:	38802901 	stmcc	r0, {r0, r8, fp, sp}
    1930:	01280800 	teqeq	r8, r0, lsl #16
    1934:	9c010000 	stcls	0, cr0, [r1], {-0}
    1938:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    193c:	72696410 	rsbvc	r6, r9, #16, 8	; 0x10000000
    1940:	73290100 	teqvc	r9, #0, 2
    1944:	10000000 	andne	r0, r0, r0
    1948:	11000005 	tstne	r0, r5
    194c:	000008a4 	andeq	r0, r0, r4, lsr #17
    1950:	007a2901 	rsbseq	r2, sl, r1, lsl #18
    1954:	054a0000 	strbeq	r0, [sl, #-0]
    1958:	fa110000 	blx	441960 <__RW_SIZE__+0x4413e0>
    195c:	01000008 	tsteq	r0, r8
    1960:	00004529 	andeq	r4, r0, r9, lsr #10
    1964:	00058400 	andeq	r8, r5, r0, lsl #8
    1968:	03d61200 	bicseq	r1, r6, #0, 4
    196c:	38a00000 	stmiacc	r0!, {}	; <UNPREDICTABLE>
    1970:	00540800 	subseq	r0, r4, r0, lsl #16
    1974:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    1978:	00000498 	muleq	r0, r8, r4
    197c:	0003e20e 	andeq	lr, r3, lr, lsl #4
    1980:	0005be00 	andeq	fp, r5, r0, lsl #28
    1984:	be130000 	cdplt	0, 1, cr0, cr3, cr0, {0}
    1988:	2a000003 	bcs	199c <__RW_SIZE__+0x141c>
    198c:	54080039 	strpl	r0, [r8], #-57	; 0xffffffc7
    1990:	01000000 	mrseq	r0, (UNDEF: 0)
    1994:	03ca0e30 	biceq	r0, sl, #48, 28	; 0x300
    1998:	05df0000 	ldrbeq	r0, [pc]	; 19a0 <__RW_SIZE__+0x1420>
    199c:	00000000 	andeq	r0, r0, r0
    19a0:	000eab14 	andeq	sl, lr, r4, lsl fp
    19a4:	a8410100 	stmdage	r1, {r8}^
    19a8:	1e080039 	mcrne	0, 0, r0, cr8, cr9, {1}
    19ac:	01000000 	mrseq	r0, (UNDEF: 0)
    19b0:	009a159c 	umullseq	r1, sl, ip, r5
    19b4:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
    19b8:	0004cf06 	andeq	ip, r4, r6, lsl #30
    19bc:	00730500 	rsbseq	r0, r3, r0, lsl #10
    19c0:	fb000000 	blx	19ca <__RW_SIZE__+0x144a>
    19c4:	04000000 	streq	r0, [r0], #-0
    19c8:	00077600 	andeq	r7, r7, r0, lsl #12
    19cc:	f6010400 			; <UNDEFINED> instruction: 0xf6010400
    19d0:	01000000 	mrseq	r0, (UNDEF: 0)
    19d4:	000009aa 	andeq	r0, r0, sl, lsr #19
    19d8:	00000032 	andeq	r0, r0, r2, lsr r0
    19dc:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
    19e0:	00000044 	andeq	r0, r0, r4, asr #32
    19e4:	00000555 	andeq	r0, r0, r5, asr r5
    19e8:	b1060102 	tstlt	r6, r2, lsl #2
    19ec:	02000000 	andeq	r0, r0, #0
    19f0:	00af0801 	adceq	r0, pc, r1, lsl #16
    19f4:	02020000 	andeq	r0, r2, #0
    19f8:	0001a005 	andeq	sl, r1, r5
    19fc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1a00:	00000087 	andeq	r0, r0, r7, lsl #1
    1a04:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    1a08:	02000000 	andeq	r0, r0, #0
    1a0c:	00e40704 	rsceq	r0, r4, r4, lsl #14
    1a10:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1a14:	00000005 	andeq	r0, r0, r5
    1a18:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1a1c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1a20:	69050403 	stmdbvs	r5, {r0, r1, sl}
    1a24:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1a28:	00e90704 	rsceq	r0, r9, r4, lsl #14
    1a2c:	04020000 	streq	r0, [r2], #-0
    1a30:	00018c07 	andeq	r8, r1, r7, lsl #24
    1a34:	78040400 	stmdavc	r4, {sl}
    1a38:	02000000 	andeq	r0, r0, #0
    1a3c:	00b80801 	adcseq	r0, r8, r1, lsl #16
    1a40:	b4050000 	strlt	r0, [r5], #-0
    1a44:	01000009 	tsteq	r0, r9
    1a48:	00007203 	andeq	r7, r0, r3, lsl #4
    1a4c:	0039c800 	eorseq	ip, r9, r0, lsl #16
    1a50:	00004408 	andeq	r4, r0, r8, lsl #8
    1a54:	e29c0100 	adds	r0, ip, #0, 2
    1a58:	06000000 	streq	r0, [r0], -r0
    1a5c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1a60:	005d0301 	subseq	r0, sp, r1, lsl #6
    1a64:	06000000 	streq	r0, [r0], -r0
    1a68:	ba070000 	blt	1c1a70 <__RW_SIZE__+0x1c14f0>
    1a6c:	01000009 	tsteq	r0, r9
    1a70:	00002c05 	andeq	r2, r0, r5, lsl #24
    1a74:	09930800 	ldmibeq	r3, {fp}
    1a78:	06010000 	streq	r0, [r1], -r0
    1a7c:	00000072 	andeq	r0, r0, r2, ror r0
    1a80:	05880305 	streq	r0, [r8, #773]	; 0x305
    1a84:	98092000 	stmdals	r9, {sp}
    1a88:	01000009 	tsteq	r0, r9
    1a8c:	00007208 	andeq	r7, r0, r8, lsl #4
    1a90:	00064f00 	andeq	r4, r6, r0, lsl #30
    1a94:	09a10900 	stmibeq	r1!, {r8, fp}
    1a98:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1a9c:	00000072 	andeq	r0, r0, r2, ror r0
    1aa0:	00000662 	andeq	r0, r0, r2, ror #12
    1aa4:	009a0a00 	addseq	r0, sl, r0, lsl #20
    1aa8:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1aac:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1ab0:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1ab4:	ba070000 	blt	1c1abc <__RW_SIZE__+0x1c153c>
    1ab8:	01000009 	tsteq	r0, r9
    1abc:	00002c05 	andeq	r2, r0, r5, lsl #24
    1ac0:	0f360000 	svceq	0x00360000
    1ac4:	00040000 	andeq	r0, r4, r0
    1ac8:	0000081b 	andeq	r0, r0, fp, lsl r8
    1acc:	00f60104 	rscseq	r0, r6, r4, lsl #2
    1ad0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    1ad4:	3200000c 	andcc	r0, r0, #12
    1ad8:	0c000000 	stceq	0, cr0, [r0], {-0}
    1adc:	9a08003a 	bls	201bcc <__RW_SIZE__+0x20164c>
    1ae0:	ab000003 	blge	1af4 <__RW_SIZE__+0x1574>
    1ae4:	02000005 	andeq	r0, r0, #5
    1ae8:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
    1aec:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    1af0:	03000001 	movweq	r0, #1
    1af4:	00000603 	andeq	r0, r0, r3, lsl #12
    1af8:	03e20372 	mvneq	r0, #-939524095	; 0xc8000001
    1afc:	03740000 	cmneq	r4, #0
    1b00:	00000556 	andeq	r0, r0, r6, asr r5
    1b04:	06a40375 			; <UNDEFINED> instruction: 0x06a40375
    1b08:	03760000 	cmneq	r6, #0
    1b0c:	000006c1 	andeq	r0, r0, r1, asr #13
    1b10:	0692037b 			; <UNDEFINED> instruction: 0x0692037b
    1b14:	037c0000 	cmneq	ip, #0
    1b18:	000003cd 	andeq	r0, r0, sp, asr #7
    1b1c:	066a037e 			; <UNDEFINED> instruction: 0x066a037e
    1b20:	037f0000 	cmneq	pc, #0
    1b24:	0000054c 	andeq	r0, r0, ip, asr #10
    1b28:	056f0300 	strbeq	r0, [pc, #-768]!	; 1830 <__RW_SIZE__+0x12b0>
    1b2c:	03010000 	movweq	r0, #4096	; 0x1000
    1b30:	00000721 	andeq	r0, r0, r1, lsr #14
    1b34:	05af0302 	streq	r0, [pc, #770]!	; 1e3e <__RW_SIZE__+0x18be>
    1b38:	03030000 	movweq	r0, #12288	; 0x3000
    1b3c:	0000038d 	andeq	r0, r0, sp, lsl #7
    1b40:	03d90304 	bicseq	r0, r9, #4, 6	; 0x10000000
    1b44:	03050000 	movweq	r0, #20480	; 0x5000
    1b48:	0000039d 	muleq	r0, sp, r3
    1b4c:	06290306 	strteq	r0, [r9], -r6, lsl #6
    1b50:	03070000 	movweq	r0, #28672	; 0x7000
    1b54:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
    1b58:	06f40308 	ldrbteq	r0, [r4], r8, lsl #6
    1b5c:	03090000 	movweq	r0, #36864	; 0x9000
    1b60:	00000564 	andeq	r0, r0, r4, ror #10
    1b64:	0523030a 	streq	r0, [r3, #-778]!	; 0xfffffcf6
    1b68:	030b0000 	movweq	r0, #45056	; 0xb000
    1b6c:	0000037a 	andeq	r0, r0, sl, ror r3
    1b70:	057d030c 	ldrbeq	r0, [sp, #-780]!	; 0xfffffcf4
    1b74:	030d0000 	movweq	r0, #53248	; 0xd000
    1b78:	0000042d 	andeq	r0, r0, sp, lsr #8
    1b7c:	06e1030e 	strbteq	r0, [r1], lr, lsl #6
    1b80:	030f0000 	movweq	r0, #61440	; 0xf000
    1b84:	000004f1 	strdeq	r0, [r0], -r1
    1b88:	03500310 	cmpeq	r0, #16, 6	; 0x40000000
    1b8c:	03110000 	tsteq	r1, #0
    1b90:	00000704 	andeq	r0, r0, r4, lsl #14
    1b94:	04820312 	streq	r0, [r2], #786	; 0x312
    1b98:	03130000 	tsteq	r3, #0
    1b9c:	00000314 	andeq	r0, r0, r4, lsl r3
    1ba0:	04740314 	ldrbteq	r0, [r4], #-788	; 0xfffffcec
    1ba4:	03150000 	tsteq	r5, #0
    1ba8:	00000342 	andeq	r0, r0, r2, asr #6
    1bac:	06b40316 	ssateq	r0, #21, r6, lsl #6
    1bb0:	03170000 	tsteq	r7, #0
    1bb4:	0000040c 	andeq	r0, r0, ip, lsl #8
    1bb8:	059d0318 	ldreq	r0, [sp, #792]	; 0x318
    1bbc:	03190000 	tsteq	r9, #0
    1bc0:	0000063e 	andeq	r0, r0, lr, lsr r6
    1bc4:	0617031a 			; <UNDEFINED> instruction: 0x0617031a
    1bc8:	031b0000 	tsteq	fp, #0
    1bcc:	00000683 	andeq	r0, r0, r3, lsl #13
    1bd0:	0519031c 	ldreq	r0, [r9, #-796]	; 0xfffffce4
    1bd4:	031d0000 	tsteq	sp, #0
    1bd8:	00000370 	andeq	r0, r0, r0, ror r3
    1bdc:	0590031e 	ldreq	r0, [r0, #798]	; 0x31e
    1be0:	031f0000 	tsteq	pc, #0
    1be4:	0000065d 	andeq	r0, r0, sp, asr r6
    1be8:	04d70320 	ldrbeq	r0, [r7], #800	; 0x320
    1bec:	03210000 	teqeq	r1, #0
    1bf0:	00000363 	andeq	r0, r0, r3, ror #6
    1bf4:	04230322 	strteq	r0, [r3], #-802	; 0xfffffcde
    1bf8:	03230000 	teqeq	r3, #0
    1bfc:	000006d2 	ldrdeq	r0, [r0], -r2
    1c00:	05f70324 	ldrbeq	r0, [r7, #804]!	; 0x324
    1c04:	03250000 	teqeq	r5, #0
    1c08:	000004a0 	andeq	r0, r0, r0, lsr #9
    1c0c:	07100326 	ldreq	r0, [r0, -r6, lsr #6]
    1c10:	03270000 	teqeq	r7, #0
    1c14:	000003a8 	andeq	r0, r0, r8, lsr #7
    1c18:	07320328 	ldreq	r0, [r2, -r8, lsr #6]!
    1c1c:	03290000 	teqeq	r9, #0
    1c20:	0000053d 	andeq	r0, r0, sp, lsr r5
    1c24:	9604002a 	strls	r0, [r4], -sl, lsr #32
    1c28:	03000004 	movweq	r0, #4
    1c2c:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    1c30:	01050000 	mrseq	r0, (UNDEF: 5)
    1c34:	0000b106 	andeq	fp, r0, r6, lsl #2
    1c38:	027a0600 	rsbseq	r0, sl, #0, 12
    1c3c:	2a040000 	bcs	101c44 <__RW_SIZE__+0x1016c4>
    1c40:	00000182 	andeq	r0, r0, r2, lsl #3
    1c44:	af080105 	svcge	0x00080105
    1c48:	05000000 	streq	r0, [r0, #-0]
    1c4c:	01a00502 	lsleq	r0, r2, #10
    1c50:	02050000 	andeq	r0, r5, #0
    1c54:	00008707 	andeq	r8, r0, r7, lsl #14
    1c58:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    1c5c:	00000005 	andeq	r0, r0, r5
    1c60:	0001b606 	andeq	fp, r1, r6, lsl #12
    1c64:	a9500400 	ldmdbge	r0, {sl}^
    1c68:	05000001 	streq	r0, [r0, #-1]
    1c6c:	00e40704 	rsceq	r0, r4, r4, lsl #14
    1c70:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    1c74:	00000005 	andeq	r0, r0, r5
    1c78:	07080500 	streq	r0, [r8, -r0, lsl #10]
    1c7c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1c80:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
    1c84:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    1c88:	00e90704 	rsceq	r0, r9, r4, lsl #14
    1c8c:	04080000 	streq	r0, [r8], #-0
    1c90:	7a84020e 	bvc	fe1024d0 <MSP_BASE+0xde0fd4d0>
    1c94:	09000002 	stmdbeq	r0, {r1}
    1c98:	00000407 	andeq	r0, r0, r7, lsl #8
    1c9c:	02918602 	addseq	r8, r1, #2097152	; 0x200000
    1ca0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1ca4:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    1ca8:	02968702 	addseq	r8, r6, #524288	; 0x80000
    1cac:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    1cb0:	000006cd 	andeq	r0, r0, sp, asr #13
    1cb4:	02a68802 	adceq	r8, r6, #131072	; 0x20000
    1cb8:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
    1cbc:	0000041a 	andeq	r0, r0, sl, lsl r4
    1cc0:	02968902 	addseq	r8, r6, #32768	; 0x8000
    1cc4:	0aa00000 	beq	fe801ccc <MSP_BASE+0xde7fcccc>
    1cc8:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1ccc:	02ab8a02 	adceq	r8, fp, #8192	; 0x2000
    1cd0:	01000000 	mrseq	r0, (UNDEF: 0)
    1cd4:	0005c20a 	andeq	ip, r5, sl, lsl #4
    1cd8:	968b0200 	strls	r0, [fp], r0, lsl #4
    1cdc:	20000002 	andcs	r0, r0, r2
    1ce0:	05780a01 	ldrbeq	r0, [r8, #-2561]!	; 0xfffff5ff
    1ce4:	8c020000 	stchi	0, cr0, [r2], {-0}
    1ce8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1cec:	cc0a0180 	stfgts	f0, [sl], {128}	; 0x80
    1cf0:	02000005 	andeq	r0, r0, #5
    1cf4:	0002968d 	andeq	r9, r2, sp, lsl #13
    1cf8:	0a01a000 	beq	69d00 <__RW_SIZE__+0x69780>
    1cfc:	000006dc 	ldrdeq	r0, [r0], -ip
    1d00:	02b58e02 	adcseq	r8, r5, #2, 28
    1d04:	02000000 	andeq	r0, r0, #0
    1d08:	0005d60a 	andeq	sp, r5, sl, lsl #12
    1d0c:	ba8f0200 	blt	fe3c2514 <MSP_BASE+0xde3bd514>
    1d10:	20000002 	andcs	r0, r0, r2
    1d14:	50490b02 	subpl	r0, r9, r2, lsl #22
    1d18:	da900200 	ble	fe402520 <MSP_BASE+0xde3fd520>
    1d1c:	00000002 	andeq	r0, r0, r2
    1d20:	05e00a03 	strbeq	r0, [r0, #2563]!	; 0xa03
    1d24:	91020000 	mrsls	r0, (UNDEF: 2)
    1d28:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1d2c:	aa0a03f0 	bge	282cf4 <__RW_SIZE__+0x282774>
    1d30:	02000005 	andeq	r0, r0, #5
    1d34:	0002f092 	muleq	r2, r2, r0
    1d38:	000e0000 	andeq	r0, lr, r0
    1d3c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1d40:	00028a00 	andeq	r8, r2, r0, lsl #20
    1d44:	028a0d00 	addeq	r0, sl, #0, 26
    1d48:	00070000 	andeq	r0, r7, r0
    1d4c:	8c070405 	cfstrshi	mvf0, [r7], {5}
    1d50:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    1d54:	0000027a 	andeq	r0, r0, sl, ror r2
    1d58:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1d5c:	0002a600 	andeq	sl, r2, r0, lsl #12
    1d60:	028a0d00 	addeq	r0, sl, #0, 26
    1d64:	00170000 	andseq	r0, r7, r0
    1d68:	00027a0e 	andeq	r7, r2, lr, lsl #20
    1d6c:	027a0e00 	rsbseq	r0, sl, #0, 28
    1d70:	7a0e0000 	bvc	381d78 <__RW_SIZE__+0x3817f8>
    1d74:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1d78:	0000027a 	andeq	r0, r0, sl, ror r2
    1d7c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1d80:	0002ca00 	andeq	ip, r2, r0, lsl #20
    1d84:	028a0d00 	addeq	r0, sl, #0, 26
    1d88:	00370000 	eorseq	r0, r7, r0
    1d8c:	0001770c 	andeq	r7, r1, ip, lsl #14
    1d90:	0002da00 	andeq	sp, r2, r0, lsl #20
    1d94:	028a0d00 	addeq	r0, sl, #0, 26
    1d98:	00ef0000 	rsceq	r0, pc, r0
    1d9c:	0002ca0e 	andeq	ip, r2, lr, lsl #20
    1da0:	019e0c00 	orrseq	r0, lr, r0, lsl #24
    1da4:	02f00000 	rscseq	r0, r0, #0
    1da8:	8a0f0000 	bhi	3c1db0 <__RW_SIZE__+0x3c1830>
    1dac:	83000002 	movwhi	r0, #2
    1db0:	9e0e0002 	cdpls	0, 0, cr0, cr14, cr2, {0}
    1db4:	06000001 	streq	r0, [r0], -r1
    1db8:	00000634 	andeq	r0, r0, r4, lsr r6
    1dbc:	01cc9302 	biceq	r9, ip, r2, lsl #6
    1dc0:	74100000 	ldrvc	r0, [r0], #-0
    1dc4:	03ed9b02 	mvneq	r9, #2048	; 0x800
    1dc8:	2b090000 	blcs	241dd0 <__RW_SIZE__+0x241850>
    1dcc:	02000008 	andeq	r0, r0, #8
    1dd0:	0003ed9d 	muleq	r3, sp, sp
    1dd4:	04090000 	streq	r0, [r9], #-0
    1dd8:	02000008 	andeq	r0, r0, #8
    1ddc:	0002f09e 	muleq	r2, lr, r0
    1de0:	e1090400 	tst	r9, r0, lsl #8
    1de4:	02000007 	andeq	r0, r0, #7
    1de8:	0002f09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1dec:	09090800 	stmdbeq	r9, {fp}
    1df0:	02000008 	andeq	r0, r0, #8
    1df4:	0002f0a0 	andeq	pc, r2, r0, lsr #1
    1df8:	53110c00 	tstpl	r1, #0, 24
    1dfc:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
    1e00:	0002f0a1 	andeq	pc, r2, r1, lsr #1
    1e04:	43111000 	tstmi	r1, #0
    1e08:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
    1e0c:	0002f0a2 	andeq	pc, r2, r2, lsr #1
    1e10:	53111400 	tstpl	r1, #0, 8
    1e14:	02005048 	andeq	r5, r0, #72	; 0x48
    1e18:	000402a3 	andeq	r0, r4, r3, lsr #5
    1e1c:	86091800 	strhi	r1, [r9], -r0, lsl #16
    1e20:	02000007 	andeq	r0, r0, #7
    1e24:	0002f0a4 	andeq	pc, r2, r4, lsr #1
    1e28:	d7092400 	strle	r2, [r9, -r0, lsl #8]
    1e2c:	02000007 	andeq	r0, r0, #7
    1e30:	0002f0a5 	andeq	pc, r2, r5, lsr #1
    1e34:	e6092800 	str	r2, [r9], -r0, lsl #16
    1e38:	02000007 	andeq	r0, r0, #7
    1e3c:	0002f0a6 	andeq	pc, r2, r6, lsr #1
    1e40:	ff092c00 			; <UNDEFINED> instruction: 0xff092c00
    1e44:	02000007 	andeq	r0, r0, #7
    1e48:	0002f0a7 	andeq	pc, r2, r7, lsr #1
    1e4c:	45093000 	strmi	r3, [r9, #-0]
    1e50:	02000008 	andeq	r0, r0, #8
    1e54:	0002f0a8 	andeq	pc, r2, r8, lsr #1
    1e58:	14093400 	strne	r3, [r9], #-1024	; 0xfffffc00
    1e5c:	02000008 	andeq	r0, r0, #8
    1e60:	0002f0a9 	andeq	pc, r2, r9, lsr #1
    1e64:	6d093800 	stcvs	8, cr3, [r9, #-0]
    1e68:	02000008 	andeq	r0, r0, #8
    1e6c:	0002f0aa 	andeq	pc, r2, sl, lsr #1
    1e70:	50113c00 	andspl	r3, r1, r0, lsl #24
    1e74:	02005246 	andeq	r5, r0, #1610612740	; 0x60000004
    1e78:	000417ab 	andeq	r1, r4, fp, lsr #15
    1e7c:	44114000 	ldrmi	r4, [r1], #-0
    1e80:	02005246 	andeq	r5, r0, #1610612740	; 0x60000004
    1e84:	0003edac 	andeq	lr, r3, ip, lsr #27
    1e88:	41114800 	tstmi	r1, r0, lsl #16
    1e8c:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
    1e90:	0003edad 	andeq	lr, r3, sp, lsr #27
    1e94:	81094c00 	tsthi	r9, r0, lsl #24
    1e98:	02000007 	andeq	r0, r0, #7
    1e9c:	000431ae 	andeq	r3, r4, lr, lsr #3
    1ea0:	0f095000 	svceq	0x00095000
    1ea4:	02000008 	andeq	r0, r0, #8
    1ea8:	00044baf 	andeq	r4, r4, pc, lsr #23
    1eac:	12006000 	andne	r6, r0, #0
    1eb0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1eb4:	0001770c 	andeq	r7, r1, ip, lsl #14
    1eb8:	00040200 	andeq	r0, r4, r0, lsl #4
    1ebc:	028a0d00 	addeq	r0, sl, #0, 26
    1ec0:	000b0000 	andeq	r0, fp, r0
    1ec4:	0003f20e 	andeq	pc, r3, lr, lsl #4
    1ec8:	019e0c00 	orrseq	r0, lr, r0, lsl #24
    1ecc:	04170000 	ldreq	r0, [r7], #-0
    1ed0:	8a0d0000 	bhi	341ed8 <__RW_SIZE__+0x341958>
    1ed4:	01000002 	tsteq	r0, r2
    1ed8:	041c1200 	ldreq	r1, [ip], #-512	; 0xfffffe00
    1edc:	070e0000 	streq	r0, [lr, -r0]
    1ee0:	0c000004 	stceq	0, cr0, [r0], {4}
    1ee4:	0000019e 	muleq	r0, lr, r1
    1ee8:	00000431 	andeq	r0, r0, r1, lsr r4
    1eec:	00028a0d 	andeq	r8, r2, sp, lsl #20
    1ef0:	12000300 	andne	r0, r0, #0, 6
    1ef4:	00000436 	andeq	r0, r0, r6, lsr r4
    1ef8:	0004210e 	andeq	r2, r4, lr, lsl #2
    1efc:	019e0c00 	orrseq	r0, lr, r0, lsl #24
    1f00:	044b0000 	strbeq	r0, [fp], #-0
    1f04:	8a0d0000 	bhi	341f0c <__RW_SIZE__+0x34198c>
    1f08:	04000002 	streq	r0, [r0], #-2
    1f0c:	04501200 	ldrbeq	r1, [r0], #-512	; 0xfffffe00
    1f10:	3b0e0000 	blcc	381f18 <__RW_SIZE__+0x381998>
    1f14:	06000004 	streq	r0, [r0], -r4
    1f18:	000007eb 	andeq	r0, r0, fp, ror #15
    1f1c:	0300b002 	movweq	fp, #2
    1f20:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    1f24:	b7037703 	strlt	r7, [r3, -r3, lsl #14]
    1f28:	14000004 	strne	r0, [r0], #-4
    1f2c:	00524d49 	subseq	r4, r2, r9, asr #26
    1f30:	f0037903 			; <UNDEFINED> instruction: 0xf0037903
    1f34:	00000002 	andeq	r0, r0, r2
    1f38:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    1f3c:	037a0300 	cmneq	sl, #0, 6
    1f40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f44:	06241504 	strteq	r1, [r4], -r4, lsl #10
    1f48:	7b030000 	blvc	c1f50 <__RW_SIZE__+0xc19d0>
    1f4c:	0002f003 	andeq	pc, r2, r3
    1f50:	8d150800 	ldchi	8, cr0, [r5, #-0]
    1f54:	03000006 	movweq	r0, #6
    1f58:	02f0037c 	rscseq	r0, r0, #124, 6	; 0xf0000001
    1f5c:	150c0000 	strne	r0, [ip, #-0]
    1f60:	0000067d 	andeq	r0, r0, sp, ror r6
    1f64:	f0037d03 			; <UNDEFINED> instruction: 0xf0037d03
    1f68:	10000002 	andne	r0, r0, r2
    1f6c:	00525014 	subseq	r5, r2, r4, lsl r0
    1f70:	f0037e03 			; <UNDEFINED> instruction: 0xf0037e03
    1f74:	14000002 	strne	r0, [r0], #-2
    1f78:	05ea0400 	strbeq	r0, [sl, #1024]!	; 0x400
    1f7c:	7f030000 	svcvc	0x00030000
    1f80:	00046003 	andeq	r6, r4, r3
    1f84:	c9041600 	stmdbgt	r4, {r9, sl, ip}
    1f88:	05000004 	streq	r0, [r0, #-4]
    1f8c:	00b80801 	adcseq	r0, r8, r1, lsl #16
    1f90:	04160000 	ldreq	r0, [r6], #-0
    1f94:	000004d6 	ldrdeq	r0, [r0], -r6
    1f98:	0004c912 	andeq	ip, r4, r2, lsl r9
    1f9c:	05041700 	streq	r1, [r4, #-1792]	; 0xfffff900
    1fa0:	13020000 	movwne	r0, #8192	; 0x2000
    1fa4:	04f50306 	ldrbteq	r0, [r5], #774	; 0x306
    1fa8:	b2180000 	andslt	r0, r8, #0
    1fac:	02000003 	andeq	r0, r0, #3
    1fb0:	01640613 	cmneq	r4, r3, lsl r6
    1fb4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1fb8:	00000c9a 	muleq	r0, sl, ip
    1fbc:	3a0c2501 	bcc	30b3c8 <__RW_SIZE__+0x30ae48>
    1fc0:	00380800 	eorseq	r0, r8, r0, lsl #16
    1fc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1fc8:	00000554 	andeq	r0, r0, r4, asr r5
    1fcc:	000dc21a 	andeq	ip, sp, sl, lsl r2
    1fd0:	d0250100 	eorle	r0, r5, r0, lsl #2
    1fd4:	75000004 	strvc	r0, [r0, #-4]
    1fd8:	1b000006 	blne	1ff8 <__RW_SIZE__+0x1a78>
    1fdc:	01007073 	tsteq	r0, r3, ror r0
    1fe0:	00055425 	andeq	r5, r5, r5, lsr #8
    1fe4:	0006a100 	andeq	sl, r6, r0, lsl #2
    1fe8:	00691c00 	rsbeq	r1, r9, r0, lsl #24
    1fec:	01be2701 			; <UNDEFINED> instruction: 0x01be2701
    1ff0:	06cd0000 	strbeq	r0, [sp], r0
    1ff4:	361d0000 	ldrcc	r0, [sp], -r0
    1ff8:	2b08003a 	blcs	2020e8 <__RW_SIZE__+0x201b68>
    1ffc:	1e00000f 	cdpne	0, 0, cr0, cr0, cr15, {0}
    2000:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    2004:	51011e7f 	tstpl	r1, pc, ror lr
    2008:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    200c:	03055001 	movweq	r5, #20481	; 0x5001
    2010:	0800acbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, sp, pc}
    2014:	04160000 	ldreq	r0, [r6], #-0
    2018:	000001c5 	andeq	r0, r0, r5, asr #3
    201c:	000d2c1f 	andeq	r2, sp, pc, lsl ip
    2020:	441c0100 	ldrmi	r0, [ip], #-256	; 0xffffff00
    2024:	3208003a 	andcc	r0, r8, #58	; 0x3a
    2028:	01000000 	mrseq	r0, (UNDEF: 0)
    202c:	00059a9c 	muleq	r5, ip, sl
    2030:	3a602000 	bcc	180a038 <__RW_SIZE__+0x1809ab8>
    2034:	0f2b0800 	svceq	0x002b0800
    2038:	05860000 	streq	r0, [r6]
    203c:	011e0000 	tsteq	lr, r0
    2040:	d0030550 	andle	r0, r3, r0, asr r5
    2044:	000800ac 	andeq	r0, r8, ip, lsr #1
    2048:	003a741d 	eorseq	r7, sl, sp, lsl r4
    204c:	000f2b08 	andeq	r2, pc, r8, lsl #22
    2050:	50011e00 	andpl	r1, r1, r0, lsl #28
    2054:	ace80305 	stclge	3, cr0, [r8], #20
    2058:	00000800 	andeq	r0, r0, r0, lsl #16
    205c:	0009c71f 	andeq	ip, r9, pc, lsl r7
    2060:	78480100 	stmdavc	r8, {r8}^
    2064:	1008003a 	andne	r0, r8, sl, lsr r0
    2068:	01000000 	mrseq	r0, (UNDEF: 0)
    206c:	0005c39c 	muleq	r5, ip, r3
    2070:	3a861d00 	bcc	fe189478 <MSP_BASE+0xde184478>
    2074:	0f2b0800 	svceq	0x002b0800
    2078:	011e0000 	tsteq	lr, r0
    207c:	fc030550 	stc2	5, cr0, [r3], {80}	; 0x50
    2080:	000800ac 	andeq	r0, r8, ip, lsr #1
    2084:	0a1f2100 	beq	7ca48c <__RW_SIZE__+0x7c9f0c>
    2088:	2f010000 	svccs	0x00010000
    208c:	0005f001 	andeq	pc, r5, r1
    2090:	736d2200 	cmnvc	sp, #0, 4
    2094:	2f010070 	svccs	0x00010070
    2098:	00000554 	andeq	r0, r0, r4, asr r5
    209c:	00726c22 	rsbseq	r6, r2, r2, lsr #24
    20a0:	01c52f01 	biceq	r2, r5, r1, lsl #30
    20a4:	70220000 	eorvc	r0, r2, r0
    20a8:	01007073 	tsteq	r0, r3, ror r0
    20ac:	0005542f 	andeq	r5, r5, pc, lsr #8
    20b0:	591f0000 	ldmdbpl	pc, {}	; <UNPREDICTABLE>
    20b4:	0100000b 	tsteq	r0, fp
    20b8:	003a8855 	eorseq	r8, sl, r5, asr r8
    20bc:	00012a08 	andeq	r2, r1, r8, lsl #20
    20c0:	dd9c0100 	ldfles	f0, [ip]
    20c4:	1b000007 	blne	20e8 <__RW_SIZE__+0x1b68>
    20c8:	0070736d 	rsbseq	r7, r0, sp, ror #6
    20cc:	05545501 	ldrbeq	r5, [r4, #-1281]	; 0xfffffaff
    20d0:	071a0000 	ldreq	r0, [sl, -r0]
    20d4:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    20d8:	55010072 	strpl	r0, [r1, #-114]	; 0xffffff8e
    20dc:	000001c5 	andeq	r0, r0, r5, asr #3
    20e0:	00000751 	andeq	r0, r0, r1, asr r7
    20e4:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    20e8:	54550100 	ldrbpl	r0, [r5], #-256	; 0xffffff00
    20ec:	6f000005 	svcvs	0x00000005
    20f0:	23000007 	movwcs	r0, #7
    20f4:	000005c3 	andeq	r0, r0, r3, asr #11
    20f8:	08003a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, sp}
    20fc:	00000078 	andeq	r0, r0, r8, ror r0
    2100:	07565901 	ldrbeq	r5, [r6, -r1, lsl #18]
    2104:	e4240000 	strt	r0, [r4], #-0
    2108:	01000005 	tsteq	r0, r5
    210c:	05da2456 	ldrbeq	r2, [sl, #1110]	; 0x456
    2110:	55010000 	strpl	r0, [r1, #-0]
    2114:	0005cf25 	andeq	ip, r5, r5, lsr #30
    2118:	00078d00 	andeq	r8, r7, r0, lsl #26
    211c:	3aaa2000 	bcc	fea8a124 <MSP_BASE+0xdea85124>
    2120:	0f2b0800 	svceq	0x002b0800
    2124:	06780000 	ldrbteq	r0, [r8], -r0
    2128:	011e0000 	tsteq	lr, r0
    212c:	00750251 	rsbseq	r0, r5, r1, asr r2
    2130:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2134:	00ad1403 	adceq	r1, sp, r3, lsl #8
    2138:	b8200008 	stmdalt	r0!, {r3}
    213c:	2b08003a 	blcs	20222c <__RW_SIZE__+0x201cac>
    2140:	9500000f 	strls	r0, [r0, #-15]
    2144:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2148:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    214c:	50011e00 	andpl	r1, r1, r0, lsl #28
    2150:	ad2c0305 	stcge	3, cr0, [ip, #-20]!	; 0xffffffec
    2154:	20000800 	andcs	r0, r0, r0, lsl #16
    2158:	08003ac6 	stmdaeq	r0, {r1, r2, r6, r7, r9, fp, ip, sp}
    215c:	00000f2b 	andeq	r0, r0, fp, lsr #30
    2160:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    2164:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    2168:	011e0076 	tsteq	lr, r6, ror r0
    216c:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
    2170:	000800ad 	andeq	r0, r8, sp, lsr #1
    2174:	003b0620 	eorseq	r0, fp, r0, lsr #12
    2178:	000f2b08 	andeq	r2, pc, r8, lsl #22
    217c:	0006d100 	andeq	sp, r6, r0, lsl #2
    2180:	51011e00 	tstpl	r1, r0, lsl #28
    2184:	3f007504 	svccc	0x00007504
    2188:	50011e1a 	andpl	r1, r1, sl, lsl lr
    218c:	adc80305 	stclge	3, cr0, [r8, #20]
    2190:	20000800 	andcs	r0, r0, r0, lsl #16
    2194:	08003b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip, sp}
    2198:	00000f2b 	andeq	r0, r0, fp, lsr #30
    219c:	000006e8 	andeq	r0, r0, r8, ror #13
    21a0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    21a4:	00adf403 	adceq	pc, sp, r3, lsl #8
    21a8:	2a200008 	bcs	8021d0 <__RW_SIZE__+0x801c50>
    21ac:	2b08003b 	blcs	2022a0 <__RW_SIZE__+0x201d20>
    21b0:	ff00000f 			; <UNDEFINED> instruction: 0xff00000f
    21b4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    21b8:	03055001 	movweq	r5, #20481	; 0x5001
    21bc:	0800ae04 	stmdaeq	r0, {r2, r9, sl, fp, sp, pc}
    21c0:	3b862600 	blcc	fe18b9c8 <MSP_BASE+0xde1869c8>
    21c4:	0f2b0800 	svceq	0x002b0800
    21c8:	94200000 	strtls	r0, [r0], #-0
    21cc:	f508003b 			; <UNDEFINED> instruction: 0xf508003b
    21d0:	25000004 	strcs	r0, [r0, #-4]
    21d4:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    21d8:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    21dc:	50011e00 	andpl	r1, r1, r0, lsl #28
    21e0:	ad680305 	stclge	3, cr0, [r8, #-20]!	; 0xffffffec
    21e4:	20000800 	andcs	r0, r0, r0, lsl #16
    21e8:	08003ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp, ip, sp}
    21ec:	00000f2b 	andeq	r0, r0, fp, lsr #30
    21f0:	0000073c 	andeq	r0, r0, ip, lsr r7
    21f4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    21f8:	00ad9803 	adceq	r9, sp, r3, lsl #16
    21fc:	b01d0008 	andslt	r0, sp, r8
    2200:	f508003b 			; <UNDEFINED> instruction: 0xf508003b
    2204:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2208:	76025101 	strvc	r5, [r2], -r1, lsl #2
    220c:	50011e00 	andpl	r1, r1, r0, lsl #28
    2210:	adc40305 	stclge	3, cr0, [r4, #20]
    2214:	00000800 	andeq	r0, r0, r0, lsl #16
    2218:	003a9c20 	eorseq	r9, sl, r0, lsr #24
    221c:	000f2b08 	andeq	r2, pc, r8, lsl #22
    2220:	00076d00 	andeq	r6, r7, r0, lsl #26
    2224:	50011e00 	andpl	r1, r1, r0, lsl #28
    2228:	ad040305 	stcge	3, cr0, [r4, #-20]	; 0xffffffec
    222c:	20000800 	andcs	r0, r0, r0, lsl #16
    2230:	08003b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, ip, sp}
    2234:	00000f2b 	andeq	r0, r0, fp, lsr #30
    2238:	00000784 	andeq	r0, r0, r4, lsl #15
    223c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2240:	00ae2403 	adceq	r2, lr, r3, lsl #8
    2244:	4a200008 	bmi	80226c <__RW_SIZE__+0x801cec>
    2248:	2b08003b 	blcs	20233c <__RW_SIZE__+0x201dbc>
    224c:	9b00000f 	blls	2290 <__RW_SIZE__+0x1d10>
    2250:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    2254:	03055001 	movweq	r5, #20481	; 0x5001
    2258:	0800ae38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, pc}
    225c:	3b5c2000 	blcc	170a264 <__RW_SIZE__+0x1709ce4>
    2260:	0f2b0800 	svceq	0x002b0800
    2264:	07b20000 	ldreq	r0, [r2, r0]!
    2268:	011e0000 	tsteq	lr, r0
    226c:	48030550 	stmdami	r3, {r4, r6, r8, sl}
    2270:	000800ae 	andeq	r0, r8, lr, lsr #1
    2274:	003b6a20 	eorseq	r6, fp, r0, lsr #20
    2278:	000f2b08 	andeq	r2, pc, r8, lsl #22
    227c:	0007c900 	andeq	ip, r7, r0, lsl #18
    2280:	50011e00 	andpl	r1, r1, r0, lsl #28
    2284:	ae5c0305 	cdpge	3, 5, cr0, cr12, cr5, {0}
    2288:	1d000800 	stcne	8, cr0, [r0, #-0]
    228c:	08003b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, ip, sp}
    2290:	00000f2b 	andeq	r0, r0, fp, lsr #30
    2294:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2298:	00ae6c03 	adceq	r6, lr, r3, lsl #24
    229c:	1f000008 	svcne	0x00000008
    22a0:	00000b47 	andeq	r0, r0, r7, asr #22
    22a4:	3bb46b01 	blcc	fed1ceb0 <MSP_BASE+0xded17eb0>
    22a8:	00100800 	andseq	r0, r0, r0, lsl #16
    22ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    22b0:	00000832 	andeq	r0, r0, r2, lsr r8
    22b4:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    22b8:	546b0100 	strbtpl	r0, [fp], #-256	; 0xffffff00
    22bc:	b9000005 	stmdblt	r0, {r0, r2}
    22c0:	1b000007 	blne	22e4 <__RW_SIZE__+0x1d64>
    22c4:	0100726c 	tsteq	r0, ip, ror #4
    22c8:	0001c56b 	andeq	ip, r1, fp, ror #10
    22cc:	0007da00 	andeq	sp, r7, r0, lsl #20
    22d0:	73701b00 	cmnvc	r0, #0, 22
    22d4:	6b010070 	blvs	4249c <__RW_SIZE__+0x41f1c>
    22d8:	00000554 	andeq	r0, r0, r4, asr r5
    22dc:	000007fb 	strdeq	r0, [r0], -fp
    22e0:	003bc21d 	eorseq	ip, fp, sp, lsl r2
    22e4:	000f2b08 	andeq	r2, pc, r8, lsl #22
    22e8:	50011e00 	andpl	r1, r1, r0, lsl #28
    22ec:	ae900305 	cdpge	3, 9, cr0, cr0, cr5, {0}
    22f0:	00000800 	andeq	r0, r0, r0, lsl #16
    22f4:	000b6b1f 	andeq	r6, fp, pc, lsl fp
    22f8:	c4780100 	ldrbtgt	r0, [r8], #-256	; 0xffffff00
    22fc:	1008003b 	andne	r0, r8, fp, lsr r0
    2300:	01000000 	mrseq	r0, (UNDEF: 0)
    2304:	0008879c 	muleq	r8, ip, r7
    2308:	736d1b00 	cmnvc	sp, #0, 22
    230c:	78010070 	stmdavc	r1, {r4, r5, r6}
    2310:	00000554 	andeq	r0, r0, r4, asr r5
    2314:	0000081c 	andeq	r0, r0, ip, lsl r8
    2318:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    231c:	01c57801 	biceq	r7, r5, r1, lsl #16
    2320:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
    2324:	701b0000 	andsvc	r0, fp, r0
    2328:	01007073 	tsteq	r0, r3, ror r0
    232c:	00055478 	andeq	r5, r5, r8, ror r4
    2330:	00085e00 	andeq	r5, r8, r0, lsl #28
    2334:	3bd21d00 	blcc	ff48973c <MSP_BASE+0xdf48473c>
    2338:	0f2b0800 	svceq	0x002b0800
    233c:	011e0000 	tsteq	lr, r0
    2340:	ac030550 	cfstr32ge	mvfx0, [r3], {80}	; 0x50
    2344:	000800ae 	andeq	r0, r8, lr, lsr #1
    2348:	0aa81f00 	beq	fea09f50 <MSP_BASE+0xdea04f50>
    234c:	85010000 	strhi	r0, [r1, #-0]
    2350:	08003bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, ip, sp}
    2354:	00000010 	andeq	r0, r0, r0, lsl r0
    2358:	08dc9c01 	ldmeq	ip, {r0, sl, fp, ip, pc}^
    235c:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    2360:	01007073 	tsteq	r0, r3, ror r0
    2364:	00055485 	andeq	r5, r5, r5, lsl #9
    2368:	00087f00 	andeq	r7, r8, r0, lsl #30
    236c:	726c1b00 	rsbvc	r1, ip, #0, 22
    2370:	c5850100 	strgt	r0, [r5, #256]	; 0x100
    2374:	a0000001 	andge	r0, r0, r1
    2378:	1b000008 	blne	23a0 <__RW_SIZE__+0x1e20>
    237c:	00707370 	rsbseq	r7, r0, r0, ror r3
    2380:	05548501 	ldrbeq	r8, [r4, #-1281]	; 0xfffffaff
    2384:	08c10000 	stmiaeq	r1, {}^	; <UNPREDICTABLE>
    2388:	e21d0000 	ands	r0, sp, #0
    238c:	2b08003b 	blcs	202480 <__RW_SIZE__+0x201f00>
    2390:	1e00000f 	cdpne	0, 0, cr0, cr0, cr15, {0}
    2394:	03055001 	movweq	r5, #20481	; 0x5001
    2398:	0800aeb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, sp, pc}
    239c:	8e1f0000 	cdphi	0, 1, cr0, cr15, cr0, {0}
    23a0:	0100000c 	tsteq	r0, ip
    23a4:	003be492 	mlaseq	fp, r2, r4, lr
    23a8:	00001008 	andeq	r1, r0, r8
    23ac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    23b0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    23b4:	08003bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    23b8:	00000f2b 	andeq	r0, r0, fp, lsr #30
    23bc:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    23c0:	00aec803 	adceq	ip, lr, r3, lsl #16
    23c4:	1f000008 	svcne	0x00000008
    23c8:	000009d3 	ldrdeq	r0, [r0], -r3
    23cc:	3bf49f01 	blcc	ffd29fd8 <MSP_BASE+0xdfd24fd8>
    23d0:	00100800 	andseq	r0, r0, r0, lsl #16
    23d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    23d8:	0000092e 	andeq	r0, r0, lr, lsr #18
    23dc:	003c021d 	eorseq	r0, ip, sp, lsl r2
    23e0:	000f2b08 	andeq	r2, pc, r8, lsl #22
    23e4:	50011e00 	andpl	r1, r1, r0, lsl #28
    23e8:	aed40305 	cdpge	3, 13, cr0, cr4, cr5, {0}
    23ec:	00000800 	andeq	r0, r0, r0, lsl #16
    23f0:	000c0f1f 	andeq	r0, ip, pc, lsl pc
    23f4:	04ac0100 	strteq	r0, [ip], #256	; 0x100
    23f8:	1008003c 	andne	r0, r8, ip, lsr r0
    23fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2400:	0009579c 	muleq	r9, ip, r7
    2404:	3c121d00 	ldccc	13, cr1, [r2], {-0}
    2408:	0f2b0800 	svceq	0x002b0800
    240c:	011e0000 	tsteq	lr, r0
    2410:	e4030550 	str	r0, [r3], #-1360	; 0xfffffab0
    2414:	000800ae 	andeq	r0, r8, lr, lsr #1
    2418:	0cb52700 	ldceq	7, cr2, [r5]
    241c:	bb010000 	bllt	42424 <__RW_SIZE__+0x41ea4>
    2420:	08003c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, sp}
    2424:	0000000e 	andeq	r0, r0, lr
    2428:	fd1f9c01 	ldc2	12, cr9, [pc, #-4]	; 242c <__RW_SIZE__+0x1eac>
    242c:	01000009 	tsteq	r0, r9
    2430:	003c24c7 	eorseq	r2, ip, r7, asr #9
    2434:	00000608 	andeq	r0, r0, r8, lsl #12
    2438:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    243c:	26000009 	strcs	r0, [r0], -r9
    2440:	08003c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp, ip, sp}
    2444:	0000055a 	andeq	r0, r0, sl, asr r5
    2448:	0a621f00 	beq	188a050 <__RW_SIZE__+0x1889ad0>
    244c:	d3010000 	movwle	r0, #4096	; 0x1000
    2450:	08003c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, sp}
    2454:	00000006 	andeq	r0, r0, r6
    2458:	09a69c01 	stmibeq	r6!, {r0, sl, fp, ip, pc}
    245c:	32260000 	eorcc	r0, r6, #0
    2460:	5a08003c 	bpl	202558 <__RW_SIZE__+0x201fd8>
    2464:	00000005 	andeq	r0, r0, r5
    2468:	000d621f 	andeq	r6, sp, pc, lsl r2
    246c:	34df0100 	ldrbcc	r0, [pc], #256	; 2474 <__RW_SIZE__+0x1ef4>
    2470:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    2474:	01000000 	mrseq	r0, (UNDEF: 0)
    2478:	0009c59c 	muleq	r9, ip, r5
    247c:	3c3a2600 	ldccc	6, cr2, [sl], #-0
    2480:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2484:	1f000000 	svcne	0x00000000
    2488:	00000c7f 	andeq	r0, r0, pc, ror ip
    248c:	3c3ceb01 	ldccc	11, cr14, [ip], #-4
    2490:	00060800 	andeq	r0, r6, r0, lsl #16
    2494:	9c010000 	stcls	0, cr0, [r1], {-0}
    2498:	000009e4 	andeq	r0, r0, r4, ror #19
    249c:	003c4226 	eorseq	r4, ip, r6, lsr #4
    24a0:	00055a08 	andeq	r5, r5, r8, lsl #20
    24a4:	7c1f0000 	ldcvc	0, cr0, [pc], {-0}
    24a8:	0100000b 	tsteq	r0, fp
    24ac:	003c44f7 	ldrshteq	r4, [ip], -r7
    24b0:	00000608 	andeq	r0, r0, r8, lsl #12
    24b4:	039c0100 	orrseq	r0, ip, #0, 2
    24b8:	2600000a 	strcs	r0, [r0], -sl
    24bc:	08003c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp, ip, sp}
    24c0:	0000055a 	andeq	r0, r0, sl, asr r5
    24c4:	0c572800 	mrrceq	8, 0, r2, r7, cr0
    24c8:	03010000 	movweq	r0, #4096	; 0x1000
    24cc:	003c4c01 	eorseq	r4, ip, r1, lsl #24
    24d0:	00000608 	andeq	r0, r0, r8, lsl #12
    24d4:	239c0100 	orrscs	r0, ip, #0, 2
    24d8:	2600000a 	strcs	r0, [r0], -sl
    24dc:	08003c52 	stmdaeq	r0, {r1, r4, r6, sl, fp, ip, sp}
    24e0:	0000055a 	andeq	r0, r0, sl, asr r5
    24e4:	0b8d2800 	bleq	fe34c4ec <MSP_BASE+0xde3474ec>
    24e8:	0f010000 	svceq	0x00010000
    24ec:	003c5401 	eorseq	r5, ip, r1, lsl #8
    24f0:	00000608 	andeq	r0, r0, r8, lsl #12
    24f4:	439c0100 	orrsmi	r0, ip, #0, 2
    24f8:	2600000a 	strcs	r0, [r0], -sl
    24fc:	08003c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp, ip, sp}
    2500:	0000055a 	andeq	r0, r0, sl, asr r5
    2504:	0bec2800 	bleq	ffb0c50c <MSP_BASE+0xdfb0750c>
    2508:	1b010000 	blne	42510 <__RW_SIZE__+0x41f90>
    250c:	003c5c01 	eorseq	r5, ip, r1, lsl #24
    2510:	00000608 	andeq	r0, r0, r8, lsl #12
    2514:	639c0100 	orrsvs	r0, ip, #0, 2
    2518:	2600000a 	strcs	r0, [r0], -sl
    251c:	08003c62 	stmdaeq	r0, {r1, r5, r6, sl, fp, ip, sp}
    2520:	0000055a 	andeq	r0, r0, sl, asr r5
    2524:	0d512800 	ldcleq	8, cr2, [r1, #-0]
    2528:	27010000 	strcs	r0, [r1, -r0]
    252c:	003c6401 	eorseq	r6, ip, r1, lsl #8
    2530:	00000608 	andeq	r0, r0, r8, lsl #12
    2534:	839c0100 	orrshi	r0, ip, #0, 2
    2538:	2600000a 	strcs	r0, [r0], -sl
    253c:	08003c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp, ip, sp}
    2540:	0000055a 	andeq	r0, r0, sl, asr r5
    2544:	0a8a2800 	beq	fe28c54c <MSP_BASE+0xde28754c>
    2548:	33010000 	movwcc	r0, #4096	; 0x1000
    254c:	003c6c01 	eorseq	r6, ip, r1, lsl #24
    2550:	00000608 	andeq	r0, r0, r8, lsl #12
    2554:	a39c0100 	orrsge	r0, ip, #0, 2
    2558:	2600000a 	strcs	r0, [r0], -sl
    255c:	08003c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp, ip, sp}
    2560:	0000055a 	andeq	r0, r0, sl, asr r5
    2564:	0c462800 	mcrreq	8, 0, r2, r6, cr0
    2568:	3f010000 	svccc	0x00010000
    256c:	003c7401 	eorseq	r7, ip, r1, lsl #8
    2570:	00000608 	andeq	r0, r0, r8, lsl #12
    2574:	c39c0100 	orrsgt	r0, ip, #0, 2
    2578:	2600000a 	strcs	r0, [r0], -sl
    257c:	08003c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp, ip, sp}
    2580:	0000055a 	andeq	r0, r0, sl, asr r5
    2584:	0a712800 	beq	1c4c58c <__RW_SIZE__+0x1c4c00c>
    2588:	4b010000 	blmi	42590 <__RW_SIZE__+0x42010>
    258c:	003c7c01 	eorseq	r7, ip, r1, lsl #24
    2590:	00000608 	andeq	r0, r0, r8, lsl #12
    2594:	e39c0100 	orrs	r0, ip, #0, 2
    2598:	2600000a 	strcs	r0, [r0], -sl
    259c:	08003c82 	stmdaeq	r0, {r1, r7, sl, fp, ip, sp}
    25a0:	0000055a 	andeq	r0, r0, sl, asr r5
    25a4:	0bd32800 	bleq	ff4cc5ac <MSP_BASE+0xdf4c75ac>
    25a8:	57010000 	strpl	r0, [r1, -r0]
    25ac:	003c8401 	eorseq	r8, ip, r1, lsl #8
    25b0:	00000608 	andeq	r0, r0, r8, lsl #12
    25b4:	039c0100 	orrseq	r0, ip, #0, 2
    25b8:	2600000b 	strcs	r0, [r0], -fp
    25bc:	08003c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp, ip, sp}
    25c0:	0000055a 	andeq	r0, r0, sl, asr r5
    25c4:	0d382800 	ldceq	8, cr2, [r8, #-0]
    25c8:	63010000 	movwvs	r0, #4096	; 0x1000
    25cc:	003c8c01 	eorseq	r8, ip, r1, lsl #24
    25d0:	00000608 	andeq	r0, r0, r8, lsl #12
    25d4:	239c0100 	orrscs	r0, ip, #0, 2
    25d8:	2600000b 	strcs	r0, [r0], -fp
    25dc:	08003c92 	stmdaeq	r0, {r1, r4, r7, sl, fp, ip, sp}
    25e0:	0000055a 	andeq	r0, r0, sl, asr r5
    25e4:	0ae72800 	beq	ff9cc5ec <MSP_BASE+0xdf9c75ec>
    25e8:	6f010000 	svcvs	0x00010000
    25ec:	003c9401 	eorseq	r9, ip, r1, lsl #8
    25f0:	00000608 	andeq	r0, r0, r8, lsl #12
    25f4:	439c0100 	orrsmi	r0, ip, #0, 2
    25f8:	2600000b 	strcs	r0, [r0], -fp
    25fc:	08003c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, ip, sp}
    2600:	0000055a 	andeq	r0, r0, sl, asr r5
    2604:	0c2d2800 	stceq	8, cr2, [sp], #-0
    2608:	7b010000 	blvc	42610 <__RW_SIZE__+0x42090>
    260c:	003c9c01 	eorseq	r9, ip, r1, lsl #24
    2610:	00000608 	andeq	r0, r0, r8, lsl #12
    2614:	639c0100 	orrsvs	r0, ip, #0, 2
    2618:	2600000b 	strcs	r0, [r0], -fp
    261c:	08003ca2 	stmdaeq	r0, {r1, r5, r7, sl, fp, ip, sp}
    2620:	0000055a 	andeq	r0, r0, sl, asr r5
    2624:	0c662800 	stcleq	8, cr2, [r6], #-0
    2628:	87010000 	strhi	r0, [r1, -r0]
    262c:	003ca401 	eorseq	sl, ip, r1, lsl #8
    2630:	00000608 	andeq	r0, r0, r8, lsl #12
    2634:	839c0100 	orrshi	r0, ip, #0, 2
    2638:	2600000b 	strcs	r0, [r0], -fp
    263c:	08003caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp, ip, sp}
    2640:	0000055a 	andeq	r0, r0, sl, asr r5
    2644:	09e42800 	stmibeq	r4!, {fp, sp}^
    2648:	93010000 	movwls	r0, #4096	; 0x1000
    264c:	003cac01 	eorseq	sl, ip, r1, lsl #24
    2650:	00000608 	andeq	r0, r0, r8, lsl #12
    2654:	a39c0100 	orrsge	r0, ip, #0, 2
    2658:	2600000b 	strcs	r0, [r0], -fp
    265c:	08003cb2 	stmdaeq	r0, {r1, r4, r5, r7, sl, fp, ip, sp}
    2660:	0000055a 	andeq	r0, r0, sl, asr r5
    2664:	0b9e2800 	bleq	fe78c66c <MSP_BASE+0xde78766c>
    2668:	9f010000 	svcls	0x00010000
    266c:	003cb401 	eorseq	fp, ip, r1, lsl #8
    2670:	00000608 	andeq	r0, r0, r8, lsl #12
    2674:	c39c0100 	orrsgt	r0, ip, #0, 2
    2678:	2600000b 	strcs	r0, [r0], -fp
    267c:	08003cba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, fp, ip, sp}
    2680:	0000055a 	andeq	r0, r0, sl, asr r5
    2684:	0abb2800 	beq	feecc68c <MSP_BASE+0xdeec768c>
    2688:	ac010000 	stcge	0, cr0, [r1], {-0}
    268c:	003cbc01 	eorseq	fp, ip, r1, lsl #24
    2690:	00000608 	andeq	r0, r0, r8, lsl #12
    2694:	e39c0100 	orrs	r0, ip, #0, 2
    2698:	2600000b 	strcs	r0, [r0], -fp
    269c:	08003cc2 	stmdaeq	r0, {r1, r6, r7, sl, fp, ip, sp}
    26a0:	0000055a 	andeq	r0, r0, sl, asr r5
    26a4:	0cff2800 	ldcleq	8, cr2, [pc]	; 26ac <__RW_SIZE__+0x212c>
    26a8:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    26ac:	003cc401 	eorseq	ip, ip, r1, lsl #8
    26b0:	00000608 	andeq	r0, r0, r8, lsl #12
    26b4:	039c0100 	orrseq	r0, ip, #0, 2
    26b8:	2600000c 	strcs	r0, [r0], -ip
    26bc:	08003cca 	stmdaeq	r0, {r1, r3, r6, r7, sl, fp, ip, sp}
    26c0:	0000055a 	andeq	r0, r0, sl, asr r5
    26c4:	0bb02800 	bleq	fec0c6cc <MSP_BASE+0xdec076cc>
    26c8:	c5010000 	strgt	r0, [r1, #-0]
    26cc:	003ccc01 	eorseq	ip, ip, r1, lsl #24
    26d0:	00000608 	andeq	r0, r0, r8, lsl #12
    26d4:	239c0100 	orrscs	r0, ip, #0, 2
    26d8:	2600000c 	strcs	r0, [r0], -ip
    26dc:	08003cd2 	stmdaeq	r0, {r1, r4, r6, r7, sl, fp, ip, sp}
    26e0:	0000055a 	andeq	r0, r0, sl, asr r5
    26e4:	0a2c2800 	beq	b0c6ec <__RW_SIZE__+0xb0c16c>
    26e8:	d1010000 	mrsle	r0, (UNDEF: 1)
    26ec:	003cd401 	eorseq	sp, ip, r1, lsl #8
    26f0:	00000608 	andeq	r0, r0, r8, lsl #12
    26f4:	439c0100 	orrsmi	r0, ip, #0, 2
    26f8:	2600000c 	strcs	r0, [r0], -ip
    26fc:	08003cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip, sp}
    2700:	0000055a 	andeq	r0, r0, sl, asr r5
    2704:	0d9b2800 	ldceq	8, cr2, [fp]
    2708:	df010000 	svcle	0x00010000
    270c:	003cdc01 	eorseq	sp, ip, r1, lsl #24
    2710:	00003208 	andeq	r3, r0, r8, lsl #4
    2714:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    2718:	2900000c 	stmdbcs	r0, {r2, r3}
    271c:	000004db 	ldrdeq	r0, [r0], -fp
    2720:	08003cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip, sp}
    2724:	00000090 	muleq	r0, r0, r0
    2728:	2a01e401 	bcs	7b734 <__RW_SIZE__+0x7b1b4>
    272c:	000004e8 	andeq	r0, r0, r8, ror #9
    2730:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    2734:	00000cc5 	andeq	r0, r0, r5, asr #25
    2738:	1001ee01 	andne	lr, r1, r1, lsl #28
    273c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2740:	01000000 	mrseq	r0, (UNDEF: 0)
    2744:	000c919c 	muleq	ip, ip, r1
    2748:	3d162600 	ldccc	6, cr2, [r6, #-0]
    274c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2750:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2754:	00000ad4 	ldrdeq	r0, [r0], -r4
    2758:	1801fb01 	stmdane	r1, {r0, r8, r9, fp, ip, sp, lr, pc}
    275c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2760:	01000000 	mrseq	r0, (UNDEF: 0)
    2764:	000cb19c 	muleq	ip, ip, r1
    2768:	3d1e2600 	ldccc	6, cr2, [lr, #-0]
    276c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2770:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2774:	00000b1a 	andeq	r0, r0, sl, lsl fp
    2778:	20020801 	andcs	r0, r2, r1, lsl #16
    277c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2780:	01000000 	mrseq	r0, (UNDEF: 0)
    2784:	000cd19c 	muleq	ip, ip, r1
    2788:	3d262600 	stccc	6, cr2, [r6, #-0]
    278c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2790:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2794:	00000d19 	andeq	r0, r0, r9, lsl sp
    2798:	28021401 	stmdacs	r2, {r0, sl, ip}
    279c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    27a0:	01000000 	mrseq	r0, (UNDEF: 0)
    27a4:	000cf19c 	muleq	ip, ip, r1
    27a8:	3d2e2600 	stccc	6, cr2, [lr, #-0]
    27ac:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    27b0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27b4:	00000ddb 	ldrdeq	r0, [r0], -fp
    27b8:	30022001 	andcc	r2, r2, r1
    27bc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    27c0:	01000000 	mrseq	r0, (UNDEF: 0)
    27c4:	000d119c 	muleq	sp, ip, r1
    27c8:	3d362600 	ldccc	6, cr2, [r6, #-0]
    27cc:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    27d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27d4:	00000b00 	andeq	r0, r0, r0, lsl #22
    27d8:	38022c01 	stmdacc	r2, {r0, sl, fp, sp}
    27dc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    27e0:	01000000 	mrseq	r0, (UNDEF: 0)
    27e4:	000d319c 	muleq	sp, ip, r1
    27e8:	3d3e2600 	ldccc	6, cr2, [lr, #-0]
    27ec:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    27f0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27f4:	00000ca5 	andeq	r0, r0, r5, lsr #25
    27f8:	40023801 	andmi	r3, r2, r1, lsl #16
    27fc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2800:	01000000 	mrseq	r0, (UNDEF: 0)
    2804:	000d519c 	muleq	sp, ip, r1
    2808:	3d462600 	stclcc	6, cr2, [r6, #-0]
    280c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2810:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2814:	00000dc8 	andeq	r0, r0, r8, asr #27
    2818:	48024401 	stmdami	r2, {r0, sl, lr}
    281c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2820:	01000000 	mrseq	r0, (UNDEF: 0)
    2824:	000d719c 	muleq	sp, ip, r1
    2828:	3d4e2600 	stclcc	6, cr2, [lr, #-0]
    282c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2830:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2834:	00000cec 	andeq	r0, r0, ip, ror #25
    2838:	50025001 	andpl	r5, r2, r1
    283c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2840:	01000000 	mrseq	r0, (UNDEF: 0)
    2844:	000d919c 	muleq	sp, ip, r1
    2848:	3d562600 	ldclcc	6, cr2, [r6, #-0]
    284c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2850:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2854:	00000cd9 	ldrdeq	r0, [r0], -r9
    2858:	58025c01 	stmdapl	r2, {r0, sl, fp, ip, lr}
    285c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2860:	01000000 	mrseq	r0, (UNDEF: 0)
    2864:	000db19c 	muleq	sp, ip, r1
    2868:	3d5e2600 	ldclcc	6, cr2, [lr, #-0]
    286c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2870:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2874:	00000a3f 	andeq	r0, r0, pc, lsr sl
    2878:	60026801 	andvs	r6, r2, r1, lsl #16
    287c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2880:	01000000 	mrseq	r0, (UNDEF: 0)
    2884:	000dd19c 	muleq	sp, ip, r1
    2888:	3d662600 	stclcc	6, cr2, [r6, #-0]
    288c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2890:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2894:	00000a52 	andeq	r0, r0, r2, asr sl
    2898:	68027401 	stmdavs	r2, {r0, sl, ip, sp, lr}
    289c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    28a0:	01000000 	mrseq	r0, (UNDEF: 0)
    28a4:	000df19c 	muleq	sp, ip, r1
    28a8:	3d6e2600 	stclcc	6, cr2, [lr, #-0]
    28ac:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    28b0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    28b4:	00000bc3 	andeq	r0, r0, r3, asr #23
    28b8:	70028001 	andvc	r8, r2, r1
    28bc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    28c0:	01000000 	mrseq	r0, (UNDEF: 0)
    28c4:	000e119c 	muleq	lr, ip, r1
    28c8:	3d762600 	ldclcc	6, cr2, [r6, #-0]
    28cc:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    28d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    28d4:	00000a0d 	andeq	r0, r0, sp, lsl #20
    28d8:	78028c01 	stmdavc	r2, {r0, sl, fp, pc}
    28dc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    28e0:	01000000 	mrseq	r0, (UNDEF: 0)
    28e4:	000e319c 	muleq	lr, ip, r1
    28e8:	3d7e2600 	ldclcc	6, cr2, [lr, #-0]
    28ec:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    28f0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    28f4:	00000bfd 	strdeq	r0, [r0], -sp
    28f8:	80029801 	andhi	r9, r2, r1, lsl #16
    28fc:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2900:	01000000 	mrseq	r0, (UNDEF: 0)
    2904:	000e519c 	muleq	lr, ip, r1
    2908:	3d862600 	stccc	6, cr2, [r6]
    290c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2910:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2914:	00000d74 	andeq	r0, r0, r4, ror sp
    2918:	8802a401 	stmdahi	r2, {r0, sl, sp, pc}
    291c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2920:	01000000 	mrseq	r0, (UNDEF: 0)
    2924:	000e719c 	muleq	lr, ip, r1
    2928:	3d8e2600 	stccc	6, cr2, [lr]
    292c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2930:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2934:	00000d86 	andeq	r0, r0, r6, lsl #27
    2938:	9002b001 	andls	fp, r2, r1
    293c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2940:	01000000 	mrseq	r0, (UNDEF: 0)
    2944:	000e919c 	muleq	lr, ip, r1
    2948:	3d962600 	ldccc	6, cr2, [r6]
    294c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2950:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2954:	00000dae 	andeq	r0, r0, lr, lsr #27
    2958:	9802bc01 	stmdals	r2, {r0, sl, fp, ip, sp, pc}
    295c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2960:	01000000 	mrseq	r0, (UNDEF: 0)
    2964:	000eb19c 	muleq	lr, ip, r1
    2968:	3d9e2600 	ldccc	6, cr2, [lr]
    296c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2970:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2974:	00000b32 	andeq	r0, r0, r2, lsr fp
    2978:	a002c801 	andge	ip, r2, r1, lsl #16
    297c:	0608003d 			; <UNDEFINED> instruction: 0x0608003d
    2980:	01000000 	mrseq	r0, (UNDEF: 0)
    2984:	000ed19c 	muleq	lr, ip, r1
    2988:	3da62600 	stccc	6, cr2, [r6]
    298c:	055a0800 	ldrbeq	r0, [sl, #-2048]	; 0xfffff800
    2990:	0c000000 	stceq	0, cr0, [r0], {-0}
    2994:	000004c3 	andeq	r0, r0, r3, asr #9
    2998:	00000ee1 	andeq	r0, r0, r1, ror #29
    299c:	00028a0d 	andeq	r8, r2, sp, lsl #20
    29a0:	2b000700 	blcs	45a8 <__RW_SIZE__+0x4028>
    29a4:	00000b10 	andeq	r0, r0, r0, lsl fp
    29a8:	0ef22301 	cdpeq	3, 15, cr2, cr2, cr1, {0}
    29ac:	03050000 	movweq	r0, #20480	; 0x5000
    29b0:	0800ab20 	stmdaeq	r0, {r5, r8, r9, fp, sp, pc}
    29b4:	000ed112 	andeq	sp, lr, r2, lsl r1
    29b8:	009a2c00 	addseq	r2, sl, r0, lsl #24
    29bc:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    29c0:	000f0306 	andeq	r0, pc, r6, lsl #6
    29c4:	01be0e00 			; <UNDEFINED> instruction: 0x01be0e00
    29c8:	9b2d0000 	blls	b429d0 <__RW_SIZE__+0xb42450>
    29cc:	0100000a 	tsteq	r0, sl
    29d0:	000f03b9 			; <UNDEFINED> instruction: 0x000f03b9
    29d4:	8c030500 	cfstr32hi	mvfx0, [r3], {-0}
    29d8:	2e200005 	cdpcs	0, 2, cr0, cr0, cr5, {0}
    29dc:	00000872 	andeq	r0, r0, r2, ror r8
    29e0:	0301dd01 	movweq	sp, #7425	; 0x1d01
    29e4:	0500000f 	streq	r0, [r0, #-15]
    29e8:	00059003 	andeq	r9, r5, r3
    29ec:	08602f20 	stmdaeq	r0!, {r5, r8, r9, sl, fp, sp}^
    29f0:	10050000 	andne	r0, r5, r0
    29f4:	0004c330 	andeq	ip, r4, r0, lsr r3
    29f8:	00003100 	andeq	r3, r0, r0, lsl #2
    29fc:	00000180 	andeq	r0, r0, r0, lsl #3
    2a00:	0ac00004 	beq	ff002a18 <MSP_BASE+0xdeffda18>
    2a04:	01040000 	mrseq	r0, (UNDEF: 4)
    2a08:	000000f6 	strdeq	r0, [r0], -r6
    2a0c:	000df801 	andeq	pc, sp, r1, lsl #16
    2a10:	00003200 	andeq	r3, r0, r0, lsl #4
    2a14:	003da800 	eorseq	sl, sp, r0, lsl #16
    2a18:	0000c808 	andeq	ip, r0, r8, lsl #16
    2a1c:	00079b00 	andeq	r9, r7, r0, lsl #22
    2a20:	06010200 	streq	r0, [r1], -r0, lsl #4
    2a24:	000000b1 	strheq	r0, [r0], -r1
    2a28:	af080102 	svcge	0x00080102
    2a2c:	02000000 	andeq	r0, r0, #0
    2a30:	01a00502 	lsleq	r0, r2, #10
    2a34:	02020000 	andeq	r0, r2, #0
    2a38:	00008707 	andeq	r8, r0, r7, lsl #14
    2a3c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2a40:	00000005 	andeq	r0, r0, r5
    2a44:	0001b603 	andeq	fp, r1, r3, lsl #12
    2a48:	53500300 	cmppl	r0, #0, 6
    2a4c:	02000000 	andeq	r0, r0, #0
    2a50:	00e40704 	rsceq	r0, r4, r4, lsl #14
    2a54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2a58:	00000005 	andeq	r0, r0, r5
    2a5c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2a60:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2a64:	69050404 	stmdbvs	r5, {r2, sl}
    2a68:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2a6c:	00e90704 	rsceq	r0, r9, r4, lsl #14
    2a70:	04020000 	streq	r0, [r2], #-0
    2a74:	00018c07 	andeq	r8, r1, r7, lsl #24
    2a78:	00480500 	subeq	r0, r8, r0, lsl #10
    2a7c:	7d060000 	stcvc	0, cr0, [r6, #-0]
    2a80:	07000000 	streq	r0, [r0, -r0]
    2a84:	016d0210 	cmneq	sp, r0, lsl r2
    2a88:	000000c5 	andeq	r0, r0, r5, asr #1
    2a8c:	000e1e08 	andeq	r1, lr, r8, lsl #28
    2a90:	016f0200 	cmneq	pc, r0, lsl #4
    2a94:	0000007d 	andeq	r0, r0, sp, ror r0
    2a98:	0e230800 	cdpeq	8, 2, cr0, cr3, cr0, {0}
    2a9c:	70020000 	andvc	r0, r2, r0
    2aa0:	00007d01 	andeq	r7, r0, r1, lsl #26
    2aa4:	56090400 	strpl	r0, [r9], -r0, lsl #8
    2aa8:	02004c41 	andeq	r4, r0, #16640	; 0x4100
    2aac:	007d0171 	rsbseq	r0, sp, r1, ror r1
    2ab0:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    2ab4:	00000e02 	andeq	r0, r0, r2, lsl #28
    2ab8:	82017202 	andhi	r7, r1, #536870912	; 0x20000000
    2abc:	0c000000 	stceq	0, cr0, [r0], {-0}
    2ac0:	0e390a00 	vaddeq.f32	s0, s18, s0
    2ac4:	73020000 	movwvc	r0, #8192	; 0x2000
    2ac8:	00008701 	andeq	r8, r0, r1, lsl #14
    2acc:	08010200 	stmdaeq	r1, {r9}
    2ad0:	000000b8 	strheq	r0, [r0], -r8
    2ad4:	000e280b 	andeq	r2, lr, fp, lsl #16
    2ad8:	a8030100 	stmdage	r3, {r8}
    2adc:	4808003d 	stmdami	r8, {r0, r2, r3, r4, r5}
    2ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ae4:	0000fd9c 	muleq	r0, ip, sp
    2ae8:	0e340c00 	cdpeq	12, 3, cr0, cr4, cr0, {0}
    2aec:	03010000 	movweq	r0, #4096	; 0x1000
    2af0:	0000006f 	andeq	r0, r0, pc, rrx
    2af4:	000008e2 	andeq	r0, r0, r2, ror #17
    2af8:	0e080d00 	cdpeq	13, 0, cr0, cr8, cr0, {0}
    2afc:	0b010000 	bleq	42b04 <__RW_SIZE__+0x42584>
    2b00:	00000068 	andeq	r0, r0, r8, rrx
    2b04:	08003df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp}
    2b08:	00000010 	andeq	r0, r0, r0, lsl r0
    2b0c:	560d9c01 	strpl	r9, [sp], -r1, lsl #24
    2b10:	0100000e 	tsteq	r0, lr
    2b14:	00006f10 	andeq	r6, r0, r0, lsl pc
    2b18:	003e0000 	eorseq	r0, lr, r0
    2b1c:	00000c08 	andeq	r0, r0, r8, lsl #24
    2b20:	0d9c0100 	ldfeqs	f0, [ip]
    2b24:	00000e67 	andeq	r0, r0, r7, ror #28
    2b28:	006f1501 	rsbeq	r1, pc, r1, lsl #10
    2b2c:	3e0c0000 	cdpcc	0, 0, cr0, cr12, cr0, {0}
    2b30:	000c0800 	andeq	r0, ip, r0, lsl #16
    2b34:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b38:	000deb0e 	andeq	lr, sp, lr, lsl #22
    2b3c:	181a0100 	ldmdane	sl, {r8}
    2b40:	0e08003e 	mcreq	0, 0, r0, cr8, cr14, {1}
    2b44:	01000000 	mrseq	r0, (UNDEF: 0)
    2b48:	0e460b9c 	vmoveq.8	d22[0], r0
    2b4c:	1f010000 	svcne	0x00010000
    2b50:	08003e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, sp}
    2b54:	00000048 	andeq	r0, r0, r8, asr #32
    2b58:	01729c01 	cmneq	r2, r1, lsl #24
    2b5c:	340c0000 	strcc	r0, [ip], #-0
    2b60:	0100000e 	tsteq	r0, lr
    2b64:	00006f1f 	andeq	r6, r0, pc, lsl pc
    2b68:	00090300 	andeq	r0, r9, r0, lsl #6
    2b6c:	9a0f0000 	bls	3c2b74 <__RW_SIZE__+0x3c25f4>
    2b70:	02000000 	andeq	r0, r0, #0
    2b74:	017e06ce 	cmneq	lr, lr, asr #13
    2b78:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
    2b7c:	00000000 	andeq	r0, r0, r0
    2b80:	00000596 	muleq	r0, r6, r5
    2b84:	0ba90004 	bleq	fea42b9c <MSP_BASE+0xdea3db9c>
    2b88:	01040000 	mrseq	r0, (UNDEF: 4)
    2b8c:	000000f6 	strdeq	r0, [r0], -r6
    2b90:	000ee401 	andeq	lr, lr, r1, lsl #8
    2b94:	00003200 	andeq	r3, r0, r0, lsl #4
    2b98:	003e7000 	eorseq	r7, lr, r0
    2b9c:	00043a08 	andeq	r3, r4, r8, lsl #20
    2ba0:	00083a00 	andeq	r3, r8, r0, lsl #20
    2ba4:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
    2ba8:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    2bac:	b1060102 	tstlt	r6, r2, lsl #2
    2bb0:	02000000 	andeq	r0, r0, #0
    2bb4:	00af0801 	adceq	r0, pc, r1, lsl #16
    2bb8:	02020000 	andeq	r0, r2, #0
    2bbc:	0001a005 	andeq	sl, r1, r5
    2bc0:	02d70300 	sbcseq	r0, r7, #0, 6
    2bc4:	36020000 	strcc	r0, [r2], -r0
    2bc8:	0000004c 	andeq	r0, r0, ip, asr #32
    2bcc:	87070202 	strhi	r0, [r7, -r2, lsl #4]
    2bd0:	02000000 	andeq	r0, r0, #0
    2bd4:	00050504 	andeq	r0, r5, r4, lsl #10
    2bd8:	b6030000 	strlt	r0, [r3], -r0
    2bdc:	02000001 	andeq	r0, r0, #1
    2be0:	00006550 	andeq	r6, r0, r0, asr r5
    2be4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2be8:	000000e4 	andeq	r0, r0, r4, ror #1
    2bec:	00050802 	andeq	r0, r5, r2, lsl #16
    2bf0:	02000000 	andeq	r0, r0, #0
    2bf4:	00df0708 	sbcseq	r0, pc, r8, lsl #14
    2bf8:	04040000 	streq	r0, [r4], #-0
    2bfc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2c00:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2c04:	000000e9 	andeq	r0, r0, r9, ror #1
    2c08:	8c070402 	cfstrshi	mvf0, [r7], {2}
    2c0c:	05000001 	streq	r0, [r0, #-1]
    2c10:	0000005a 	andeq	r0, r0, sl, asr r0
    2c14:	00004105 	andeq	r4, r0, r5, lsl #2
    2c18:	031c0600 	tsteq	ip, #0, 12
    2c1c:	00fe03e9 	rscseq	r0, lr, r9, ror #7
    2c20:	43070000 	movwmi	r0, #28672	; 0x7000
    2c24:	03004c52 	movweq	r4, #3154	; 0xc52
    2c28:	008f03eb 	addeq	r0, pc, fp, ror #7
    2c2c:	07000000 	streq	r0, [r0, -r0]
    2c30:	00485243 	subeq	r5, r8, r3, asr #4
    2c34:	8f03ec03 	svchi	0x0003ec03
    2c38:	04000000 	streq	r0, [r0], #-0
    2c3c:	52444907 	subpl	r4, r4, #114688	; 0x1c000
    2c40:	03ed0300 	mvneq	r0, #0, 6
    2c44:	0000008f 	andeq	r0, r0, pc, lsl #1
    2c48:	444f0708 	strbmi	r0, [pc], #-1800	; 2c50 <__RW_SIZE__+0x26d0>
    2c4c:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    2c50:	00008f03 	andeq	r8, r0, r3, lsl #30
    2c54:	37080c00 	strcc	r0, [r8, -r0, lsl #24]
    2c58:	03000003 	movweq	r0, #3
    2c5c:	008f03ef 	addeq	r0, pc, pc, ror #7
    2c60:	07100000 	ldreq	r0, [r0, -r0]
    2c64:	00525242 	subseq	r5, r2, r2, asr #4
    2c68:	8f03f003 	svchi	0x0003f003
    2c6c:	14000000 	strne	r0, [r0], #-0
    2c70:	00072d08 	andeq	r2, r7, r8, lsl #26
    2c74:	03f10300 	mvnseq	r0, #0, 6
    2c78:	0000008f 	andeq	r0, r0, pc, lsl #1
    2c7c:	50090018 	andpl	r0, r9, r8, lsl r0
    2c80:	03000006 	movweq	r0, #6
    2c84:	009903f2 			; <UNDEFINED> instruction: 0x009903f2
    2c88:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    2c8c:	95043403 	strls	r3, [r4, #-1027]	; 0xfffffbfd
    2c90:	07000001 	streq	r0, [r0, -r1]
    2c94:	03005243 	movweq	r5, #579	; 0x243
    2c98:	008f0436 	addeq	r0, pc, r6, lsr r4	; <UNPREDICTABLE>
    2c9c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ca0:	00000013 	andeq	r0, r0, r3, lsl r0
    2ca4:	8f043703 	svchi	0x00043703
    2ca8:	04000000 	streq	r0, [r0], #-0
    2cac:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
    2cb0:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    2cb4:	0000008f 	andeq	r0, r0, pc, lsl #1
    2cb8:	00d60808 	sbcseq	r0, r6, r8, lsl #16
    2cbc:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    2cc0:	00008f04 	andeq	r8, r0, r4, lsl #30
    2cc4:	7e080c00 	cdpvc	12, 0, cr0, cr8, cr0, {0}
    2cc8:	03000000 	movweq	r0, #0
    2ccc:	008f043a 	addeq	r0, pc, sl, lsr r4	; <UNPREDICTABLE>
    2cd0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    2cd4:	00000026 	andeq	r0, r0, r6, lsr #32
    2cd8:	8f043b03 	svchi	0x00043b03
    2cdc:	14000000 	strne	r0, [r0], #-0
    2ce0:	0000c608 	andeq	ip, r0, r8, lsl #12
    2ce4:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    2ce8:	0000008f 	andeq	r0, r0, pc, lsl #1
    2cec:	00ce0818 	sbceq	r0, lr, r8, lsl r8
    2cf0:	3d030000 	stccc	0, cr0, [r3, #-0]
    2cf4:	00008f04 	andeq	r8, r0, r4, lsl #30
    2cf8:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
    2cfc:	03000000 	movweq	r0, #0
    2d00:	008f043e 	addeq	r0, pc, lr, lsr r4	; <UNPREDICTABLE>
    2d04:	07200000 	streq	r0, [r0, -r0]!
    2d08:	00525343 	subseq	r5, r2, r3, asr #6
    2d0c:	8f043f03 	svchi	0x00043f03
    2d10:	24000000 	strcs	r0, [r0], #-0
    2d14:	01aa0900 			; <UNDEFINED> instruction: 0x01aa0900
    2d18:	4a030000 	bmi	c2d20 <__RW_SIZE__+0xc27a0>
    2d1c:	00010a04 	andeq	r0, r1, r4, lsl #20
    2d20:	03500600 	cmpeq	r0, #0, 12
    2d24:	03b204a2 			; <UNDEFINED> instruction: 0x03b204a2
    2d28:	43070000 	movwmi	r0, #28672	; 0x7000
    2d2c:	03003152 	movweq	r3, #338	; 0x152
    2d30:	009404a4 	addseq	r0, r4, r4, lsr #9
    2d34:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2d38:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    2d3c:	4104a503 	tstmi	r4, r3, lsl #10
    2d40:	02000000 	andeq	r0, r0, #0
    2d44:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
    2d48:	04a60300 	strteq	r0, [r6], #768	; 0x300
    2d4c:	00000094 	muleq	r0, r4, r0
    2d50:	094b0804 	stmdbeq	fp, {r2, fp}^
    2d54:	a7030000 	strge	r0, [r3, -r0]
    2d58:	00004104 	andeq	r4, r0, r4, lsl #2
    2d5c:	f5080600 			; <UNDEFINED> instruction: 0xf5080600
    2d60:	03000008 	movweq	r0, #8
    2d64:	009404a8 	addseq	r0, r4, r8, lsr #9
    2d68:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    2d6c:	000005c2 	andeq	r0, r0, r2, asr #11
    2d70:	4104a903 	tstmi	r4, r3, lsl #18
    2d74:	0a000000 	beq	2d7c <__RW_SIZE__+0x27fc>
    2d78:	00094108 	andeq	r4, r9, r8, lsl #2
    2d7c:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    2d80:	00000094 	muleq	r0, r4, r0
    2d84:	05cc080c 	strbeq	r0, [ip, #2060]	; 0x80c
    2d88:	ab030000 	blge	c2d90 <__RW_SIZE__+0xc2810>
    2d8c:	00004104 	andeq	r4, r0, r4, lsl #2
    2d90:	53070e00 	movwpl	r0, #32256	; 0x7e00
    2d94:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    2d98:	00009404 	andeq	r9, r0, r4, lsl #8
    2d9c:	d6081000 	strle	r1, [r8], -r0
    2da0:	03000005 	movweq	r0, #5
    2da4:	004104ad 	subeq	r0, r1, sp, lsr #9
    2da8:	07120000 	ldreq	r0, [r2, -r0]
    2dac:	00524745 	subseq	r4, r2, r5, asr #14
    2db0:	9404ae03 	strls	sl, [r4], #-3587	; 0xfffff1fd
    2db4:	14000000 	strne	r0, [r0], #-0
    2db8:	0005e008 	andeq	lr, r5, r8
    2dbc:	04af0300 	strteq	r0, [pc], #768	; 2dc4 <__RW_SIZE__+0x2844>
    2dc0:	00000041 	andeq	r0, r0, r1, asr #32
    2dc4:	088f0816 	stmeq	pc, {r1, r2, r4, fp}	; <UNPREDICTABLE>
    2dc8:	b0030000 	andlt	r0, r3, r0
    2dcc:	00009404 	andeq	r9, r0, r4, lsl #8
    2dd0:	55081800 	strpl	r1, [r8, #-2048]	; 0xfffff800
    2dd4:	03000009 	movweq	r0, #9
    2dd8:	004104b1 	strheq	r0, [r1], #-65	; 0xffffffbf
    2ddc:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    2de0:	00000895 	muleq	r0, r5, r8
    2de4:	9404b203 	strls	fp, [r4], #-515	; 0xfffffdfd
    2de8:	1c000000 	stcne	0, cr0, [r0], {-0}
    2dec:	00095f08 	andeq	r5, r9, r8, lsl #30
    2df0:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    2df4:	00000041 	andeq	r0, r0, r1, asr #32
    2df8:	087c081e 	ldmdaeq	ip!, {r1, r2, r3, r4, fp}^
    2dfc:	b4030000 	strlt	r0, [r3], #-0
    2e00:	00009404 	andeq	r9, r0, r4, lsl #8
    2e04:	69082000 	stmdbvs	r8, {sp}
    2e08:	03000009 	movweq	r0, #9
    2e0c:	004104b5 	strheq	r0, [r1], #-69	; 0xffffffbb
    2e10:	07220000 	streq	r0, [r2, -r0]!
    2e14:	00544e43 	subseq	r4, r4, r3, asr #28
    2e18:	9404b603 	strls	fp, [r4], #-1539	; 0xfffff9fd
    2e1c:	24000000 	strcs	r0, [r0], #-0
    2e20:	00097308 	andeq	r7, r9, r8, lsl #6
    2e24:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    2e28:	00000041 	andeq	r0, r0, r1, asr #32
    2e2c:	53500726 	cmppl	r0, #9961472	; 0x980000
    2e30:	b8030043 	stmdalt	r3, {r0, r1, r6}
    2e34:	00009404 	andeq	r9, r0, r4, lsl #8
    2e38:	bd082800 	stclt	8, cr2, [r8, #-0]
    2e3c:	03000008 	movweq	r0, #8
    2e40:	004104b9 	strheq	r0, [r1], #-73	; 0xffffffb7
    2e44:	072a0000 	streq	r0, [sl, -r0]!
    2e48:	00525241 	subseq	r5, r2, r1, asr #4
    2e4c:	9404ba03 	strls	fp, [r4], #-2563	; 0xfffff5fd
    2e50:	2c000000 	stccs	0, cr0, [r0], {-0}
    2e54:	0008ff08 	andeq	pc, r8, r8, lsl #30
    2e58:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    2e5c:	00000041 	andeq	r0, r0, r1, asr #32
    2e60:	4352072e 	cmpmi	r2, #12058624	; 0xb80000
    2e64:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    2e68:	00009404 	andeq	r9, r0, r4, lsl #8
    2e6c:	0a083000 	beq	20ee74 <__RW_SIZE__+0x20e8f4>
    2e70:	03000009 	movweq	r0, #9
    2e74:	004104bd 	strheq	r0, [r1], #-77	; 0xffffffb3
    2e78:	08320000 	ldmdaeq	r2!, {}	; <UNPREDICTABLE>
    2e7c:	000008a9 	andeq	r0, r0, r9, lsr #17
    2e80:	9404be03 	strls	fp, [r4], #-3587	; 0xfffff1fd
    2e84:	34000000 	strcc	r0, [r0], #-0
    2e88:	0008d308 	andeq	sp, r8, r8, lsl #6
    2e8c:	04bf0300 	ldrteq	r0, [pc], #768	; 2e94 <__RW_SIZE__+0x2914>
    2e90:	00000041 	andeq	r0, r0, r1, asr #32
    2e94:	08ae0836 	stmiaeq	lr!, {r1, r2, r4, r5, fp}
    2e98:	c0030000 	andgt	r0, r3, r0
    2e9c:	00009404 	andeq	r9, r0, r4, lsl #8
    2ea0:	15083800 	strne	r3, [r8, #-2048]	; 0xfffff800
    2ea4:	03000009 	movweq	r0, #9
    2ea8:	004104c1 	subeq	r0, r1, r1, asr #9
    2eac:	083a0000 	ldmdaeq	sl!, {}	; <UNPREDICTABLE>
    2eb0:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
    2eb4:	9404c203 	strls	ip, [r4], #-515	; 0xfffffdfd
    2eb8:	3c000000 	stccc	0, cr0, [r0], {-0}
    2ebc:	00092008 	andeq	r2, r9, r8
    2ec0:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    2ec4:	00000041 	andeq	r0, r0, r1, asr #32
    2ec8:	08b8083e 	ldmeq	r8!, {r1, r2, r3, r4, r5, fp}
    2ecc:	c4030000 	strgt	r0, [r3], #-0
    2ed0:	00009404 	andeq	r9, r0, r4, lsl #8
    2ed4:	2b084000 	blcs	212edc <__RW_SIZE__+0x21295c>
    2ed8:	03000009 	movweq	r0, #9
    2edc:	004104c5 	subeq	r0, r1, r5, asr #9
    2ee0:	08420000 	stmdaeq	r2, {}^	; <UNPREDICTABLE>
    2ee4:	00000946 	andeq	r0, r0, r6, asr #18
    2ee8:	9404c603 	strls	ip, [r4], #-1539	; 0xfffff9fd
    2eec:	44000000 	strmi	r0, [r0], #-0
    2ef0:	0008de08 	andeq	sp, r8, r8, lsl #28
    2ef4:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    2ef8:	00000041 	andeq	r0, r0, r1, asr #32
    2efc:	43440746 	movtmi	r0, #18246	; 0x4746
    2f00:	c8030052 	stmdagt	r3, {r1, r4, r6}
    2f04:	00009404 	andeq	r9, r0, r4, lsl #8
    2f08:	36084800 	strcc	r4, [r8], -r0, lsl #16
    2f0c:	03000009 	movweq	r0, #9
    2f10:	004104c9 	subeq	r0, r1, r9, asr #9
    2f14:	084a0000 	stmdaeq	sl, {}^	; <UNPREDICTABLE>
    2f18:	00000985 	andeq	r0, r0, r5, lsl #19
    2f1c:	9404ca03 	strls	ip, [r4], #-2563	; 0xfffff5fd
    2f20:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2f24:	0008c808 	andeq	ip, r8, r8, lsl #16
    2f28:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    2f2c:	00000041 	andeq	r0, r0, r1, asr #32
    2f30:	e909004e 	stmdb	r9, {r1, r2, r3, r6}
    2f34:	03000008 	movweq	r0, #8
    2f38:	01a104cc 			; <UNDEFINED> instruction: 0x01a104cc
    2f3c:	01020000 	mrseq	r0, (UNDEF: 2)
    2f40:	0000b808 	andeq	fp, r0, r8, lsl #16
    2f44:	0eb60a00 	vmoveq.f32	s0, #96	; 0x60
    2f48:	11010000 	mrsne	r0, (UNDEF: 1)
    2f4c:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
    2f50:	0000003e 	andeq	r0, r0, lr, lsr r0
    2f54:	cb0b9c01 	blgt	2e9f60 <__RW_SIZE__+0x2e99e0>
    2f58:	0100000e 	tsteq	r0, lr
    2f5c:	0000811d 	andeq	r8, r0, sp, lsl r1
    2f60:	003eb000 	eorseq	fp, lr, r0
    2f64:	00002608 	andeq	r2, r0, r8, lsl #12
    2f68:	0a9c0100 	beq	fe703370 <MSP_BASE+0xde6fe370>
    2f6c:	0c000004 	stceq	0, cr0, [r0], {4}
    2f70:	00000edf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2f74:	00811f01 	addeq	r1, r1, r1, lsl #30
    2f78:	730e0000 	movwvc	r0, #57344	; 0xe000
    2f7c:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    2f80:	1eec091a 	mcrne	9, 7, r0, cr12, cr10, {0}
    2f84:	4fffec23 	svcmi	0x00ffec23
    2f88:	210d009f 	swpcs	r0, pc, [sp]	; <UNPREDICTABLE>
    2f8c:	0100000f 	tsteq	r0, pc
    2f90:	003ed841 	eorseq	sp, lr, r1, asr #16
    2f94:	0000e408 	andeq	lr, r0, r8, lsl #8
    2f98:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    2f9c:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    2fa0:	00000edf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2fa4:	007a4101 	rsbseq	r4, sl, r1, lsl #2
    2fa8:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    2fac:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
    2fb0:	7a430100 	bvc	10c33b8 <__RW_SIZE__+0x10c2e38>
    2fb4:	45000000 	strmi	r0, [r0, #-0]
    2fb8:	10000009 	andne	r0, r0, r9
    2fbc:	44010074 	strmi	r0, [r1], #-116	; 0xffffff8c
    2fc0:	00000081 	andeq	r0, r0, r1, lsl #1
    2fc4:	0d005001 	stceq	0, cr5, [r0, #-4]
    2fc8:	00000e7d 	andeq	r0, r0, sp, ror lr
    2fcc:	3fbc6201 	svccc	0x00bc6201
    2fd0:	00620800 	rsbeq	r0, r2, r0, lsl #16
    2fd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fd8:	0000046c 	andeq	r0, r0, ip, ror #8
    2fdc:	000edf0e 	andeq	sp, lr, lr, lsl #30
    2fe0:	7a620100 	bvc	18833e8 <__RW_SIZE__+0x1882e68>
    2fe4:	64000000 	strvs	r0, [r0], #-0
    2fe8:	00000009 	andeq	r0, r0, r9
    2fec:	000e9311 	andeq	r9, lr, r1, lsl r3
    2ff0:	7a700100 	bvc	1c033f8 <__RW_SIZE__+0x1c02e78>
    2ff4:	20000000 	andcs	r0, r0, r0
    2ff8:	20080040 	andcs	r0, r8, r0, asr #32
    2ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    3000:	0e890a9c 	mcreq	10, 4, r0, cr9, cr12, {4}
    3004:	7d010000 	stcvc	0, cr0, [r1, #-0]
    3008:	08004040 	stmdaeq	r0, {r6, lr}
    300c:	00000022 	andeq	r0, r0, r2, lsr #32
    3010:	2c0d9c01 	stccs	12, cr9, [sp], {1}
    3014:	0100000f 	tsteq	r0, pc
    3018:	00406483 	subeq	r6, r0, r3, lsl #9
    301c:	00001808 	andeq	r1, r0, r8, lsl #16
    3020:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    3024:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    3028:	00000edf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    302c:	007a8301 	rsbseq	r8, sl, r1, lsl #6
    3030:	09850000 	stmibeq	r5, {}	; <UNPREDICTABLE>
    3034:	0a000000 	beq	303c <__RW_SIZE__+0x2abc>
    3038:	00000f13 	andeq	r0, r0, r3, lsl pc
    303c:	407c8801 	rsbsmi	r8, ip, r1, lsl #16
    3040:	004c0800 	subeq	r0, ip, r0, lsl #16
    3044:	9c010000 	stcls	0, cr0, [r1], {-0}
    3048:	000eec12 	andeq	lr, lr, r2, lsl ip
    304c:	c8910100 	ldmgt	r1, {r8}
    3050:	58080040 	stmdapl	r8, {r6}
    3054:	01000000 	mrseq	r0, (UNDEF: 0)
    3058:	0004ed9c 	muleq	r4, ip, sp
    305c:	08a40e00 	stmiaeq	r4!, {r9, sl, fp}
    3060:	91010000 	mrsls	r0, (UNDEF: 1)
    3064:	0000004c 	andeq	r0, r0, ip, asr #32
    3068:	000009a6 	andeq	r0, r0, r6, lsr #19
    306c:	0f050a00 	svceq	0x00050a00
    3070:	9b010000 	blls	43078 <__RW_SIZE__+0x42af8>
    3074:	08004120 	stmdaeq	r0, {r5, r8, lr}
    3078:	00000022 	andeq	r0, r0, r2, lsr #32
    307c:	8c0a9c01 	stchi	12, cr9, [sl], {1}
    3080:	01000007 	tsteq	r0, r7
    3084:	004144a5 	subeq	r4, r1, r5, lsr #9
    3088:	00003e08 	andeq	r3, r0, r8, lsl #28
    308c:	129c0100 	addsne	r0, ip, #0, 2
    3090:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    3094:	4184b001 	orrmi	fp, r4, r1
    3098:	00840800 	addeq	r0, r4, r0, lsl #16
    309c:	9c010000 	stcls	0, cr0, [r1], {-0}
    30a0:	00000543 	andeq	r0, r0, r3, asr #10
    30a4:	0008a40e 	andeq	sl, r8, lr, lsl #8
    30a8:	4cb00100 	ldfmis	f0, [r0]
    30ac:	c7000000 	strgt	r0, [r0, -r0]
    30b0:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
    30b4:	000008fa 	strdeq	r0, [r0], -sl
    30b8:	0025b001 	eoreq	fp, r5, r1
    30bc:	09e80000 	stmibeq	r8!, {}^	; <UNPREDICTABLE>
    30c0:	12000000 	andne	r0, r0, #0
    30c4:	00000772 	andeq	r0, r0, r2, ror r7
    30c8:	4208bc01 	andmi	fp, r8, #256	; 0x100
    30cc:	008e0800 	addeq	r0, lr, r0, lsl #16
    30d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    30d4:	00000577 	andeq	r0, r0, r7, ror r5
    30d8:	72696413 	rsbvc	r6, r9, #318767104	; 0x13000000
    30dc:	7abc0100 	bvc	fef034e4 <MSP_BASE+0xdeefe4e4>
    30e0:	16000000 	strne	r0, [r0], -r0
    30e4:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    30e8:	000008fa 	strdeq	r0, [r0], -sl
    30ec:	0025bc01 	eoreq	fp, r5, r1, lsl #24
    30f0:	0a5a0000 	beq	16830f8 <__RW_SIZE__+0x1682b78>
    30f4:	0a000000 	beq	30fc <__RW_SIZE__+0x2b7c>
    30f8:	00000ea6 	andeq	r0, r0, r6, lsr #29
    30fc:	4298d501 	addsmi	sp, r8, #4194304	; 0x400000
    3100:	00120800 	andseq	r0, r2, r0, lsl #16
    3104:	9c010000 	stcls	0, cr0, [r1], {-0}
    3108:	00009a14 	andeq	r9, r0, r4, lsl sl
    310c:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    3110:	00000594 	muleq	r0, r4, r5
    3114:	00007a05 	andeq	r7, r0, r5, lsl #20
    3118:	04a10000 	strteq	r0, [r1], #0
    311c:	00040000 	andeq	r0, r4, r0
    3120:	00000cfd 	strdeq	r0, [r0], -sp
    3124:	00f60104 	rscseq	r0, r6, r4, lsl #2
    3128:	bc010000 	stclt	0, cr0, [r1], {-0}
    312c:	3200000f 	andcc	r0, r0, #15
    3130:	b0000000 	andlt	r0, r0, r0
    3134:	c8080042 	stmdagt	r8, {r1, r6}
    3138:	80000001 	andhi	r0, r0, r1
    313c:	02000009 	andeq	r0, r0, #9
    3140:	00b10601 	adcseq	r0, r1, r1, lsl #12
    3144:	01020000 	mrseq	r0, (UNDEF: 2)
    3148:	0000af08 	andeq	sl, r0, r8, lsl #30
    314c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3150:	000001a0 	andeq	r0, r0, r0, lsr #3
    3154:	0002d703 	andeq	sp, r2, r3, lsl #14
    3158:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
    315c:	02000000 	andeq	r0, r0, #0
    3160:	00870702 	addeq	r0, r7, r2, lsl #14
    3164:	04020000 	streq	r0, [r2], #-0
    3168:	00000505 	andeq	r0, r0, r5, lsl #10
    316c:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    3170:	50020000 	andpl	r0, r2, r0
    3174:	0000005e 	andeq	r0, r0, lr, asr r0
    3178:	e4070402 	str	r0, [r7], #-1026	; 0xfffffbfe
    317c:	02000000 	andeq	r0, r0, #0
    3180:	00000508 	andeq	r0, r0, r8, lsl #10
    3184:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3188:	0000df07 	andeq	sp, r0, r7, lsl #30
    318c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    3190:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3194:	e9070402 	stmdb	r7, {r1, sl}
    3198:	02000000 	andeq	r0, r0, #0
    319c:	018c0704 	orreq	r0, ip, r4, lsl #14
    31a0:	53050000 	movwpl	r0, #20480	; 0x5000
    31a4:	05000000 	streq	r0, [r0, #-0]
    31a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    31ac:	e9031c06 	stmdb	r3, {r1, r2, sl, fp, ip}
    31b0:	0000f703 	andeq	pc, r0, r3, lsl #14
    31b4:	52430700 	subpl	r0, r3, #0, 14
    31b8:	eb03004c 	bl	c32f0 <__RW_SIZE__+0xc2d70>
    31bc:	00008803 	andeq	r8, r0, r3, lsl #16
    31c0:	43070000 	movwmi	r0, #28672	; 0x7000
    31c4:	03004852 	movweq	r4, #2130	; 0x852
    31c8:	008803ec 	addeq	r0, r8, ip, ror #7
    31cc:	07040000 	streq	r0, [r4, -r0]
    31d0:	00524449 	subseq	r4, r2, r9, asr #8
    31d4:	8803ed03 	stmdahi	r3, {r0, r1, r8, sl, fp, sp, lr, pc}
    31d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    31dc:	52444f07 	subpl	r4, r4, #7, 30
    31e0:	03ee0300 	mvneq	r0, #0, 6
    31e4:	00000088 	andeq	r0, r0, r8, lsl #1
    31e8:	0337080c 	teqeq	r7, #12, 16	; 0xc0000
    31ec:	ef030000 	svc	0x00030000
    31f0:	00008803 	andeq	r8, r0, r3, lsl #16
    31f4:	42071000 	andmi	r1, r7, #0
    31f8:	03005252 	movweq	r5, #594	; 0x252
    31fc:	008803f0 	strdeq	r0, [r8], r0	; <UNPREDICTABLE>
    3200:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    3204:	0000072d 	andeq	r0, r0, sp, lsr #14
    3208:	8803f103 	stmdahi	r3, {r0, r1, r8, ip, sp, lr, pc}
    320c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3210:	06500900 	ldrbeq	r0, [r0], -r0, lsl #18
    3214:	f2030000 	vhadd.s8	d0, d3, d0
    3218:	00009203 	andeq	r9, r0, r3, lsl #4
    321c:	03280600 	teqeq	r8, #0, 12
    3220:	018e0434 	orreq	r0, lr, r4, lsr r4
    3224:	43070000 	movwmi	r0, #28672	; 0x7000
    3228:	36030052 			; <UNDEFINED> instruction: 0x36030052
    322c:	00008804 	andeq	r8, r0, r4, lsl #16
    3230:	13080000 	movwne	r0, #32768	; 0x8000
    3234:	03000000 	movweq	r0, #0
    3238:	00880437 	addeq	r0, r8, r7, lsr r4
    323c:	07040000 	streq	r0, [r4, -r0]
    3240:	00524943 	subseq	r4, r2, r3, asr #18
    3244:	88043803 	stmdahi	r4, {r0, r1, fp, ip, sp}
    3248:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    324c:	0000d608 	andeq	sp, r0, r8, lsl #12
    3250:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    3254:	00000088 	andeq	r0, r0, r8, lsl #1
    3258:	007e080c 	rsbseq	r0, lr, ip, lsl #16
    325c:	3a030000 	bcc	c3264 <__RW_SIZE__+0xc2ce4>
    3260:	00008804 	andeq	r8, r0, r4, lsl #16
    3264:	26081000 	strcs	r1, [r8], -r0
    3268:	03000000 	movweq	r0, #0
    326c:	0088043b 	addeq	r0, r8, fp, lsr r4
    3270:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    3274:	000000c6 	andeq	r0, r0, r6, asr #1
    3278:	88043c03 	stmdahi	r4, {r0, r1, sl, fp, ip, sp}
    327c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3280:	0000ce08 	andeq	ip, r0, r8, lsl #28
    3284:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    3288:	00000088 	andeq	r0, r0, r8, lsl #1
    328c:	000e081c 	andeq	r0, lr, ip, lsl r8
    3290:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    3294:	00008804 	andeq	r8, r0, r4, lsl #16
    3298:	43072000 	movwmi	r2, #28672	; 0x7000
    329c:	03005253 	movweq	r5, #595	; 0x253
    32a0:	0088043f 	addeq	r0, r8, pc, lsr r4
    32a4:	00240000 	eoreq	r0, r4, r0
    32a8:	0001aa09 	andeq	sl, r1, r9, lsl #20
    32ac:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    32b0:	00000103 	andeq	r0, r0, r3, lsl #2
    32b4:	d2031c06 	andle	r1, r3, #1536	; 0x600
    32b8:	00025804 	andeq	r5, r2, r4, lsl #16
    32bc:	52530700 	subspl	r0, r3, #0, 14
    32c0:	04d40300 	ldrbeq	r0, [r4], #768	; 0x300
    32c4:	0000008d 	andeq	r0, r0, sp, lsl #1
    32c8:	05b80800 	ldreq	r0, [r8, #2048]!	; 0x800
    32cc:	d5030000 	strle	r0, [r3, #-0]
    32d0:	00003a04 	andeq	r3, r0, r4, lsl #20
    32d4:	44070200 	strmi	r0, [r7], #-512	; 0xfffffe00
    32d8:	d6030052 			; <UNDEFINED> instruction: 0xd6030052
    32dc:	00008d04 	andeq	r8, r0, r4, lsl #26
    32e0:	4b080400 	blmi	2042e8 <__RW_SIZE__+0x203d68>
    32e4:	03000009 	movweq	r0, #9
    32e8:	003a04d7 	ldrsbteq	r0, [sl], -r7
    32ec:	07060000 	streq	r0, [r6, -r0]
    32f0:	00525242 	subseq	r5, r2, r2, asr #4
    32f4:	8d04d803 	stchi	8, cr13, [r4, #-12]
    32f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    32fc:	0005c208 	andeq	ip, r5, r8, lsl #4
    3300:	04d90300 	ldrbeq	r0, [r9], #768	; 0x300
    3304:	0000003a 	andeq	r0, r0, sl, lsr r0
    3308:	5243070a 	subpl	r0, r3, #2621440	; 0x280000
    330c:	da030031 	ble	c33d8 <__RW_SIZE__+0xc2e58>
    3310:	00008d04 	andeq	r8, r0, r4, lsl #26
    3314:	cc080c00 	stcgt	12, cr0, [r8], {-0}
    3318:	03000005 	movweq	r0, #5
    331c:	003a04db 	ldrsbteq	r0, [sl], -fp
    3320:	070e0000 	streq	r0, [lr, -r0]
    3324:	00325243 	eorseq	r5, r2, r3, asr #4
    3328:	8d04dc03 	stchi	12, cr13, [r4, #-12]
    332c:	10000000 	andne	r0, r0, r0
    3330:	0005d608 	andeq	sp, r5, r8, lsl #12
    3334:	04dd0300 	ldrbeq	r0, [sp], #768	; 0x300
    3338:	0000003a 	andeq	r0, r0, sl, lsr r0
    333c:	52430712 	subpl	r0, r3, #4718592	; 0x480000
    3340:	de030033 	mcrle	0, 0, r0, cr3, cr3, {1}
    3344:	00008d04 	andeq	r8, r0, r4, lsl #26
    3348:	e0081400 	and	r1, r8, r0, lsl #8
    334c:	03000005 	movweq	r0, #5
    3350:	003a04df 	ldrsbteq	r0, [sl], -pc
    3354:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    3358:	00000f3e 	andeq	r0, r0, lr, lsr pc
    335c:	8d04e003 	stchi	0, cr14, [r4, #-12]
    3360:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3364:	00095508 	andeq	r5, r9, r8, lsl #10
    3368:	04e10300 	strbteq	r0, [r1], #768	; 0x300
    336c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3370:	5309001a 	movwpl	r0, #36890	; 0x901a
    3374:	0300000f 	movweq	r0, #15
    3378:	019a04e2 	orrseq	r0, sl, r2, ror #9
    337c:	040a0000 	streq	r0, [sl], #-0
    3380:	026c040b 	rsbeq	r0, ip, #184549376	; 0xb000000
    3384:	01020000 	mrseq	r0, (UNDEF: 2)
    3388:	0000b808 	andeq	fp, r0, r8, lsl #16
    338c:	79040b00 	stmdbvc	r4, {r8, r9, fp}
    3390:	0c000002 	stceq	0, cr0, [r0], {2}
    3394:	0000026c 	andeq	r0, r0, ip, ror #4
    3398:	000fc303 	andeq	ip, pc, r3, lsl #6
    339c:	89280400 	stmdbhi	r8!, {sl}
    33a0:	0d000002 	stceq	0, cr0, [r0, #-8]
    33a4:	00000f78 	andeq	r0, r0, r8, ror pc
    33a8:	a0000604 	andge	r0, r0, r4, lsl #12
    33ac:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    33b0:	00000f93 	muleq	r0, r3, pc	; <UNPREDICTABLE>
    33b4:	00000264 	andeq	r0, r0, r4, ror #4
    33b8:	7a030000 	bvc	c33c0 <__RW_SIZE__+0xc2e40>
    33bc:	0400000f 	streq	r0, [r0], #-15
    33c0:	00027e62 	andeq	r7, r2, r2, ror #28
    33c4:	0f660f00 	svceq	0x00660f00
    33c8:	2b010000 	blcs	433d0 <__RW_SIZE__+0x42e50>
    33cc:	0002c201 	andeq	ip, r2, r1, lsl #4
    33d0:	74701000 	ldrbtvc	r1, [r0], #-0
    33d4:	662b0100 	strtvs	r0, [fp], -r0, lsl #2
    33d8:	00000002 	andeq	r0, r0, r2
    33dc:	0007a011 	andeq	sl, r7, r1, lsl r0
    33e0:	6c3e0100 	ldfvss	f0, [lr], #-0
    33e4:	01000002 	tsteq	r0, r2
    33e8:	0007f412 	andeq	pc, r7, r2, lsl r4	; <UNPREDICTABLE>
    33ec:	b0080100 	andlt	r0, r8, r0, lsl #2
    33f0:	b8080042 	stmdalt	r8, {r1, r6}
    33f4:	01000000 	mrseq	r0, (UNDEF: 0)
    33f8:	0003209c 	muleq	r3, ip, r0
    33fc:	0f891300 	svceq	0x00891300
    3400:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    3404:	00000073 	andeq	r0, r0, r3, ror r0
    3408:	00000a78 	andeq	r0, r0, r8, ror sl
    340c:	76696414 			; <UNDEFINED> instruction: 0x76696414
    3410:	200a0100 	andcs	r0, sl, r0, lsl #2
    3414:	99000003 	stmdbls	r0, {r0, r1}
    3418:	1500000a 	strne	r0, [r0, #-10]
    341c:	00000f8e 	andeq	r0, r0, lr, lsl #31
    3420:	007a0b01 	rsbseq	r0, sl, r1, lsl #22
    3424:	0ab10000 	beq	fec4342c <MSP_BASE+0xdec3e42c>
    3428:	61150000 	tstvs	r5, r0
    342c:	0100000f 	tsteq	r0, pc
    3430:	00007a0c 	andeq	r7, r0, ip, lsl #20
    3434:	000aec00 	andeq	lr, sl, r0, lsl #24
    3438:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    343c:	000fa604 	andeq	sl, pc, r4, lsl #12
    3440:	0f430f00 	svceq	0x00430f00
    3444:	1f010000 	svcne	0x00010000
    3448:	00033f01 	andeq	r3, r3, r1, lsl #30
    344c:	0fa11600 	svceq	0x00a11600
    3450:	1f010000 	svcne	0x00010000
    3454:	0000026c 	andeq	r0, r0, ip, ror #4
    3458:	03271700 	teqeq	r7, #0, 14
    345c:	43680000 	cmnmi	r8, #0
    3460:	003a0800 	eorseq	r0, sl, r0, lsl #16
    3464:	9c010000 	stcls	0, cr0, [r1], {-0}
    3468:	0000035a 	andeq	r0, r0, sl, asr r3
    346c:	00033318 	andeq	r3, r3, r8, lsl r3
    3470:	00500100 	subseq	r0, r0, r0, lsl #2
    3474:	0002ab17 	andeq	sl, r2, r7, lsl fp
    3478:	0043a400 	subeq	sl, r3, r0, lsl #8
    347c:	00004208 	andeq	r4, r0, r8, lsl #4
    3480:	909c0100 	addsls	r0, ip, r0, lsl #2
    3484:	19000003 	stmdbne	r0, {r0, r1}
    3488:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    348c:	00000b0e 	andeq	r0, r0, lr, lsl #22
    3490:	0003271a 	andeq	r2, r3, sl, lsl r7
    3494:	0043aa00 	subeq	sl, r3, r0, lsl #20
    3498:	0000b008 	andeq	fp, r0, r8
    349c:	192f0100 	stmdbne	pc!, {r8}	; <UNPREDICTABLE>
    34a0:	00000333 	andeq	r0, r0, r3, lsr r3
    34a4:	00000b46 	andeq	r0, r0, r6, asr #22
    34a8:	601b0000 	andsvs	r0, fp, r0
    34ac:	01000008 	tsteq	r0, r8
    34b0:	0043e833 	subeq	lr, r3, r3, lsr r8
    34b4:	00006008 	andeq	r6, r0, r8
    34b8:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    34bc:	1c000004 	stcne	0, cr0, [r0], {4}
    34c0:	00746d66 	rsbseq	r6, r4, r6, ror #26
    34c4:	02663301 	rsbeq	r3, r6, #67108864	; 0x4000000
    34c8:	91020000 	mrsls	r0, (UNDEF: 2)
    34cc:	611e1d70 	tstvs	lr, r0, ror sp
    34d0:	35010070 	strcc	r0, [r1, #-112]	; 0xffffff90
    34d4:	000002a0 	andeq	r0, r0, r0, lsr #5
    34d8:	7ddc9103 	ldfvcp	f1, [ip, #12]
    34dc:	000f821f 	andeq	r8, pc, pc, lsl r2	; <UNPREDICTABLE>
    34e0:	26360100 	ldrtcs	r0, [r6], -r0, lsl #2
    34e4:	03000004 	movweq	r0, #4
    34e8:	207de091 			; <UNDEFINED> instruction: 0x207de091
    34ec:	000002ab 	andeq	r0, r0, fp, lsr #5
    34f0:	080043fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
    34f4:	000000c8 	andeq	r0, r0, r8, asr #1
    34f8:	04073a01 	streq	r3, [r7], #-2561	; 0xfffff5ff
    34fc:	b7190000 	ldrlt	r0, [r9, -r0]
    3500:	64000002 	strvs	r0, [r0], #-2
    3504:	1a00000b 	bne	3538 <__RW_SIZE__+0x2fb8>
    3508:	00000327 	andeq	r0, r0, r7, lsr #6
    350c:	08004404 	stmdaeq	r0, {r2, sl, lr}
    3510:	000000e0 	andeq	r0, r0, r0, ror #1
    3514:	33192f01 	tstcc	r9, #1, 30
    3518:	aa000003 	bge	352c <__RW_SIZE__+0x2fac>
    351c:	0000000b 	andeq	r0, r0, fp
    3520:	43fe2100 	mvnsmi	r2, #0, 2
    3524:	04890800 	streq	r0, [r9], #2048	; 0x800
    3528:	01220000 	teqeq	r2, r0
    352c:	54910252 	ldrpl	r0, [r1], #594	; 0x252
    3530:	03510122 	cmpeq	r1, #-2147483640	; 0x80000008
    3534:	22065091 	andcs	r5, r6, #145	; 0x91
    3538:	91035001 	tstls	r3, r1
    353c:	00007dc0 	andeq	r7, r0, r0, asr #27
    3540:	00026c23 	andeq	r6, r2, r3, lsr #24
    3544:	00043600 	andeq	r3, r4, r0, lsl #12
    3548:	00812400 	addeq	r2, r1, r0, lsl #8
    354c:	00ff0000 	rscseq	r0, pc, r0
    3550:	0002c225 	andeq	ip, r2, r5, lsr #4
    3554:	00444800 	subeq	r4, r4, r0, lsl #16
    3558:	00001608 	andeq	r1, r0, r8, lsl #12
    355c:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    3560:	00000fad 	andeq	r0, r0, sp, lsr #31
    3564:	026c4b01 	rsbeq	r4, ip, #1024	; 0x400
    3568:	44600000 	strbtmi	r0, [r0], #-0
    356c:	00180800 	andseq	r0, r8, r0, lsl #16
    3570:	9c010000 	stcls	0, cr0, [r1], {-0}
    3574:	00000478 	andeq	r0, r0, r8, ror r4
    3578:	00787227 	rsbseq	r7, r8, r7, lsr #4
    357c:	026c4d01 	rsbeq	r4, ip, #1, 26	; 0x40
    3580:	c2280000 	eorgt	r0, r8, #0
    3584:	60000002 	andvs	r0, r0, r2
    3588:	12080044 	andne	r0, r8, #68	; 0x44
    358c:	01000000 	mrseq	r0, (UNDEF: 0)
    3590:	9a29004f 	bls	a436d4 <__RW_SIZE__+0xa43154>
    3594:	07000000 	streq	r0, [r0, -r0]
    3598:	048406ce 	streq	r0, [r4], #1742	; 0x6ce
    359c:	73050000 	movwvc	r0, #20480	; 0x5000
    35a0:	2a000000 	bcs	35a8 <__RW_SIZE__+0x3028>
    35a4:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    35a8:	0073dc05 	rsbseq	sp, r3, r5, lsl #24
    35ac:	662b0000 	strtvs	r0, [fp], -r0
    35b0:	2b000002 	blcs	35c0 <__RW_SIZE__+0x3040>
    35b4:	00000273 	andeq	r0, r0, r3, ror r2
    35b8:	00027e2b 	andeq	r7, r2, fp, lsr #28
    35bc:	70000000 	andvc	r0, r0, r0
    35c0:	02000000 	andeq	r0, r0, #0
    35c4:	000f5900 	andeq	r5, pc, r0, lsl #18
    35c8:	e6010400 	str	r0, [r1], -r0, lsl #8
    35cc:	0000000a 	andeq	r0, r0, sl
    35d0:	ec080030 	stc	0, cr0, [r8], {48}	; 0x30
    35d4:	63080031 	movwvs	r0, #32817	; 0x8031
    35d8:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    35dc:	3a430073 	bcc	10c37b0 <__RW_SIZE__+0x10c3230>
    35e0:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    35e4:	555c7372 	ldrbpl	r7, [ip, #-882]	; 0xfffffc8e
    35e8:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
    35ec:	6b736544 	blvs	1cdcb04 <__RW_SIZE__+0x1cdc584>
    35f0:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    35f4:	79686973 	stmdbvc	r8!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    35f8:	5c6e6f65 	stclpl	15, cr6, [lr], #-404	; 0xfffffe6c
    35fc:	63617270 	cmnvs	r1, #112, 4
    3600:	65636974 	strbvs	r6, [r3, #-2420]!	; 0xfffff68c
    3604:	3031315c 	eorscc	r3, r1, ip, asr r1
    3608:	6f4d2e32 	svcvs	0x004d2e32
    360c:	5f726f74 	svcpl	0x00726f74
    3610:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
    3614:	5f6c6f72 	svcpl	0x006c6f72
    3618:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
    361c:	70757272 	rsbsvc	r7, r5, r2, ror r2
    3620:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
    3624:	53412055 	movtpl	r2, #4181	; 0x1055
    3628:	322e3220 	eorcc	r3, lr, #32, 4
    362c:	32352e33 	eorscc	r2, r5, #816	; 0x330
    3630:	Address 0x00003630 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
  44:	1301053b 	movwne	r0, #5435	; 0x153b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
  50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	000b3813 	andeq	r3, fp, r3, lsl r8
  58:	000d0800 	andeq	r0, sp, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
  60:	1349053b 	movtne	r0, #38203	; 0x953b
  64:	00000b38 	andeq	r0, r0, r8, lsr fp
  68:	03001609 	movweq	r1, #1545	; 0x609
  6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
  70:	00134905 	andseq	r4, r3, r5, lsl #18
  74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
  80:	01111927 	tsteq	r1, r7, lsr #18
  84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  88:	00194297 	mulseq	r9, r7, r2
  8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
  90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe83324>
  94:	1349053b 	movtne	r0, #38203	; 0x953b
  98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  a4:	0e030b13 	vmoveq.32	d3[0], r0
  a8:	17550e1b 	smmlane	r5, fp, lr, r0
  ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
  b0:	24020000 	strcs	r0, [r2], #-0
  b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  b8:	000e030b 	andeq	r0, lr, fp, lsl #6
  bc:	00160300 	andseq	r0, r6, r0, lsl #6
  c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe83354>
  c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c8:	24040000 	strcs	r0, [r4], #-0
  cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d0:	0008030b 	andeq	r0, r8, fp, lsl #6
  d4:	012e0500 	teqeq	lr, r0, lsl #10
  d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e0:	13491927 	movtne	r1, #39207	; 0x9927
  e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  ec:	00130119 	andseq	r0, r3, r9, lsl r1
  f0:	00340600 	eorseq	r0, r4, r0, lsl #12
  f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83388>
  f8:	1349053b 	movtne	r0, #38203	; 0x953b
  fc:	00001702 	andeq	r1, r0, r2, lsl #14
 100:	3f012e07 	svccc	0x00012e07
 104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807f0>
 108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 110:	97184006 	ldrls	r4, [r8, -r6]
 114:	13011942 	movwne	r1, #6466	; 0x1942
 118:	05080000 	streq	r0, [r8, #-0]
 11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x3807a4>
 120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	00180213 	andseq	r0, r8, r3, lsl r2
 128:	00050900 	andeq	r0, r5, r0, lsl #18
 12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833c0>
 130:	1349053b 	movtne	r0, #38203	; 0x953b
 134:	00001702 	andeq	r1, r0, r2, lsl #14
 138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e8>
 13c:	0013490b 	andseq	r4, r3, fp, lsl #18
 140:	012e0b00 	teqeq	lr, r0, lsl #22
 144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 14c:	13491927 	movtne	r1, #39207	; 0x9927
 150:	06120111 			; <UNDEFINED> instruction: 0x06120111
 154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 158:	00000019 	andeq	r0, r0, r9, lsl r0
 15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 160:	030b130e 	movweq	r1, #45838	; 0xb30e
 164:	110e1b0e 	tstne	lr, lr, lsl #22
 168:	10061201 	andne	r1, r6, r1, lsl #4
 16c:	02000017 	andeq	r0, r0, #23
 170:	0e030104 	adfeqs	f0, f3, f4
 174:	0b3a0b0b 	bleq	e82da8 <__RW_SIZE__+0xe82828>
 178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 17c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 184:	0400000d 	streq	r0, [r0], #-13
 188:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 18c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 190:	00001349 	andeq	r1, r0, r9, asr #6
 194:	0b002405 	bleq	91b0 <__RW_SIZE__+0x8c30>
 198:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 19c:	0600000e 	streq	r0, [r0], -lr
 1a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 1a4:	0b3b0b3a 	bleq	ec2e94 <__RW_SIZE__+0xec2914>
 1a8:	00001349 	andeq	r1, r0, r9, asr #6
 1ac:	0b002407 	bleq	91d0 <__RW_SIZE__+0x8c50>
 1b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1b4:	08000008 	stmdaeq	r0, {r3}
 1b8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
 1bc:	0b3b0b3a 	bleq	ec2eac <__RW_SIZE__+0xec292c>
 1c0:	00001301 	andeq	r1, r0, r1, lsl #6
 1c4:	03000d09 	movweq	r0, #3337	; 0xd09
 1c8:	3b0b3a0e 	blcc	2cea08 <__RW_SIZE__+0x2ce488>
 1cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 1d0:	0a00000b 	beq	204 <__ZI_SIZE__+0x1ac>
 1d4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 1d8:	0b3b0b3a 	bleq	ec2ec8 <__RW_SIZE__+0xec2948>
 1dc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 1e0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 1e4:	3a080300 	bcc	200dec <__RW_SIZE__+0x20086c>
 1e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ec:	00053813 	andeq	r3, r5, r3, lsl r8
 1f0:	01010c00 	tsteq	r1, r0, lsl #24
 1f4:	13011349 	movwne	r1, #4937	; 0x1349
 1f8:	210d0000 	mrscs	r0, (UNDEF: 13)
 1fc:	2f134900 	svccs	0x00134900
 200:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 204:	13490035 	movtne	r0, #36917	; 0x9035
 208:	210f0000 	mrscs	r0, CPSR
 20c:	2f134900 	svccs	0x00134900
 210:	10000005 	andne	r0, r0, r5
 214:	0b0b0113 	bleq	2c0668 <__RW_SIZE__+0x2c00e8>
 218:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 21c:	00001301 	andeq	r1, r0, r1, lsl #6
 220:	03000d11 	movweq	r0, #3345	; 0xd11
 224:	3b0b3a08 	blcc	2cea4c <__RW_SIZE__+0x2ce4cc>
 228:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 22c:	1200000b 	andne	r0, r0, #11
 230:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 234:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 238:	0b381349 	bleq	e04f64 <__RW_SIZE__+0xe049e4>
 23c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 240:	3a0e0300 	bcc	380e48 <__RW_SIZE__+0x3808c8>
 244:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 248:	20134919 	andscs	r4, r3, r9, lsl r9
 24c:	1400000b 	strne	r0, [r0], #-11
 250:	0e03012e 	adfeqsp	f0, f3, #0.5
 254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 258:	0b201927 	bleq	8066fc <__RW_SIZE__+0x80617c>
 25c:	00001301 	andeq	r1, r0, r1, lsl #6
 260:	03000515 	movweq	r0, #1301	; 0x515
 264:	3b0b3a0e 	blcc	2ceaa4 <__RW_SIZE__+0x2ce524>
 268:	00134905 	andseq	r4, r3, r5, lsl #18
 26c:	002e1600 	eoreq	r1, lr, r0, lsl #12
 270:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 274:	0b3b0b3a 	bleq	ec2f64 <__RW_SIZE__+0xec29e4>
 278:	01111927 	tsteq	r1, r7, lsr #18
 27c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 280:	00194297 	mulseq	r9, r7, r2
 284:	012e1700 	teqeq	lr, r0, lsl #14
 288:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 28c:	0b3b0b3a 	bleq	ec2f7c <__RW_SIZE__+0xec29fc>
 290:	13491927 	movtne	r1, #39207	; 0x9927
 294:	13010b20 	movwne	r0, #6944	; 0x1b20
 298:	34180000 	ldrcc	r0, [r8], #-0
 29c:	3a080300 	bcc	200ea4 <__RW_SIZE__+0x200924>
 2a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2a4:	19000013 	stmdbne	r0, {r0, r1, r4}
 2a8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 2ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
 2b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 2b4:	00130119 	andseq	r0, r3, r9, lsl r1
 2b8:	00341a00 	eorseq	r1, r4, r0, lsl #20
 2bc:	00001331 	andeq	r1, r0, r1, lsr r3
 2c0:	3100341b 	tstcc	r0, fp, lsl r4
 2c4:	00180213 	andseq	r0, r8, r3, lsl r2
 2c8:	001d1c00 	andseq	r1, sp, r0, lsl #24
 2cc:	01111331 	tsteq	r1, r1, lsr r3
 2d0:	0b580612 	bleq	1601b20 <__RW_SIZE__+0x16015a0>
 2d4:	00000b59 	andeq	r0, r0, r9, asr fp
 2d8:	3f012e1d 	svccc	0x00012e1d
 2dc:	3a0e0319 	bcc	380f48 <__RW_SIZE__+0x3809c8>
 2e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2e8:	97184006 	ldrls	r4, [r8, -r6]
 2ec:	13011942 	movwne	r1, #6466	; 0x1942
 2f0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
 2f4:	11133101 	tstne	r3, r1, lsl #2
 2f8:	58061201 	stmdapl	r6, {r0, r9, ip}
 2fc:	000b590b 	andeq	r5, fp, fp, lsl #18
 300:	010b1f00 	tsteq	fp, r0, lsl #30
 304:	06120111 			; <UNDEFINED> instruction: 0x06120111
 308:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 30c:	03193f01 	tsteq	r9, #1, 30
 310:	3b0b3a0e 	blcc	2ceb50 <__RW_SIZE__+0x2ce5d0>
 314:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 318:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 31c:	97184006 	ldrls	r4, [r8, -r6]
 320:	13011942 	movwne	r1, #6466	; 0x1942
 324:	05210000 	streq	r0, [r1, #-0]!
 328:	3a080300 	bcc	200f30 <__RW_SIZE__+0x2009b0>
 32c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 330:	00170213 	andseq	r0, r7, r3, lsl r2
 334:	011d2200 	tsteq	sp, r0, lsl #4
 338:	01521331 	cmpeq	r2, r1, lsr r3
 33c:	0b581755 	bleq	1606098 <__RW_SIZE__+0x1605b18>
 340:	13010b59 	movwne	r0, #7001	; 0x1b59
 344:	05230000 	streq	r0, [r3, #-0]!
 348:	02133100 	andseq	r3, r3, #0, 2
 34c:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
 350:	13310005 	teqne	r1, #5
 354:	00000b1c 	andeq	r0, r0, ip, lsl fp
 358:	03003425 	movweq	r3, #1061	; 0x425
 35c:	3b0b3a0e 	blcc	2ceb9c <__RW_SIZE__+0x2ce61c>
 360:	3f134905 	svccc	0x00134905
 364:	00193c19 	andseq	r3, r9, r9, lsl ip
 368:	11010000 	mrsne	r0, (UNDEF: 1)
 36c:	130e2501 	movwne	r2, #58625	; 0xe501
 370:	1b0e030b 	blne	380fa4 <__RW_SIZE__+0x380a24>
 374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 378:	00171006 	andseq	r1, r7, r6
 37c:	00240200 	eoreq	r0, r4, r0, lsl #4
 380:	0b3e0b0b 	bleq	f82fb4 <__RW_SIZE__+0xf82a34>
 384:	00000e03 	andeq	r0, r0, r3, lsl #28
 388:	03001603 	movweq	r1, #1539	; 0x603
 38c:	3b0b3a0e 	blcc	2cebcc <__RW_SIZE__+0x2ce64c>
 390:	0013490b 	andseq	r4, r3, fp, lsl #18
 394:	00240400 	eoreq	r0, r4, r0, lsl #8
 398:	0b3e0b0b 	bleq	f82fcc <__RW_SIZE__+0xf82a4c>
 39c:	00000803 	andeq	r0, r0, r3, lsl #16
 3a0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 3a4:	06000013 			; <UNDEFINED> instruction: 0x06000013
 3a8:	0b0b0113 	bleq	2c07fc <__RW_SIZE__+0x2c027c>
 3ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3b0:	00001301 	andeq	r1, r0, r1, lsl #6
 3b4:	03000d07 	movweq	r0, #3335	; 0xd07
 3b8:	3b0b3a08 	blcc	2cebe0 <__RW_SIZE__+0x2ce660>
 3bc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3c0:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 3c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3cc:	0b381349 	bleq	e050f8 <__RW_SIZE__+0xe04b78>
 3d0:	16090000 	strne	r0, [r9], -r0
 3d4:	3a0e0300 	bcc	380fdc <__RW_SIZE__+0x380a5c>
 3d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3dc:	0a000013 	beq	430 <MSP_SIZE+0x30>
 3e0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 3e4:	0b3a0e03 	bleq	e83bf8 <__RW_SIZE__+0xe83678>
 3e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 3ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 3f4:	0b000019 	bleq	460 <MSP_SIZE+0x60>
 3f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 3fc:	0b3a0e03 	bleq	e83c10 <__RW_SIZE__+0xe83690>
 400:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 404:	06120111 			; <UNDEFINED> instruction: 0x06120111
 408:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 40c:	00130119 	andseq	r0, r3, r9, lsl r1
 410:	00050c00 	andeq	r0, r5, r0, lsl #24
 414:	0b3a0803 	bleq	e82428 <__RW_SIZE__+0xe81ea8>
 418:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 41c:	00001702 	andeq	r1, r0, r2, lsl #14
 420:	0300340d 	movweq	r3, #1037	; 0x40d
 424:	3b0b3a0e 	blcc	2cec64 <__RW_SIZE__+0x2ce6e4>
 428:	3f134905 	svccc	0x00134905
 42c:	00193c19 	andseq	r3, r9, r9, lsl ip
 430:	11010000 	mrsne	r0, (UNDEF: 1)
 434:	130e2501 	movwne	r2, #58625	; 0xe501
 438:	1b0e030b 	blne	38106c <__RW_SIZE__+0x380aec>
 43c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 440:	00171006 	andseq	r1, r7, r6
 444:	00240200 	eoreq	r0, r4, r0, lsl #4
 448:	0b3e0b0b 	bleq	f8307c <__RW_SIZE__+0xf82afc>
 44c:	00000e03 	andeq	r0, r0, r3, lsl #28
 450:	03001603 	movweq	r1, #1539	; 0x603
 454:	3b0b3a0e 	blcc	2cec94 <__RW_SIZE__+0x2ce714>
 458:	0013490b 	andseq	r4, r3, fp, lsl #18
 45c:	00240400 	eoreq	r0, r4, r0, lsl #8
 460:	0b3e0b0b 	bleq	f83094 <__RW_SIZE__+0xf82b14>
 464:	00000803 	andeq	r0, r0, r3, lsl #16
 468:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 46c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 470:	0b0b0113 	bleq	2c08c4 <__RW_SIZE__+0x2c0344>
 474:	0b3b0b3a 	bleq	ec3164 <__RW_SIZE__+0xec2be4>
 478:	00001301 	andeq	r1, r0, r1, lsl #6
 47c:	03000d07 	movweq	r0, #3335	; 0xd07
 480:	3b0b3a0e 	blcc	2cecc0 <__RW_SIZE__+0x2ce740>
 484:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 488:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 48c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 490:	0b3b0b3a 	bleq	ec3180 <__RW_SIZE__+0xec2c00>
 494:	0b381349 	bleq	e051c0 <__RW_SIZE__+0xe04c40>
 498:	26090000 	strcs	r0, [r9], -r0
 49c:	00134900 	andseq	r4, r3, r0, lsl #18
 4a0:	01010a00 	tsteq	r1, r0, lsl #20
 4a4:	13011349 	movwne	r1, #4937	; 0x1349
 4a8:	210b0000 	mrscs	r0, (UNDEF: 11)
 4ac:	2f134900 	svccs	0x00134900
 4b0:	0c00000b 	stceq	0, cr0, [r0], {11}
 4b4:	0b0b000f 	bleq	2c04f8 <__RW_SIZE__+0x2bff78>
 4b8:	00001349 	andeq	r1, r0, r9, asr #6
 4bc:	3f012e0d 	svccc	0x00012e0d
 4c0:	3a0e0319 	bcc	38112c <__RW_SIZE__+0x380bac>
 4c4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 4c8:	010b2019 	tsteq	fp, r9, lsl r0
 4cc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 4d0:	08030005 	stmdaeq	r3, {r0, r2}
 4d4:	0b3b0b3a 	bleq	ec31c4 <__RW_SIZE__+0xec2c44>
 4d8:	00001349 	andeq	r1, r0, r9, asr #6
 4dc:	0300340f 	movweq	r3, #1039	; 0x40f
 4e0:	3b0b3a08 	blcc	2ced08 <__RW_SIZE__+0x2ce788>
 4e4:	0013490b 	andseq	r4, r3, fp, lsl #18
 4e8:	012e1000 	teqeq	lr, r0
 4ec:	01111331 	tsteq	r1, r1, lsr r3
 4f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 4f4:	01194296 			; <UNDEFINED> instruction: 0x01194296
 4f8:	11000013 	tstne	r0, r3, lsl r0
 4fc:	13310005 	teqne	r1, #5
 500:	00001702 	andeq	r1, r0, r2, lsl #14
 504:	31003412 	tstcc	r0, r2, lsl r4
 508:	00180213 	andseq	r0, r8, r3, lsl r2
 50c:	00341300 	eorseq	r1, r4, r0, lsl #6
 510:	17021331 	smladxne	r2, r1, r3, r1
 514:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
 518:	11010182 	smlabbne	r1, r2, r1, r0
 51c:	01133101 	tsteq	r3, r1, lsl #2
 520:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 524:	0001828a 	andeq	r8, r1, sl, lsl #5
 528:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 52c:	16000018 			; <UNDEFINED> instruction: 0x16000018
 530:	01018289 	smlabbeq	r1, r9, r2, r8
 534:	13310111 	teqne	r1, #1073741828	; 0x40000004
 538:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 53c:	3a0e0300 	bcc	381144 <__RW_SIZE__+0x380bc4>
 540:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 544:	000b2019 	andeq	r2, fp, r9, lsl r0
 548:	012e1800 	teqeq	lr, r0, lsl #16
 54c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 550:	0b3b0b3a 	bleq	ec3240 <__RW_SIZE__+0xec2cc0>
 554:	01111927 	tsteq	r1, r7, lsr #18
 558:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 55c:	01194296 			; <UNDEFINED> instruction: 0x01194296
 560:	19000013 	stmdbne	r0, {r0, r1, r4}
 564:	08030034 	stmdaeq	r3, {r2, r4, r5}
 568:	0b3b0b3a 	bleq	ec3258 <__RW_SIZE__+0xec2cd8>
 56c:	17021349 	strne	r1, [r2, -r9, asr #6]
 570:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
 574:	11133101 	tstne	r3, r1, lsl #2
 578:	58061201 	stmdapl	r6, {r0, r9, ip}
 57c:	010b590b 	tsteq	fp, fp, lsl #18
 580:	1b000013 	blne	5d4 <__RW_SIZE__+0x54>
 584:	00018289 	andeq	r8, r1, r9, lsl #5
 588:	13310111 	teqne	r1, #1073741828	; 0x40000004
 58c:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
 590:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 594:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 598:	010b590b 	tsteq	fp, fp, lsl #18
 59c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
 5a0:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 5a4:	341e0000 	ldrcc	r0, [lr], #-0
 5a8:	3a0e0300 	bcc	3811b0 <__RW_SIZE__+0x380c30>
 5ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 5b0:	3c193f13 	ldccc	15, cr3, [r9], {19}
 5b4:	1f000019 	svcne	0x00000019
 5b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 5bc:	0b3b0b3a 	bleq	ec32ac <__RW_SIZE__+0xec2d2c>
 5c0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 5c4:	00001802 	andeq	r1, r0, r2, lsl #16
 5c8:	03003420 	movweq	r3, #1056	; 0x420
 5cc:	3b0b3a08 	blcc	2cedf4 <__RW_SIZE__+0x2ce874>
 5d0:	3f13490b 	svccc	0x0013490b
 5d4:	00180219 	andseq	r0, r8, r9, lsl r2
 5d8:	00342100 	eorseq	r2, r4, r0, lsl #2
 5dc:	0b3a0e03 	bleq	e83df0 <__RW_SIZE__+0xe83870>
 5e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 5e4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 5e8:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
 5ec:	03193f01 	tsteq	r9, #1, 30
 5f0:	3b0b3a0e 	blcc	2cee30 <__RW_SIZE__+0x2ce8b0>
 5f4:	3c19270b 	ldccc	7, cr2, [r9], {11}
 5f8:	00130119 	andseq	r0, r3, r9, lsl r1
 5fc:	00052300 	andeq	r2, r5, r0, lsl #6
 600:	00001349 	andeq	r1, r0, r9, asr #6
 604:	00001824 	andeq	r1, r0, r4, lsr #16
 608:	002e2500 	eoreq	r2, lr, r0, lsl #10
 60c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 610:	0b3b0b3a 	bleq	ec3300 <__RW_SIZE__+0xec2d80>
 614:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 618:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
 61c:	03193f00 	tsteq	r9, #0, 30
 620:	3b0b3a0e 	blcc	2cee60 <__RW_SIZE__+0x2ce8e0>
 624:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 628:	00193c13 	andseq	r3, r9, r3, lsl ip
 62c:	11010000 	mrsne	r0, (UNDEF: 1)
 630:	130e2501 	movwne	r2, #58625	; 0xe501
 634:	1b0e030b 	blne	381268 <__RW_SIZE__+0x380ce8>
 638:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 63c:	00171006 	andseq	r1, r7, r6
 640:	00240200 	eoreq	r0, r4, r0, lsl #4
 644:	0b3e0b0b 	bleq	f83278 <__RW_SIZE__+0xf82cf8>
 648:	00000e03 	andeq	r0, r0, r3, lsl #28
 64c:	03001603 	movweq	r1, #1539	; 0x603
 650:	3b0b3a0e 	blcc	2cee90 <__RW_SIZE__+0x2ce910>
 654:	0013490b 	andseq	r4, r3, fp, lsl #18
 658:	00240400 	eoreq	r0, r4, r0, lsl #8
 65c:	0b3e0b0b 	bleq	f83290 <__RW_SIZE__+0xf82d10>
 660:	00000803 	andeq	r0, r0, r3, lsl #16
 664:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 668:	06000013 			; <UNDEFINED> instruction: 0x06000013
 66c:	0b0b0113 	bleq	2c0ac0 <__RW_SIZE__+0x2c0540>
 670:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 674:	00001301 	andeq	r1, r0, r1, lsl #6
 678:	03000d07 	movweq	r0, #3335	; 0xd07
 67c:	3b0b3a08 	blcc	2ceea4 <__RW_SIZE__+0x2ce924>
 680:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 684:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 688:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 68c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 690:	0b381349 	bleq	e053bc <__RW_SIZE__+0xe04e3c>
 694:	16090000 	strne	r0, [r9], -r0
 698:	3a0e0300 	bcc	3812a0 <__RW_SIZE__+0x380d20>
 69c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 6a0:	0a000013 	beq	6f4 <__RW_SIZE__+0x174>
 6a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 6a8:	0b3a0e03 	bleq	e83ebc <__RW_SIZE__+0xe8393c>
 6ac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 6b0:	13010b20 	movwne	r0, #6944	; 0x1b20
 6b4:	050b0000 	streq	r0, [fp, #-0]
 6b8:	3a0e0300 	bcc	3812c0 <__RW_SIZE__+0x380d40>
 6bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 6c0:	0c000013 	stceq	0, cr0, [r0], {19}
 6c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 6c8:	0b3a0e03 	bleq	e83edc <__RW_SIZE__+0xe8395c>
 6cc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 6d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 6d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 6d8:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
 6dc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 6e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 6e4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 6e8:	00130119 	andseq	r0, r3, r9, lsl r1
 6ec:	00050e00 	andeq	r0, r5, r0, lsl #28
 6f0:	17021331 	smladxne	r2, r1, r3, r1
 6f4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
 6f8:	03193f01 	tsteq	r9, #1, 30
 6fc:	3b0b3a0e 	blcc	2cef3c <__RW_SIZE__+0x2ce9bc>
 700:	1119270b 	tstne	r9, fp, lsl #14
 704:	40061201 	andmi	r1, r6, r1, lsl #4
 708:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 70c:	00001301 	andeq	r1, r0, r1, lsl #6
 710:	03000510 	movweq	r0, #1296	; 0x510
 714:	3b0b3a08 	blcc	2cef3c <__RW_SIZE__+0x2ce9bc>
 718:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 71c:	11000017 	tstne	r0, r7, lsl r0
 720:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 724:	0b3b0b3a 	bleq	ec3414 <__RW_SIZE__+0xec2e94>
 728:	17021349 	strne	r1, [r2, -r9, asr #6]
 72c:	1d120000 	ldcne	0, cr0, [r2, #-0]
 730:	11133101 	tstne	r3, r1, lsl #2
 734:	58061201 	stmdapl	r6, {r0, r9, ip}
 738:	010b590b 	tsteq	fp, fp, lsl #18
 73c:	13000013 	movwne	r0, #19
 740:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 744:	06120111 			; <UNDEFINED> instruction: 0x06120111
 748:	0b590b58 	bleq	16434b0 <__RW_SIZE__+0x1642f30>
 74c:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 750:	03193f00 	tsteq	r9, #0, 30
 754:	3b0b3a0e 	blcc	2cef94 <__RW_SIZE__+0x2cea14>
 758:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 75c:	97184006 	ldrls	r4, [r8, -r6]
 760:	00001942 	andeq	r1, r0, r2, asr #18
 764:	03003415 	movweq	r3, #1045	; 0x415
 768:	3b0b3a0e 	blcc	2cefa8 <__RW_SIZE__+0x2cea28>
 76c:	3f134905 	svccc	0x00134905
 770:	00193c19 	andseq	r3, r9, r9, lsl ip
 774:	11010000 	mrsne	r0, (UNDEF: 1)
 778:	130e2501 	movwne	r2, #58625	; 0xe501
 77c:	1b0e030b 	blne	3813b0 <__RW_SIZE__+0x380e30>
 780:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 784:	00171006 	andseq	r1, r7, r6
 788:	00240200 	eoreq	r0, r4, r0, lsl #4
 78c:	0b3e0b0b 	bleq	f833c0 <__RW_SIZE__+0xf82e40>
 790:	00000e03 	andeq	r0, r0, r3, lsl #28
 794:	0b002403 	bleq	97a8 <__RW_SIZE__+0x9228>
 798:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 79c:	04000008 	streq	r0, [r0], #-8
 7a0:	0b0b000f 	bleq	2c07e4 <__RW_SIZE__+0x2c0264>
 7a4:	00001349 	andeq	r1, r0, r9, asr #6
 7a8:	3f012e05 	svccc	0x00012e05
 7ac:	3a0e0319 	bcc	381418 <__RW_SIZE__+0x380e98>
 7b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 7b4:	11134919 	tstne	r3, r9, lsl r9
 7b8:	40061201 	andmi	r1, r6, r1, lsl #4
 7bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 7c0:	00001301 	andeq	r1, r0, r1, lsl #6
 7c4:	03000506 	movweq	r0, #1286	; 0x506
 7c8:	3b0b3a08 	blcc	2ceff0 <__RW_SIZE__+0x2cea70>
 7cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 7d0:	07000017 	smladeq	r0, r7, r0, r0
 7d4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 7d8:	0b3b0b3a 	bleq	ec34c8 <__RW_SIZE__+0xec2f48>
 7dc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 7e0:	0000193c 	andeq	r1, r0, ip, lsr r9
 7e4:	03003408 	movweq	r3, #1032	; 0x408
 7e8:	3b0b3a0e 	blcc	2cf028 <__RW_SIZE__+0x2ceaa8>
 7ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 7f0:	09000018 	stmdbeq	r0, {r3, r4}
 7f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 7f8:	0b3b0b3a 	bleq	ec34e8 <__RW_SIZE__+0xec2f68>
 7fc:	17021349 	strne	r1, [r2, -r9, asr #6]
 800:	340a0000 	strcc	r0, [sl], #-0
 804:	3a0e0300 	bcc	38140c <__RW_SIZE__+0x380e8c>
 808:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 80c:	3c193f13 	ldccc	15, cr3, [r9], {19}
 810:	0b000019 	bleq	87c <__RW_SIZE__+0x2fc>
 814:	13490035 	movtne	r0, #36917	; 0x9035
 818:	01000000 	mrseq	r0, (UNDEF: 0)
 81c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 820:	0e030b13 	vmoveq.32	d3[0], r0
 824:	01110e1b 	tsteq	r1, fp, lsl lr
 828:	17100612 			; <UNDEFINED> instruction: 0x17100612
 82c:	04020000 	streq	r0, [r2], #-0
 830:	0b0e0301 	bleq	38143c <__RW_SIZE__+0x380ebc>
 834:	3b0b3a0b 	blcc	2cf068 <__RW_SIZE__+0x2ceae8>
 838:	0013010b 	andseq	r0, r3, fp, lsl #2
 83c:	00280300 	eoreq	r0, r8, r0, lsl #6
 840:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 844:	16040000 	strne	r0, [r4], -r0
 848:	3a0e0300 	bcc	381450 <__RW_SIZE__+0x380ed0>
 84c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 850:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 854:	0b0b0024 	bleq	2c08ec <__RW_SIZE__+0x2c036c>
 858:	0e030b3e 	vmoveq.16	d3[0], r0
 85c:	16060000 	strne	r0, [r6], -r0
 860:	3a0e0300 	bcc	381468 <__RW_SIZE__+0x380ee8>
 864:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 868:	07000013 	smladeq	r0, r3, r0, r0
 86c:	0b0b0024 	bleq	2c0904 <__RW_SIZE__+0x2c0384>
 870:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 874:	13080000 	movwne	r0, #32768	; 0x8000
 878:	3a050b01 	bcc	143484 <__RW_SIZE__+0x142f04>
 87c:	010b3b0b 	tsteq	fp, fp, lsl #22
 880:	09000013 	stmdbeq	r0, {r0, r1, r4}
 884:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 888:	0b3b0b3a 	bleq	ec3578 <__RW_SIZE__+0xec2ff8>
 88c:	0b381349 	bleq	e055b8 <__RW_SIZE__+0xe05038>
 890:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 894:	3a0e0300 	bcc	38149c <__RW_SIZE__+0x380f1c>
 898:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 89c:	00053813 	andeq	r3, r5, r3, lsl r8
 8a0:	000d0b00 	andeq	r0, sp, r0, lsl #22
 8a4:	0b3a0803 	bleq	e828b8 <__RW_SIZE__+0xe82338>
 8a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 8ac:	00000538 	andeq	r0, r0, r8, lsr r5
 8b0:	4901010c 	stmdbmi	r1, {r2, r3, r8}
 8b4:	00130113 	andseq	r0, r3, r3, lsl r1
 8b8:	00210d00 	eoreq	r0, r1, r0, lsl #26
 8bc:	0b2f1349 	bleq	bc55e8 <__RW_SIZE__+0xbc5068>
 8c0:	350e0000 	strcc	r0, [lr, #-0]
 8c4:	00134900 	andseq	r4, r3, r0, lsl #18
 8c8:	00210f00 	eoreq	r0, r1, r0, lsl #30
 8cc:	052f1349 	streq	r1, [pc, #-841]!	; 58b <__RW_SIZE__+0xb>
 8d0:	13100000 	tstne	r0, #0
 8d4:	3a0b0b01 	bcc	2c34e0 <__RW_SIZE__+0x2c2f60>
 8d8:	010b3b0b 	tsteq	fp, fp, lsl #22
 8dc:	11000013 	tstne	r0, r3, lsl r0
 8e0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 8e4:	0b3b0b3a 	bleq	ec35d4 <__RW_SIZE__+0xec3054>
 8e8:	0b381349 	bleq	e05614 <__RW_SIZE__+0xe05094>
 8ec:	26120000 	ldrcs	r0, [r2], -r0
 8f0:	00134900 	andseq	r4, r3, r0, lsl #18
 8f4:	01131300 	tsteq	r3, r0, lsl #6
 8f8:	0b3a0b0b 	bleq	e8352c <__RW_SIZE__+0xe82fac>
 8fc:	1301053b 	movwne	r0, #5435	; 0x153b
 900:	0d140000 	ldceq	0, cr0, [r4, #-0]
 904:	3a080300 	bcc	20150c <__RW_SIZE__+0x200f8c>
 908:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 90c:	000b3813 	andeq	r3, fp, r3, lsl r8
 910:	000d1500 	andeq	r1, sp, r0, lsl #10
 914:	0b3a0e03 	bleq	e84128 <__RW_SIZE__+0xe83ba8>
 918:	1349053b 	movtne	r0, #38203	; 0x953b
 91c:	00000b38 	andeq	r0, r0, r8, lsr fp
 920:	0b000f16 	bleq	4580 <__RW_SIZE__+0x4000>
 924:	0013490b 	andseq	r4, r3, fp, lsl #18
 928:	012e1700 	teqeq	lr, r0, lsl #14
 92c:	0b3a0e03 	bleq	e84140 <__RW_SIZE__+0xe83bc0>
 930:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 934:	13010b20 	movwne	r0, #6944	; 0x1b20
 938:	05180000 	ldreq	r0, [r8, #-0]
 93c:	3a0e0300 	bcc	381544 <__RW_SIZE__+0x380fc4>
 940:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 944:	19000013 	stmdbne	r0, {r0, r1, r4}
 948:	0e03012e 	adfeqsp	f0, f3, #0.5
 94c:	0b3b0b3a 	bleq	ec363c <__RW_SIZE__+0xec30bc>
 950:	01111927 	tsteq	r1, r7, lsr #18
 954:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 958:	01194297 			; <UNDEFINED> instruction: 0x01194297
 95c:	1a000013 	bne	9b0 <__RW_SIZE__+0x430>
 960:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 964:	0b3b0b3a 	bleq	ec3654 <__RW_SIZE__+0xec30d4>
 968:	17021349 	strne	r1, [r2, -r9, asr #6]
 96c:	051b0000 	ldreq	r0, [fp, #-0]
 970:	3a080300 	bcc	201578 <__RW_SIZE__+0x200ff8>
 974:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 978:	00170213 	andseq	r0, r7, r3, lsl r2
 97c:	00341c00 	eorseq	r1, r4, r0, lsl #24
 980:	0b3a0803 	bleq	e82994 <__RW_SIZE__+0xe82414>
 984:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 988:	00001702 	andeq	r1, r0, r2, lsl #14
 98c:	0182891d 	orreq	r8, r2, sp, lsl r9
 990:	31011101 	tstcc	r1, r1, lsl #2
 994:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 998:	0001828a 	andeq	r8, r1, sl, lsl #5
 99c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 9a0:	1f000018 	svcne	0x00000018
 9a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 9a8:	0b3a0e03 	bleq	e841bc <__RW_SIZE__+0xe83c3c>
 9ac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 9b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 9b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 9b8:	00130119 	andseq	r0, r3, r9, lsl r1
 9bc:	82892000 	addhi	r2, r9, #0
 9c0:	01110101 	tsteq	r1, r1, lsl #2
 9c4:	13011331 	movwne	r1, #4913	; 0x1331
 9c8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 9cc:	3a0e0301 	bcc	3815d8 <__RW_SIZE__+0x381058>
 9d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 9d4:	010b2019 	tsteq	fp, r9, lsl r0
 9d8:	22000013 	andcs	r0, r0, #19
 9dc:	08030005 	stmdaeq	r3, {r0, r2}
 9e0:	0b3b0b3a 	bleq	ec36d0 <__RW_SIZE__+0xec3150>
 9e4:	00001349 	andeq	r1, r0, r9, asr #6
 9e8:	31011d23 	tstcc	r1, r3, lsr #26
 9ec:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 9f0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 9f4:	0013010b 	andseq	r0, r3, fp, lsl #2
 9f8:	00052400 	andeq	r2, r5, r0, lsl #8
 9fc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
 a00:	05250000 	streq	r0, [r5, #-0]!
 a04:	02133100 	andseq	r3, r3, #0, 2
 a08:	26000017 			; <UNDEFINED> instruction: 0x26000017
 a0c:	00018289 	andeq	r8, r1, r9, lsl #5
 a10:	13310111 	teqne	r1, #1073741828	; 0x40000004
 a14:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
 a18:	03193f00 	tsteq	r9, #0, 30
 a1c:	3b0b3a0e 	blcc	2cf25c <__RW_SIZE__+0x2cecdc>
 a20:	1119270b 	tstne	r9, fp, lsl #14
 a24:	40061201 	andmi	r1, r6, r1, lsl #4
 a28:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 a2c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
 a30:	03193f01 	tsteq	r9, #1, 30
 a34:	3b0b3a0e 	blcc	2cf274 <__RW_SIZE__+0x2cecf4>
 a38:	11192705 	tstne	r9, r5, lsl #14
 a3c:	40061201 	andmi	r1, r6, r1, lsl #4
 a40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 a44:	00001301 	andeq	r1, r0, r1, lsl #6
 a48:	31011d29 	tstcc	r1, r9, lsr #26
 a4c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 a50:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 a54:	2a000005 	bcs	a70 <__RW_SIZE__+0x4f0>
 a58:	13310005 	teqne	r1, #5
 a5c:	00000b1c 	andeq	r0, r0, ip, lsl fp
 a60:	0300342b 	movweq	r3, #1067	; 0x42b
 a64:	3b0b3a0e 	blcc	2cf2a4 <__RW_SIZE__+0x2ced24>
 a68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a6c:	2c000018 	stccs	0, cr0, [r0], {24}
 a70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 a74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 a78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 a7c:	0000193c 	andeq	r1, r0, ip, lsr r9
 a80:	0300342d 	movweq	r3, #1069	; 0x42d
 a84:	3b0b3a0e 	blcc	2cf2c4 <__RW_SIZE__+0x2ced44>
 a88:	3f13490b 	svccc	0x0013490b
 a8c:	00180219 	andseq	r0, r8, r9, lsl r2
 a90:	00342e00 	eorseq	r2, r4, r0, lsl #28
 a94:	0b3a0e03 	bleq	e842a8 <__RW_SIZE__+0xe83d28>
 a98:	1349053b 	movtne	r0, #38203	; 0x953b
 a9c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 aa0:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
 aa4:	03193f01 	tsteq	r9, #1, 30
 aa8:	3b0b3a0e 	blcc	2cf2e8 <__RW_SIZE__+0x2ced68>
 aac:	3c19270b 	ldccc	7, cr2, [r9], {11}
 ab0:	30000019 	andcc	r0, r0, r9, lsl r0
 ab4:	13490005 	movtne	r0, #36869	; 0x9005
 ab8:	18310000 	ldmdane	r1!, {}	; <UNPREDICTABLE>
 abc:	00000000 	andeq	r0, r0, r0
 ac0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 ac4:	030b130e 	movweq	r1, #45838	; 0xb30e
 ac8:	110e1b0e 	tstne	lr, lr, lsl #22
 acc:	10061201 	andne	r1, r6, r1, lsl #4
 ad0:	02000017 	andeq	r0, r0, #23
 ad4:	0b0b0024 	bleq	2c0b6c <__RW_SIZE__+0x2c05ec>
 ad8:	0e030b3e 	vmoveq.16	d3[0], r0
 adc:	16030000 	strne	r0, [r3], -r0
 ae0:	3a0e0300 	bcc	3816e8 <__RW_SIZE__+0x381168>
 ae4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 ae8:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 aec:	0b0b0024 	bleq	2c0b84 <__RW_SIZE__+0x2c0604>
 af0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 af4:	35050000 	strcc	r0, [r5, #-0]
 af8:	00134900 	andseq	r4, r3, r0, lsl #18
 afc:	00260600 	eoreq	r0, r6, r0, lsl #12
 b00:	00001349 	andeq	r1, r0, r9, asr #6
 b04:	0b011307 	bleq	45728 <__RW_SIZE__+0x451a8>
 b08:	3b0b3a0b 	blcc	2cf33c <__RW_SIZE__+0x2cedbc>
 b0c:	00130105 	andseq	r0, r3, r5, lsl #2
 b10:	000d0800 	andeq	r0, sp, r0, lsl #16
 b14:	0b3a0e03 	bleq	e84328 <__RW_SIZE__+0xe83da8>
 b18:	1349053b 	movtne	r0, #38203	; 0x953b
 b1c:	00000b38 	andeq	r0, r0, r8, lsr fp
 b20:	03000d09 	movweq	r0, #3337	; 0xd09
 b24:	3b0b3a08 	blcc	2cf34c <__RW_SIZE__+0x2cedcc>
 b28:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 b2c:	0a00000b 	beq	b60 <__RW_SIZE__+0x5e0>
 b30:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 b34:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 b38:	00001349 	andeq	r1, r0, r9, asr #6
 b3c:	3f012e0b 	svccc	0x00012e0b
 b40:	3a0e0319 	bcc	3817ac <__RW_SIZE__+0x38122c>
 b44:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 b48:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 b4c:	96184006 	ldrls	r4, [r8], -r6
 b50:	13011942 	movwne	r1, #6466	; 0x1942
 b54:	050c0000 	streq	r0, [ip, #-0]
 b58:	3a0e0300 	bcc	381760 <__RW_SIZE__+0x3811e0>
 b5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b60:	00170213 	andseq	r0, r7, r3, lsl r2
 b64:	002e0d00 	eoreq	r0, lr, r0, lsl #26
 b68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 b6c:	0b3b0b3a 	bleq	ec385c <__RW_SIZE__+0xec32dc>
 b70:	13491927 	movtne	r1, #39207	; 0x9927
 b74:	06120111 			; <UNDEFINED> instruction: 0x06120111
 b78:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 b7c:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
 b80:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 b84:	0b3a0e03 	bleq	e84398 <__RW_SIZE__+0xe83e18>
 b88:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 b8c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 b90:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 b94:	0f000019 	svceq	0x00000019
 b98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 b9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 ba0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 ba4:	0000193c 	andeq	r1, r0, ip, lsr r9
 ba8:	01110100 	tsteq	r1, r0, lsl #2
 bac:	0b130e25 	bleq	4c4448 <__RW_SIZE__+0x4c3ec8>
 bb0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 bb4:	06120111 			; <UNDEFINED> instruction: 0x06120111
 bb8:	00001710 	andeq	r1, r0, r0, lsl r7
 bbc:	0b002402 	bleq	9bcc <__RW_SIZE__+0x964c>
 bc0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 bc4:	0300000e 	movweq	r0, #14
 bc8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 bcc:	0b3b0b3a 	bleq	ec38bc <__RW_SIZE__+0xec333c>
 bd0:	00001349 	andeq	r1, r0, r9, asr #6
 bd4:	0b002404 	bleq	9bec <__RW_SIZE__+0x966c>
 bd8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 bdc:	05000008 	streq	r0, [r0, #-8]
 be0:	13490035 	movtne	r0, #36917	; 0x9035
 be4:	13060000 	movwne	r0, #24576	; 0x6000
 be8:	3a0b0b01 	bcc	2c37f4 <__RW_SIZE__+0x2c3274>
 bec:	01053b0b 	tsteq	r5, fp, lsl #22
 bf0:	07000013 	smladeq	r0, r3, r0, r0
 bf4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 bf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 bfc:	0b381349 	bleq	e05928 <__RW_SIZE__+0xe053a8>
 c00:	0d080000 	stceq	0, cr0, [r8, #-0]
 c04:	3a0e0300 	bcc	38180c <__RW_SIZE__+0x38128c>
 c08:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 c0c:	000b3813 	andeq	r3, fp, r3, lsl r8
 c10:	00160900 	andseq	r0, r6, r0, lsl #18
 c14:	0b3a0e03 	bleq	e84428 <__RW_SIZE__+0xe83ea8>
 c18:	1349053b 	movtne	r0, #38203	; 0x953b
 c1c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 c20:	03193f00 	tsteq	r9, #0, 30
 c24:	3b0b3a0e 	blcc	2cf464 <__RW_SIZE__+0x2ceee4>
 c28:	1119270b 	tstne	r9, fp, lsl #14
 c2c:	40061201 	andmi	r1, r6, r1, lsl #4
 c30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 c34:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 c38:	03193f01 	tsteq	r9, #1, 30
 c3c:	3b0b3a0e 	blcc	2cf47c <__RW_SIZE__+0x2ceefc>
 c40:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 c44:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 c48:	97184006 	ldrls	r4, [r8, -r6]
 c4c:	13011942 	movwne	r1, #6466	; 0x1942
 c50:	340c0000 	strcc	r0, [ip], #-0
 c54:	3a0e0300 	bcc	38185c <__RW_SIZE__+0x3812dc>
 c58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c5c:	00180213 	andseq	r0, r8, r3, lsl r2
 c60:	012e0d00 	teqeq	lr, r0, lsl #26
 c64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 c68:	0b3b0b3a 	bleq	ec3958 <__RW_SIZE__+0xec33d8>
 c6c:	01111927 	tsteq	r1, r7, lsr #18
 c70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 c74:	01194297 			; <UNDEFINED> instruction: 0x01194297
 c78:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 c7c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 c80:	0b3b0b3a 	bleq	ec3970 <__RW_SIZE__+0xec33f0>
 c84:	17021349 	strne	r1, [r2, -r9, asr #6]
 c88:	340f0000 	strcc	r0, [pc], #-0	; c90 <__RW_SIZE__+0x710>
 c8c:	3a080300 	bcc	201894 <__RW_SIZE__+0x201314>
 c90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c94:	00170213 	andseq	r0, r7, r3, lsl r2
 c98:	00341000 	eorseq	r1, r4, r0
 c9c:	0b3a0803 	bleq	e82cb0 <__RW_SIZE__+0xe82730>
 ca0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ca4:	00001802 	andeq	r1, r0, r2, lsl #16
 ca8:	3f002e11 	svccc	0x00002e11
 cac:	3a0e0319 	bcc	381918 <__RW_SIZE__+0x381398>
 cb0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 cb4:	11134919 	tstne	r3, r9, lsl r9
 cb8:	40061201 	andmi	r1, r6, r1, lsl #4
 cbc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 cc0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 cc4:	03193f01 	tsteq	r9, #1, 30
 cc8:	3b0b3a0e 	blcc	2cf508 <__RW_SIZE__+0x2cef88>
 ccc:	1119270b 	tstne	r9, fp, lsl #14
 cd0:	40061201 	andmi	r1, r6, r1, lsl #4
 cd4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 cd8:	00001301 	andeq	r1, r0, r1, lsl #6
 cdc:	03000513 	movweq	r0, #1299	; 0x513
 ce0:	3b0b3a08 	blcc	2cf508 <__RW_SIZE__+0x2cef88>
 ce4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 ce8:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 cec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 cf0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 cf4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 cf8:	0000193c 	andeq	r1, r0, ip, lsr r9
 cfc:	01110100 	tsteq	r1, r0, lsl #2
 d00:	0b130e25 	bleq	4c459c <__RW_SIZE__+0x4c401c>
 d04:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
 d0c:	00001710 	andeq	r1, r0, r0, lsl r7
 d10:	0b002402 	bleq	9d20 <__RW_SIZE__+0x97a0>
 d14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 d18:	0300000e 	movweq	r0, #14
 d1c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 d20:	0b3b0b3a 	bleq	ec3a10 <__RW_SIZE__+0xec3490>
 d24:	00001349 	andeq	r1, r0, r9, asr #6
 d28:	0b002404 	bleq	9d40 <__RW_SIZE__+0x97c0>
 d2c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 d30:	05000008 	streq	r0, [r0, #-8]
 d34:	13490035 	movtne	r0, #36917	; 0x9035
 d38:	13060000 	movwne	r0, #24576	; 0x6000
 d3c:	3a0b0b01 	bcc	2c3948 <__RW_SIZE__+0x2c33c8>
 d40:	01053b0b 	tsteq	r5, fp, lsl #22
 d44:	07000013 	smladeq	r0, r3, r0, r0
 d48:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 d4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 d50:	0b381349 	bleq	e05a7c <__RW_SIZE__+0xe054fc>
 d54:	0d080000 	stceq	0, cr0, [r8, #-0]
 d58:	3a0e0300 	bcc	381960 <__RW_SIZE__+0x3813e0>
 d5c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 d60:	000b3813 	andeq	r3, fp, r3, lsl r8
 d64:	00160900 	andseq	r0, r6, r0, lsl #18
 d68:	0b3a0e03 	bleq	e8457c <__RW_SIZE__+0xe83ffc>
 d6c:	1349053b 	movtne	r0, #38203	; 0x953b
 d70:	0f0a0000 	svceq	0x000a0000
 d74:	000b0b00 	andeq	r0, fp, r0, lsl #22
 d78:	000f0b00 	andeq	r0, pc, r0, lsl #22
 d7c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 d80:	260c0000 	strcs	r0, [ip], -r0
 d84:	00134900 	andseq	r4, r3, r0, lsl #18
 d88:	01130d00 	tsteq	r3, r0, lsl #26
 d8c:	0b0b0e03 	bleq	2c45a0 <__RW_SIZE__+0x2c4020>
 d90:	0b3b0b3a 	bleq	ec3a80 <__RW_SIZE__+0xec3500>
 d94:	00001301 	andeq	r1, r0, r1, lsl #6
 d98:	03000d0e 	movweq	r0, #3342	; 0xd0e
 d9c:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
 da0:	0019340b 	andseq	r3, r9, fp, lsl #8
 da4:	012e0f00 	teqeq	lr, r0, lsl #30
 da8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 dac:	0b3b0b3a 	bleq	ec3a9c <__RW_SIZE__+0xec351c>
 db0:	0b201927 	bleq	807254 <__RW_SIZE__+0x806cd4>
 db4:	00001301 	andeq	r1, r0, r1, lsl #6
 db8:	03000510 	movweq	r0, #1296	; 0x510
 dbc:	3b0b3a08 	blcc	2cf5e4 <__RW_SIZE__+0x2cf064>
 dc0:	0013490b 	andseq	r4, r3, fp, lsl #18
 dc4:	002e1100 	eoreq	r1, lr, r0, lsl #2
 dc8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 dcc:	0b3b0b3a 	bleq	ec3abc <__RW_SIZE__+0xec353c>
 dd0:	13491927 	movtne	r1, #39207	; 0x9927
 dd4:	00000b20 	andeq	r0, r0, r0, lsr #22
 dd8:	3f012e12 	svccc	0x00012e12
 ddc:	3a0e0319 	bcc	381a48 <__RW_SIZE__+0x3814c8>
 de0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 de4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 de8:	96184006 	ldrls	r4, [r8], -r6
 dec:	13011942 	movwne	r1, #6466	; 0x1942
 df0:	05130000 	ldreq	r0, [r3, #-0]
 df4:	3a0e0300 	bcc	3819fc <__RW_SIZE__+0x38147c>
 df8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 dfc:	00170213 	andseq	r0, r7, r3, lsl r2
 e00:	00341400 	eorseq	r1, r4, r0, lsl #8
 e04:	0b3a0803 	bleq	e82e18 <__RW_SIZE__+0xe82898>
 e08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e0c:	00001702 	andeq	r1, r0, r2, lsl #14
 e10:	03003415 	movweq	r3, #1045	; 0x415
 e14:	3b0b3a0e 	blcc	2cf654 <__RW_SIZE__+0x2cf0d4>
 e18:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 e1c:	16000017 			; <UNDEFINED> instruction: 0x16000017
 e20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 e24:	0b3b0b3a 	bleq	ec3b14 <__RW_SIZE__+0xec3594>
 e28:	00001349 	andeq	r1, r0, r9, asr #6
 e2c:	31012e17 	tstcc	r1, r7, lsl lr
 e30:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 e34:	97184006 	ldrls	r4, [r8, -r6]
 e38:	13011942 	movwne	r1, #6466	; 0x1942
 e3c:	05180000 	ldreq	r0, [r8, #-0]
 e40:	02133100 	andseq	r3, r3, #0, 2
 e44:	19000018 	stmdbne	r0, {r3, r4}
 e48:	13310005 	teqne	r1, #5
 e4c:	00001702 	andeq	r1, r0, r2, lsl #14
 e50:	31011d1a 	tstcc	r1, sl, lsl sp
 e54:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 e58:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 e5c:	1b00000b 	blne	e90 <__RW_SIZE__+0x910>
 e60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 e64:	0b3a0e03 	bleq	e84678 <__RW_SIZE__+0xe840f8>
 e68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 e6c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 e70:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 e74:	00130119 	andseq	r0, r3, r9, lsl r1
 e78:	00051c00 	andeq	r1, r5, r0, lsl #24
 e7c:	0b3a0803 	bleq	e82e90 <__RW_SIZE__+0xe82910>
 e80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e84:	00001802 	andeq	r1, r0, r2, lsl #16
 e88:	0000181d 	andeq	r1, r0, sp, lsl r8
 e8c:	00341e00 	eorseq	r1, r4, r0, lsl #28
 e90:	0b3a0803 	bleq	e82ea4 <__RW_SIZE__+0xe82924>
 e94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e98:	00001802 	andeq	r1, r0, r2, lsl #16
 e9c:	0300341f 	movweq	r3, #1055	; 0x41f
 ea0:	3b0b3a0e 	blcc	2cf6e0 <__RW_SIZE__+0x2cf160>
 ea4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 ea8:	20000018 	andcs	r0, r0, r8, lsl r0
 eac:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 eb0:	17550152 			; <UNDEFINED> instruction: 0x17550152
 eb4:	0b590b58 	bleq	1643c1c <__RW_SIZE__+0x164369c>
 eb8:	00001301 	andeq	r1, r0, r1, lsl #6
 ebc:	01828921 	orreq	r8, r2, r1, lsr #18
 ec0:	31011101 	tstcc	r1, r1, lsl #2
 ec4:	22000013 	andcs	r0, r0, #19
 ec8:	0001828a 	andeq	r8, r1, sl, lsl #5
 ecc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 ed0:	23000018 	movwcs	r0, #24
 ed4:	13490101 	movtne	r0, #37121	; 0x9101
 ed8:	00001301 	andeq	r1, r0, r1, lsl #6
 edc:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
 ee0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 ee4:	002e2500 	eoreq	r2, lr, r0, lsl #10
 ee8:	01111331 	tsteq	r1, r1, lsr r3
 eec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 ef0:	00194297 	mulseq	r9, r7, r2
 ef4:	012e2600 	teqeq	lr, r0, lsl #12
 ef8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 efc:	0b3b0b3a 	bleq	ec3bec <__RW_SIZE__+0xec366c>
 f00:	13491927 	movtne	r1, #39207	; 0x9927
 f04:	06120111 			; <UNDEFINED> instruction: 0x06120111
 f08:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 f0c:	00130119 	andseq	r0, r3, r9, lsl r1
 f10:	00342700 	eorseq	r2, r4, r0, lsl #14
 f14:	0b3a0803 	bleq	e82f28 <__RW_SIZE__+0xe829a8>
 f18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 f1c:	1d280000 	stcne	0, cr0, [r8, #-0]
 f20:	11133100 	tstne	r3, r0, lsl #2
 f24:	58061201 	stmdapl	r6, {r0, r9, ip}
 f28:	000b590b 	andeq	r5, fp, fp, lsl #18
 f2c:	00342900 	eorseq	r2, r4, r0, lsl #18
 f30:	0b3a0e03 	bleq	e84744 <__RW_SIZE__+0xe841c4>
 f34:	1349053b 	movtne	r0, #38203	; 0x953b
 f38:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 f3c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
 f40:	03193f01 	tsteq	r9, #1, 30
 f44:	3b0b3a0e 	blcc	2cf784 <__RW_SIZE__+0x2cf204>
 f48:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 f4c:	00193c13 	andseq	r3, r9, r3, lsl ip
 f50:	00052b00 	andeq	r2, r5, r0, lsl #22
 f54:	00001349 	andeq	r1, r0, r9, asr #6
 f58:	00110100 	andseq	r0, r1, r0, lsl #2
 f5c:	01110610 	tsteq	r1, r0, lsl r6
 f60:	08030112 	stmdaeq	r3, {r1, r4, r8}
 f64:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
 f68:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
  54:	00000158 	andeq	r0, r0, r8, asr r1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0dc20002 	stcleq	0, cr0, [r2, #8]
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
  74:	00000072 	andeq	r0, r0, r2, ror r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0fbd0002 	svceq	0x00bd0002
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080034b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip, sp}
  94:	000002d8 	ldrdeq	r0, [r0], -r8
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	14ee0002 	strbtne	r0, [lr], #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, sp}
  b4:	00000236 	andeq	r0, r0, r6, lsr r2
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	19c30002 	stmibne	r3, {r1}^
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
  d4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	1ac20002 	bne	ff0800f4 <MSP_BASE+0xdf07b0f4>
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08003a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip, sp}
  f4:	0000039a 	muleq	r0, sl, r3
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	29fc0002 	ldmibcs	ip!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, sp}
 114:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	2b800002 	blcs	fe000134 <MSP_BASE+0xddffb134>
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
 134:	0000043a 	andeq	r0, r0, sl, lsr r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	311a0002 	tstcc	sl, r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	080042b0 	stmdaeq	r0, {r4, r5, r7, r9, lr}
 154:	000001c8 	andeq	r0, r0, r8, asr #3
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	35bf0002 	ldrcc	r0, [pc, #2]!	; 16e <__ZI_SIZE__+0x116>
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003000 	stmdaeq	r0, {ip, sp}
 174:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0002 	rsbseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
  68:	0000682e 	andeq	r6, r0, lr, lsr #16
  6c:	74730000 	ldrbtvc	r0, [r3], #-0
  70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  74:	0100682e 	tsteq	r0, lr, lsr #16
  78:	6f630000 	svcvs	0x00630000
  7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
  80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
  84:	00000000 	andeq	r0, r0, r0
  88:	02050000 	andeq	r0, r5, #0
  8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  90:	21671315 	cmncs	r7, r5, lsl r3
  94:	212d2f2d 	teqcs	sp, sp, lsr #30
  98:	001f2121 	andseq	r2, pc, r1, lsr #2
  9c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  a0:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
  a4:	e2010100 	and	r0, r1, #0, 2
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00006500 	andeq	r6, r0, r0, lsl #10
  b0:	fb010200 	blx	408ba <__RW_SIZE__+0x4033a>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	3a430100 	bcc	10c04c8 <__RW_SIZE__+0x10bff48>
  c4:	646f435c 	strbtvs	r4, [pc], #-860	; cc <__ZI_SIZE__+0x74>
  c8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6b <MSP_BASE+0xdfffad6b>
  cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  d0:	6f535c79 	svcvs	0x00535c79
  d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  d8:	47207972 			; <UNDEFINED> instruction: 0x47207972
  dc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  e0:	2f657469 	svccs	0x00657469
  e4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  ec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  f0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  f4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  f8:	63000065 	movwvs	r0, #101	; 0x65
  fc:	5f65726f 	svcpl	0x0065726f
 100:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 104:	00000063 	andeq	r0, r0, r3, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	05000000 	streq	r0, [r0, #-0]
 118:	00324402 	eorseq	r4, r2, r2, lsl #8
 11c:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 120:	034e1501 	movteq	r1, #58625	; 0xe501
 124:	4c13010c 	ldfmis	f0, [r3], {12}
 128:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 12c:	010c034e 	tsteq	ip, lr, asr #6
 130:	0a034c13 	beq	d3184 <__RW_SIZE__+0xd2c04>
 134:	03301501 	teqeq	r0, #4194304	; 0x400000
 138:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 13c:	30154a0b 	andscc	r4, r5, fp, lsl #20
 140:	132e0a03 	teqne	lr, #12288	; 0x3000
 144:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 148:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 14c:	4a0b0313 	bmi	2c0da0 <__RW_SIZE__+0x2c0820>
 150:	0a033015 	beq	cc1ac <__RW_SIZE__+0xcbc2c>
 154:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 158:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 15c:	2215200b 	andscs	r2, r5, #11
 160:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 164:	200b0322 	andcs	r0, fp, r2, lsr #6
 168:	0b033015 	bleq	cc1c4 <__RW_SIZE__+0xcbc44>
 16c:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 170:	30152e0b 	andscc	r2, r5, fp, lsl #28
 174:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 178:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 17c:	0c033e15 	stceq	14, cr3, [r3], {21}
 180:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 184:	3015200c 	andscc	r2, r5, ip
 188:	01000102 	tsteq	r0, r2, lsl #2
 18c:	00010e01 	andeq	r0, r1, r1, lsl #28
 190:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 194:	02000000 	andeq	r0, r0, #0
 198:	0d0efb01 	vstreq	d15, [lr, #-4]
 19c:	01010100 	mrseq	r0, (UNDEF: 17)
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 1ac:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 1c0:	2b2b4720 	blcs	ad1e48 <__RW_SIZE__+0xad18c8>
 1c4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 1c8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 1cc:	6f6e2d6d 	svcvs	0x006e2d6d
 1d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1d4:	2f696261 	svccs	0x00696261
 1d8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1dc:	00656475 	rsbeq	r6, r5, r5, ror r4
 1e0:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 1e4:	0000632e 	andeq	r6, r0, lr, lsr #6
 1e8:	6f630000 	svcvs	0x00630000
 1ec:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 1f0:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
 200:	00682e78 	rsbeq	r2, r8, r8, ror lr
 204:	73000000 	movwvc	r0, #0
 208:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 20c:	00682e74 	rsbeq	r2, r8, r4, ror lr
 210:	00000001 	andeq	r0, r0, r1
 214:	e8020500 	stmda	r2, {r8, sl}
 218:	15080032 	strne	r0, [r8, #-50]	; 0xffffffce
 21c:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 220:	0e9e0b03 	vfnmseq.f64	d0, d14, d3
 224:	2cf20d03 	ldclcs	13, cr0, [r2], #12
 228:	312e0c03 	teqcc	lr, r3, lsl #24
 22c:	03016603 	movweq	r6, #5635	; 0x1603
 230:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 234:	312f2e10 	teqcc	pc, r0, lsl lr	; <UNPREDICTABLE>
 238:	03016103 	movweq	r6, #4355	; 0x1103
 23c:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 240:	31302e17 	teqcc	r0, r7, lsl lr
 244:	03020421 	movweq	r0, #9249	; 0x2421
 248:	04200bb8 	strteq	r0, [r0], #-3000	; 0xfffff448
 24c:	74e30301 	strbtvc	r0, [r3], #769	; 0x301
 250:	03020466 	movweq	r0, #9318	; 0x2466
 254:	042e0b9d 	strteq	r0, [lr], #-2973	; 0xfffff463
 258:	74e30301 	strbtvc	r0, [r3], #769	; 0x301
 25c:	034c672e 	movteq	r6, #50990	; 0xc72e
 260:	2a5c3c65 	bcs	170f3fc <__RW_SIZE__+0x170ee7c>
 264:	3f2b233d 	svccc	0x002b233d
 268:	3d5c1c24 	ldclcc	12, cr1, [ip, #-144]	; 0xffffff70
 26c:	1c40592d 	mcrrne	9, 2, r5, r0, cr13
 270:	0302043d 	movweq	r0, #9277	; 0x243d
 274:	04200bd3 	strteq	r0, [r0], #-3027	; 0xfffff42d
 278:	74ad0301 	strtvc	r0, [sp], #769	; 0x301
 27c:	0302042e 	movweq	r0, #9262	; 0x242e
 280:	04200bd3 	strteq	r0, [r0], #-3027	; 0xfffff42d
 284:	74ad0301 	strtvc	r0, [sp], #769	; 0x301
 288:	0421234a 	strteq	r2, [r1], #-842	; 0xfffffcb6
 28c:	0bcf0302 	bleq	ff3c0e9c <MSP_BASE+0xdf3bbe9c>
 290:	2e4b0320 	cdpcs	3, 4, cr0, cr11, cr0, {1}
 294:	f3030104 	vrhadd.u8	d0, d3, d4
 298:	03022074 	movweq	r2, #8308	; 0x2074
 29c:	9b010100 	blls	406a4 <__RW_SIZE__+0x40124>
 2a0:	02000000 	andeq	r0, r0, #0
 2a4:	00007d00 	andeq	r7, r0, r0, lsl #26
 2a8:	fb010200 	blx	40ab2 <__RW_SIZE__+0x40532>
 2ac:	01000d0e 	tsteq	r0, lr, lsl #26
 2b0:	00010101 	andeq	r0, r1, r1, lsl #2
 2b4:	00010000 	andeq	r0, r1, r0
 2b8:	3a430100 	bcc	10c06c0 <__RW_SIZE__+0x10c0140>
 2bc:	646f435c 	strbtvs	r4, [pc], #-860	; 2c4 <__ZI_SIZE__+0x26c>
 2c0:	756f5365 	strbvc	r5, [pc, #-869]!	; ffffff63 <MSP_BASE+0xdfffaf63>
 2c4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 2c8:	6f535c79 	svcvs	0x00535c79
 2cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 2d0:	47207972 			; <UNDEFINED> instruction: 0x47207972
 2d4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 2d8:	2f657469 	svccs	0x00657469
 2dc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 2e0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 2e4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 2e8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 2ec:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 2f0:	6c000065 	stcvs	0, cr0, [r0], {101}	; 0x65
 2f4:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 300:	30316632 	eorscc	r6, r1, r2, lsr r6
 304:	00682e78 	rsbeq	r2, r8, r8, ror lr
 308:	73000000 	movwvc	r0, #0
 30c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 310:	00682e74 	rsbeq	r2, r8, r4, ror lr
 314:	63000001 	movwvs	r0, #1
 318:	5f65726f 	svcpl	0x0065726f
 31c:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 320:	00000068 	andeq	r0, r0, r8, rrx
 324:	05000000 	streq	r0, [r0, #-0]
 328:	00344002 	eorseq	r4, r4, r2
 32c:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
 330:	6a833d2d 	bvs	fe0cf7ec <MSP_BASE+0xde0ca7ec>
 334:	a213da13 	andsge	sp, r3, #77824	; 0x13000
 338:	00090213 	andeq	r0, r9, r3, lsl r2
 33c:	011d0101 	tsteq	sp, r1, lsl #2
 340:	00020000 	andeq	r0, r2, r0
 344:	00000082 	andeq	r0, r0, r2, lsl #1
 348:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 34c:	0101000d 	tsteq	r1, sp
 350:	00000101 	andeq	r0, r0, r1, lsl #2
 354:	00000100 	andeq	r0, r0, r0, lsl #2
 358:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 35c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 360:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 364:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 368:	756f535c 	strbvc	r5, [pc, #-860]!	; 14 <shift+0x14>
 36c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 370:	2b472079 	blcs	11c855c <__RW_SIZE__+0x11c7fdc>
 374:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 378:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 37c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 380:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 384:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 388:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 38c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 390:	616d0000 	cmnvs	sp, r0
 394:	632e6e69 	teqvs	lr, #1680	; 0x690
 398:	00000000 	andeq	r0, r0, r0
 39c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 3a0:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 3a4:	00000100 	andeq	r0, r0, r0, lsl #2
 3a8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 3ac:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 3b0:	0000682e 	andeq	r6, r0, lr, lsr #16
 3b4:	65640000 	strbvs	r0, [r4, #-0]!
 3b8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 3bc:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
 3c0:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
 3c4:	00000068 	andeq	r0, r0, r8, rrx
 3c8:	05000000 	streq	r0, [r0, #-0]
 3cc:	0034b802 	eorseq	fp, r4, r2, lsl #16
 3d0:	01150308 	tsteq	r5, r8, lsl #6
 3d4:	2f233824 	svccs	0x00233824
 3d8:	01040200 	mrseq	r0, R12_usr
 3dc:	03062006 	movweq	r2, #24582	; 0x6006
 3e0:	02007413 	andeq	r7, r0, #318767104	; 0x13000000
 3e4:	74060204 	strvc	r0, [r6], #-516	; 0xfffffdfc
 3e8:	2f086706 	svccs	0x00086706
 3ec:	2e6d0383 	cdpcs	3, 6, cr0, cr13, cr3, {4}
 3f0:	83227569 	teqhi	r2, #440401920	; 0x1a400000
 3f4:	0c037522 	cfstr32eq	mvfx7, [r3], {34}	; 0x22
 3f8:	2f223158 	svccs	0x00223158
 3fc:	04020077 	streq	r0, [r2], #-119	; 0xffffff89
 400:	06740602 	ldrbteq	r0, [r4], -r2, lsl #12
 404:	833d0867 	teqhi	sp, #6750208	; 0x670000
 408:	01040200 	mrseq	r0, R12_usr
 40c:	002e7a03 	eoreq	r7, lr, r3, lsl #20
 410:	73010402 	movwvc	r0, #5122	; 0x1402
 414:	03d60a03 	bicseq	r0, r6, #12288	; 0x3000
 418:	2f2f2e43 	svccs	0x002f2e43
 41c:	83302f4b 	teqhi	r0, #300	; 0x12c
 420:	3803211f 	stmdacc	r3, {r0, r1, r2, r3, r4, r8, sp}
 424:	03832f20 	orreq	r2, r3, #32, 30	; 0x80
 428:	78039e0e 	stmdavc	r3, {r1, r2, r3, r9, sl, fp, ip, pc}
 42c:	033e3074 	teqeq	lr, #116	; 0x74
 430:	2f2d744a 	svccs	0x002d744a
 434:	3c09034d 	stccc	3, cr0, [r9], {77}	; 0x4d
 438:	312e7703 	teqcc	lr, r3, lsl #14
 43c:	20100339 	andscs	r0, r0, r9, lsr r3
 440:	034b08bb 	movteq	r0, #47291	; 0xb8bb
 444:	03768225 	cmneq	r6, #1342177282	; 0x50000002
 448:	2f222060 	svccs	0x00222060
 44c:	3d08bb3f 	vstrcc	d11, [r8, #-252]	; 0xffffff04
 450:	03821903 	orreq	r1, r2, #49152	; 0xc000
 454:	16032e4c 	strne	r2, [r3], -ip, asr #28
 458:	09023b4a 	stmdbeq	r2, {r1, r3, r6, r8, r9, fp, ip, sp}
 45c:	f2010100 	vrhadd.s8	d0, d1, d0
 460:	02000000 	andeq	r0, r0, #0
 464:	00007f00 	andeq	r7, r0, r0, lsl #30
 468:	fb010200 	blx	40c72 <__RW_SIZE__+0x406f2>
 46c:	01000d0e 	tsteq	r0, lr, lsl #26
 470:	00010101 	andeq	r0, r1, r1, lsl #2
 474:	00010000 	andeq	r0, r1, r0
 478:	3a430100 	bcc	10c0880 <__RW_SIZE__+0x10c0300>
 47c:	646f435c 	strbtvs	r4, [pc], #-860	; 484 <MSP_SIZE+0x84>
 480:	756f5365 	strbvc	r5, [pc, #-869]!	; 123 <__ZI_SIZE__+0xcb>
 484:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 488:	6f535c79 	svcvs	0x00535c79
 48c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 490:	47207972 			; <UNDEFINED> instruction: 0x47207972
 494:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 498:	2f657469 	svccs	0x00657469
 49c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 4a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 4a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 4a8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 4ac:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 4b0:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
 4b4:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 4b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 4bc:	74730000 	ldrbtvc	r0, [r3], #-0
 4c0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 4c4:	0100682e 	tsteq	r0, lr, lsr #16
 4c8:	74730000 	ldrbtvc	r0, [r3], #-0
 4cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 4d0:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 4d4:	00000068 	andeq	r0, r0, r8, rrx
 4d8:	726f6300 	rsbvc	r6, pc, #0, 6
 4dc:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 4e0:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 4e4:	00000000 	andeq	r0, r0, r0
 4e8:	90020500 	andls	r0, r2, r0, lsl #10
 4ec:	19080037 	stmdbne	r8, {r0, r1, r2, r4, r5}
 4f0:	3d2c5a13 	vstmdbcc	ip!, {s10-s28}
 4f4:	4b3d2d21 	blmi	f4b980 <__RW_SIZE__+0xf4b400>
 4f8:	2c5a226a 	lfmcs	f2, 2, [sl], {106}	; 0x6a
 4fc:	301b1f34 	andscc	r1, fp, r4, lsr pc
 500:	21222b21 	teqcs	r2, r1, lsr #22
 504:	08212122 	stmdaeq	r1!, {r1, r5, r8, sp}
 508:	2c5a2278 	lfmcs	f2, 2, [sl], {120}	; 0x78
 50c:	301b1f34 	andscc	r1, fp, r4, lsr pc
 510:	21222b2f 	teqcs	r2, pc, lsr #22
 514:	08212122 	stmdaeq	r1!, {r1, r5, r8, sp}
 518:	1d3f2186 	ldfnes	f2, [pc, #-536]!	; 308 <__ZI_SIZE__+0x2b0>
 51c:	03232165 	teqeq	r3, #1073741849	; 0x40000019
 520:	68032009 	stmdavs	r3, {r0, r3, sp}
 524:	502c5a2e 	eorpl	r5, ip, lr, lsr #20
 528:	351b301d 	ldrcc	r3, [fp, #-29]	; 0xffffffe3
 52c:	21222f1b 	teqcs	r2, fp, lsl pc
 530:	08140321 	ldmdaeq	r4, {r0, r5, r8, r9}
 534:	0359f42e 	cmpeq	r9, #771751936	; 0x2e000000
 538:	2c5a6655 	mrrccs	6, 5, r6, sl, cr5
 53c:	1b301d50 	blne	c07a84 <__RW_SIZE__+0xc07504>
 540:	222f1b35 	eorcs	r1, pc, #54272	; 0xd400
 544:	18032121 	stmdane	r3, {r0, r5, r8, sp}
 548:	11032e08 	tstne	r3, r8, lsl #28
 54c:	9f134a08 	svcls	0x00134a08
 550:	01000502 	tsteq	r0, r2, lsl #10
 554:	00005201 	andeq	r5, r0, r1, lsl #4
 558:	2e000200 	cdpcs	2, 0, cr0, cr0, cr0, {0}
 55c:	02000000 	andeq	r0, r0, #0
 560:	0d0efb01 	vstreq	d15, [lr, #-4]
 564:	01010100 	mrseq	r0, (UNDEF: 17)
 568:	00000001 	andeq	r0, r0, r1
 56c:	01000001 	tsteq	r0, r1
 570:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 574:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 578:	0000632e 	andeq	r6, r0, lr, lsr #6
 57c:	6f630000 	svcvs	0x00630000
 580:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 584:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 588:	00000000 	andeq	r0, r0, r0
 58c:	02050000 	andeq	r0, r5, #0
 590:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
 594:	79032715 	stmdbvc	r3, {r0, r2, r4, r8, r9, sl, sp}
 598:	4c5b2758 	mrrcmi	7, 5, r2, fp, cr8
 59c:	00242c3e 	eoreq	r2, r4, lr, lsr ip
 5a0:	03010402 	movweq	r0, #5122	; 0x1402
 5a4:	09023c77 	stmdbeq	r2, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp}
 5a8:	ec010100 	stfs	f0, [r1], {-0}
 5ac:	02000001 	andeq	r0, r0, #1
 5b0:	00009900 	andeq	r9, r0, r0, lsl #18
 5b4:	fb010200 	blx	40dbe <__RW_SIZE__+0x4083e>
 5b8:	01000d0e 	tsteq	r0, lr, lsl #26
 5bc:	00010101 	andeq	r0, r1, r1, lsl #2
 5c0:	00010000 	andeq	r0, r1, r0
 5c4:	3a430100 	bcc	10c09cc <__RW_SIZE__+0x10c044c>
 5c8:	646f435c 	strbtvs	r4, [pc], #-860	; 5d0 <__RW_SIZE__+0x50>
 5cc:	756f5365 	strbvc	r5, [pc, #-869]!	; 26f <__ZI_SIZE__+0x217>
 5d0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 5d4:	6f535c79 	svcvs	0x00535c79
 5d8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 5dc:	47207972 			; <UNDEFINED> instruction: 0x47207972
 5e0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 5e4:	2f657469 	svccs	0x00657469
 5e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 5ec:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 5f0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 5f4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 5f8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 5fc:	73000065 	movwvc	r0, #101	; 0x65
 600:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 604:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 608:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
 60c:	00000063 	andeq	r0, r0, r3, rrx
 610:	726f6300 	rsbvc	r6, pc, #0, 6
 614:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 618:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 61c:	73000000 	movwvc	r0, #0
 620:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 624:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 628:	0000682e 	andeq	r6, r0, lr, lsr #16
 62c:	74730000 	ldrbtvc	r0, [r3], #-0
 630:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 634:	0100682e 	tsteq	r0, lr, lsr #16
 638:	65640000 	strbvs	r0, [r4, #-0]!
 63c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 640:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
 644:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
 648:	00000068 	andeq	r0, r0, r8, rrx
 64c:	05000000 	streq	r0, [r0, #-0]
 650:	003a0c02 	eorseq	r0, sl, r2, lsl #24
 654:	01250308 	teqeq	r5, r8, lsl #6
 658:	31202b23 	teqcc	r0, r3, lsr #22
 65c:	02040200 	andeq	r0, r4, #0, 4
 660:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
 664:	0200aa02 	andeq	sl, r0, #8192	; 0x2000
 668:	00220204 	eoreq	r0, r2, r4, lsl #4
 66c:	2c020402 	cfstrscs	mvf0, [r2], {2}
 670:	4a700340 	bmi	1c01378 <__RW_SIZE__+0x1c00df8>
 674:	2a03c921 	bcs	f2b00 <__RW_SIZE__+0xf2580>
 678:	212d13ba 			; <UNDEFINED> instruction: 0x212d13ba
 67c:	21580c03 	cmpcs	r8, r3, lsl #24
 680:	2f2d212d 	svccs	0x002d212d
 684:	752e5a03 	strvc	r5, [lr, #-2563]!	; 0xfffff5fd
 688:	22087675 	andcs	r7, r8, #122683392	; 0x7500000
 68c:	ad852556 	cfstr32ge	mvfx2, [r5, #344]	; 0x158
 690:	91741d03 	cmnls	r4, r3, lsl #26
 694:	03759175 	cmneq	r5, #1073741853	; 0x4000001d
 698:	03d78259 	bicseq	r8, r7, #-1879048187	; 0x90000005
 69c:	2d13e433 	cfldrscs	mvf14, [r3, #-204]	; 0xffffff34
 6a0:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6a4:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6a8:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6ac:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6b0:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6b4:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6b8:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6bc:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6c0:	0313580e 	tsteq	r3, #917504	; 0xe0000
 6c4:	0321820b 	teqeq	r1, #-1342177280	; 0xb0000000
 6c8:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6cc:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6d0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6d4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6d8:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6dc:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6e0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6e4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6e8:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6ec:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6f0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6f4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6f8:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6fc:	03213c0b 	teqeq	r1, #2816	; 0xb00
 700:	03213c0b 	teqeq	r1, #2816	; 0xb00
 704:	03213c0b 	teqeq	r1, #2816	; 0xb00
 708:	03213c0b 	teqeq	r1, #2816	; 0xb00
 70c:	03213c0b 	teqeq	r1, #2816	; 0xb00
 710:	03213c0c 	teqeq	r1, #12, 24	; 0xc00
 714:	03213c0c 	teqeq	r1, #12, 24	; 0xc00
 718:	03213c0b 	teqeq	r1, #2816	; 0xb00
 71c:	03213c0b 	teqeq	r1, #2816	; 0xb00
 720:	04213c0d 	strteq	r3, [r1], #-3085	; 0xfffff3f3
 724:	08b40302 	ldmeq	r4!, {r1, r8, r9}
 728:	03010474 	movweq	r0, #5236	; 0x1474
 72c:	302e77cc 	eorcc	r7, lr, ip, asr #15
 730:	0302041e 	movweq	r0, #9246	; 0x241e
 734:	042e08b4 	strteq	r0, [lr], #-2228	; 0xfffff74c
 738:	77cc0301 	strbvc	r0, [ip, r1, lsl #6]
 73c:	0204224a 	andeq	r2, r4, #-1610612732	; 0xa0000004
 740:	2008b203 	andcs	fp, r8, r3, lsl #4
 744:	d0030104 	andle	r0, r3, r4, lsl #2
 748:	0a032e77 	beq	cc12c <__RW_SIZE__+0xcbbac>
 74c:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 750:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 754:	0b03213c 	bleq	c8c4c <__RW_SIZE__+0xc86cc>
 758:	0b03213c 	bleq	c8c50 <__RW_SIZE__+0xc86d0>
 75c:	0b03213c 	bleq	c8c54 <__RW_SIZE__+0xc86d4>
 760:	0b03213c 	bleq	c8c58 <__RW_SIZE__+0xc86d8>
 764:	0b03213c 	bleq	c8c5c <__RW_SIZE__+0xc86dc>
 768:	0b03213c 	bleq	c8c60 <__RW_SIZE__+0xc86e0>
 76c:	0b03213c 	bleq	c8c64 <__RW_SIZE__+0xc86e4>
 770:	0b03213c 	bleq	c8c68 <__RW_SIZE__+0xc86e8>
 774:	0b03213c 	bleq	c8c6c <__RW_SIZE__+0xc86ec>
 778:	0b03213c 	bleq	c8c70 <__RW_SIZE__+0xc86f0>
 77c:	0b03213c 	bleq	c8c74 <__RW_SIZE__+0xc86f4>
 780:	0b03213c 	bleq	c8c78 <__RW_SIZE__+0xc86f8>
 784:	0b03213c 	bleq	c8c7c <__RW_SIZE__+0xc86fc>
 788:	0b03213c 	bleq	c8c80 <__RW_SIZE__+0xc8700>
 78c:	0b03213c 	bleq	c8c84 <__RW_SIZE__+0xc8704>
 790:	0b03213c 	bleq	c8c88 <__RW_SIZE__+0xc8708>
 794:	0202213c 	andeq	r2, r2, #60, 2
 798:	9b010100 	blls	40ba0 <__RW_SIZE__+0x40620>
 79c:	02000000 	andeq	r0, r0, #0
 7a0:	00007200 	andeq	r7, r0, r0, lsl #4
 7a4:	fb010200 	blx	40fae <__RW_SIZE__+0x40a2e>
 7a8:	01000d0e 	tsteq	r0, lr, lsl #26
 7ac:	00010101 	andeq	r0, r1, r1, lsl #2
 7b0:	00010000 	andeq	r0, r1, r0
 7b4:	3a430100 	bcc	10c0bbc <__RW_SIZE__+0x10c063c>
 7b8:	646f435c 	strbtvs	r4, [pc], #-860	; 7c0 <__RW_SIZE__+0x240>
 7bc:	756f5365 	strbvc	r5, [pc, #-869]!	; 45f <MSP_SIZE+0x5f>
 7c0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 7c4:	6f535c79 	svcvs	0x00535c79
 7c8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 7cc:	47207972 			; <UNDEFINED> instruction: 0x47207972
 7d0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 7d4:	2f657469 	svccs	0x00657469
 7d8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 7dc:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 7e0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 7e4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 7e8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 7ec:	73000065 	movwvc	r0, #101	; 0x65
 7f0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 7f4:	632e6b63 	teqvs	lr, #101376	; 0x18c00
 7f8:	00000000 	andeq	r0, r0, r0
 7fc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 800:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 804:	0000682e 	andeq	r6, r0, lr, lsr #16
 808:	74730000 	ldrbtvc	r0, [r3], #-0
 80c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 810:	0100682e 	tsteq	r0, lr, lsr #16
 814:	00000000 	andeq	r0, r0, r0
 818:	3da80205 	sfmcc	f0, 4, [r8, #20]!
 81c:	21150800 	tstcs	r5, r0, lsl #16
 820:	be21f367 	cdplt	3, 2, cr15, cr1, cr7, {3}
 824:	133f5913 	teqne	pc, #311296	; 0x4c000
 828:	59132359 	ldmdbpl	r3, {r0, r3, r4, r6, r8, r9, sp}
 82c:	21861323 	orrcs	r1, r6, r3, lsr #6
 830:	211fe567 	tstcs	pc, r7, ror #10
 834:	000b0221 	andeq	r0, fp, r1, lsr #4
 838:	01420101 	cmpeq	r2, r1, lsl #2
 83c:	00020000 	andeq	r0, r2, r0
 840:	0000007f 	andeq	r0, r0, pc, ror r0
 844:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 848:	0101000d 	tsteq	r1, sp
 84c:	00000101 	andeq	r0, r0, r1, lsl #2
 850:	00000100 	andeq	r0, r0, r0, lsl #2
 854:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 858:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 85c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 860:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 864:	756f535c 	strbvc	r5, [pc, #-860]!	; 510 <MSP_SIZE+0x110>
 868:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 86c:	2b472079 	blcs	11c8a58 <__RW_SIZE__+0x11c84d8>
 870:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 874:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 878:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 87c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 880:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 884:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 888:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 88c:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
 890:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 894:	00000063 	andeq	r0, r0, r3, rrx
 898:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 89c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 8a0:	00010068 	andeq	r0, r1, r8, rrx
 8a4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 8a8:	31663233 	cmncc	r6, r3, lsr r2
 8ac:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 8b8:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 8bc:	0000682e 	andeq	r6, r0, lr, lsr #16
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	3e700205 	cdpcc	2, 7, cr0, cr0, cr5, {0}
 8c8:	11030800 	tstne	r3, r0, lsl #16
 8cc:	2c5a2101 	ldfcse	f2, [sl], {1}
 8d0:	2a2f2130 	bcs	bc8d98 <__RW_SIZE__+0xbc8818>
 8d4:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 8d8:	153f5959 	ldrne	r5, [pc, #-2393]!	; ffffff87 <MSP_BASE+0xdfffaf87>
 8dc:	68592d3d 	ldmdavs	r9, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
 8e0:	244a1e03 	strbcs	r1, [sl], #-3587	; 0xfffff1fd
 8e4:	2a212f5a 	bcs	84c654 <__RW_SIZE__+0x84c0d4>
 8e8:	21222c30 	teqcs	r2, r0, lsr ip
 8ec:	207a0321 	rsbscs	r0, sl, r1, lsr #6
 8f0:	20790327 	rsbscs	r0, r9, r7, lsr #6
 8f4:	312b2335 	teqcc	fp, r5, lsr r3
 8f8:	222c232b 	eorcs	r2, ip, #-1409286144	; 0xac000000
 8fc:	593e4c1e 	ldmdbpl	lr!, {r1, r2, r3, r4, sl, fp, lr}
 900:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 904:	44375901 	ldrtmi	r5, [r7], #-2305	; 0xfffff6ff
 908:	4b1d23d7 	blmi	74986c <__RW_SIZE__+0x7492ec>
 90c:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 910:	675a5901 	ldrbvs	r5, [sl, -r1, lsl #18]
 914:	2a253367 	bcs	94d6b8 <__RW_SIZE__+0x94d138>
 918:	2c242a4e 	stccs	10, cr2, [r4], #-312	; 0xfffffec8
 91c:	2b1f3256 	blcs	7cd27c <__RW_SIZE__+0x7cccfc>
 920:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 924:	59596759 	ldmdbpl	r9, {r0, r3, r4, r6, r8, r9, sl, sp, lr}^
 928:	2184133f 	orrcs	r1, r4, pc, lsr r3
 92c:	13235f1f 	teqne	r3, #31, 30	; 0x7c
 930:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
 934:	3d2c5a13 	vstmdbcc	ip!, {s10-s28}
 938:	213d2d21 	teqcs	sp, r1, lsr #26
 93c:	2d3d592d 	ldccs	9, cr5, [sp, #-180]!	; 0xffffff4c
 940:	67213275 			; <UNDEFINED> instruction: 0x67213275
 944:	1d232f08 	stcne	15, cr2, [r3, #-32]!	; 0xffffffe0
 948:	1386593e 	orrne	r5, r6, #1015808	; 0xf8000
 94c:	5b138a9f 	blpl	4e33d0 <__RW_SIZE__+0x4e2e50>
 950:	2c223d2b 	stccs	13, cr3, [r2], #-172	; 0xffffff54
 954:	592d213e 	pushpl	{r1, r2, r3, r4, r5, r8, sp}
 958:	40301e30 	eorsmi	r1, r0, r0, lsr lr
 95c:	211f3d21 	tstcs	pc, r1, lsr #26
 960:	2f08231e 	svccs	0x0008231e
 964:	b059bcad 	subslt	fp, r9, sp, lsr #25
 968:	9f2f3b21 	svcls	0x002f3b21
 96c:	660903bc 			; <UNDEFINED> instruction: 0x660903bc
 970:	79035967 	stmdbvc	r3, {r0, r1, r2, r5, r6, r8, fp, ip, lr}
 974:	28596720 	ldmdacs	r9, {r5, r8, r9, sl, sp, lr}^
 978:	02138867 	andseq	r8, r3, #6750208	; 0x670000
 97c:	01010009 	tsteq	r1, r9
 980:	00000162 	andeq	r0, r0, r2, ror #2
 984:	00e90002 	rsceq	r0, r9, r2
 988:	01020000 	mrseq	r0, (UNDEF: 2)
 98c:	000d0efb 	strdeq	r0, [sp], -fp
 990:	01010101 	tsteq	r1, r1, lsl #2
 994:	01000000 	mrseq	r0, (UNDEF: 0)
 998:	43010000 	movwmi	r0, #4096	; 0x1000
 99c:	6f435c3a 	svcvs	0x00435c3a
 9a0:	6f536564 	svcvs	0x00536564
 9a4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 9a8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 9ac:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 9b0:	20797265 	rsbscs	r7, r9, r5, ror #4
 9b4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 9b8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 9bc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 9c0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 9c4:	61652d65 	cmnvs	r5, r5, ror #26
 9c8:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 9cc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 9d0:	43006564 	movwmi	r6, #1380	; 0x564
 9d4:	6f435c3a 	svcvs	0x00435c3a
 9d8:	6f536564 	svcvs	0x00536564
 9dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 9e0:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 9e4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 9e8:	20797265 	rsbscs	r7, r9, r5, ror #4
 9ec:	202b2b47 	eorcs	r2, fp, r7, asr #22
 9f0:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 9f4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 9f8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 9fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 a00:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 a04:	61652d65 	cmnvs	r5, r5, ror #26
 a08:	342f6962 	strtcc	r6, [pc], #-2402	; a10 <__RW_SIZE__+0x490>
 a0c:	312e382e 	teqcc	lr, lr, lsr #16
 a10:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 a14:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 a18:	61750000 	cmnvs	r5, r0
 a1c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 a20:	00000000 	andeq	r0, r0, r0
 a24:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 a28:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 a2c:	00000100 	andeq	r0, r0, r0, lsl #2
 a30:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 a34:	30316632 	eorscc	r6, r1, r2, lsr r6
 a38:	00682e78 	rsbeq	r2, r8, r8, ror lr
 a3c:	73000000 	movwvc	r0, #0
 a40:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
 a44:	00682e67 	rsbeq	r2, r8, r7, ror #28
 a48:	73000002 	movwvc	r0, #2
 a4c:	6f696474 	svcvs	0x00696474
 a50:	0100682e 	tsteq	r0, lr, lsr #16
 a54:	623c0000 	eorsvs	r0, ip, #0
 a58:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 a5c:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
 a60:	00000000 	andeq	r0, r0, r0
 a64:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 a68:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 a6c:	0000682e 	andeq	r6, r0, lr, lsr #16
 a70:	00000000 	andeq	r0, r0, r0
 a74:	42b00205 	adcsmi	r0, r0, #1342177280	; 0x50000000
 a78:	251a0800 	ldrcs	r0, [sl, #-2048]	; 0xfffff800
 a7c:	213d2c5a 	teqcs	sp, sl, asr ip
 a80:	4c673d2d 	stclmi	13, cr3, [r7], #-180	; 0xffffff4c
 a84:	083d1308 	ldmdaeq	sp!, {r3, r8, r9, ip}
 a88:	68302f59 	ldmdavs	r0!, {r0, r3, r4, r6, r8, r9, sl, fp, sp}
 a8c:	212d211e 	teqcs	sp, lr, lsl r1
 a90:	136a2121 	cmnne	sl, #1073741832	; 0x40000008
 a94:	01040200 	mrseq	r0, R12_usr
 a98:	0029ad34 	eoreq	sl, r9, r4, lsr sp
 a9c:	06010402 	streq	r0, [r1], -r2, lsl #8
 aa0:	5275064a 	rsbspl	r0, r5, #77594624	; 0x4a00000
 aa4:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
 aa8:	75341d4b 	ldrvc	r1, [r4, #-3403]!	; 0xfffff2b5
 aac:	72034e25 	andvc	r4, r3, #592	; 0x250
 ab0:	1003752e 	andne	r7, r3, lr, lsr #10
 ab4:	2d413c3c 	stclcs	12, cr3, [r1, #-240]	; 0xffffff10
 ab8:	2e740321 	cdpcs	3, 7, cr0, cr4, cr1, {1}
 abc:	593c7603 	ldmdbpl	ip!, {r0, r1, r9, sl, ip, sp, lr}
 ac0:	2575341d 	ldrbcs	r3, [r5, #-1053]!	; 0xfffffbe3
 ac4:	034a0f03 	movteq	r0, #44803	; 0xaf03
 ac8:	03755867 	cmneq	r5, #6750208	; 0x670000
 acc:	84132e1b 	ldrhi	r2, [r3], #-3611	; 0xfffff1e5
 ad0:	74033135 	strvc	r3, [r3], #-309	; 0xfffffecb
 ad4:	04020001 	streq	r0, [r2], #-1
 ad8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 adc:	2e0d033e 	mcrcs	3, 0, r0, cr13, cr14, {1}
 ae0:	00010231 	andeq	r0, r1, r1, lsr r2
 ae4:	007c0101 	rsbseq	r0, ip, r1, lsl #2
 ae8:	00020000 	andeq	r0, r2, r0
 aec:	0000001d 	andeq	r0, r0, sp, lsl r0
 af0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 af4:	0101000d 	tsteq	r1, sp
 af8:	00000101 	andeq	r0, r0, r1, lsl #2
 afc:	00000100 	andeq	r0, r0, r0, lsl #2
 b00:	72630001 	rsbvc	r0, r3, #1
 b04:	732e3074 	teqvc	lr, #116	; 0x74
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	02050000 	andeq	r0, r5, #0
 b10:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
 b14:	0100fb03 	tsteq	r0, r3, lsl #22
 b18:	21222121 	teqcs	r2, r1, lsr #2
 b1c:	2f212123 	svccs	0x00212123
 b20:	3021232f 	eorcc	r2, r1, pc, lsr #6
 b24:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
 b28:	2f21200a 	svccs	0x0021200a
 b2c:	27303021 	ldrcs	r3, [r0, -r1, lsr #32]!
 b30:	2f222f2f 	svccs	0x00222f2f
 b34:	2121222f 	teqcs	r1, pc, lsr #4
 b38:	2f2f302f 	svccs	0x002f302f
 b3c:	21212221 	teqcs	r1, r1, lsr #4
 b40:	2f21302f 	svccs	0x0021302f
 b44:	021b032f 	andseq	r0, fp, #-1140850688	; 0xbc000000
 b48:	2f210128 	svccs	0x00210128
 b4c:	2f2f2121 	svccs	0x002f2121
 b50:	207f9803 	rsbscs	r9, pc, r3, lsl #16
 b54:	0d032f2f 	stceq	15, cr2, [r3, #-188]	; 0xffffff44
 b58:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
 b5c:	2e120330 	mrccs	3, 0, r0, cr2, cr0, {1}
 b60:	00020230 	andeq	r0, r2, r0, lsr r2
 b64:	Address 0x00000b64 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
  10:	43005243 	movwmi	r5, #579	; 0x243
  14:	00524746 	subseq	r4, r2, r6, asr #14
  18:	53414c46 	movtpl	r4, #7238	; 0x1c46
  1c:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
  20:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
  24:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
  28:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
  2c:	50525700 	subspl	r5, r2, r0, lsl #14
  30:	3a430052 	bcc	10c0180 <__RW_SIZE__+0x10bfc00>
  34:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
  38:	555c7372 	ldrbpl	r7, [ip, #-882]	; 0xfffffc8e
  3c:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
  40:	6b736544 	blvs	1cd9558 <__RW_SIZE__+0x1cd8fd8>
  44:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
  48:	79686973 	stmdbvc	r8!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
  4c:	5c6e6f65 	stclpl	15, cr6, [lr], #-404	; 0xfffffe6c
  50:	63617270 	cmnvs	r1, #112, 4
  54:	65636974 	strbvs	r6, [r3, #-2420]!	; 0xfffff68c
  58:	3031315c 	eorscc	r3, r1, ip, asr r1
  5c:	6f4d2e32 	svcvs	0x004d2e32
  60:	5f726f74 	svcpl	0x00726f74
  64:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
  68:	5f6c6f72 	svcpl	0x006c6f72
  6c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
  70:	70757272 	rsbsvc	r7, r5, r2, ror r2
  74:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
  78:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
  7c:	50410063 	subpl	r0, r1, r3, rrx
  80:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
  84:	73005254 	movwvc	r5, #596	; 0x254
  88:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  8c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
  9c:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  a0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
  a4:	4f007265 	svcmi	0x00007265
  a8:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
  ac:	75005259 	strvc	r5, [r0, #-601]	; 0xfffffda7
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  bc:	53455200 	movtpl	r5, #20992	; 0x5200
  c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
  c4:	50410044 	subpl	r0, r1, r4, asr #32
  c8:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
  cc:	50410052 	subpl	r0, r1, r2, asr r0
  d0:	4e453142 	dvfmism	f3, f5, f2
  d4:	50410052 	subpl	r0, r1, r2, asr r0
  d8:	53523242 	cmppl	r2, #536870916	; 0x20000004
  dc:	6c005254 	sfmvs	f5, 4, [r0], {84}	; 0x54
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f4:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  f8:	20432055 	subcs	r2, r3, r5, asr r0
  fc:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 100:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 104:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 108:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 10c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
 110:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
 114:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
 118:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
 11c:	616f6c66 	cmnvs	pc, r6, ror #24
 120:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 124:	6f733d69 	svcvs	0x00733d69
 128:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 12c:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
 130:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 134:	742d6f6e 	strtvc	r6, [sp], #-3950	; 0xfffff092
 138:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 13c:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 140:	6f777265 	svcvs	0x00777265
 144:	2d206b72 	vstmdbcs	r0!, {d6-<overflow reg d62>}
 148:	4f2d2067 	svcmi	0x002d2067
 14c:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 150:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 154:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 158:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 15c:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 160:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 164:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 168:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 16c:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffffdc <MSP_BASE+0xdfffafdc>
 170:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 174:	612d7463 	teqvs	sp, r3, ror #8
 178:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 17c:	20676e69 	rsbcs	r6, r7, r9, ror #28
 180:	6f6e662d 	svcvs	0x006e662d
 184:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; d8 <__ZI_SIZE__+0x80>
 188:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 18c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 190:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 194:	6f6c4300 	svcvs	0x006c4300
 198:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 19c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 1a0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1a4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1a8:	43520074 	cmpmi	r2, #116	; 0x74
 1ac:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 1b0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 1b4:	69750066 	ldmdbvs	r5!, {r1, r2, r5, r6}^
 1b8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1bc:	5f00745f 	svcpl	0x0000745f
 1c0:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
 1c4:	00485845 	subeq	r5, r8, r5, asr #16
 1c8:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 1cc:	735f5f00 	cmpvc	pc, #0, 30
 1d0:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 1d4:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
 1d8:	76004c4f 	strvc	r4, [r0], -pc, asr #24
 1dc:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 1e0:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
 1e4:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
 1e8:	72700057 	rsbsvc	r0, r0, #87	; 0x57
 1ec:	73614d69 	cmnvc	r1, #6720	; 0x1a40
 1f0:	6f74006b 	svcvs	0x0074006b
 1f4:	50664f70 	rsbpl	r4, r6, r0, ror pc
 1f8:	53636f72 	cmnpl	r3, #456	; 0x1c8
 1fc:	6b636174 	blvs	18d87d4 <__RW_SIZE__+0x18d8254>
 200:	75616600 	strbvc	r6, [r1, #-1536]!	; 0xfffffa00
 204:	614d746c 	cmpvs	sp, ip, ror #8
 208:	63006b73 	movwvs	r6, #2931	; 0xb73
 20c:	5f65726f 	svcpl	0x0065726f
 210:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 214:	5f5f0063 	svcpl	0x005f0063
 218:	5f746567 	svcpl	0x00746567
 21c:	0050534d 	subseq	r5, r0, sp, asr #6
 220:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 224:	534d5f74 	movtpl	r5, #57204	; 0xdf74
 228:	5f5f0050 	svcpl	0x005f0050
 22c:	5f746567 	svcpl	0x00746567
 230:	00505350 	subseq	r5, r0, r0, asr r3
 234:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 238:	53505f74 	cmppl	r0, #116, 30	; 0x1d0
 23c:	5f5f0050 	svcpl	0x005f0050
 240:	31564552 	cmpcc	r6, r2, asr r5
 244:	5f5f0036 	svcpl	0x005f0036
 248:	5f746567 	svcpl	0x00746567
 24c:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
 250:	004b5341 	subeq	r5, fp, r1, asr #6
 254:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 258:	41465f74 	hvcmi	26100	; 0x65f4
 25c:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
 260:	004b5341 	subeq	r5, fp, r1, asr #6
 264:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
 268:	006c6f72 	rsbeq	r6, ip, r2, ror pc
 26c:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 270:	41425f74 	hvcmi	9716	; 0x25f4
 274:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
 278:	69750049 	ldmdbvs	r5!, {r0, r3, r6}^
 27c:	5f38746e 	svcpl	0x0038746e
 280:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
 284:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
 288:	525f5f00 	subspl	r5, pc, #0, 30
 28c:	48535645 	ldmdami	r3, {r0, r2, r6, r9, sl, ip, lr}^
 290:	706f7400 	rsbvc	r7, pc, r0, lsl #8
 294:	614d664f 	cmpvs	sp, pc, asr #12
 298:	74536e69 	ldrbvc	r6, [r3], #-3689	; 0xfffff197
 29c:	006b6361 	rsbeq	r6, fp, r1, ror #6
 2a0:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 2a4:	52505f74 	subspl	r5, r0, #116, 30	; 0x1d0
 2a8:	53414d49 	movtpl	r4, #7497	; 0x1d49
 2ac:	5f5f004b 	svcpl	0x005f004b
 2b0:	00564552 	subseq	r4, r6, r2, asr r5
 2b4:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 2b8:	4f435f74 	svcmi	0x00435f74
 2bc:	4f52544e 	svcmi	0x0052544e
 2c0:	5f5f004c 	svcpl	0x005f004c
 2c4:	54494252 	strbpl	r4, [r9], #-594	; 0xfffffdae
 2c8:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 2cc:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
 2d0:	50455341 	subpl	r5, r5, r1, asr #6
 2d4:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
 2d8:	31746e69 	cmncc	r4, r9, ror #28
 2dc:	00745f36 	rsbseq	r5, r4, r6, lsr pc
 2e0:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 2e4:	57584552 			; <UNDEFINED> instruction: 0x57584552
 2e8:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
 2ec:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
 2f0:	5f5f0042 	svcpl	0x005f0042
 2f4:	45525453 	ldrbmi	r5, [r2, #-1107]	; 0xfffffbad
 2f8:	5f004258 	svcpl	0x00004258
 2fc:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 300:	5541465f 	strbpl	r4, [r1, #-1631]	; 0xfffff9a1
 304:	414d544c 	cmpmi	sp, ip, asr #8
 308:	5f004b53 	svcpl	0x00004b53
 30c:	52444c5f 	subpl	r4, r4, #24320	; 0x5f00
 310:	00485845 	subeq	r5, r8, r5, asr #16
 314:	5f425355 	svcpl	0x00425355
 318:	435f504c 	cmpmi	pc, #76	; 0x4c
 31c:	5f314e41 	svcpl	0x00314e41
 320:	5f305852 	svcpl	0x00305852
 324:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 328:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 32c:	6c6f505f 	stclvs	0, cr5, [pc], #-380	; 1b8 <__ZI_SIZE__+0x160>
 330:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
 334:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
 338:	00525253 	subseq	r5, r2, r3, asr r2
 33c:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 340:	41430063 	cmpmi	r3, r3, rrx
 344:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
 348:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
 34c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 350:	31414d44 	cmpcc	r1, r4, asr #26
 354:	6168435f 	cmnvs	r8, pc, asr r3
 358:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 35c:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 360:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 364:	5f324332 	svcpl	0x00324332
 368:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 36c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 370:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 374:	5152495f 	cmppl	r2, pc, asr r9
 378:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 37c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 380:	6e6e6168 	powvsez	f6, f6, #0.0
 384:	5f326c65 	svcpl	0x00326c65
 388:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 38c:	414c4600 	cmpmi	ip, r0, lsl #12
 390:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
 394:	006e5152 	rsbeq	r5, lr, r2, asr r1
 398:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
 39c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 3a0:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
 3a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3a8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 3ac:	315f3531 	cmpcc	pc, r1, lsr r5	; <UNPREDICTABLE>
 3b0:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 3b4:	4b006e51 	blmi	1bd00 <__RW_SIZE__+0x1b780>
 3b8:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 3bc:	5f746961 	svcpl	0x00746961
 3c0:	5f79654b 	svcpl	0x0079654b
 3c4:	656c6552 	strbvs	r6, [ip, #-1362]!	; 0xfffffaae
 3c8:	64657361 	strbtvs	r7, [r5], #-865	; 0xfffffc9f
 3cc:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
 3d0:	5f565364 	svcpl	0x00565364
 3d4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 3d8:	43435200 	movtmi	r5, #12800	; 0x3200
 3dc:	5152495f 	cmppl	r2, pc, asr r9
 3e0:	654d006e 	strbvs	r0, [sp, #-110]	; 0xffffff92
 3e4:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 3e8:	616e614d 	cmnvs	lr, sp, asr #2
 3ec:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
 3f0:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 3f4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3f8:	5f79654b 	svcpl	0x0079654b
 3fc:	5f525349 	svcpl	0x00525349
 400:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 404:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
 408:	00524553 	subseq	r4, r2, r3, asr r5
 40c:	314d4954 	cmpcc	sp, r4, asr r9
 410:	4b52425f 	blmi	1490d94 <__RW_SIZE__+0x1490814>
 414:	5152495f 	cmppl	r2, pc, asr r9
 418:	5352006e 	cmppl	r2, #110	; 0x6e
 41c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 420:	53003144 	movwpl	r3, #324	; 0x144
 424:	5f314950 	svcpl	0x00314950
 428:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 42c:	414d4400 	cmpmi	sp, r0, lsl #8
 430:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 434:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 438:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 43c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 440:	4349564e 	movtmi	r5, #38478	; 0x964e
 444:	616e455f 	cmnvs	lr, pc, asr r5
 448:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 44c:	4b005152 	blmi	1499c <__RW_SIZE__+0x1441c>
 450:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 454:	5f746961 	svcpl	0x00746961
 458:	5f79654b 	svcpl	0x0079654b
 45c:	73657250 	cmnvc	r5, #80, 4
 460:	00646573 	rsbeq	r6, r4, r3, ror r5
 464:	5f79654b 	svcpl	0x0079654b
 468:	63656843 	cmnvs	r5, #4390912	; 0x430000
 46c:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 470:	00747570 	rsbseq	r7, r4, r0, ror r5
 474:	314e4143 	cmpcc	lr, r3, asr #2
 478:	3158525f 	cmpcc	r8, pc, asr r2
 47c:	5152495f 	cmppl	r2, pc, asr r9
 480:	5355006e 	cmppl	r5, #110	; 0x6e
 484:	50485f42 	subpl	r5, r8, r2, asr #30
 488:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
 48c:	58545f31 	ldmdapl	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 490:	5152495f 	cmppl	r2, pc, asr r9
 494:	5249006e 	subpl	r0, r9, #110	; 0x6e
 498:	545f6e51 	ldrbpl	r6, [pc], #-3665	; 4a0 <MSP_SIZE+0xa0>
 49c:	00657079 	rsbeq	r7, r5, r9, ror r0
 4a0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 4a4:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 4a8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 4ac:	5f79654b 	svcpl	0x0079654b
 4b0:	5f746547 	svcpl	0x00746547
 4b4:	73657250 	cmnvc	r5, #80, 4
 4b8:	00646573 	rsbeq	r6, r4, r3, ror r5
 4bc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 4c0:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 4c4:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 4c8:	5f434956 	svcpl	0x00434956
 4cc:	61736944 	cmnvs	r3, r4, asr #18
 4d0:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 4d4:	49005152 	stmdbmi	r0, {r1, r4, r6, r8, ip, lr}
 4d8:	5f324332 	svcpl	0x00324332
 4dc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 4e0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 4e4:	4f494641 	svcmi	0x00494641
 4e8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 4ec:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 4f0:	414d4400 	cmpmi	sp, r0, lsl #8
 4f4:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 4f8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 4fc:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
 500:	006e5152 	rsbeq	r5, lr, r2, asr r1
 504:	4349564e 	movtmi	r5, #38478	; 0x964e
 508:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 50c:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
 510:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 514:	51524967 	cmppl	r2, r7, ror #18
 518:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 51c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 520:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
 524:	5f31414d 	svcpl	0x0031414d
 528:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 52c:	316c656e 	cmncc	ip, lr, ror #10
 530:	5152495f 	cmppl	r2, pc, asr r9
 534:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
 538:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
 53c:	42535500 	subsmi	r5, r3, #0, 10
 540:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
 544:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
 548:	006e5152 	rsbeq	r5, lr, r2, asr r1
 54c:	47445757 	smlsldmi	r5, r4, r7, r7
 550:	5152495f 	cmppl	r2, pc, asr r9
 554:	7542006e 	strbvc	r0, [r2, #-110]	; 0xffffff92
 558:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
 55c:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 560:	006e5152 	rsbeq	r5, lr, r2, asr r1
 564:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 568:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 56c:	50006e51 	andpl	r6, r0, r1, asr lr
 570:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
 574:	006e5152 	rsbeq	r5, lr, r2, asr r1
 578:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
 57c:	414d4400 	cmpmi	sp, r0, lsl #8
 580:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 584:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 588:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 58c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 590:	31433249 	cmpcc	r3, r9, asr #4
 594:	5f56455f 	svcpl	0x0056455f
 598:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 59c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 5a0:	50555f31 	subspl	r5, r5, r1, lsr pc
 5a4:	5152495f 	cmppl	r2, pc, asr r9
 5a8:	5453006e 	ldrbpl	r0, [r3], #-110	; 0xffffff92
 5ac:	52005249 	andpl	r5, r0, #-1879048188	; 0x90000004
 5b0:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 5b4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5b8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5bc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5c0:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
 5c4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 5c8:	00324445 	eorseq	r4, r2, r5, asr #8
 5cc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5d0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5d4:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
 5d8:	56524553 			; <UNDEFINED> instruction: 0x56524553
 5dc:	00344445 	eorseq	r4, r4, r5, asr #8
 5e0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 5e4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 5e8:	58450035 	stmdapl	r5, {r0, r2, r4, r5}^
 5ec:	545f4954 	ldrbpl	r4, [pc], #-2388	; 5f4 <__RW_SIZE__+0x74>
 5f0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 5f4:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
 5f8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 5fc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 600:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 604:	614d6e6f 	cmpvs	sp, pc, ror #28
 608:	62616b73 	rsbvs	r6, r1, #117760	; 0x1cc00
 60c:	6e49656c 	cdpvs	5, 4, cr6, cr9, cr12, {3}
 610:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
 614:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
 618:	5f314d49 	svcpl	0x00314d49
 61c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 620:	006e5152 	rsbeq	r5, lr, r2, asr r1
 624:	52535452 	subspl	r5, r3, #1375731712	; 0x52000000
 628:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 62c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 630:	006e5152 	rsbeq	r5, lr, r2, asr r1
 634:	4349564e 	movtmi	r5, #38478	; 0x964e
 638:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 63c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
 640:	545f314d 	ldrbpl	r3, [pc], #-333	; 648 <__RW_SIZE__+0xc8>
 644:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
 648:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
 64c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 650:	4f495047 	svcmi	0x00495047
 654:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 658:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 65c:	43324900 	teqmi	r2, #0, 18
 660:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
 664:	5152495f 	cmppl	r2, pc, asr r9
 668:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 66c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 670:	52495f6b 	subpl	r5, r9, #428	; 0x1ac
 674:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
 678:	32525041 	subscc	r5, r2, #65	; 0x41
 67c:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
 680:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
 684:	5f324d49 	svcpl	0x00324d49
 688:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 68c:	53544600 	cmppl	r4, #0, 12
 690:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
 694:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
 698:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
 69c:	495f726f 	ldmdbmi	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 6a0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6a4:	67617355 			; <UNDEFINED> instruction: 0x67617355
 6a8:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 6ac:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 6b0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6b4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 6b8:	5f355f39 	svcpl	0x00355f39
 6bc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 6c0:	43565300 	cmpmi	r6, #0, 6
 6c4:	5f6c6c61 	svcpl	0x006c6c61
 6c8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 6cc:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
 6d0:	50530052 	subspl	r0, r3, r2, asr r0
 6d4:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 6d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6dc:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
 6e0:	414d4400 	cmpmi	sp, r0, lsl #8
 6e4:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 6e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 6ec:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 6f0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6f4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 6f8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 6fc:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 700:	00525053 	subseq	r5, r2, r3, asr r0
 704:	31434441 	cmpcc	r3, r1, asr #8
 708:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 70c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 710:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 714:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 718:	006e5152 	rsbeq	r5, lr, r2, asr r1
 71c:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
 720:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
 724:	5f524550 	svcpl	0x00524550
 728:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 72c:	4b434c00 	blmi	10d3734 <__RW_SIZE__+0x10d31b4>
 730:	54520052 	ldrbpl	r0, [r2], #-82	; 0xffffffae
 734:	616c4143 	cmnvs	ip, r3, asr #2
 738:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 73c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 740:	5f44454c 	svcpl	0x0044454c
 744:	5f6c6c41 	svcpl	0x006c6c41
 748:	0066664f 	rsbeq	r6, r6, pc, asr #12
 74c:	5f44454c 	svcpl	0x0044454c
 750:	70736944 	rsbsvc	r6, r3, r4, asr #18
 754:	0079616c 	rsbseq	r6, r9, ip, ror #2
 758:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 75c:	454c0063 	strbmi	r0, [ip, #-99]	; 0xffffff9d
 760:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
 764:	6e4f5f6c 	cdpvs	15, 4, cr5, cr15, cr12, {3}
 768:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 76c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 770:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 774:	4d5f324d 	lfmmi	f3, 2, [pc, #-308]	; 648 <__RW_SIZE__+0xc8>
 778:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 77c:	6e75525f 	mrcvs	2, 3, r5, cr5, cr15, {2}
 780:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
 784:	48530052 	ldmdami	r3, {r1, r4, r6}^
 788:	00525343 	subseq	r5, r2, r3, asr #6
 78c:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 790:	746f4d5f 	strbtvc	r4, [pc], #-3423	; 798 <__RW_SIZE__+0x218>
 794:	4f5f726f 	svcmi	0x005f726f
 798:	495f7475 	ldmdbmi	pc, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 79c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 7a0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 7a4:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 7a8:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 7ac:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 7b0:	6c660064 	stclvs	0, cr0, [r6], #-400	; 0xfffffe70
 7b4:	0074616f 	rsbseq	r6, r4, pc, ror #2
 7b8:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 7bc:	746f4d5f 	strbtvc	r4, [pc], #-3423	; 7c4 <__RW_SIZE__+0x244>
 7c0:	4f5f726f 	svcmi	0x005f726f
 7c4:	465f7475 			; <UNDEFINED> instruction: 0x465f7475
 7c8:	5f716572 	svcpl	0x00716572
 7cc:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 7d0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 7d4:	43006e6f 	movwmi	r6, #3695	; 0xe6f
 7d8:	00525346 	subseq	r5, r2, r6, asr #6
 7dc:	6e69614d 	powvsem	f6, f1, #5.0
 7e0:	4f545600 	svcmi	0x00545600
 7e4:	46480052 			; <UNDEFINED> instruction: 0x46480052
 7e8:	53005253 	movwpl	r5, #595	; 0x253
 7ec:	545f4243 	ldrbpl	r4, [pc], #-579	; 7f4 <__RW_SIZE__+0x274>
 7f0:	00657079 	rsbeq	r7, r5, r9, ror r0
 7f4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 7f8:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 7fc:	44007469 	strmi	r7, [r0], #-1129	; 0xfffffb97
 800:	00525346 	subseq	r5, r2, r6, asr #6
 804:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
 808:	52494100 	subpl	r4, r9, #0, 2
 80c:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
 810:	00524153 	subseq	r4, r2, r3, asr r1
 814:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 818:	65707300 	ldrbvs	r7, [r0, #-768]!	; 0xfffffd00
 81c:	6b006465 	blvs	199b8 <__RW_SIZE__+0x19438>
 820:	705f7965 	subsvc	r7, pc, r5, ror #18
 824:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
 828:	43007373 	movwmi	r7, #883	; 0x373
 82c:	44495550 	strbmi	r5, [r9], #-1360	; 0xfffffab0
 830:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 834:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 838:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
 83c:	5f6c6f72 	svcpl	0x006c6f72
 840:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 844:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
 848:	53005241 	movwpl	r5, #577	; 0x241
 84c:	495f7379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 850:	0074696e 	rsbseq	r6, r4, lr, ror #18
 854:	5f646d63 	svcpl	0x00646d63
 858:	636f7270 	cmnvs	pc, #112, 4
 85c:	00737365 	rsbseq	r7, r3, r5, ror #6
 860:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 864:	72505f31 	subsvc	r5, r0, #49, 30	; 0xc4
 868:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 86c:	53464100 	movtpl	r4, #24832	; 0x6100
 870:	654b0052 	strbvs	r0, [fp, #-82]	; 0xffffffae
 874:	61565f79 	cmpvs	r6, r9, ror pc
 878:	0065756c 	rsbeq	r7, r5, ip, ror #10
 87c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
 880:	4d575000 	ldclmi	0, cr5, [r7, #-0]
 884:	746f4d5f 	strbtvc	r4, [pc], #-3423	; 88c <__RW_SIZE__+0x30c>
 888:	525f726f 	subspl	r7, pc, #-268435450	; 0xf0000006
 88c:	43006e75 	movwmi	r6, #3701	; 0xe75
 890:	31524d43 	cmpcc	r2, r3, asr #26
 894:	4d434300 	stclmi	3, cr4, [r3, #-0]
 898:	42003252 	andmi	r3, r0, #536870917	; 0x20000005
 89c:	495f4457 	ldmdbmi	pc, {r0, r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
 8a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
 8a4:	71657266 	cmnvc	r5, r6, ror #4
 8a8:	52434300 	subpl	r4, r3, #0, 6
 8ac:	43430031 	movtmi	r0, #12337	; 0x3031
 8b0:	43003252 	movwmi	r3, #594	; 0x252
 8b4:	00335243 	eorseq	r5, r3, r3, asr #4
 8b8:	34524343 	ldrbcc	r4, [r2], #-835	; 0xfffffcbd
 8bc:	53455200 	movtpl	r5, #20992	; 0x5200
 8c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 8c4:	00303144 	eorseq	r3, r0, r4, asr #2
 8c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 8cc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 8d0:	52003931 	andpl	r3, r0, #802816	; 0xc4000
 8d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 8d8:	31444556 	cmpcc	r4, r6, asr r5
 8dc:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
 8e0:	56524553 			; <UNDEFINED> instruction: 0x56524553
 8e4:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
 8e8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 8ec:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 8f0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 8f4:	434d5300 	movtmi	r5, #54016	; 0xd300
 8f8:	75640052 	strbvc	r0, [r4, #-82]!	; 0xffffffae
 8fc:	52007974 	andpl	r7, r0, #116, 18	; 0x1d0000
 900:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 904:	31444556 	cmpcc	r4, r6, asr r5
 908:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
 90c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 910:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
 914:	53455200 	movtpl	r5, #20992	; 0x5200
 918:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 91c:	00343144 	eorseq	r3, r4, r4, asr #2
 920:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 924:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 928:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
 92c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 930:	31444556 	cmpcc	r4, r6, asr r5
 934:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
 938:	56524553 			; <UNDEFINED> instruction: 0x56524553
 93c:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
 940:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
 944:	44420052 	strbmi	r0, [r2], #-82	; 0xffffffae
 948:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
 94c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 950:	31444556 	cmpcc	r4, r6, asr r5
 954:	53455200 	movtpl	r5, #20992	; 0x5200
 958:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 95c:	52003644 	andpl	r3, r0, #68, 12	; 0x4400000
 960:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 964:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
 968:	53455200 	movtpl	r5, #20992	; 0x5200
 96c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 970:	52003844 	andpl	r3, r0, #68, 16	; 0x440000
 974:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 978:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 97c:	746f6d00 	strbtvc	r6, [pc], #-3328	; 984 <__RW_SIZE__+0x404>
 980:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
 984:	414d4400 	cmpmi	sp, r0, lsl #8
 988:	57460052 	smlsldpl	r0, r6, r2, r0
 98c:	6e495f44 	cdpvs	15, 4, cr5, cr9, cr4, {2}
 990:	68007469 	stmdavs	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
 994:	00706165 	rsbseq	r6, r0, r5, ror #2
 998:	76657270 			; <UNDEFINED> instruction: 0x76657270
 99c:	70616548 	rsbvc	r6, r1, r8, asr #10
 9a0:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 9a4:	61654874 	smcvs	21636	; 0x5484
 9a8:	75720070 	ldrbvc	r0, [r2, #-112]!	; 0xffffff90
 9ac:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 9b0:	00632e65 	rsbeq	r2, r3, r5, ror #28
 9b4:	7262735f 	rsbvc	r7, r2, #2080374785	; 0x7c000001
 9b8:	5f5f006b 	svcpl	0x005f006b
 9bc:	4c5f495a 	mrrcmi	9, 5, r4, pc, cr10	; <UNPREDICTABLE>
 9c0:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
 9c4:	4e005f5f 	mcrmi	15, 0, r5, cr0, cr15, {2}
 9c8:	485f494d 	ldmdami	pc, {r0, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
 9cc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 9d0:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 9d4:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
 9d8:	5f6e6f4d 	svcpl	0x006e6f4d
 9dc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 9e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 9e4:	31414d44 	cmpcc	r1, r4, asr #26
 9e8:	6168435f 	cmnvs	r8, pc, asr r3
 9ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 9f0:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 9f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 9f8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 9fc:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
 a00:	52495f47 	subpl	r5, r9, #284	; 0x11c
 a04:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a08:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a0c:	41535500 	cmpmi	r3, r0, lsl #10
 a10:	5f315452 	svcpl	0x00315452
 a14:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a18:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a1c:	46007265 	strmi	r7, [r0], -r5, ror #4
 a20:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 a24:	7065525f 	rsbvc	r5, r5, pc, asr r2
 a28:	0074726f 	rsbseq	r7, r4, pc, ror #4
 a2c:	5f4e4143 	svcpl	0x004e4143
 a30:	5f454353 	svcpl	0x00454353
 a34:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a38:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a3c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 a40:	5f324332 	svcpl	0x00324332
 a44:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 a48:	61485152 	cmpvs	r8, r2, asr r1
 a4c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a50:	50530072 	subspl	r0, r3, r2, ror r0
 a54:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 a58:	61485152 	cmpvs	r8, r2, asr r1
 a5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a60:	56500072 			; <UNDEFINED> instruction: 0x56500072
 a64:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
 a68:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 a6c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 a70:	414d4400 	cmpmi	sp, r0, lsl #8
 a74:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 a78:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 a7c:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 a80:	61485152 	cmpvs	r8, r2, asr r1
 a84:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a88:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 a8c:	5f334954 	svcpl	0x00334954
 a90:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a98:	53007265 	movwpl	r7, #613	; 0x265
 a9c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 aa0:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
 aa4:	0067616c 	rsbeq	r6, r7, ip, ror #2
 aa8:	67617355 			; <UNDEFINED> instruction: 0x67617355
 aac:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 ab0:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 ab4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 ab8:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 abc:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
 ac0:	41435f50 	cmpmi	r3, r0, asr pc
 ac4:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 ac8:	5152495f 	cmppl	r2, pc, asr r9
 acc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ad0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 ad4:	314d4954 	cmpcc	sp, r4, asr r9
 ad8:	5f50555f 	svcpl	0x0050555f
 adc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 ae0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 ae4:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 ae8:	5f31414d 	svcpl	0x0031414d
 aec:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 af0:	346c656e 	strbtcc	r6, [ip], #-1390	; 0xfffffa92
 af4:	5152495f 	cmppl	r2, pc, asr r9
 af8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 afc:	0072656c 	rsbseq	r6, r2, ip, ror #10
 b00:	334d4954 	movtcc	r4, #55636	; 0xd954
 b04:	5152495f 	cmppl	r2, pc, asr r9
 b08:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 b0c:	0072656c 	rsbseq	r6, r2, ip, ror #10
 b10:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 b14:	65725f6b 	ldrbvs	r5, [r2, #-3947]!	; 0xfffff095
 b18:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
 b1c:	545f314d 	ldrbpl	r3, [pc], #-333	; b24 <__RW_SIZE__+0x5a4>
 b20:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
 b24:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
 b28:	61485152 	cmpvs	r8, r2, asr r1
 b2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b30:	53550072 	cmppl	r5, #114	; 0x72
 b34:	6b615742 	blvs	1856844 <__RW_SIZE__+0x18562c4>
 b38:	5f705565 	svcpl	0x00705565
 b3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b44:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
 b48:	614d6d65 	cmpvs	sp, r5, ror #26
 b4c:	6567616e 	strbvs	r6, [r7, #-366]!	; 0xfffffe92
 b50:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 b54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b58:	72614800 	rsbvc	r4, r1, #0, 16
 b5c:	75614664 	strbvc	r4, [r1, #-1636]!	; 0xfffff99c
 b60:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 b64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b68:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
 b6c:	61467375 	hvcvs	26421	; 0x6735
 b70:	5f746c75 	svcpl	0x00746c75
 b74:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 b78:	0072656c 	rsbseq	r6, r2, ip, ror #10
 b7c:	53414c46 	movtpl	r4, #7238	; 0x1c46
 b80:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
 b84:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 b88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b8c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 b90:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
 b94:	61485152 	cmpvs	r8, r2, asr r1
 b98:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b9c:	44410072 	strbmi	r0, [r1], #-114	; 0xffffff8e
 ba0:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
 ba4:	5152495f 	cmppl	r2, pc, asr r9
 ba8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 bac:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bb0:	5f4e4143 	svcpl	0x004e4143
 bb4:	5f315852 	svcpl	0x00315852
 bb8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 bbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bc0:	53007265 	movwpl	r7, #613	; 0x265
 bc4:	5f324950 	svcpl	0x00324950
 bc8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 bcc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bd0:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 bd4:	5f31414d 	svcpl	0x0031414d
 bd8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 bdc:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
 be0:	5152495f 	cmppl	r2, pc, asr r9
 be4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 be8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bec:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 bf0:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 bf4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 bf8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 bfc:	41535500 	cmpmi	r3, r0, lsl #10
 c00:	5f325452 	svcpl	0x00325452
 c04:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c08:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c0c:	50007265 	andpl	r7, r0, r5, ror #4
 c10:	53646e65 	cmnpl	r4, #1616	; 0x650
 c14:	61485f56 	cmpvs	r8, r6, asr pc
 c18:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c1c:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 c20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 c24:	5f783031 	svcpl	0x00783031
 c28:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
 c2c:	414d4400 	cmpmi	sp, r0, lsl #8
 c30:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 c34:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 c38:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 c3c:	61485152 	cmpvs	r8, r2, asr r1
 c40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c44:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 c48:	5f344954 	svcpl	0x00344954
 c4c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c54:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 c58:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 c5c:	61485152 	cmpvs	r8, r2, asr r1
 c60:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c64:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 c68:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 c6c:	6e6e6168 	powvsez	f6, f6, #0.0
 c70:	5f366c65 	svcpl	0x00366c65
 c74:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c7c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 c80:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 c84:	61485152 	cmpvs	r8, r2, asr r1
 c88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c8c:	56530072 			; <UNDEFINED> instruction: 0x56530072
 c90:	61485f43 	cmpvs	r8, r3, asr #30
 c94:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c98:	74530072 	ldrbvc	r0, [r3], #-114	; 0xffffff8e
 c9c:	5f6b6361 	svcpl	0x006b6361
 ca0:	706d7544 	rsbvc	r7, sp, r4, asr #10
 ca4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ca8:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 cac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 cb0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 cb4:	73795300 	cmnvc	r9, #0, 6
 cb8:	6b636954 	blvs	18db210 <__RW_SIZE__+0x18dac90>
 cbc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 cc0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 cc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 cc8:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
 ccc:	52495f4b 	subpl	r5, r9, #300	; 0x12c
 cd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 cd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 cd8:	43324900 	teqmi	r2, #0, 18
 cdc:	56455f32 			; <UNDEFINED> instruction: 0x56455f32
 ce0:	5152495f 	cmppl	r2, pc, asr r9
 ce4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ce8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 cec:	31433249 	cmpcc	r3, r9, asr #4
 cf0:	5f52455f 	svcpl	0x0052455f
 cf4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 cf8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 cfc:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 d00:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
 d04:	41435f50 	cmpmi	r3, r0, asr pc
 d08:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 d0c:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 d10:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d14:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d18:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 d1c:	43435f31 	movtmi	r5, #16177	; 0x3f31
 d20:	5152495f 	cmppl	r2, pc, asr r9
 d24:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d28:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d2c:	61766e49 	cmnvs	r6, r9, asr #28
 d30:	5f64696c 	svcpl	0x0064696c
 d34:	00525349 	subseq	r5, r2, r9, asr #6
 d38:	31414d44 	cmpcc	r1, r4, asr #26
 d3c:	6168435f 	cmnvs	r8, pc, asr r3
 d40:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 d44:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 d48:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d4c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d50:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 d54:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 d58:	61485152 	cmpvs	r8, r2, asr r1
 d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d60:	41540072 	cmpmi	r4, r2, ror r0
 d64:	5245504d 	subpl	r5, r5, #77	; 0x4d
 d68:	5152495f 	cmppl	r2, pc, asr r9
 d6c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d70:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d74:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 d78:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 d7c:	61485152 	cmpvs	r8, r2, asr r1
 d80:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d84:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 d88:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
 d8c:	5f30315f 	svcpl	0x0030315f
 d90:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d98:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 d9c:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
 da0:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 da4:	61485152 	cmpvs	r8, r2, asr r1
 da8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 dac:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
 db0:	616c4143 	cmnvs	ip, r3, asr #2
 db4:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 db8:	61485152 	cmpvs	r8, r2, asr r1
 dbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 dc0:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 dc4:	006b6361 	rsbeq	r6, fp, r1, ror #6
 dc8:	31433249 	cmpcc	r3, r9, asr #4
 dcc:	5f56455f 	svcpl	0x0056455f
 dd0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 dd4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 dd8:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
 ddc:	5f324d49 	svcpl	0x00324d49
 de0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 de4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 de8:	53007265 	movwpl	r7, #613	; 0x265
 dec:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 df0:	535f6b63 	cmppl	pc, #101376	; 0x18c00
 df4:	00706f74 	rsbseq	r6, r0, r4, ror pc
 df8:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 dfc:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
 e00:	41430063 	cmpmi	r3, r3, rrx
 e04:	0042494c 	subeq	r4, r2, ip, asr #18
 e08:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e0c:	5f6b6369 	svcpl	0x006b6369
 e10:	63656843 	cmnvs	r5, #4390912	; 0x430000
 e14:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 e18:	756f656d 	strbvc	r6, [pc, #-1389]!	; 8b3 <__RW_SIZE__+0x333>
 e1c:	54430074 	strbpl	r0, [r3], #-116	; 0xffffff8c
 e20:	4c004c52 	stcmi	12, cr4, [r0], {82}	; 0x52
 e24:	0044414f 	subeq	r4, r4, pc, asr #2
 e28:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e2c:	5f6b6369 	svcpl	0x006b6369
 e30:	006e7552 	rsbeq	r7, lr, r2, asr r5
 e34:	6365736d 	cmnvs	r5, #-1275068415	; 0xb4000001
 e38:	73795300 	cmnvc	r9, #0, 6
 e3c:	6b636954 	blvs	18db394 <__RW_SIZE__+0x18dae14>
 e40:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 e44:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
 e48:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 e4c:	534f5f6b 	movtpl	r5, #65387	; 0xff6b
 e50:	6369545f 	cmnvs	r9, #1593835520	; 0x5f000000
 e54:	7953006b 	ldmdbvc	r3, {r0, r1, r3, r5, r6}^
 e58:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 e5c:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xfffff095
 e60:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 e64:	5300656d 	movwpl	r6, #1389	; 0x56d
 e68:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 e6c:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
 e70:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 e74:	5f64616f 	svcpl	0x0064616f
 e78:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 e7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 e80:	65525f34 	ldrbvs	r5, [r2, #-3892]	; 0xfffff0cc
 e84:	74616570 	strbtvc	r6, [r1], #-1392	; 0xfffffa90
 e88:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 e8c:	74535f34 	ldrbvc	r5, [r3], #-3892	; 0xfffff0cc
 e90:	5400706f 	strpl	r7, [r0], #-111	; 0xffffff91
 e94:	5f344d49 	svcpl	0x00344d49
 e98:	63656843 	cmnvs	r5, #4390912	; 0x430000
 e9c:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 ea0:	756f656d 	strbvc	r6, [pc, #-1389]!	; 93b <__RW_SIZE__+0x3bb>
 ea4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 ea8:	4d5f324d 	lfmmi	f3, 2, [pc, #-308]	; d7c <__RW_SIZE__+0x7fc>
 eac:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 eb0:	6f74535f 	svcvs	0x0074535f
 eb4:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
 eb8:	535f324d 	cmppl	pc, #-805306364	; 0xd0000004
 ebc:	77706f74 			; <UNDEFINED> instruction: 0x77706f74
 ec0:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 ec4:	6174535f 	cmnvs	r4, pc, asr r3
 ec8:	54007472 	strpl	r7, [r0], #-1138	; 0xfffffb8e
 ecc:	5f324d49 	svcpl	0x00324d49
 ed0:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 ed4:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 ed8:	74535f68 	ldrbvc	r5, [r3], #-3944	; 0xfffff098
 edc:	7400706f 	strvc	r7, [r0], #-111	; 0xffffff91
 ee0:	00656d69 	rsbeq	r6, r5, r9, ror #26
 ee4:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 ee8:	00632e72 	rsbeq	r2, r3, r2, ror lr
 eec:	334d4954 	movtcc	r4, #55636	; 0xd954
 ef0:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
 ef4:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
 ef8:	65475f71 	strbvs	r5, [r7, #-3953]	; 0xfffff08f
 efc:	6172656e 	cmnvs	r2, lr, ror #10
 f00:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 f04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 f08:	754f5f33 	strbvc	r5, [pc, #-3891]	; ffffffdd <MSP_BASE+0xdfffafdd>
 f0c:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 f10:	5400706f 	strpl	r7, [r0], #-111	; 0xffffff91
 f14:	5f334d49 	svcpl	0x00334d49
 f18:	5f74754f 	svcpl	0x0074754f
 f1c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 f20:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 f24:	65445f32 	strbvs	r5, [r4, #-3890]	; 0xfffff0ce
 f28:	0079616c 	rsbseq	r6, r9, ip, ror #2
 f2c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 f30:	6168435f 	cmnvs	r8, pc, asr r3
 f34:	5f65676e 	svcpl	0x0065676e
 f38:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 f3c:	54470065 	strbpl	r0, [r7], #-101	; 0xffffff9b
 f40:	55005250 	strpl	r5, [r0, #-592]	; 0xfffffdb0
 f44:	31747261 	cmncc	r4, r1, ror #4
 f48:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 f4c:	79425f64 	stmdbvc	r2, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 f50:	55006574 	strpl	r6, [r0, #-1396]	; 0xfffffa8c
 f54:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 f58:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 f5c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 f60:	61726600 	cmnvs	r2, r0, lsl #12
 f64:	61550063 	cmpvs	r5, r3, rrx
 f68:	5f317472 	svcpl	0x00317472
 f6c:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
 f70:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
 f74:	00676e69 	rsbeq	r6, r7, r9, ror #28
 f78:	61765f5f 	cmnvs	r6, pc, asr pc
 f7c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 f80:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 f84:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 f88:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 f8c:	616d0064 	cmnvs	sp, r4, rrx
 f90:	5f00746e 	svcpl	0x0000746e
 f94:	0070615f 	rsbseq	r6, r0, pc, asr r1
 f98:	72707376 	rsbsvc	r7, r0, #-671088639	; 0xd8000001
 f9c:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 fa0:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
 fa4:	6f640061 	svcvs	0x00640061
 fa8:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 fac:	72615500 	rsbvc	r5, r1, #0, 10
 fb0:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 fb4:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 fb8:	00726168 	rsbseq	r6, r2, r8, ror #2
 fbc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 fc0:	5f00632e 	svcpl	0x0000632e
 fc4:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 fc8:	61765f63 	cmnvs	r6, r3, ror #30
 fcc:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 fd0:	Address 0x00000fd0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000058 	andeq	r0, r0, r8, asr r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     1ac:	00000026 	andeq	r0, r0, r6, lsr #32
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000190 	muleq	r0, r0, r1
     1b8:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     1bc:	0000002a 	andeq	r0, r0, sl, lsr #32
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000190 	muleq	r0, r0, r1
     1c8:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     1cc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000190 	muleq	r0, r0, r1
     1d8:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     1dc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1e0:	00000014 	andeq	r0, r0, r4, lsl r0
     1e4:	00000190 	muleq	r0, r0, r1
     1e8:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     1ec:	000000a4 	andeq	r0, r0, r4, lsr #1
     1f0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	0000000c 	andeq	r0, r0, ip
     1fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     200:	7c020001 	stcvc	0, cr0, [r2], {1}
     204:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     208:	0000000c 	andeq	r0, r0, ip
     20c:	000001f8 	strdeq	r0, [r0], -r8
     210:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     214:	0000002e 	andeq	r0, r0, lr, lsr #32
     218:	0000000c 	andeq	r0, r0, ip
     21c:	000001f8 	strdeq	r0, [r0], -r8
     220:	08003470 	stmdaeq	r0, {r4, r5, r6, sl, ip, sp}
     224:	0000001c 	andeq	r0, r0, ip, lsl r0
     228:	0000000c 	andeq	r0, r0, ip
     22c:	000001f8 	strdeq	r0, [r0], -r8
     230:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     234:	00000012 	andeq	r0, r0, r2, lsl r0
     238:	0000000c 	andeq	r0, r0, ip
     23c:	000001f8 	strdeq	r0, [r0], -r8
     240:	080034a0 	stmdaeq	r0, {r5, r7, sl, ip, sp}
     244:	00000012 	andeq	r0, r0, r2, lsl r0
     248:	0000000c 	andeq	r0, r0, ip
     24c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     250:	7c020001 	stcvc	0, cr0, [r2], {1}
     254:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     258:	00000018 	andeq	r0, r0, r8, lsl r0
     25c:	00000248 	andeq	r0, r0, r8, asr #4
     260:	080034b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip, sp}
     264:	000000b8 	strheq	r0, [r0], -r8
     268:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     26c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     270:	180e4401 	stmdane	lr, {r0, sl, lr}
     274:	00000018 	andeq	r0, r0, r8, lsl r0
     278:	00000248 	andeq	r0, r0, r8, asr #4
     27c:	08003570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip, sp}
     280:	00000098 	muleq	r0, r8, r0
     284:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     288:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     28c:	180e4101 	stmdane	lr, {r0, r8, lr}
     290:	0000001c 	andeq	r0, r0, ip, lsl r0
     294:	00000248 	andeq	r0, r0, r8, asr #4
     298:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
     29c:	00000188 	andeq	r0, r0, r8, lsl #3
     2a0:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     2a4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     2a8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     2ac:	200e4101 	andcs	r4, lr, r1, lsl #2
     2b0:	0000000c 	andeq	r0, r0, ip
     2b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     2bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2c0:	0000000c 	andeq	r0, r0, ip
     2c4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2c8:	08003790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, sp}
     2cc:	00000032 	andeq	r0, r0, r2, lsr r0
     2d0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2d4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2d8:	080037c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip, sp}
     2dc:	0000005c 	andeq	r0, r0, ip, asr r0
     2e0:	83180e41 	tsthi	r8, #1040	; 0x410
     2e4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     2e8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     2ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     2f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2f4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2f8:	08003820 	stmdaeq	r0, {r5, fp, ip, sp}
     2fc:	00000060 	andeq	r0, r0, r0, rrx
     300:	83180e41 	tsthi	r8, #1040	; 0x410
     304:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     308:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     30c:	00018e02 	andeq	r8, r1, r2, lsl #28
     310:	0000001c 	andeq	r0, r0, ip, lsl r0
     314:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     318:	08003880 	stmdaeq	r0, {r7, fp, ip, sp}
     31c:	00000128 	andeq	r0, r0, r8, lsr #2
     320:	83180e41 	tsthi	r8, #1040	; 0x410
     324:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     328:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     32c:	00018e02 	andeq	r8, r1, r2, lsl #28
     330:	0000000c 	andeq	r0, r0, ip
     334:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     338:	080039a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp}
     33c:	0000001e 	andeq	r0, r0, lr, lsl r0
     340:	0000000c 	andeq	r0, r0, ip
     344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     348:	7c020001 	stcvc	0, cr0, [r2], {1}
     34c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     350:	00000014 	andeq	r0, r0, r4, lsl r0
     354:	00000340 	andeq	r0, r0, r0, asr #6
     358:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
     35c:	00000044 	andeq	r0, r0, r4, asr #32
     360:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     364:	00000001 	andeq	r0, r0, r1
     368:	0000000c 	andeq	r0, r0, ip
     36c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     370:	7c020001 	stcvc	0, cr0, [r2], {1}
     374:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     378:	0000001c 	andeq	r0, r0, ip, lsl r0
     37c:	00000368 	andeq	r0, r0, r8, ror #6
     380:	08003a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip, sp}
     384:	00000038 	andeq	r0, r0, r8, lsr r0
     388:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     38c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     390:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     394:	200e4301 	andcs	r4, lr, r1, lsl #6
     398:	00000014 	andeq	r0, r0, r4, lsl r0
     39c:	00000368 	andeq	r0, r0, r8, ror #6
     3a0:	08003a44 	stmdaeq	r0, {r2, r6, r9, fp, ip, sp}
     3a4:	00000032 	andeq	r0, r0, r2, lsr r0
     3a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     3b0:	00000014 	andeq	r0, r0, r4, lsl r0
     3b4:	00000368 	andeq	r0, r0, r8, ror #6
     3b8:	08003a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip, sp}
     3bc:	00000010 	andeq	r0, r0, r0, lsl r0
     3c0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3c8:	00000014 	andeq	r0, r0, r4, lsl r0
     3cc:	00000368 	andeq	r0, r0, r8, ror #6
     3d0:	08003a88 	stmdaeq	r0, {r3, r7, r9, fp, ip, sp}
     3d4:	0000012a 	andeq	r0, r0, sl, lsr #2
     3d8:	83080e44 	movwhi	r0, #36420	; 0x8e44
     3dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     3e0:	00000014 	andeq	r0, r0, r4, lsl r0
     3e4:	00000368 	andeq	r0, r0, r8, ror #6
     3e8:	08003bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, sp}
     3ec:	00000010 	andeq	r0, r0, r0, lsl r0
     3f0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f8:	00000014 	andeq	r0, r0, r4, lsl r0
     3fc:	00000368 	andeq	r0, r0, r8, ror #6
     400:	08003bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, sp}
     404:	00000010 	andeq	r0, r0, r0, lsl r0
     408:	83080e43 	movwhi	r0, #36419	; 0x8e43
     40c:	00018e02 	andeq	r8, r1, r2, lsl #28
     410:	00000014 	andeq	r0, r0, r4, lsl r0
     414:	00000368 	andeq	r0, r0, r8, ror #6
     418:	08003bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, ip, sp}
     41c:	00000010 	andeq	r0, r0, r0, lsl r0
     420:	83080e43 	movwhi	r0, #36419	; 0x8e43
     424:	00018e02 	andeq	r8, r1, r2, lsl #28
     428:	00000014 	andeq	r0, r0, r4, lsl r0
     42c:	00000368 	andeq	r0, r0, r8, ror #6
     430:	08003be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip, sp}
     434:	00000010 	andeq	r0, r0, r0, lsl r0
     438:	83080e43 	movwhi	r0, #36419	; 0x8e43
     43c:	00018e02 	andeq	r8, r1, r2, lsl #28
     440:	00000014 	andeq	r0, r0, r4, lsl r0
     444:	00000368 	andeq	r0, r0, r8, ror #6
     448:	08003bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp, ip, sp}
     44c:	00000010 	andeq	r0, r0, r0, lsl r0
     450:	83080e43 	movwhi	r0, #36419	; 0x8e43
     454:	00018e02 	andeq	r8, r1, r2, lsl #28
     458:	00000014 	andeq	r0, r0, r4, lsl r0
     45c:	00000368 	andeq	r0, r0, r8, ror #6
     460:	08003c04 	stmdaeq	r0, {r2, sl, fp, ip, sp}
     464:	00000010 	andeq	r0, r0, r0, lsl r0
     468:	83080e43 	movwhi	r0, #36419	; 0x8e43
     46c:	00018e02 	andeq	r8, r1, r2, lsl #28
     470:	0000000c 	andeq	r0, r0, ip
     474:	00000368 	andeq	r0, r0, r8, ror #6
     478:	08003c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, sp}
     47c:	0000000e 	andeq	r0, r0, lr
     480:	00000014 	andeq	r0, r0, r4, lsl r0
     484:	00000368 	andeq	r0, r0, r8, ror #6
     488:	08003c24 	stmdaeq	r0, {r2, r5, sl, fp, ip, sp}
     48c:	00000006 	andeq	r0, r0, r6
     490:	83080e41 	movwhi	r0, #36417	; 0x8e41
     494:	00018e02 	andeq	r8, r1, r2, lsl #28
     498:	00000014 	andeq	r0, r0, r4, lsl r0
     49c:	00000368 	andeq	r0, r0, r8, ror #6
     4a0:	08003c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, sp}
     4a4:	00000006 	andeq	r0, r0, r6
     4a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     4b0:	00000014 	andeq	r0, r0, r4, lsl r0
     4b4:	00000368 	andeq	r0, r0, r8, ror #6
     4b8:	08003c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip, sp}
     4bc:	00000006 	andeq	r0, r0, r6
     4c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c8:	00000014 	andeq	r0, r0, r4, lsl r0
     4cc:	00000368 	andeq	r0, r0, r8, ror #6
     4d0:	08003c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, ip, sp}
     4d4:	00000006 	andeq	r0, r0, r6
     4d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	00000368 	andeq	r0, r0, r8, ror #6
     4e8:	08003c44 	stmdaeq	r0, {r2, r6, sl, fp, ip, sp}
     4ec:	00000006 	andeq	r0, r0, r6
     4f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000014 	andeq	r0, r0, r4, lsl r0
     4fc:	00000368 	andeq	r0, r0, r8, ror #6
     500:	08003c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, ip, sp}
     504:	00000006 	andeq	r0, r0, r6
     508:	83080e41 	movwhi	r0, #36417	; 0x8e41
     50c:	00018e02 	andeq	r8, r1, r2, lsl #28
     510:	00000014 	andeq	r0, r0, r4, lsl r0
     514:	00000368 	andeq	r0, r0, r8, ror #6
     518:	08003c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, ip, sp}
     51c:	00000006 	andeq	r0, r0, r6
     520:	83080e41 	movwhi	r0, #36417	; 0x8e41
     524:	00018e02 	andeq	r8, r1, r2, lsl #28
     528:	00000014 	andeq	r0, r0, r4, lsl r0
     52c:	00000368 	andeq	r0, r0, r8, ror #6
     530:	08003c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, ip, sp}
     534:	00000006 	andeq	r0, r0, r6
     538:	83080e41 	movwhi	r0, #36417	; 0x8e41
     53c:	00018e02 	andeq	r8, r1, r2, lsl #28
     540:	00000014 	andeq	r0, r0, r4, lsl r0
     544:	00000368 	andeq	r0, r0, r8, ror #6
     548:	08003c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, ip, sp}
     54c:	00000006 	andeq	r0, r0, r6
     550:	83080e41 	movwhi	r0, #36417	; 0x8e41
     554:	00018e02 	andeq	r8, r1, r2, lsl #28
     558:	00000014 	andeq	r0, r0, r4, lsl r0
     55c:	00000368 	andeq	r0, r0, r8, ror #6
     560:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
     564:	00000006 	andeq	r0, r0, r6
     568:	83080e41 	movwhi	r0, #36417	; 0x8e41
     56c:	00018e02 	andeq	r8, r1, r2, lsl #28
     570:	00000014 	andeq	r0, r0, r4, lsl r0
     574:	00000368 	andeq	r0, r0, r8, ror #6
     578:	08003c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, ip, sp}
     57c:	00000006 	andeq	r0, r0, r6
     580:	83080e41 	movwhi	r0, #36417	; 0x8e41
     584:	00018e02 	andeq	r8, r1, r2, lsl #28
     588:	00000014 	andeq	r0, r0, r4, lsl r0
     58c:	00000368 	andeq	r0, r0, r8, ror #6
     590:	08003c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, sp}
     594:	00000006 	andeq	r0, r0, r6
     598:	83080e41 	movwhi	r0, #36417	; 0x8e41
     59c:	00018e02 	andeq	r8, r1, r2, lsl #28
     5a0:	00000014 	andeq	r0, r0, r4, lsl r0
     5a4:	00000368 	andeq	r0, r0, r8, ror #6
     5a8:	08003c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, sp}
     5ac:	00000006 	andeq	r0, r0, r6
     5b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b8:	00000014 	andeq	r0, r0, r4, lsl r0
     5bc:	00000368 	andeq	r0, r0, r8, ror #6
     5c0:	08003c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, ip, sp}
     5c4:	00000006 	andeq	r0, r0, r6
     5c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	00000014 	andeq	r0, r0, r4, lsl r0
     5d4:	00000368 	andeq	r0, r0, r8, ror #6
     5d8:	08003c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, ip, sp}
     5dc:	00000006 	andeq	r0, r0, r6
     5e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e8:	00000014 	andeq	r0, r0, r4, lsl r0
     5ec:	00000368 	andeq	r0, r0, r8, ror #6
     5f0:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
     5f4:	00000006 	andeq	r0, r0, r6
     5f8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     600:	00000014 	andeq	r0, r0, r4, lsl r0
     604:	00000368 	andeq	r0, r0, r8, ror #6
     608:	08003ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, ip, sp}
     60c:	00000006 	andeq	r0, r0, r6
     610:	83080e41 	movwhi	r0, #36417	; 0x8e41
     614:	00018e02 	andeq	r8, r1, r2, lsl #28
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	00000368 	andeq	r0, r0, r8, ror #6
     620:	08003cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip, sp}
     624:	00000006 	andeq	r0, r0, r6
     628:	83080e41 	movwhi	r0, #36417	; 0x8e41
     62c:	00018e02 	andeq	r8, r1, r2, lsl #28
     630:	00000014 	andeq	r0, r0, r4, lsl r0
     634:	00000368 	andeq	r0, r0, r8, ror #6
     638:	08003cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip, sp}
     63c:	00000006 	andeq	r0, r0, r6
     640:	83080e41 	movwhi	r0, #36417	; 0x8e41
     644:	00018e02 	andeq	r8, r1, r2, lsl #28
     648:	00000014 	andeq	r0, r0, r4, lsl r0
     64c:	00000368 	andeq	r0, r0, r8, ror #6
     650:	08003cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip, sp}
     654:	00000006 	andeq	r0, r0, r6
     658:	83080e41 	movwhi	r0, #36417	; 0x8e41
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000014 	andeq	r0, r0, r4, lsl r0
     664:	00000368 	andeq	r0, r0, r8, ror #6
     668:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
     66c:	00000006 	andeq	r0, r0, r6
     670:	83080e41 	movwhi	r0, #36417	; 0x8e41
     674:	00018e02 	andeq	r8, r1, r2, lsl #28
     678:	00000014 	andeq	r0, r0, r4, lsl r0
     67c:	00000368 	andeq	r0, r0, r8, ror #6
     680:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
     684:	00000006 	andeq	r0, r0, r6
     688:	83080e41 	movwhi	r0, #36417	; 0x8e41
     68c:	00018e02 	andeq	r8, r1, r2, lsl #28
     690:	00000014 	andeq	r0, r0, r4, lsl r0
     694:	00000368 	andeq	r0, r0, r8, ror #6
     698:	08003cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, sp}
     69c:	00000006 	andeq	r0, r0, r6
     6a0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6a8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ac:	00000368 	andeq	r0, r0, r8, ror #6
     6b0:	08003cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip, sp}
     6b4:	00000032 	andeq	r0, r0, r2, lsr r0
     6b8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     6bc:	00018502 	andeq	r8, r1, r2, lsl #10
     6c0:	00000014 	andeq	r0, r0, r4, lsl r0
     6c4:	00000368 	andeq	r0, r0, r8, ror #6
     6c8:	08003d10 	stmdaeq	r0, {r4, r8, sl, fp, ip, sp}
     6cc:	00000006 	andeq	r0, r0, r6
     6d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	00000368 	andeq	r0, r0, r8, ror #6
     6e0:	08003d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, sp}
     6e4:	00000006 	andeq	r0, r0, r6
     6e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     6f0:	00000014 	andeq	r0, r0, r4, lsl r0
     6f4:	00000368 	andeq	r0, r0, r8, ror #6
     6f8:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
     6fc:	00000006 	andeq	r0, r0, r6
     700:	83080e41 	movwhi	r0, #36417	; 0x8e41
     704:	00018e02 	andeq	r8, r1, r2, lsl #28
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	00000368 	andeq	r0, r0, r8, ror #6
     710:	08003d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp}
     714:	00000006 	andeq	r0, r0, r6
     718:	83080e41 	movwhi	r0, #36417	; 0x8e41
     71c:	00018e02 	andeq	r8, r1, r2, lsl #28
     720:	00000014 	andeq	r0, r0, r4, lsl r0
     724:	00000368 	andeq	r0, r0, r8, ror #6
     728:	08003d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, sp}
     72c:	00000006 	andeq	r0, r0, r6
     730:	83080e41 	movwhi	r0, #36417	; 0x8e41
     734:	00018e02 	andeq	r8, r1, r2, lsl #28
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	00000368 	andeq	r0, r0, r8, ror #6
     740:	08003d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, ip, sp}
     744:	00000006 	andeq	r0, r0, r6
     748:	83080e41 	movwhi	r0, #36417	; 0x8e41
     74c:	00018e02 	andeq	r8, r1, r2, lsl #28
     750:	00000014 	andeq	r0, r0, r4, lsl r0
     754:	00000368 	andeq	r0, r0, r8, ror #6
     758:	08003d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, sp}
     75c:	00000006 	andeq	r0, r0, r6
     760:	83080e41 	movwhi	r0, #36417	; 0x8e41
     764:	00018e02 	andeq	r8, r1, r2, lsl #28
     768:	00000014 	andeq	r0, r0, r4, lsl r0
     76c:	00000368 	andeq	r0, r0, r8, ror #6
     770:	08003d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip, sp}
     774:	00000006 	andeq	r0, r0, r6
     778:	83080e41 	movwhi	r0, #36417	; 0x8e41
     77c:	00018e02 	andeq	r8, r1, r2, lsl #28
     780:	00000014 	andeq	r0, r0, r4, lsl r0
     784:	00000368 	andeq	r0, r0, r8, ror #6
     788:	08003d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip, sp}
     78c:	00000006 	andeq	r0, r0, r6
     790:	83080e41 	movwhi	r0, #36417	; 0x8e41
     794:	00018e02 	andeq	r8, r1, r2, lsl #28
     798:	00000014 	andeq	r0, r0, r4, lsl r0
     79c:	00000368 	andeq	r0, r0, r8, ror #6
     7a0:	08003d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip, sp}
     7a4:	00000006 	andeq	r0, r0, r6
     7a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	00000368 	andeq	r0, r0, r8, ror #6
     7b8:	08003d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip, sp}
     7bc:	00000006 	andeq	r0, r0, r6
     7c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c8:	00000014 	andeq	r0, r0, r4, lsl r0
     7cc:	00000368 	andeq	r0, r0, r8, ror #6
     7d0:	08003d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip, sp}
     7d4:	00000006 	andeq	r0, r0, r6
     7d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     7e0:	00000014 	andeq	r0, r0, r4, lsl r0
     7e4:	00000368 	andeq	r0, r0, r8, ror #6
     7e8:	08003d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip, sp}
     7ec:	00000006 	andeq	r0, r0, r6
     7f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7f8:	00000014 	andeq	r0, r0, r4, lsl r0
     7fc:	00000368 	andeq	r0, r0, r8, ror #6
     800:	08003d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip, sp}
     804:	00000006 	andeq	r0, r0, r6
     808:	83080e41 	movwhi	r0, #36417	; 0x8e41
     80c:	00018e02 	andeq	r8, r1, r2, lsl #28
     810:	00000014 	andeq	r0, r0, r4, lsl r0
     814:	00000368 	andeq	r0, r0, r8, ror #6
     818:	08003d80 	stmdaeq	r0, {r7, r8, sl, fp, ip, sp}
     81c:	00000006 	andeq	r0, r0, r6
     820:	83080e41 	movwhi	r0, #36417	; 0x8e41
     824:	00018e02 	andeq	r8, r1, r2, lsl #28
     828:	00000014 	andeq	r0, r0, r4, lsl r0
     82c:	00000368 	andeq	r0, r0, r8, ror #6
     830:	08003d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, sp}
     834:	00000006 	andeq	r0, r0, r6
     838:	83080e41 	movwhi	r0, #36417	; 0x8e41
     83c:	00018e02 	andeq	r8, r1, r2, lsl #28
     840:	00000014 	andeq	r0, r0, r4, lsl r0
     844:	00000368 	andeq	r0, r0, r8, ror #6
     848:	08003d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip, sp}
     84c:	00000006 	andeq	r0, r0, r6
     850:	83080e41 	movwhi	r0, #36417	; 0x8e41
     854:	00018e02 	andeq	r8, r1, r2, lsl #28
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000368 	andeq	r0, r0, r8, ror #6
     860:	08003d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip, sp}
     864:	00000006 	andeq	r0, r0, r6
     868:	83080e41 	movwhi	r0, #36417	; 0x8e41
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	00000014 	andeq	r0, r0, r4, lsl r0
     874:	00000368 	andeq	r0, r0, r8, ror #6
     878:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
     87c:	00000006 	andeq	r0, r0, r6
     880:	83080e41 	movwhi	r0, #36417	; 0x8e41
     884:	00018e02 	andeq	r8, r1, r2, lsl #28
     888:	0000000c 	andeq	r0, r0, ip
     88c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     890:	7c020001 	stcvc	0, cr0, [r2], {1}
     894:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     898:	00000018 	andeq	r0, r0, r8, lsl r0
     89c:	00000888 	andeq	r0, r0, r8, lsl #17
     8a0:	08003da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, sp}
     8a4:	00000048 	andeq	r0, r0, r8, asr #32
     8a8:	83100e41 	tsthi	r0, #1040	; 0x410
     8ac:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     8b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8b4:	0000000c 	andeq	r0, r0, ip
     8b8:	00000888 	andeq	r0, r0, r8, lsl #17
     8bc:	08003df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp}
     8c0:	00000010 	andeq	r0, r0, r0, lsl r0
     8c4:	0000000c 	andeq	r0, r0, ip
     8c8:	00000888 	andeq	r0, r0, r8, lsl #17
     8cc:	08003e00 	stmdaeq	r0, {r9, sl, fp, ip, sp}
     8d0:	0000000c 	andeq	r0, r0, ip
     8d4:	0000000c 	andeq	r0, r0, ip
     8d8:	00000888 	andeq	r0, r0, r8, lsl #17
     8dc:	08003e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, ip, sp}
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	0000000c 	andeq	r0, r0, ip
     8e8:	00000888 	andeq	r0, r0, r8, lsl #17
     8ec:	08003e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, ip, sp}
     8f0:	0000000e 	andeq	r0, r0, lr
     8f4:	00000014 	andeq	r0, r0, r4, lsl r0
     8f8:	00000888 	andeq	r0, r0, r8, lsl #17
     8fc:	08003e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, sp}
     900:	00000048 	andeq	r0, r0, r8, asr #32
     904:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     908:	00018e02 	andeq	r8, r1, r2, lsl #28
     90c:	0000000c 	andeq	r0, r0, ip
     910:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     914:	7c020001 	stcvc	0, cr0, [r2], {1}
     918:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     91c:	00000014 	andeq	r0, r0, r4, lsl r0
     920:	0000090c 	andeq	r0, r0, ip, lsl #18
     924:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
     928:	0000003e 	andeq	r0, r0, lr, lsr r0
     92c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     930:	00018502 	andeq	r8, r1, r2, lsl #10
     934:	0000000c 	andeq	r0, r0, ip
     938:	0000090c 	andeq	r0, r0, ip, lsl #18
     93c:	08003eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip, sp}
     940:	00000026 	andeq	r0, r0, r6, lsr #32
     944:	00000018 	andeq	r0, r0, r8, lsl r0
     948:	0000090c 	andeq	r0, r0, ip, lsl #18
     94c:	08003ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, ip, sp}
     950:	000000e4 	andeq	r0, r0, r4, ror #1
     954:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     958:	86028503 	strhi	r8, [r2], -r3, lsl #10
     95c:	00000001 	andeq	r0, r0, r1
     960:	00000014 	andeq	r0, r0, r4, lsl r0
     964:	0000090c 	andeq	r0, r0, ip, lsl #18
     968:	08003fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
     96c:	00000062 	andeq	r0, r0, r2, rrx
     970:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     974:	00018502 	andeq	r8, r1, r2, lsl #10
     978:	0000000c 	andeq	r0, r0, ip
     97c:	0000090c 	andeq	r0, r0, ip, lsl #18
     980:	08004020 	stmdaeq	r0, {r5, lr}
     984:	00000020 	andeq	r0, r0, r0, lsr #32
     988:	0000000c 	andeq	r0, r0, ip
     98c:	0000090c 	andeq	r0, r0, ip, lsl #18
     990:	08004040 	stmdaeq	r0, {r6, lr}
     994:	00000022 	andeq	r0, r0, r2, lsr #32
     998:	0000000c 	andeq	r0, r0, ip
     99c:	0000090c 	andeq	r0, r0, ip, lsl #18
     9a0:	08004064 	stmdaeq	r0, {r2, r5, r6, lr}
     9a4:	00000018 	andeq	r0, r0, r8, lsl r0
     9a8:	0000000c 	andeq	r0, r0, ip
     9ac:	0000090c 	andeq	r0, r0, ip, lsl #18
     9b0:	0800407c 	stmdaeq	r0, {r2, r3, r4, r5, r6, lr}
     9b4:	0000004c 	andeq	r0, r0, ip, asr #32
     9b8:	00000014 	andeq	r0, r0, r4, lsl r0
     9bc:	0000090c 	andeq	r0, r0, ip, lsl #18
     9c0:	080040c8 	stmdaeq	r0, {r3, r6, r7, lr}
     9c4:	00000058 	andeq	r0, r0, r8, asr r0
     9c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     9cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     9d0:	0000000c 	andeq	r0, r0, ip
     9d4:	0000090c 	andeq	r0, r0, ip, lsl #18
     9d8:	08004120 	stmdaeq	r0, {r5, r8, lr}
     9dc:	00000022 	andeq	r0, r0, r2, lsr #32
     9e0:	0000000c 	andeq	r0, r0, ip
     9e4:	0000090c 	andeq	r0, r0, ip, lsl #18
     9e8:	08004144 	stmdaeq	r0, {r2, r6, r8, lr}
     9ec:	0000003e 	andeq	r0, r0, lr, lsr r0
     9f0:	00000018 	andeq	r0, r0, r8, lsl r0
     9f4:	0000090c 	andeq	r0, r0, ip, lsl #18
     9f8:	08004184 	stmdaeq	r0, {r2, r7, r8, lr}
     9fc:	00000084 	andeq	r0, r0, r4, lsl #1
     a00:	83100e41 	tsthi	r0, #1040	; 0x410
     a04:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     a08:	00018e02 	andeq	r8, r1, r2, lsl #28
     a0c:	00000018 	andeq	r0, r0, r8, lsl r0
     a10:	0000090c 	andeq	r0, r0, ip, lsl #18
     a14:	08004208 	stmdaeq	r0, {r3, r9, lr}
     a18:	0000008e 	andeq	r0, r0, lr, lsl #1
     a1c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     a20:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a24:	00018e02 	andeq	r8, r1, r2, lsl #28
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	0000090c 	andeq	r0, r0, ip, lsl #18
     a30:	08004298 	stmdaeq	r0, {r3, r4, r7, r9, lr}
     a34:	00000012 	andeq	r0, r0, r2, lsl r0
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a40:	7c020001 	stcvc	0, cr0, [r2], {1}
     a44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a48:	00000018 	andeq	r0, r0, r8, lsl r0
     a4c:	00000a38 	andeq	r0, r0, r8, lsr sl
     a50:	080042b0 	stmdaeq	r0, {r4, r5, r7, r9, lr}
     a54:	000000b8 	strheq	r0, [r0], -r8
     a58:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     a5c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a60:	00018e02 	andeq	r8, r1, r2, lsl #28
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	00000a38 	andeq	r0, r0, r8, lsr sl
     a6c:	08004368 	stmdaeq	r0, {r3, r5, r6, r8, r9, lr}
     a70:	0000003a 	andeq	r0, r0, sl, lsr r0
     a74:	00000014 	andeq	r0, r0, r4, lsl r0
     a78:	00000a38 	andeq	r0, r0, r8, lsr sl
     a7c:	080043a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, lr}
     a80:	00000042 	andeq	r0, r0, r2, asr #32
     a84:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a88:	00018502 	andeq	r8, r1, r2, lsl #10
     a8c:	00000024 	andeq	r0, r0, r4, lsr #32
     a90:	00000a38 	andeq	r0, r0, r8, lsr sl
     a94:	080043e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, lr}
     a98:	00000060 	andeq	r0, r0, r0, rrx
     a9c:	80100e41 	andshi	r0, r0, r1, asr #28
     aa0:	82038104 	andhi	r8, r3, #4, 2
     aa4:	41018302 	tstmi	r1, r2, lsl #6
     aa8:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     aac:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     ab0:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	00000a38 	andeq	r0, r0, r8, lsr sl
     abc:	08004448 	stmdaeq	r0, {r3, r6, sl, lr}
     ac0:	00000016 	andeq	r0, r0, r6, lsl r0
     ac4:	0000000c 	andeq	r0, r0, ip
     ac8:	00000a38 	andeq	r0, r0, r8, lsr sl
     acc:	08004460 	stmdaeq	r0, {r5, r6, sl, lr}
     ad0:	00000018 	andeq	r0, r0, r8, lsl r0
     ad4:	0000000c 	andeq	r0, r0, ip
     ad8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     adc:	7c020001 	stcvc	0, cr0, [r2], {1}
     ae0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ae4:	00000018 	andeq	r0, r0, r8, lsl r0
     ae8:	00000ad4 	ldrdeq	r0, [r0], -r4
     aec:	08004478 	stmdaeq	r0, {r3, r4, r5, r6, sl, lr}
     af0:	00000032 	andeq	r0, r0, r2, lsr r0
     af4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     af8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     afc:	780e4101 	stmdavc	lr, {r0, r8, lr}
     b00:	00000014 	andeq	r0, r0, r4, lsl r0
     b04:	00000ad4 	ldrdeq	r0, [r0], -r4
     b08:	080044ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, lr}
     b0c:	0000001a 	andeq	r0, r0, sl, lsl r0
     b10:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     b14:	00018502 	andeq	r8, r1, r2, lsl #10
     b18:	0000000c 	andeq	r0, r0, ip
     b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b20:	7c020001 	stcvc	0, cr0, [r2], {1}
     b24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b28:	00000028 	andeq	r0, r0, r8, lsr #32
     b2c:	00000b18 	andeq	r0, r0, r8, lsl fp
     b30:	080044c8 	stmdaeq	r0, {r3, r6, r7, sl, lr}
     b34:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     b38:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     b3c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     b40:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     b44:	8a048905 	bhi	122f60 <__RW_SIZE__+0x1229e0>
     b48:	8e028b03 	vmlahi.f64	d8, d2, d3
     b4c:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     b50:	00000002 	andeq	r0, r0, r2
     b54:	0000000c 	andeq	r0, r0, ip
     b58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b5c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b60:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b64:	00000024 	andeq	r0, r0, r4, lsr #32
     b68:	00000b54 	andeq	r0, r0, r4, asr fp
     b6c:	08005980 	stmdaeq	r0, {r7, r8, fp, ip, lr}
     b70:	0000014a 	andeq	r0, r0, sl, asr #2
     b74:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     b78:	86088509 	strhi	r8, [r8], -r9, lsl #10
     b7c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     b80:	8a048905 	bhi	122f9c <__RW_SIZE__+0x122a1c>
     b84:	8e028b03 	vmlahi.f64	d8, d2, d3
     b88:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     b8c:	00000028 	andeq	r0, r0, r8, lsr #32
     b90:	00000b54 	andeq	r0, r0, r4, asr fp
     b94:	08005acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, lr}
     b98:	00000f8a 	andeq	r0, r0, sl, lsl #31
     b9c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ba0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ba4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ba8:	8a048905 	bhi	122fc4 <__RW_SIZE__+0x122a44>
     bac:	8e028b03 	vmlahi.f64	d8, d2, d3
     bb0:	900e4101 	andls	r4, lr, r1, lsl #2
     bb4:	00000001 	andeq	r0, r0, r1
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bc8:	00000014 	andeq	r0, r0, r4, lsl r0
     bcc:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     bd0:	08006a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, sp, lr}
     bd4:	00000052 	andeq	r0, r0, r2, asr r0
     bd8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
     be0:	0000000c 	andeq	r0, r0, ip
     be4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     be8:	08006aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, sp, lr}
     bec:	0000000a 	andeq	r0, r0, sl
     bf0:	0000000c 	andeq	r0, r0, ip
     bf4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     bf8:	08006ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, sp, lr}
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	0000000c 	andeq	r0, r0, ip
     c04:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c08:	08006ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, sp, lr}
     c0c:	00000008 	andeq	r0, r0, r8
     c10:	0000000c 	andeq	r0, r0, ip
     c14:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c18:	08006acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, sp, lr}
     c1c:	00000004 	andeq	r0, r0, r4
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c28:	08006ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, sp, lr}
     c2c:	00000008 	andeq	r0, r0, r8
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c38:	08006ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
     c3c:	00000012 	andeq	r0, r0, r2, lsl r0
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c48:	08006aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr}
     c4c:	00000008 	andeq	r0, r0, r8
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c58:	7c020001 	stcvc	0, cr0, [r2], {1}
     c5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c60:	0000000c 	andeq	r0, r0, ip
     c64:	00000c50 	andeq	r0, r0, r0, asr ip
     c68:	08006af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr}
     c6c:	00000010 	andeq	r0, r0, r0, lsl r0
     c70:	0000000c 	andeq	r0, r0, ip
     c74:	00000c50 	andeq	r0, r0, r0, asr ip
     c78:	08006b04 	stmdaeq	r0, {r2, r8, r9, fp, sp, lr}
     c7c:	00000010 	andeq	r0, r0, r0, lsl r0
     c80:	0000000c 	andeq	r0, r0, ip
     c84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c88:	7c020001 	stcvc	0, cr0, [r2], {1}
     c8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c90:	00000024 	andeq	r0, r0, r4, lsr #32
     c94:	00000c80 	andeq	r0, r0, r0, lsl #25
     c98:	08006b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, sp, lr}
     c9c:	0000056e 	andeq	r0, r0, lr, ror #10
     ca0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ca4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ca8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     cac:	8a048905 	bhi	1230c8 <__RW_SIZE__+0x122b48>
     cb0:	8e028b03 	vmlahi.f64	d8, d2, d3
     cb4:	300e4401 	andcc	r4, lr, r1, lsl #8
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     cc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cc8:	00000018 	andeq	r0, r0, r8, lsl r0
     ccc:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     cd0:	08007084 	stmdaeq	r0, {r2, r7, ip, sp, lr}
     cd4:	00000090 	muleq	r0, r0, r0
     cd8:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     cdc:	86028503 	strhi	r8, [r2], -r3, lsl #10
     ce0:	00000001 	andeq	r0, r0, r1
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cec:	7c020001 	stcvc	0, cr0, [r2], {1}
     cf0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cf4:	00000018 	andeq	r0, r0, r8, lsl r0
     cf8:	00000ce4 	andeq	r0, r0, r4, ror #25
     cfc:	08007114 	stmdaeq	r0, {r2, r4, r8, ip, sp, lr}
     d00:	000000a6 	andeq	r0, r0, r6, lsr #1
     d04:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     d08:	86038504 	strhi	r8, [r3], -r4, lsl #10
     d0c:	00018702 	andeq	r8, r1, r2, lsl #14
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d18:	7c020001 	stcvc	0, cr0, [r2], {1}
     d1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	00000d10 	andeq	r0, r0, r0, lsl sp
     d28:	080071bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp, lr}
     d2c:	00000002 	andeq	r0, r0, r2
     d30:	0000000c 	andeq	r0, r0, ip
     d34:	00000d10 	andeq	r0, r0, r0, lsl sp
     d38:	080071c0 	stmdaeq	r0, {r6, r7, r8, ip, sp, lr}
     d3c:	00000002 	andeq	r0, r0, r2
     d40:	0000000c 	andeq	r0, r0, ip
     d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d48:	7c020001 	stcvc	0, cr0, [r2], {1}
     d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d50:	00000018 	andeq	r0, r0, r8, lsl r0
     d54:	00000d40 	andeq	r0, r0, r0, asr #26
     d58:	080071c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp, lr}
     d5c:	0000006c 	andeq	r0, r0, ip, rrx
     d60:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     d64:	86038504 	strhi	r8, [r3], -r4, lsl #10
     d68:	00018e02 	andeq	r8, r1, r2, lsl #28
     d6c:	00000018 	andeq	r0, r0, r8, lsl r0
     d70:	00000d40 	andeq	r0, r0, r0, asr #26
     d74:	08007230 	stmdaeq	r0, {r4, r5, r9, ip, sp, lr}
     d78:	00000036 	andeq	r0, r0, r6, lsr r0
     d7c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     d80:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d84:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     d88:	00000024 	andeq	r0, r0, r4, lsr #32
     d8c:	00000d40 	andeq	r0, r0, r0, asr #26
     d90:	08007268 	stmdaeq	r0, {r3, r5, r6, r9, ip, sp, lr}
     d94:	0000008c 	andeq	r0, r0, ip, lsl #1
     d98:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     d9c:	86078508 	strhi	r8, [r7], -r8, lsl #10
     da0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     da4:	8a038904 	bhi	e31bc <__RW_SIZE__+0xe2c3c>
     da8:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     dac:	0000280e 	andeq	r2, r0, lr, lsl #16
     db0:	00000020 	andeq	r0, r0, r0, lsr #32
     db4:	00000d40 	andeq	r0, r0, r0, asr #26
     db8:	080072f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip, sp, lr}
     dbc:	00000098 	muleq	r0, r8, r0
     dc0:	83200e42 	teqhi	r0, #1056	; 0x420
     dc4:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     dc8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     dcc:	89038804 	stmdbhi	r3, {r2, fp, pc}
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000d40 	andeq	r0, r0, r0, asr #26
     ddc:	0800738c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, sp, lr}
     de0:	0000003c 	andeq	r0, r0, ip, lsr r0
     de4:	0000000c 	andeq	r0, r0, ip
     de8:	00000d40 	andeq	r0, r0, r0, asr #26
     dec:	080073c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip, sp, lr}
     df0:	00000056 	andeq	r0, r0, r6, asr r0
     df4:	00000014 	andeq	r0, r0, r4, lsl r0
     df8:	00000d40 	andeq	r0, r0, r0, asr #26
     dfc:	08007420 	stmdaeq	r0, {r5, sl, ip, sp, lr}
     e00:	00000012 	andeq	r0, r0, r2, lsl r0
     e04:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     e08:	00018e02 	andeq	r8, r1, r2, lsl #28
     e0c:	00000024 	andeq	r0, r0, r4, lsr #32
     e10:	00000d40 	andeq	r0, r0, r0, asr #26
     e14:	08007434 	stmdaeq	r0, {r2, r4, r5, sl, ip, sp, lr}
     e18:	00000140 	andeq	r0, r0, r0, asr #2
     e1c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e20:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e24:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e28:	8a048905 	bhi	123244 <__RW_SIZE__+0x122cc4>
     e2c:	8e028b03 	vmlahi.f64	d8, d2, d3
     e30:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     e34:	00000020 	andeq	r0, r0, r0, lsr #32
     e38:	00000d40 	andeq	r0, r0, r0, asr #26
     e3c:	08007574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip, sp, lr}
     e40:	000000b8 	strheq	r0, [r0], -r8
     e44:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     e48:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e4c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e50:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     e54:	280e4201 	stmdacs	lr, {r0, r9, lr}
     e58:	00000024 	andeq	r0, r0, r4, lsr #32
     e5c:	00000d40 	andeq	r0, r0, r0, asr #26
     e60:	0800762c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp, lr}
     e64:	000000b6 	strheq	r0, [r0], -r6
     e68:	83280e42 	teqhi	r8, #1056	; 0x420
     e6c:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     e70:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     e74:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     e78:	8b038a04 	blhi	e3690 <__RW_SIZE__+0xe3110>
     e7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e80:	00000014 	andeq	r0, r0, r4, lsl r0
     e84:	00000d40 	andeq	r0, r0, r0, asr #26
     e88:	080076e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, sp, lr}
     e8c:	00000042 	andeq	r0, r0, r2, asr #32
     e90:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     e94:	00000001 	andeq	r0, r0, r1
     e98:	00000024 	andeq	r0, r0, r4, lsr #32
     e9c:	00000d40 	andeq	r0, r0, r0, asr #26
     ea0:	08007728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp, lr}
     ea4:	000000ea 	andeq	r0, r0, sl, ror #1
     ea8:	83280e42 	teqhi	r8, #1056	; 0x420
     eac:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     eb0:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     eb4:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     eb8:	8b038a04 	blhi	e36d0 <__RW_SIZE__+0xe3150>
     ebc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000d40 	andeq	r0, r0, r0, asr #26
     ec8:	08007814 	stmdaeq	r0, {r2, r4, fp, ip, sp, lr}
     ecc:	00000042 	andeq	r0, r0, r2, asr #32
     ed0:	0000001c 	andeq	r0, r0, ip, lsl r0
     ed4:	00000d40 	andeq	r0, r0, r0, asr #26
     ed8:	08007858 	stmdaeq	r0, {r3, r4, r6, fp, ip, sp, lr}
     edc:	000000ac 	andeq	r0, r0, ip, lsr #1
     ee0:	83180e41 	tsthi	r8, #1040	; 0x410
     ee4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     ee8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     eec:	00018e02 	andeq	r8, r1, r2, lsl #28
     ef0:	00000020 	andeq	r0, r0, r0, lsr #32
     ef4:	00000d40 	andeq	r0, r0, r0, asr #26
     ef8:	08007904 	stmdaeq	r0, {r2, r8, fp, ip, sp, lr}
     efc:	000000ba 	strheq	r0, [r0], -sl
     f00:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     f04:	86058506 	strhi	r8, [r5], -r6, lsl #10
     f08:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     f0c:	41018e02 	tstmi	r1, r2, lsl #28
     f10:	0000200e 	andeq	r2, r0, lr
     f14:	00000020 	andeq	r0, r0, r0, lsr #32
     f18:	00000d40 	andeq	r0, r0, r0, asr #26
     f1c:	080079c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp, lr}
     f20:	0000005e 	andeq	r0, r0, lr, asr r0
     f24:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     f28:	86068507 	strhi	r8, [r6], -r7, lsl #10
     f2c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     f30:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     f34:	280e4101 	stmdacs	lr, {r0, r8, lr}
     f38:	00000014 	andeq	r0, r0, r4, lsl r0
     f3c:	00000d40 	andeq	r0, r0, r0, asr #26
     f40:	08007a20 	stmdaeq	r0, {r5, r9, fp, ip, sp, lr}
     f44:	00000034 	andeq	r0, r0, r4, lsr r0
     f48:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     f4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f50:	00000018 	andeq	r0, r0, r8, lsl r0
     f54:	00000d40 	andeq	r0, r0, r0, asr #26
     f58:	08007a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip, sp, lr}
     f5c:	00000046 	andeq	r0, r0, r6, asr #32
     f60:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     f64:	86028503 	strhi	r8, [r2], -r3, lsl #10
     f68:	00000001 	andeq	r0, r0, r1
     f6c:	00000014 	andeq	r0, r0, r4, lsl r0
     f70:	00000d40 	andeq	r0, r0, r0, asr #26
     f74:	08007a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, sp, lr}
     f78:	0000005e 	andeq	r0, r0, lr, asr r0
     f7c:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     f80:	00000001 	andeq	r0, r0, r1
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f8c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	00000f84 	andeq	r0, r0, r4, lsl #31
     f9c:	08007afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr}
     fa0:	00000050 	andeq	r0, r0, r0, asr r0
     fa4:	0000000c 	andeq	r0, r0, ip
     fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fac:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb4:	00000018 	andeq	r0, r0, r8, lsl r0
     fb8:	00000fa4 	andeq	r0, r0, r4, lsr #31
     fbc:	08007b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, sp, lr}
     fc0:	00000026 	andeq	r0, r0, r6, lsr #32
     fc4:	83100e41 	tsthi	r0, #1040	; 0x410
     fc8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     fcc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fd8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fdc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fe8:	08007db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip, sp, lr}
     fec:	0000005e 	andeq	r0, r0, lr, asr r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff8:	7c020001 	stcvc	0, cr0, [r2], {1}
     ffc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1000:	00000024 	andeq	r0, r0, r4, lsr #32
    1004:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1008:	08007e10 	stmdaeq	r0, {r4, r9, sl, fp, ip, sp, lr}
    100c:	00000104 	andeq	r0, r0, r4, lsl #2
    1010:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1014:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1018:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    101c:	8a048905 	bhi	123438 <__RW_SIZE__+0x122eb8>
    1020:	8e028b03 	vmlahi.f64	d8, d2, d3
    1024:	300e4301 	andcc	r4, lr, r1, lsl #6
    1028:	00000028 	andeq	r0, r0, r8, lsr #32
    102c:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1030:	08007f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, sp, lr}
    1034:	00000adc 	ldrdeq	r0, [r0], -ip
    1038:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    103c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1040:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1044:	8a048905 	bhi	123460 <__RW_SIZE__+0x122ee0>
    1048:	8e028b03 	vmlahi.f64	d8, d2, d3
    104c:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
    1050:	00000001 	andeq	r0, r0, r1
    1054:	0000000c 	andeq	r0, r0, ip
    1058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    105c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1060:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	00001054 	andeq	r1, r0, r4, asr r0
    106c:	080089f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, pc}
    1070:	00000062 	andeq	r0, r0, r2, rrx
    1074:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1078:	00018e02 	andeq	r8, r1, r2, lsl #28
    107c:	0000000c 	andeq	r0, r0, ip
    1080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1084:	7c020001 	stcvc	0, cr0, [r2], {1}
    1088:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    108c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1090:	0000107c 	andeq	r1, r0, ip, ror r0
    1094:	08008a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, pc}
    1098:	000000a2 	andeq	r0, r0, r2, lsr #1
    109c:	83180e41 	tsthi	r8, #1040	; 0x410
    10a0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    10a4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    10a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    10ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    10b0:	0000107c 	andeq	r1, r0, ip, ror r0
    10b4:	08008af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, pc}
    10b8:	00000198 	muleq	r0, r8, r1
    10bc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    10c0:	86058506 	strhi	r8, [r5], -r6, lsl #10
    10c4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    10c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    10cc:	0000000c 	andeq	r0, r0, ip
    10d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10d4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10dc:	00000018 	andeq	r0, r0, r8, lsl r0
    10e0:	000010cc 	andeq	r1, r0, ip, asr #1
    10e4:	08008c90 	stmdaeq	r0, {r4, r7, sl, fp, pc}
    10e8:	000000ce 	andeq	r0, r0, lr, asr #1
    10ec:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    10f0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10f4:	00018702 	andeq	r8, r1, r2, lsl #14
    10f8:	0000000c 	andeq	r0, r0, ip
    10fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1100:	7c020001 	stcvc	0, cr0, [r2], {1}
    1104:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1108:	00000018 	andeq	r0, r0, r8, lsl r0
    110c:	000010f8 	strdeq	r1, [r0], -r8
    1110:	08008d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, pc}
    1114:	0000009e 	muleq	r0, lr, r0
    1118:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    111c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1120:	00018702 	andeq	r8, r1, r2, lsl #14
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    112c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1130:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1134:	00000024 	andeq	r0, r0, r4, lsr #32
    1138:	00001124 	andeq	r1, r0, r4, lsr #2
    113c:	08008e00 	stmdaeq	r0, {r9, sl, fp, pc}
    1140:	000003ea 	andeq	r0, r0, sl, ror #7
    1144:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1148:	86088509 	strhi	r8, [r8], -r9, lsl #10
    114c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1150:	8a048905 	bhi	12356c <__RW_SIZE__+0x122fec>
    1154:	8e028b03 	vmlahi.f64	d8, d2, d3
    1158:	300e4201 	andcc	r4, lr, r1, lsl #4
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1164:	7c020001 	stcvc	0, cr0, [r2], {1}
    1168:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    116c:	00000018 	andeq	r0, r0, r8, lsl r0
    1170:	0000115c 	andeq	r1, r0, ip, asr r1
    1174:	080091ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, pc}
    1178:	0000001a 	andeq	r0, r0, sl, lsl r0
    117c:	83100e41 	tsthi	r0, #1040	; 0x410
    1180:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1184:	00018e02 	andeq	r8, r1, r2, lsl #28
    1188:	00000018 	andeq	r0, r0, r8, lsl r0
    118c:	0000115c 	andeq	r1, r0, ip, asr r1
    1190:	08009208 	stmdaeq	r0, {r3, r9, ip, pc}
    1194:	000000d6 	ldrdeq	r0, [r0], -r6
    1198:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    119c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    11a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    11a4:	0000000c 	andeq	r0, r0, ip
    11a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11ac:	7c010001 	stcvc	0, cr0, [r1], {1}
    11b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11b4:	0000000c 	andeq	r0, r0, ip
    11b8:	000011a4 	andeq	r1, r0, r4, lsr #3
    11bc:	080092e1 	stmdaeq	r0, {r0, r5, r6, r7, r9, ip, pc}
    11c0:	0000025c 	andeq	r0, r0, ip, asr r2
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11cc:	7c010001 	stcvc	0, cr0, [r1], {1}
    11d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d4:	00000014 	andeq	r0, r0, r4, lsl r0
    11d8:	000011c4 	andeq	r1, r0, r4, asr #3
    11dc:	0800a439 	stmdaeq	r0, {r0, r3, r4, r5, sl, sp, pc}
    11e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    11e4:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    11e8:	00000010 	andeq	r0, r0, r0, lsl r0
    11ec:	0000000c 	andeq	r0, r0, ip
    11f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11f4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11fc:	00000020 	andeq	r0, r0, r0, lsr #32
    1200:	000011ec 	andeq	r1, r0, ip, ror #3
    1204:	0800a464 	stmdaeq	r0, {r2, r5, r6, sl, sp, pc}
    1208:	00000030 	andeq	r0, r0, r0, lsr r0
    120c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1210:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1214:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1218:	8a038904 	bhi	e3630 <__RW_SIZE__+0xe30b0>
    121c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1220:	00000020 	andeq	r0, r0, r0, lsr #32
    1224:	000011ec 	andeq	r1, r0, ip, ror #3
    1228:	0800a494 	stmdaeq	r0, {r2, r4, r7, sl, sp, pc}
    122c:	00000030 	andeq	r0, r0, r0, lsr r0
    1230:	83200e42 	teqhi	r0, #1056	; 0x420
    1234:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1238:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    123c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1240:	00018e02 	andeq	r8, r1, r2, lsl #28
    1244:	0000000c 	andeq	r0, r0, ip
    1248:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    124c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1250:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1254:	00000024 	andeq	r0, r0, r4, lsr #32
    1258:	00001244 	andeq	r1, r0, r4, asr #4
    125c:	0800a4c4 	stmdaeq	r0, {r2, r6, r7, sl, sp, pc}
    1260:	00000352 	andeq	r0, r0, r2, asr r3
    1264:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1268:	86088509 	strhi	r8, [r8], -r9, lsl #10
    126c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1270:	8a048905 	bhi	12368c <__RW_SIZE__+0x12310c>
    1274:	8e028b03 	vmlahi.f64	d8, d2, d3
    1278:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    127c:	0000000c 	andeq	r0, r0, ip
    1280:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1284:	7c020001 	stcvc	0, cr0, [r2], {1}
    1288:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    128c:	00000024 	andeq	r0, r0, r4, lsr #32
    1290:	0000127c 	andeq	r1, r0, ip, ror r2
    1294:	0800a818 	stmdaeq	r0, {r3, r4, fp, sp, pc}
    1298:	00000300 	andeq	r0, r0, r0, lsl #6
    129c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    12a0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    12a4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12a8:	8a048905 	bhi	1236c4 <__RW_SIZE__+0x123144>
    12ac:	8e028b03 	vmlahi.f64	d8, d2, d3
    12b0:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  10:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	54000000 	strpl	r0, [r0], #-0
  20:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  24:	02080032 	andeq	r0, r8, #50	; 0x32
  28:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  2c:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  30:	01080032 	tsteq	r8, r2, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	32640000 	rsbcc	r0, r4, #0
  40:	32680800 	rsbcc	r0, r8, #0, 16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	32689f30 	rsbcc	r9, r8, #48, 30	; 0xc0
  4c:	326a0800 	rsbcc	r0, sl, #0, 16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00327400 	eorseq	r7, r2, r0, lsl #8
  60:	00327808 	eorseq	r7, r2, r8, lsl #16
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0032789f 	mlaseq	r2, pc, r8, r7	; <UNPREDICTABLE>
  6c:	00327a08 	eorseq	r7, r2, r8, lsl #20
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
  80:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  8c:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	94000000 	strls	r0, [r0], #-0
  9c:	98080032 	stmdals	r8, {r1, r4, r5}
  a0:	02080032 	andeq	r0, r8, #50	; 0x32
  a4:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  a8:	9a080032 	bls	200178 <__RW_SIZE__+0x1ffbf8>
  ac:	01080032 	tsteq	r8, r2, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	32a40000 	adccc	r0, r4, #0
  bc:	32a60800 	adccc	r0, r6, #0, 16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0032a650 	eorseq	sl, r2, r0, asr r6
  c8:	0032a808 	eorseq	sl, r2, r8, lsl #16
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a4000000 	strge	r0, [r0], #-0
  dc:	a6080032 			; <UNDEFINED> instruction: 0xa6080032
  e0:	02080032 	andeq	r0, r8, #50	; 0x32
  e4:	a69f3000 	ldrge	r3, [pc], r0
  e8:	a8080032 	stmdage	r8, {r1, r4, r5}
  ec:	01080032 	tsteq	r8, r2, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	32a80000 	adccc	r0, r8, #0
  fc:	32aa0800 	adccc	r0, sl, #0, 16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0032aa50 	eorseq	sl, r2, r0, asr sl
 108:	0032ac08 	eorseq	sl, r2, r8, lsl #24
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 11c:	aa080032 	bge	2001ec <__RW_SIZE__+0x1ffc6c>
 120:	02080032 	andeq	r0, r8, #50	; 0x32
 124:	aa9f3000 	bge	fe7cc12c <MSP_BASE+0xde7c712c>
 128:	ac080032 	stcge	0, cr0, [r8], {50}	; 0x32
 12c:	01080032 	tsteq	r8, r2, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	32ac0000 	adccc	r0, ip, #0
 13c:	32ae0800 	adccc	r0, lr, #0, 16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0032ae50 	eorseq	sl, r2, r0, asr lr
 148:	0032b008 	eorseq	fp, r2, r8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	ac000000 	stcge	0, cr0, [r0], {-0}
 15c:	ae080032 	mcrge	0, 0, r0, cr8, cr2, {1}
 160:	02080032 	andeq	r0, r8, #50	; 0x32
 164:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 168:	b0080032 	andlt	r0, r8, r2, lsr r0
 16c:	01080032 	tsteq	r8, r2, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	32b00000 	adcscc	r0, r0, #0
 17c:	32b40800 	adcscc	r0, r4, #0, 16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0032b450 	eorseq	fp, r2, r0, asr r4
 188:	0032b608 	eorseq	fp, r2, r8, lsl #12
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	b0000000 	andlt	r0, r0, r0
 19c:	b4080032 	strlt	r0, [r8], #-50	; 0xffffffce
 1a0:	02080032 	andeq	r0, r8, #50	; 0x32
 1a4:	b49f3000 	ldrlt	r3, [pc], #0	; 1ac <__ZI_SIZE__+0x154>
 1a8:	b6080032 			; <UNDEFINED> instruction: 0xb6080032
 1ac:	01080032 	tsteq	r8, r2, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	32b80000 	adcscc	r0, r8, #0
 1bc:	32bc0800 	adcscc	r0, ip, #0, 16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0032bc50 	eorseq	fp, r2, r0, asr ip
 1c8:	0032c008 	eorseq	ip, r2, r8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1dc:	bc080032 	stclt	0, cr0, [r8], {50}	; 0x32
 1e0:	02080032 	andeq	r0, r8, #50	; 0x32
 1e4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 1e8:	c0080032 	andgt	r0, r8, r2, lsr r0
 1ec:	01080032 	tsteq	r8, r2, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	32c00000 	sbccc	r0, r0, #0
 1fc:	32c40800 	sbccc	r0, r4, #0, 16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0032c450 	eorseq	ip, r2, r0, asr r4
 208:	0032c808 	eorseq	ip, r2, r8, lsl #16
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	c0000000 	andgt	r0, r0, r0
 21c:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
 220:	02080032 	andeq	r0, r8, #50	; 0x32
 224:	c49f3000 	ldrgt	r3, [pc], #0	; 22c <__ZI_SIZE__+0x1d4>
 228:	c8080032 	stmdagt	r8, {r1, r4, r5}
 22c:	01080032 	tsteq	r8, r2, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	32c80000 	sbccc	r0, r8, #0
 23c:	32cc0800 	sbccc	r0, ip, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	0032cc50 	eorseq	ip, r2, r0, asr ip
 248:	0032ce08 	eorseq	ip, r2, r8, lsl #28
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 25c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 268:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32d00000 	sbcscc	r0, r0, #0
 27c:	32d60800 	sbcscc	r0, r6, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	0032d650 	eorseq	sp, r2, r0, asr r6
 288:	0032d808 	eorseq	sp, r2, r8, lsl #16
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	d0000000 	andle	r0, r0, r0
 29c:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	d69f3000 	ldrle	r3, [pc], r0
 2a8:	d8080032 	stmdale	r8, {r1, r4, r5}
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	32d80000 	sbcscc	r0, r8, #0
 2bc:	32de0800 	sbcscc	r0, lr, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	0032de50 	eorseq	sp, r2, r0, asr lr
 2c8:	0032e008 	eorseq	lr, r2, r8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2dc:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 2e8:	e0080032 	and	r0, r8, r2, lsr r0
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32e00000 	rsccc	r0, r0, #0
 2fc:	32e40800 	rsccc	r0, r4, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	0032e450 	eorseq	lr, r2, r0, asr r4
 308:	0032e608 	eorseq	lr, r2, r8, lsl #12
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	e0000000 	and	r0, r0, r0
 31c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	e49f3000 	ldr	r3, [pc], #0	; 32c <__ZI_SIZE__+0x2d4>
 328:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00b40000 	adcseq	r0, r4, r0
 33c:	01300000 	teqeq	r0, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00013050 	andeq	r3, r1, r0, asr r0
 348:	00015800 	andeq	r5, r1, r0, lsl #16
 34c:	f3000400 	vshl.u8	d0, d0, d0
 350:	009f5001 	addseq	r5, pc, r1
 354:	00000000 	andeq	r0, r0, r0
 358:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 35c:	e6000000 	str	r0, [r0], -r0
 360:	02000000 	andeq	r0, r0, #0
 364:	009f4700 	addseq	r4, pc, r0, lsl #14
 368:	00000000 	andeq	r0, r0, r0
 36c:	30000000 	andcc	r0, r0, r0
 370:	3c000000 	stccc	0, cr0, [r0], {-0}
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	003c5000 	eorseq	r5, ip, r0
 37c:	00400000 	subeq	r0, r0, r0
 380:	00040000 	andeq	r0, r4, r0
 384:	9f200070 	svcls	0x00200070
 388:	00000040 	andeq	r0, r0, r0, asr #32
 38c:	0000004c 	andeq	r0, r0, ip, asr #32
 390:	01f30004 	mvnseq	r0, r4
 394:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 3a0:	001e0000 	andseq	r0, lr, r0
 3a4:	00010000 	andeq	r0, r1, r0
 3a8:	00001e50 	andeq	r1, r0, r0, asr lr
 3ac:	00007200 	andeq	r7, r0, r0, lsl #4
 3b0:	f3000400 	vshl.u8	d0, d0, d0
 3b4:	729f5001 	addsvc	r5, pc, #1
 3b8:	8c000000 	stchi	0, cr0, [r0], {-0}
 3bc:	01000000 	mrseq	r0, (UNDEF: 0)
 3c0:	008c5000 	addeq	r5, ip, r0
 3c4:	008e0000 	addeq	r0, lr, r0
 3c8:	00040000 	andeq	r0, r4, r0
 3cc:	9f5001f3 	svcls	0x005001f3
 3d0:	0000008e 	andeq	r0, r0, lr, lsl #1
 3d4:	0000009e 	muleq	r0, lr, r0
 3d8:	9e500001 	cdpls	0, 5, cr0, cr0, cr1, {0}
 3dc:	a0000000 	andge	r0, r0, r0
 3e0:	04000000 	streq	r0, [r0], #-0
 3e4:	5001f300 	andpl	pc, r1, r0, lsl #6
 3e8:	0000a09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3ec:	0000ac00 	andeq	sl, r0, r0, lsl #24
 3f0:	50000100 	andpl	r0, r0, r0, lsl #2
 3f4:	000000ac 	andeq	r0, r0, ip, lsr #1
 3f8:	000000b8 	strheq	r0, [r0], -r8
 3fc:	01f30004 	mvnseq	r0, r4
 400:	00009f50 	andeq	r9, r0, r0, asr pc
 404:	00000000 	andeq	r0, r0, r0
 408:	000e0000 	andeq	r0, lr, r0
 40c:	002c0000 	eoreq	r0, ip, r0
 410:	00010000 	andeq	r0, r1, r0
 414:	00007253 	andeq	r7, r0, r3, asr r2
 418:	0000b800 	andeq	fp, r0, r0, lsl #16
 41c:	53000100 	movwpl	r0, #256	; 0x100
	...
 428:	000000b8 	strheq	r0, [r0], -r8
 42c:	000000ec 	andeq	r0, r0, ip, ror #1
 430:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 434:	26000000 	strcs	r0, [r0], -r0
 438:	04000001 	streq	r0, [r0], #-1
 43c:	5001f300 	andpl	pc, r1, r0, lsl #6
 440:	0001269f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
 444:	00015000 	andeq	r5, r1, r0
 448:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 454:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 458:	000001c6 	andeq	r0, r0, r6, asr #3
 45c:	00500001 	subseq	r0, r0, r1
 460:	00000000 	andeq	r0, r0, r0
 464:	d0000000 	andle	r0, r0, r0
 468:	30000001 	andcc	r0, r0, r1
 46c:	01000002 	tsteq	r0, r2
 470:	02b85400 	adcseq	r5, r8, #0, 8
 474:	02c00000 	sbceq	r0, r0, #0
 478:	00010000 	andeq	r0, r1, r0
 47c:	00000054 	andeq	r0, r0, r4, asr r0
 480:	00000000 	andeq	r0, r0, r0
 484:	0001d800 	andeq	sp, r1, r0, lsl #16
 488:	0001fe00 	andeq	pc, r1, r0, lsl #28
 48c:	52000100 	andpl	r0, r0, #0, 2
 490:	000001fe 	strdeq	r0, [r0], -lr
 494:	00000230 	andeq	r0, r0, r0, lsr r2
 498:	50740003 	rsbspl	r0, r4, r3
 49c:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
 4a0:	0002c000 	andeq	ip, r2, r0
 4a4:	52000100 	andpl	r0, r0, #0, 2
	...
 4b0:	00000258 	andeq	r0, r0, r8, asr r2
 4b4:	00000268 	andeq	r0, r0, r8, ror #4
 4b8:	c0530001 	subsgt	r0, r3, r1
 4bc:	d8000002 	stmdale	r0, {r1}
 4c0:	01000002 	tsteq	r0, r2
 4c4:	00005300 	andeq	r5, r0, r0, lsl #6
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00340000 	eorseq	r0, r4, r0
 4d0:	00630000 	rsbeq	r0, r3, r0
 4d4:	00010000 	andeq	r0, r1, r0
 4d8:	00006350 	andeq	r6, r0, r0, asr r3
 4dc:	00009000 	andeq	r9, r0, r0
 4e0:	f3000400 	vshl.u8	d0, d0, d0
 4e4:	009f5001 	addseq	r5, pc, r1
 4e8:	00000000 	andeq	r0, r0, r0
 4ec:	90000000 	andls	r0, r0, r0
 4f0:	c1000000 	mrsgt	r0, (UNDEF: 0)
 4f4:	01000000 	mrseq	r0, (UNDEF: 0)
 4f8:	00c15000 	sbceq	r5, r1, r0
 4fc:	00f00000 	rscseq	r0, r0, r0
 500:	00040000 	andeq	r0, r4, r0
 504:	9f5001f3 	svcls	0x005001f3
	...
 510:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 514:	00000134 	andeq	r0, r0, r4, lsr r1
 518:	34500001 	ldrbcc	r0, [r0], #-1
 51c:	9a000001 	bls	528 <MSP_SIZE+0x128>
 520:	04000001 	streq	r0, [r0], #-1
 524:	5001f300 	andpl	pc, r1, r0, lsl #6
 528:	00019a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 52c:	0001be00 	andeq	fp, r1, r0, lsl #28
 530:	50000100 	andpl	r0, r0, r0, lsl #2
 534:	000001be 			; <UNDEFINED> instruction: 0x000001be
 538:	00000218 	andeq	r0, r0, r8, lsl r2
 53c:	01f30004 	mvnseq	r0, r4
 540:	00009f50 	andeq	r9, r0, r0, asr pc
 544:	00000000 	andeq	r0, r0, r0
 548:	00f00000 	rscseq	r0, r0, r0
 54c:	01410000 	mrseq	r0, (UNDEF: 65)
 550:	00010000 	andeq	r0, r1, r0
 554:	00014151 	andeq	r4, r1, r1, asr r1
 558:	00019a00 	andeq	r9, r1, r0, lsl #20
 55c:	f3000400 	vshl.u8	d0, d0, d0
 560:	9a9f5101 	bls	fe7d496c <MSP_BASE+0xde7cf96c>
 564:	cb000001 	blgt	570 <MSP_SIZE+0x170>
 568:	01000001 	tsteq	r0, r1
 56c:	01cb5100 	biceq	r5, fp, r0, lsl #2
 570:	02180000 	andseq	r0, r8, #0
 574:	00040000 	andeq	r0, r4, r0
 578:	9f5101f3 	svcls	0x005101f3
	...
 584:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 588:	0000011a 	andeq	r0, r0, sl, lsl r1
 58c:	1a520001 	bne	1480598 <__RW_SIZE__+0x1480018>
 590:	9a000001 	bls	59c <__RW_SIZE__+0x1c>
 594:	04000001 	streq	r0, [r0], #-1
 598:	5201f300 	andpl	pc, r1, #0, 6
 59c:	00019a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 5a0:	0001a400 	andeq	sl, r1, r0, lsl #8
 5a4:	52000100 	andpl	r0, r0, #0, 2
 5a8:	000001a4 	andeq	r0, r0, r4, lsr #3
 5ac:	00000218 	andeq	r0, r0, r8, lsl r2
 5b0:	01f30004 	mvnseq	r0, r4
 5b4:	00009f52 	andeq	r9, r0, r2, asr pc
 5b8:	00000000 	andeq	r0, r0, r0
 5bc:	01100000 	tsteq	r0, r0
 5c0:	01410000 	mrseq	r0, (UNDEF: 65)
 5c4:	00010000 	andeq	r0, r1, r0
 5c8:	00014151 	andeq	r4, r1, r1, asr r1
 5cc:	00018400 	andeq	r8, r1, r0, lsl #8
 5d0:	f3000400 	vshl.u8	d0, d0, d0
 5d4:	009f5101 	addseq	r5, pc, r1, lsl #2
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	9a000000 	bls	5e4 <__RW_SIZE__+0x64>
 5e0:	cb000001 	blgt	5ec <__RW_SIZE__+0x6c>
 5e4:	01000001 	tsteq	r0, r1
 5e8:	01cb5100 	biceq	r5, fp, r0, lsl #2
 5ec:	02180000 	andseq	r0, r8, #0
 5f0:	00040000 	andeq	r0, r4, r0
 5f4:	9f5101f3 	svcls	0x005101f3
	...
 604:	00000014 	andeq	r0, r0, r4, lsl r0
 608:	14500001 	ldrbne	r0, [r0], #-1
 60c:	1a000000 	bne	614 <__RW_SIZE__+0x94>
 610:	01000000 	mrseq	r0, (UNDEF: 0)
 614:	001a5200 	andseq	r5, sl, r0, lsl #4
 618:	001c0000 	andseq	r0, ip, r0
 61c:	00030000 	andeq	r0, r3, r0
 620:	1c9f7972 	ldcne	9, cr7, [pc], {114}	; 0x72
 624:	32000000 	andcc	r0, r0, #0
 628:	04000000 	streq	r0, [r0], #-0
 62c:	5001f300 	andpl	pc, r1, r0, lsl #6
 630:	0000329f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
 634:	00003c00 	andeq	r3, r0, r0, lsl #24
 638:	50000100 	andpl	r0, r0, r0, lsl #2
 63c:	0000003c 	andeq	r0, r0, ip, lsr r0
 640:	00000044 	andeq	r0, r0, r4, asr #32
 644:	00520001 	subseq	r0, r2, r1
 648:	00000000 	andeq	r0, r0, r0
 64c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 650:	2c000000 	stccs	0, cr0, [r0], {-0}
 654:	01000000 	mrseq	r0, (UNDEF: 0)
 658:	00005000 	andeq	r5, r0, r0
 65c:	00000000 	andeq	r0, r0, r0
 660:	00200000 	eoreq	r0, r0, r0
 664:	00320000 	eorseq	r0, r2, r0
 668:	00010000 	andeq	r0, r1, r0
 66c:	00000052 	andeq	r0, r0, r2, asr r0
	...
 678:	00000e00 	andeq	r0, r0, r0, lsl #28
 67c:	50000100 	andpl	r0, r0, r0, lsl #2
 680:	0000000e 	andeq	r0, r0, lr
 684:	00000034 	andeq	r0, r0, r4, lsr r0
 688:	34560001 	ldrbcc	r0, [r6], #-1
 68c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 690:	04000000 	streq	r0, [r0], #-0
 694:	5001f300 	andpl	pc, r1, r0, lsl #6
 698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 6a4:	00000e00 	andeq	r0, r0, r0, lsl #28
 6a8:	51000100 	mrspl	r0, (UNDEF: 16)
 6ac:	0000000e 	andeq	r0, r0, lr
 6b0:	00000034 	andeq	r0, r0, r4, lsr r0
 6b4:	34570001 	ldrbcc	r0, [r7], #-1
 6b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 6bc:	04000000 	streq	r0, [r0], #-0
 6c0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 6c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 6d0:	00000e00 	andeq	r0, r0, r0, lsl #28
 6d4:	30000200 	andcc	r0, r0, r0, lsl #4
 6d8:	00000e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
 6dc:	00002600 	andeq	r2, r0, r0, lsl #12
 6e0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 6e4:	00000026 	andeq	r0, r0, r6, lsr #32
 6e8:	00000029 	andeq	r0, r0, r9, lsr #32
 6ec:	29520001 	ldmdbcs	r2, {r0}^
 6f0:	2a000000 	bcs	6f8 <__RW_SIZE__+0x178>
 6f4:	03000000 	movweq	r0, #0
 6f8:	9f7f7400 	svcls	0x007f7400
 6fc:	0000002a 	andeq	r0, r0, sl, lsr #32
 700:	00000034 	andeq	r0, r0, r4, lsr r0
 704:	34540001 	ldrbcc	r0, [r4], #-1
 708:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 70c:	01000000 	mrseq	r0, (UNDEF: 0)
 710:	00005300 	andeq	r5, r0, r0, lsl #6
 714:	00000000 	andeq	r0, r0, r0
 718:	007c0000 	rsbseq	r0, ip, r0
 71c:	00820000 	addeq	r0, r2, r0
 720:	00010000 	andeq	r0, r1, r0
 724:	00008250 	andeq	r8, r0, r0, asr r2
 728:	0000fe00 	andeq	pc, r0, r0, lsl #28
 72c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 730:	000000fe 	strdeq	r0, [r0], -lr
 734:	0000016e 	andeq	r0, r0, lr, ror #2
 738:	01f30004 	mvnseq	r0, r4
 73c:	016e9f50 	cmneq	lr, r0, asr pc
 740:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
 744:	00010000 	andeq	r0, r1, r0
 748:	00000054 	andeq	r0, r0, r4, asr r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	00007c00 	andeq	r7, r0, r0, lsl #24
 754:	00008f00 	andeq	r8, r0, r0, lsl #30
 758:	51000100 	mrspl	r0, (UNDEF: 16)
 75c:	0000008f 	andeq	r0, r0, pc, lsl #1
 760:	000001a6 	andeq	r0, r0, r6, lsr #3
 764:	00550001 	subseq	r0, r5, r1
 768:	00000000 	andeq	r0, r0, r0
 76c:	7c000000 	stcvc	0, cr0, [r0], {-0}
 770:	8f000000 	svchi	0x00000000
 774:	01000000 	mrseq	r0, (UNDEF: 0)
 778:	008f5200 	addeq	r5, pc, r0, lsl #4
 77c:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
 780:	00010000 	andeq	r0, r1, r0
 784:	00000056 	andeq	r0, r0, r6, asr r0
 788:	00000000 	andeq	r0, r0, r0
 78c:	00009000 	andeq	r9, r0, r0
 790:	0000fe00 	andeq	pc, r0, r0, lsl #28
 794:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 798:	000000fe 	strdeq	r0, [r0], -lr
 79c:	0000016e 	andeq	r0, r0, lr, ror #2
 7a0:	01f30004 	mvnseq	r0, r4
 7a4:	016e9f50 	cmneq	lr, r0, asr pc
 7a8:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
 7ac:	00010000 	andeq	r0, r1, r0
 7b0:	00000054 	andeq	r0, r0, r4, asr r0
 7b4:	00000000 	andeq	r0, r0, r0
 7b8:	0001a800 	andeq	sl, r1, r0, lsl #16
 7bc:	0001ac00 	andeq	sl, r1, r0, lsl #24
 7c0:	50000100 	andpl	r0, r0, r0, lsl #2
 7c4:	000001ac 	andeq	r0, r0, ip, lsr #3
 7c8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 7cc:	01f30004 	mvnseq	r0, r4
 7d0:	00009f50 	andeq	r9, r0, r0, asr pc
 7d4:	00000000 	andeq	r0, r0, r0
 7d8:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 7dc:	01b50000 			; <UNDEFINED> instruction: 0x01b50000
 7e0:	00010000 	andeq	r0, r1, r0
 7e4:	0001b551 	andeq	fp, r1, r1, asr r5
 7e8:	0001b800 	andeq	fp, r1, r0, lsl #16
 7ec:	f3000400 	vshl.u8	d0, d0, d0
 7f0:	009f5101 	addseq	r5, pc, r1, lsl #2
 7f4:	00000000 	andeq	r0, r0, r0
 7f8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 7fc:	b5000001 	strlt	r0, [r0, #-1]
 800:	01000001 	tsteq	r0, r1
 804:	01b55200 			; <UNDEFINED> instruction: 0x01b55200
 808:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 80c:	00040000 	andeq	r0, r4, r0
 810:	9f5201f3 	svcls	0x005201f3
	...
 81c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 820:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 824:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 828:	c8000001 	stmdagt	r0, {r0}
 82c:	04000001 	streq	r0, [r0], #-1
 830:	5001f300 	andpl	pc, r1, r0, lsl #6
 834:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 838:	00000000 	andeq	r0, r0, r0
 83c:	0001b800 	andeq	fp, r1, r0, lsl #16
 840:	0001c500 	andeq	ip, r1, r0, lsl #10
 844:	51000100 	mrspl	r0, (UNDEF: 16)
 848:	000001c5 	andeq	r0, r0, r5, asr #3
 84c:	000001c8 	andeq	r0, r0, r8, asr #3
 850:	01f30004 	mvnseq	r0, r4
 854:	00009f51 	andeq	r9, r0, r1, asr pc
 858:	00000000 	andeq	r0, r0, r0
 85c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 860:	01c50000 	biceq	r0, r5, r0
 864:	00010000 	andeq	r0, r1, r0
 868:	0001c552 	andeq	ip, r1, r2, asr r5
 86c:	0001c800 	andeq	ip, r1, r0, lsl #16
 870:	f3000400 	vshl.u8	d0, d0, d0
 874:	009f5201 	addseq	r5, pc, r1, lsl #4
 878:	00000000 	andeq	r0, r0, r0
 87c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 880:	cc000001 	stcgt	0, cr0, [r0], {1}
 884:	01000001 	tsteq	r0, r1
 888:	01cc5000 	biceq	r5, ip, r0
 88c:	01d80000 	bicseq	r0, r8, r0
 890:	00040000 	andeq	r0, r4, r0
 894:	9f5001f3 	svcls	0x005001f3
	...
 8a0:	000001c8 	andeq	r0, r0, r8, asr #3
 8a4:	000001d5 	ldrdeq	r0, [r0], -r5
 8a8:	d5510001 	ldrble	r0, [r1, #-1]
 8ac:	d8000001 	stmdale	r0, {r0}
 8b0:	04000001 	streq	r0, [r0], #-1
 8b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 8b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 8bc:	00000000 	andeq	r0, r0, r0
 8c0:	0001c800 	andeq	ip, r1, r0, lsl #16
 8c4:	0001d500 	andeq	sp, r1, r0, lsl #10
 8c8:	52000100 	andpl	r0, r0, #0, 2
 8cc:	000001d5 	ldrdeq	r0, [r0], -r5
 8d0:	000001d8 	ldrdeq	r0, [r0], -r8
 8d4:	01f30004 	mvnseq	r0, r4
 8d8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
 8e4:	00110000 	andseq	r0, r1, r0
 8e8:	00010000 	andeq	r0, r1, r0
 8ec:	00001150 	andeq	r1, r0, r0, asr r1
 8f0:	00004800 	andeq	r4, r0, r0, lsl #16
 8f4:	f3000400 	vshl.u8	d0, d0, d0
 8f8:	009f5001 	addseq	r5, pc, r1
 8fc:	00000000 	andeq	r0, r0, r0
 900:	80000000 	andhi	r0, r0, r0
 904:	91000000 	mrsls	r0, (UNDEF: 0)
 908:	01000000 	mrseq	r0, (UNDEF: 0)
 90c:	00915000 	addseq	r5, r1, r0
 910:	00c80000 	sbceq	r0, r8, r0
 914:	00040000 	andeq	r0, r4, r0
 918:	9f5001f3 	svcls	0x005001f3
	...
 924:	00000068 	andeq	r0, r0, r8, rrx
 928:	00000096 	muleq	r0, r6, r0
 92c:	96500001 	ldrbls	r0, [r0], -r1
 930:	4c000000 	stcmi	0, cr0, [r0], {-0}
 934:	04000001 	streq	r0, [r0], #-1
 938:	5001f300 	andpl	pc, r1, r0, lsl #6
 93c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 940:	00000000 	andeq	r0, r0, r0
 944:	0000b600 	andeq	fp, r0, r0, lsl #12
 948:	0000bc00 	andeq	fp, r0, r0, lsl #24
 94c:	30000200 	andcc	r0, r0, r0, lsl #4
 950:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 954:	0000e800 	andeq	lr, r0, r0, lsl #16
 958:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 964:	0000014c 	andeq	r0, r0, ip, asr #2
 968:	00000152 	andeq	r0, r0, r2, asr r1
 96c:	52500001 	subspl	r0, r0, #1
 970:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
 974:	04000001 	streq	r0, [r0], #-1
 978:	5001f300 	andpl	pc, r1, r0, lsl #6
 97c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 980:	00000000 	andeq	r0, r0, r0
 984:	0001f400 	andeq	pc, r1, r0, lsl #8
 988:	0001f800 	andeq	pc, r1, r0, lsl #16
 98c:	50000100 	andpl	r0, r0, r0, lsl #2
 990:	000001f8 	strdeq	r0, [r0], -r8
 994:	0000020c 	andeq	r0, r0, ip, lsl #4
 998:	01f30004 	mvnseq	r0, r4
 99c:	00009f50 	andeq	r9, r0, r0, asr pc
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	02580000 	subseq	r0, r8, #0
 9a8:	02690000 	rsbeq	r0, r9, #0
 9ac:	00010000 	andeq	r0, r1, r0
 9b0:	00026950 	andeq	r6, r2, r0, asr r9
 9b4:	0002b000 	andeq	fp, r2, r0
 9b8:	f3000400 	vshl.u8	d0, d0, d0
 9bc:	009f5001 	addseq	r5, pc, r1
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	14000000 	strne	r0, [r0], #-0
 9c8:	27000003 	strcs	r0, [r0, -r3]
 9cc:	01000003 	tsteq	r0, r3
 9d0:	03275000 	teqeq	r7, #0
 9d4:	03980000 	orrseq	r0, r8, #0
 9d8:	00040000 	andeq	r0, r4, r0
 9dc:	9f5001f3 	svcls	0x005001f3
	...
 9e8:	00000314 	andeq	r0, r0, r4, lsl r3
 9ec:	00000327 	andeq	r0, r0, r7, lsr #6
 9f0:	27510001 	ldrbcs	r0, [r1, -r1]
 9f4:	8e000003 	cdphi	0, 0, cr0, cr0, cr3, {0}
 9f8:	01000003 	tsteq	r0, r3
 9fc:	038e5500 	orreq	r5, lr, #0, 10
 a00:	03980000 	orrseq	r0, r8, #0
 a04:	00060000 	andeq	r0, r6, r0
 a08:	01f503f3 	ldrsheq	r0, [r5, #51]!	; 0x33
 a0c:	00009f25 	andeq	r9, r0, r5, lsr #30
 a10:	00000000 	andeq	r0, r0, r0
 a14:	03980000 	orrseq	r0, r8, #0
 a18:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
 a1c:	00010000 	andeq	r0, r1, r0
 a20:	0003a650 	andeq	sl, r3, r0, asr r6
 a24:	0003d800 	andeq	sp, r3, r0, lsl #16
 a28:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 a2c:	000003d8 	ldrdeq	r0, [r0], -r8
 a30:	000003dc 	ldrdeq	r0, [r0], -ip
 a34:	7f750003 	svcvc	0x00750003
 a38:	0003dc9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
 a3c:	0003f400 	andeq	pc, r3, r0, lsl #8
 a40:	f3000400 	vshl.u8	d0, d0, d0
 a44:	f49f5001 			; <UNDEFINED> instruction: 0xf49f5001
 a48:	26000003 	strcs	r0, [r0], -r3
 a4c:	01000004 	tsteq	r0, r4
 a50:	00005500 	andeq	r5, r0, r0, lsl #10
 a54:	00000000 	andeq	r0, r0, r0
 a58:	03980000 	orrseq	r0, r8, #0
 a5c:	03a90000 			; <UNDEFINED> instruction: 0x03a90000
 a60:	00010000 	andeq	r0, r1, r0
 a64:	0003a951 	andeq	sl, r3, r1, asr r9
 a68:	00042600 	andeq	r2, r4, r0, lsl #12
 a6c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
 a7c:	00000039 	andeq	r0, r0, r9, lsr r0
 a80:	39500001 	ldmdbcc	r0, {r0}^
 a84:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 a88:	04000000 	streq	r0, [r0], #-0
 a8c:	5001f300 	andpl	pc, r1, r0, lsl #6
 a90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 a94:	00000000 	andeq	r0, r0, r0
 a98:	00005800 	andeq	r5, r0, r0, lsl #16
 a9c:	0000b000 	andeq	fp, r0, r0
 aa0:	54000600 	strpl	r0, [r0], #-1536	; 0xfffffa00
 aa4:	93550493 	cmpls	r5, #-1828716544	; 0x93000000
 aa8:	00000004 	andeq	r0, r0, r4
 aac:	00000000 	andeq	r0, r0, r0
 ab0:	00005e00 	andeq	r5, r0, r0, lsl #28
 ab4:	00006100 	andeq	r6, r0, r0, lsl #2
 ab8:	50000100 	andpl	r0, r0, r0, lsl #2
 abc:	00000061 	andeq	r0, r0, r1, rrx
 ac0:	0000008a 	andeq	r0, r0, sl, lsl #1
 ac4:	8a560001 	bhi	1580ad0 <__RW_SIZE__+0x1580550>
 ac8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
 acc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 ad0:	34007000 	strcc	r7, [r0], #-0
 ad4:	22007625 	andcs	r7, r0, #38797312	; 0x2500000
 ad8:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
 adc:	0000b000 	andeq	fp, r0, r0
 ae0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
 aec:	0000008a 	andeq	r0, r0, sl, lsl #1
 af0:	00000092 	muleq	r0, r2, r0
 af4:	00700005 	rsbseq	r0, r0, r5
 af8:	929f1a3f 	addsls	r1, pc, #258048	; 0x3f000
 afc:	96000000 	strls	r0, [r0], -r0
 b00:	01000000 	mrseq	r0, (UNDEF: 0)
 b04:	00005000 	andeq	r5, r0, r0
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00f40000 	rscseq	r0, r4, r0
 b10:	01040000 	mrseq	r0, (UNDEF: 4)
 b14:	00010000 	andeq	r0, r1, r0
 b18:	00010450 	andeq	r0, r1, r0, asr r4
 b1c:	00011c00 	andeq	r1, r1, r0, lsl #24
 b20:	70000300 	andvc	r0, r0, r0, lsl #6
 b24:	011c9f01 	tsteq	ip, r1, lsl #30
 b28:	01200000 	teqeq	r0, r0
 b2c:	00010000 	andeq	r0, r1, r0
 b30:	00012450 	andeq	r2, r1, r0, asr r4
 b34:	00013600 	andeq	r3, r1, r0, lsl #12
 b38:	70000300 	andvc	r0, r0, r0, lsl #6
 b3c:	00009f01 	andeq	r9, r0, r1, lsl #30
 b40:	00000000 	andeq	r0, r0, r0
 b44:	01040000 	mrseq	r0, (UNDEF: 4)
 b48:	011c0000 	tsteq	ip, r0
 b4c:	00010000 	andeq	r0, r1, r0
 b50:	00012454 	andeq	r2, r1, r4, asr r4
 b54:	00013600 	andeq	r3, r1, r0, lsl #12
 b58:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 b64:	0000014e 	andeq	r0, r0, lr, asr #2
 b68:	0000015a 	andeq	r0, r0, sl, asr r1
 b6c:	c0910004 	addsgt	r0, r1, r4
 b70:	015a9f7d 	cmpeq	sl, sp, ror pc
 b74:	01600000 	cmneq	r0, r0
 b78:	00010000 	andeq	r0, r1, r0
 b7c:	00016054 	andeq	r6, r1, r4, asr r0
 b80:	00017800 	andeq	r7, r1, r0, lsl #16
 b84:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
 b88:	01789f01 	cmneq	r8, r1, lsl #30
 b8c:	017c0000 	cmneq	ip, r0
 b90:	00010000 	andeq	r0, r1, r0
 b94:	00018654 	andeq	r8, r1, r4, asr r6
 b98:	00019800 	andeq	r9, r1, r0, lsl #16
 b9c:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
 ba0:	00009f01 	andeq	r9, r0, r1, lsl #30
 ba4:	00000000 	andeq	r0, r0, r0
 ba8:	01600000 	cmneq	r0, r0
 bac:	01780000 	cmneq	r8, r0
 bb0:	00010000 	andeq	r0, r1, r0
 bb4:	00018650 	andeq	r8, r1, r0, asr r6
 bb8:	00019800 	andeq	r9, r1, r0, lsl #16
 bbc:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	00000138 	andeq	r0, r0, r8, lsr r1
  2c:	0000013c 	andeq	r0, r0, ip, lsr r1
  30:	0000013e 	andeq	r0, r0, lr, lsr r1
  34:	00000146 	andeq	r0, r0, r6, asr #2
  38:	0000014c 	andeq	r0, r0, ip, asr #2
  3c:	00000150 	andeq	r0, r0, r0, asr r1
	...
  48:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  4c:	00000248 	andeq	r0, r0, r8, asr #4
  50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  54:	000002c0 	andeq	r0, r0, r0, asr #5
	...
  60:	00000258 	andeq	r0, r0, r8, asr r2
  64:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  68:	000002c0 	andeq	r0, r0, r0, asr #5
  6c:	000002d8 	ldrdeq	r0, [r0], -r8
	...
  78:	00000090 	muleq	r0, r0, r0
  7c:	0000011e 	andeq	r0, r0, lr, lsl r1
  80:	0000016e 	andeq	r0, r0, lr, ror #2
  84:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
  90:	000002e0 	andeq	r0, r0, r0, ror #5
  94:	000002e4 	andeq	r0, r0, r4, ror #5
  98:	000002ee 	andeq	r0, r0, lr, ror #5
  9c:	000002f6 	strdeq	r0, [r0], -r6
  a0:	000002fa 	strdeq	r0, [r0], -sl
  a4:	000002fe 	strdeq	r0, [r0], -lr
	...
  b0:	000000fa 	strdeq	r0, [r0], -sl
  b4:	00000118 	andeq	r0, r0, r8, lsl r1
  b8:	00000124 	andeq	r0, r0, r4, lsr #2
  bc:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  c8:	0000014e 	andeq	r0, r0, lr, asr #2
  cc:	0000017c 	andeq	r0, r0, ip, ror r1
  d0:	00000186 	andeq	r0, r0, r6, lsl #3
  d4:	00000198 	muleq	r0, r8, r1
	...
  e0:	00000154 	andeq	r0, r0, r4, asr r1
  e4:	00000174 	andeq	r0, r0, r4, ror r1
  e8:	00000186 	andeq	r0, r0, r6, lsl #3
  ec:	00000198 	muleq	r0, r8, r1
	...
