# Reading C:/ENGINEERING/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do parityCheck_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/ENGINEERING/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on May 10,2017
# vcom -reportprogress 300 -93 -work work C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/parityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity parityCheck
# -- Compiling architecture evenParCheck of parityCheck
# End time: 12:44:00 on May 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:21 on May 10,2017
# vcom -reportprogress 300 -work work C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_parity
# -- Compiling architecture test of tb_parity
# ** Error: C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd(16): near "component": (vcom-1576) expecting ';'.
# End time: 12:44:21 on May 10,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:49 on May 10,2017
# vcom -reportprogress 300 -work work C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe1/tb_parityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_parity
# -- Compiling architecture test of tb_parity
# End time: 13:18:49 on May 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
# Loading project parityCheck
