Fault tolerant placement and defect reconfiguration for nano-FPGAs.	Amit Agarwal,Jason Cong,Brian Tagiku	10.1109/ICCAD.2008.4681655
More Moore: foolish, feasible, or fundamentally different?	Rob Aitken,Jerry Bautista,Wojciech Maly,Jan M. Rabaey	10.1109/ICCAD.2008.4681540
ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits.	Nicholas Allec,Zyad Hassan,Li Shang,Robert P. Dick,Ronggui Yang	10.1109/ICCAD.2008.4681639
MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm.	Jude Angelo Ambrose,Sri Parameswaran,Aleksandar Ignjatovic	10.1109/ICCAD.2008.4681650
The analysis of cyclic circuits with Boolean satisfiability.	John D. Backes,Brian Fett,Marc D. Riedel	10.1109/ICCAD.2008.4681565
Challenges at 45nm and beyond.	Dan Bailey,Eric Soenen,Puneet Gupta,Paul G. Villarrubia,Sang H. Dhong	10.1109/ICCAD.2008.4681538
Electrically driven optical proximity correction based on linear programming.	Shayak Banerjee,Praveen Elakkumanan,Lars Liebmann,Michael Orshansky	10.1109/ICCAD.2008.4681617
Comprehensive procedure for fast and accurate coupled oscillator network simulation.	Prateek Bhansali,Shweta Srivastava,Xiaolue Lai,Jaijeet S. Roychowdhury	10.1109/ICCAD.2008.4681670
Temperature-aware test scheduling for multiprocessor systems-on-chip.	David R. Bild,Sanchit Misra,Thidapat Chantem,Prabhat Kumar 0002,Robert P. Dick,Xiaobo Sharon Hu,Li Shang,Alok N. Choudhary	10.1109/ICCAD.2008.4681552
Race analysis for SystemC using model checking.	Nicolas Blanc,Daniel Kroening	10.1109/ICCAD.2008.4681598
Guaranteed stable projection-based model reduction for indefinite and unstable linear systems.	Bradley N. Bond,Luca Daniel	10.1109/ICCAD.2008.4681657
FBT: filled buffer technique to reduce code size for VLIW processors.	Talal Bonny,Jörg Henkel	10.1109/ICCAD.2008.4681629
Evaluation of voltage interpolation to address process variations.	Kevin Brownell,Gu-Yeon Wei,David M. Brooks	10.1109/ICCAD.2008.4681626
Performance optimization of elastic systems using buffer resizing and buffer insertion.	Dmitry Bufistov,Jorge Júlvez,Jordi Cortadella	10.1109/ICCAD.2008.4681613
Automated abstraction by incremental refinement in interpolant-based model checking.	Gianpiero Cabodi,Paolo Camurati,Marco Murciano	10.1109/ICCAD.2008.4681563
Hardware protection and authentication through netlist level obfuscation.	Rajat Subhra Chakraborty,Swarup Bhunia	10.1109/ICCAD.2008.4681649
NTHU-Route 2.0: a fast and stable global router.	Yen-Jung Chang,Yu-Ting Lee,Ting-Chi Wang	10.1109/ICCAD.2008.4681595
Mixed-signal simulation challenges and solutions.	Henry Chang,William Walker,John G. Maneatis,John F. Croix	10.1109/ICCAD.2008.4681539
Constraint graph-based macro placement for modern mixed-size circuit designs.	Hsin-Chen Chen,Yi-Lin Chuang,Yao-Wen Chang,Yung-Chung Chang	10.1109/ICCAD.2008.4681577
Integrated circuit design with NEM relays.	Fred Chen,Hei Kam,Dejan Markovic,Tsu-Jae King Liu,Vladimir Stojanovic,Elad Alon	10.1109/ICCAD.2008.4681660
Transition-aware decoupling-capacitor allocation in power noise reduction.	Po-Yuan Chen,Che-Yu Liu,TingTing Hwang	10.1109/ICCAD.2008.4681610
What can brain researchers learn from computer engineers and vice versa?	Dmitri &quot;Mitya&quot; Chklovskii	10.1109/ICCAD.2008.4681533
Double patterning technology friendly detailed routing.	Minsik Cho,Yongchan Ban,David Z. Pan	10.1109/ICCAD.2008.4681622
Diastolic arrays: throughput-driven reconfigurable computing.	Myong Hyon Cho,Chih-Chi Cheng,Michel A. Kinsy,G. Edward Suh,Srinivas Devadas	10.1109/ICCAD.2008.4681615
System-level power estimation using an on-chip bus performance monitoring unit.	Youngjin Cho,Younghyun Kim 0001,Sangyoung Park,Naehyuck Chang	10.1109/ICCAD.2008.4681566
A statistical approach for full-chip gate-oxide reliability analysis.	Kaviraj Chopra,Cheng Zhuo,David T. Blaauw,Dennis Sylvester	10.1109/ICCAD.2008.4681653
STEEL: a technique for stress-enhanced standard cell library design.	Brian Cline,Vivek Joshi,Dennis Sylvester,David T. Blaauw	10.1109/ICCAD.2008.4681652
MC-Sim: an efficient simulation tool for MPSoC designs.	Jason Cong,Karthik Gururaj,Guoling Han,Adam Kaplan,Mishali Naik,Glenn Reinman	10.1109/ICCAD.2008.4681599
Proactive temperature balancing for low cost thermal management in MPSoCs.	Ayse Kivilcim Coskun,Tajana Simunic Rosing,Kenny C. Gross	10.1109/ICCAD.2008.4681582
Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design.	Hamed F. Dadgour,Vivek De,Kaustav Banerjee	10.1109/ICCAD.2008.4681585
Breaking the simulation barrier: SRAM evaluation through norm minimization.	Lara Dolecek,Masood Qazi,Devavrat Shah,Anantha P. Chandrakasan	10.1109/ICCAD.2008.4681593
SRAM dynamic stability: theory, variability and analysis.	Wei Dong 0002,Peng Li 0001,Garng M. Huang	10.1109/ICCAD.2008.4681601
A capacitance solver for incremental variation-aware extraction.	Tarek A. El-Moselhy,Ibrahim M. Elfadel,Luca Daniel	10.1109/ICCAD.2008.4681647
Decoupling capacitance allocation for timing with statistical noise model and timing analysis.	Takashi Enami,Masanori Hashimoto,Takashi Sato	10.1109/ICCAD.2008.4681609
Area-I/O flip-chip routing for chip-package co-design.	Jia-Wei Fang,Yao-Wen Chang	10.1109/ICCAD.2008.4681624
Routing for chip-package-board co-design considering differential pairs.	Jia-Wei Fang,Kuan-Hsien Ho,Yao-Wen Chang	10.1109/ICCAD.2008.4681623
ROAdNoC: runtime observability for an adaptive network on chip architecture.	Mohammad Abdullah Al Faruque,Thomas Ebi,Jörg Henkel	10.1109/ICCAD.2008.4681628
Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms.	Zhuo Feng,Peng Li 0001	10.1109/ICCAD.2008.4681645
Module locking in biochemical synthesis.	Brian Fett,Marc D. Riedel	10.1109/ICCAD.2008.4681661
Importance sampled circuit learning ensembles for robust analog IC design.	Peng Gao,Trent McConaghy,Georges G. E. Gielen	10.1109/ICCAD.2008.4681604
Using test data to improve IC quality and yield.	Anne Gattiker	10.1109/ICCAD.2008.4681663
Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing.	Mohammad Ghasemazar,Massoud Pedram	10.1109/ICCAD.2008.4681567
Performance estimation and slack matching for pipelined asynchronous architectures with choice.	Gennette Gill,Vishal Gupta,Montek Singh	10.1109/ICCAD.2008.4681614
Smoothed form of nonlinear phase macromodel for oscillators.	Mark M. Gourary,Sergey G. Rusakov,Sergey L. Ulyanov,Michael M. Zharov,Brian J. Mulvaney,Kiran K. Gullapalli	10.1109/ICCAD.2008.4681669
Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems.	Chenjie Gu,Jaijeet S. Roychowdhury	10.1109/ICCAD.2008.4681556
Context-sensitive static transistor-level IR analysis.	Weiqing Guo,Yu Zhong,Tom Burd	10.1109/ICCAD.2008.4681667
A novel fixed-outline floorplanner with zero deadspace for hierarchical design.	Ou He,Sheqin Dong,Jinian Bian,Satoshi Goto,Chung-Kuan Cheng	10.1109/ICCAD.2008.4681546
Efficient block-based parameterized timing analysis covering all potentially critical paths.	Khaled R. Heloue,Sari Onaissi,Farid N. Najm	10.1109/ICCAD.2008.4681570
Multi-layer global routing considering via and wire capacities.	Chin-Hsiung Hsu,Huang-Yu Chen,Yao-Wen Chang	10.1109/ICCAD.2008.4681597
Robust FPGA resynthesis based on fault-tolerant Boolean matching.	Yu Hu 0002,Zhe Feng 0002,Lei He 0001,Rupak Majumdar	10.1109/ICCAD.2008.4681654
A polynomial time approximation scheme for timing constrained minimum cost layer assignment.	Shiyan Hu,Zhuo Li 0001,Charles J. Alpert	10.1109/ICCAD.2008.4681560
On efficient Monte Carlo-based statistical static timing analysis of digital circuits.	Javid Jaffari,Mohab Anis	10.1109/ICCAD.2008.4681574
A voltage-frequency island aware energy optimization framework for networks-on-chip.	Wooyoung Jang,Duo Ding,David Z. Pan	10.1109/ICCAD.2008.4681584
Temperature aware task sequencing and voltage scaling.	Ramkumar Jayaseelan,Tulika Mitra	10.1109/ICCAD.2008.4681641
CAD for displays!	Mary Lou Jepsen	10.1109/ICCAD.2008.4681532
Layout decomposition for double patterning lithography.	Andrew B. Kahng,Chul-Hong Park,Xu Xu 0001,Hailong Yao	10.1109/ICCAD.2008.4681616
Correct-by-construction microarchitectural pipelining.	Timothy Kam,Michael Kishinevsky,Jordi Cortadella,Marc Galceran Oms	10.1109/ICCAD.2008.4681612
Synthesis from multi-cycle atomic actions as a solution to the timing closure problem.	Michal Karczmarek,Arvind	10.1109/ICCAD.2008.4681547
Silicon feedback to improve frequency of high-performance microprocessors: an overview.	Chandramouli V. Kashyap,Pouria Bastani,Kip Killpack,Chirayu S. Amin	10.1109/ICCAD.2008.4681664
A succinct memory model for automated design debugging.	Brian Keng,Hratch Mangassarian,Andreas G. Veneris	10.1109/ICCAD.2008.4681564
A framework for predictive dynamic temperature management of microprocessor systems.	Omer Khan,Sandip Kundu	10.1109/ICCAD.2008.4681583
Impulse sensitivity function analysis of periodic circuits.	Jaeha Kim,Brian S. Leibowitz,Metha Jeeradit	10.1109/ICCAD.2008.4681602
Post-silicon timing characterization by compressed sensing.	Farinaz Koushanfar,Petros Boufounos,Davood Shamsi	10.1109/ICCAD.2008.4681572
A novel sequential circuit optimization with clock gating logic.	Yu-Min Kuo,Shih-Hung Weng,Shih-Chieh Chang	10.1109/ICCAD.2008.4681579
Frequency-aware PPV: a robust phase macromodel for accurate oscillator noise analysis.	Xiaolue Lai	10.1109/ICCAD.2008.4681668
Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits.	Yongho Lee,Deog-Kyoon Jeong,Taewhan Kim	10.1109/ICCAD.2008.4681569
Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits.	Hyein Lee 0003,Seungwhun Paik,Youngsoo Shin	10.1109/ICCAD.2008.4681578
Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits.	Yiming Li 0005,Chih-Hong Hwang,Ta-Ching Yeh,Tien-Yeh Li	10.1109/ICCAD.2008.4681586
On capture power-aware test data compression for scan-based testing.	Jia Li,Xiao Liu 0011,Yubin Zhang,Yu Hu 0001,Xiaowei Li 0001,Qiang Xu 0001	10.1109/ICCAD.2008.4681553
Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method.	Ruiming Li,An-Jui Shey,Michel Laudes	10.1109/ICCAD.2008.4681665
Parameterized transient thermal behavioral modeling for chip multiprocessors.	Duo Li,Sheldon X.-D. Tan,Eduardo H. Pacheco,Murli Tirumala	10.1109/ICCAD.2008.4681640
Obstacle-avoiding rectilinear Steiner tree construction.	Liang Li,Evangeline F. Y. Young	10.1109/ICCAD.2008.4681625
To SAT or not to SAT: Ashenhurst decomposition in a large scale.	Hsuan-Po Lin,Jie-Hong Roland Jiang,Ruei-Rung Lee	10.1109/ICCAD.2008.4681548
Delay-optimal simultaneous technology mapping and placement with applications to timing optimization.	Yifang Liu,Rupesh S. Shelar,Jiang Hu	10.1109/ICCAD.2008.4681558
A low-overhead fault tolerance scheme for TSV-based 3D network on chip links.	Igor Loi,Subhasish Mitra,Thomas H. Lee,Shinobu Fujita,Luca Benini	10.1109/ICCAD.2008.4681638
Pyramids: an efficient computational geometry-based approach for timing-driven placement.	Tao Luo 0002,David A. Papa,Zhuo Li 0001,Chin Ngai Sze,Charles J. Alpert,David Z. Pan	10.1109/ICCAD.2008.4681575
Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates.	Alexey Lvov,Ulrich Finkler	10.1109/ICCAD.2008.4681620
Network flow-based power optimization under timing constraints in MSV-driven floorplanning.	Qiang Ma 0002,Evangeline F. Y. Young	10.1109/ICCAD.2008.4681544
Lightweight secure PUFs.	Mehrdad Majzoobi,Farinaz Koushanfar,Miodrag Potkonjak	10.1109/ICCAD.2008.4681648
Thermal-aware reliability analysis for platform FPGAs.	Prasanth Mangalagiri,Sungmin Bae,Krishnan Ramakrishnan,Yuan Xie 0001,Vijaykrishnan Narayanan	10.1109/ICCAD.2008.4681656
Automated extraction of expert knowledge in analog topology selection and sizing.	Trent McConaghy,Pieter Palmers,Georges G. E. Gielen,Michiel Steyaert	10.1109/ICCAD.2008.4681603
Boolean factoring and decomposition of logic networks.	Alan Mishchenko,Robert K. Brayton,Satrajit Chatterjee	10.1109/ICCAD.2008.4681549
Scalable and scalably-verifiable sequential synthesis.	Alan Mishchenko,Michael L. Case,Robert K. Brayton,Stephen Jang	10.1109/ICCAD.2008.4681580
Process variability-aware transient fault modeling and analysis.	Natasa Miskov-Zivanov,Kai-Chiang Wu,Diana Marculescu	10.1109/ICCAD.2008.4681651
Reliable system design: models, metrics and design techniques.	Subhasish Mitra,Ravishankar K. Iyer,Kishor S. Trivedi,James W. Tschanz	10.1109/ICCAD.2008.4681534
Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification.	Kohei Miyase,Kenji Noda,Hideaki Ito,Kazumi Hatayama,Takashi Aikyo,Yuta Yamato,Hiroshi Furukawa,Xiaoqing Wen,Seiji Kajihara	10.1109/ICCAD.2008.4681551
Placement based multiplier rewiring for cell-based designs.	Fan Mo,Robert K. Brayton	10.1109/ICCAD.2008.4681611
Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction.	Hushrav Mogal,Kia Bazargan	10.1109/ICCAD.2008.4681590
Graphene nanoribbon FETs: technology exploration and CAD.	Kartik Mohanram,Jing Guo	10.1109/ICCAD.2008.4681607
Physical models for electron transport in graphene nanoribbons and their junctions.	Azad Naeemi,James D. Meindl	10.1109/ICCAD.2008.4681605
Robust reconfigurable filter design using analytic variability quantification techniques.	Arthur Nieuwoudt,Jamil Kawa,Yehia Massoud	10.1109/ICCAD.2008.4681662
Nanolithography and CAD challenges for 32nm/22nm and beyond.	David Z. Pan,Stephen Renwick,Vivek Singh,Judy Huckabay	10.1109/ICCAD.2008.4681537
Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches.	Somnath Paul,Saibal Mukhopadhyay,Swarup Bhunia	10.1109/ICCAD.2008.4681636
Architecting parallel programs.	Joel R. Phillips,Kurt Keutzer,Michael Wrinn	10.1109/ICCAD.2008.4681535
Power supply signal calibration techniques for improving detection resolution to hardware Trojans.	Reza M. Rad,Xiaoxiao Wang 0001,Mohammad Tehranipoor,Jim Plusquellic	10.1109/ICCAD.2008.4681643
On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications.	Tamer Ragheb,Yehia Massoud	10.1109/ICCAD.2008.4681637
Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors.	Ravishankar Rao,Sarma B. K. Vrudhula	10.1109/ICCAD.2008.4681627
Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure.	Huan Ren,Shantanu Dutt	10.1109/ICCAD.2008.4681557
Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization.	Yesin Ryu,Taewhan Kim	10.1109/ICCAD.2008.4681608
On the numbers of variables to represent sparse logic functions.	Tsutomu Sasao	10.1109/ICCAD.2008.4681550
On the decreasing significance of large standard cells in technology mapping.	Jae-sun Seo,Igor L. Markov,Dennis Sylvester,David T. Blaauw	10.1109/ICCAD.2008.4681561
Game-theoretic timing analysis.	Sanjit A. Seshia,Alexander Rakhlin	10.1109/ICCAD.2008.4681634
Characterization and modeling of graphene field-effect devices.	Kenneth L. Shepard,Inanc Meric,Philip Kim	10.1109/ICCAD.2008.4681606
Efficient and accurate eye diagram prediction for high speed signaling.	Rui Shi 0003,Wenjian Yu,Yi Zhu 0002,Chung-Kuan Cheng,Ernest S. Kuh	10.1109/ICCAD.2008.4681646
Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors.	B. V. N. Silpa,Anjul Patney,Tushar Krishna,Preeti Ranjan Panda,G. S. Visweswaran	10.1109/ICCAD.2008.4681631
Process variation aware system-level task allocation using stochastic ordering of delay distributions.	Love Singhal,Elaheh Bozorgzadeh	10.1109/ICCAD.2008.4681633
Practical, fast Monte Carlo statistical static timing analysis: why and how.	Amith Singhee,Sonia Singhal,Rob A. Rutenbar	10.1109/ICCAD.2008.4681573
Constrained aggressor set selection for maximum coupling noise.	Debjit Sinha,Gregory Schaeffer,Soroush Abbaspour,Alex Rubin,Frank Borkam	10.1109/ICCAD.2008.4681666
Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example.	Ranko Sredojevic,Vladimir Stojanovic	10.1109/ICCAD.2008.4681592
Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions.	Martin Strasser,Michael Eick,Helmut Gräb,Ulf Schlichtmann,Frank M. Johannes	10.1109/ICCAD.2008.4681591
Verification of arithmetic datapaths using polynomial function models and congruence solving.	Neal Tew,Priyank Kalla,Namrata Shekhar,Sivaram Gopalakrishnan	10.1109/ICCAD.2008.4681562
Power supply noise aware workload assignment for multi-core systems.	Aida Todri,Malgorzata Marek-Sadowska,Joseph N. Kozhaya	10.1109/ICCAD.2008.4681594
A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects.	Kuen-Yu Tsai,Meng-Fu You,Yi-Chang Lu,Philip C. W. Ng	10.1109/ICCAD.2008.4681587
Guiding global placement with wire density.	Kalliopi Tsota,Cheng-Kok Koh,Venkataramanan Balakrishnan	10.1109/ICCAD.2008.4681576
Embedded software verification: challenges and solutions.	Chao Wang,Malay K. Ganai,Shuvendu K. Lahiri,Daniel Kroening	10.1109/ICCAD.2008.4681536
Linear analysis of random process variability.	Victoria Wang,Dejan Markovic	10.1109/ICCAD.2008.4681588
Path-RO: a novel on-chip critical path delay measurement under process variations.	Xiaoxiao Wang 0001,Mohammad Tehranipoor,Ramyanshu Datta	10.1109/ICCAD.2008.4681644
Linear constraint graph for floorplan optimization with soft blocks.	Jia Wang 0003,Hai Zhou	10.1109/ICCAD.2008.4681545
PaRS: fast and near-optimal grid-based cell sizing for library-based design.	Tai-Hsuan Wu,Azadeh Davoodi	10.1109/ICCAD.2008.4681559
Adjustment-based modeling for statistical static timing analysis with high dimension of variability.	Lin Xie,Azadeh Davoodi,Jun Zhang,Tai-Hsuan Wu	10.1109/ICCAD.2008.4681571
Design and optimization of a digital microfluidic biochip for protein crystallization.	Tao Xu 0002,Krishnendu Chakrabarty,Vamsee K. Pamula	10.1109/ICCAD.2008.4681589
Accurate energy breakeven time estimation for run-time power gating.	Hao Xu 0010,Wen-Ben Jone,Ranga Vemuri	10.1109/ICCAD.2008.4681568
Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method.	Boyuan Yan,Sheldon X.-D. Tan,Gengsheng Chen,Lifeng Wu	10.1109/ICCAD.2008.4681659
BSG-Route: a length-matching router for general topology.	Tan Yan,Martin D. F. Wong	10.1109/ICCAD.2008.4681621
Overlay aware interconnect and timing variation modeling for double patterning technology.	Jae-Seok Yang,David Z. Pan	10.1109/ICCAD.2008.4681619
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus.	Fu-Ching Yang,Jing-Kun Zhong,Ing-Jer Huang	10.1109/ICCAD.2008.4681600
MAPS: multi-algorithm parallel circuit simulation.	Xiaoji Ye,Wei Dong 0002,Peng Li 0001,Sani R. Nassif	10.1109/ICCAD.2008.4681554
Sparse implicit projection (SIP) for reduction of general many-terminal networks.	Zuochang Ye,Dmitry Vasilyev,Zhenhai Zhu,Joel R. Phillips	10.1109/ICCAD.2008.4681658
Integrated code and data placement in two-dimensional mesh based chip multiprocessors.	Taylan Yemliha,Shekhar Srikantaiah,Mahmut T. Kandemir,Mustafa Karaköy,Mary Jane Irwin	10.1109/ICCAD.2008.4681635
SPM management using Markov chain based data access prediction.	Taylan Yemliha,Shekhar Srikantaiah,Mahmut T. Kandemir,Ozcan Ozturk 0001	10.1109/ICCAD.2008.4681632
Yield-aware hierarchical optimization of large analog integrated circuits.	Guo Yu,Peng Li 0001	10.1109/ICCAD.2008.4681555
System-level thermal aware design of applications with uncertain execution time.	Sushu Zhang,Karam S. Chatha	10.1109/ICCAD.2008.4681581
FastRoute3.0: a fast and high quality global router based on virtual capacity.	Yanheng Zhang,Yue Xu,Chris Chu	10.1109/ICCAD.2008.4681596
A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique.	Jinyu Zhang,Wei Xiong,Yan Wang 0023,Zhiping Yu,Min-Chun Tsai	10.1109/ICCAD.2008.4681618
Advancing supercomputer performance through interconnection topology synthesis.	Yi Zhu 0002,Michael B. Taylor,Scott B. Baden,Chung-Kuan Cheng	10.1109/ICCAD.2008.4681630
Statistical path selection for at-speed test.	Vladimir Zolotov,Jinjun Xiong,Hanif Fatemi,Chandu Visweswariah	10.1109/ICCAD.2008.4681642
2008 International Conference on Computer-Aided Design, ICCAD 2008, San Jose, CA, USA, November 10-13, 2008	Sani R. Nassif,Jaijeet S. Roychowdhury	
