WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528614 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528615 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528615 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 8827621 heartbeat IPC: 1.58756 cumulative IPC: 1.58756 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 14918527 heartbeat IPC: 1.6418 cumulative IPC: 1.61422 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 21079522 heartbeat IPC: 1.62312 cumulative IPC: 1.61718 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 27198254 heartbeat IPC: 1.63433 cumulative IPC: 1.62143 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 33377477 heartbeat IPC: 1.61833 cumulative IPC: 1.62081 (Simulation time: 0 hr 2 min 41 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 30848863 cumulative IPC: 1.62081 (Simulation time: 0 hr 2 min 41 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 30848863 (Simulation time: 0 hr 2 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62081 instructions: 50000000 cycles: 30848863
CPU 0 Branch Prediction Accuracy: 91.8603% MPKI: 13.7733 Average ROB Occupancy at Mispredict: 24.3553
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 13.6134
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     135702  HIT:     110453  MISS:      25249
LLC LOAD         ACCESS:      54948  HIT:      37227  MISS:      17721
LLC RFO          ACCESS:      34095  HIT:      26698  MISS:       7397
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46423  HIT:      46423  MISS:          0
LLC TRANSLATION  ACCESS:        236  HIT:        105  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 190.274 cycles
cpu0_DTLB TOTAL       ACCESS:   13750077  HIT:   13707596  MISS:      42481
cpu0_DTLB LOAD         ACCESS:   13750077  HIT:   13707596  MISS:      42481
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.13334 cycles
cpu0_ITLB TOTAL       ACCESS:    2127236  HIT:    2126434  MISS:        802
cpu0_ITLB LOAD         ACCESS:    2127236  HIT:    2126434  MISS:        802
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.6858 cycles
cpu0_L1D TOTAL       ACCESS:   16641137  HIT:   15502134  MISS:    1139003
cpu0_L1D LOAD         ACCESS:    9774139  HIT:    9255963  MISS:     518176
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6866114  HIT:    6245985  MISS:     620129
cpu0_L1D TRANSLATION  ACCESS:        884  HIT:        186  MISS:        698
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.46962 cycles
cpu0_L1I TOTAL       ACCESS:    2399941  HIT:    2377108  MISS:      22833
cpu0_L1I LOAD         ACCESS:    2399941  HIT:    2377108  MISS:      22833
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1384 cycles
cpu0_L2C TOTAL       ACCESS:     301151  HIT:     211852  MISS:      89299
cpu0_L2C LOAD         ACCESS:     137701  HIT:      82753  MISS:      54948
cpu0_L2C RFO          ACCESS:      66206  HIT:      32111  MISS:      34095
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96879  HIT:      96859  MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        129  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 74.1007 cycles
cpu0_STLB TOTAL       ACCESS:      20434  HIT:      19884  MISS:        550
cpu0_STLB LOAD         ACCESS:      20434  HIT:      19884  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.548 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19165
  ROW_BUFFER_MISS:       6084
 AVG DBUS CONGESTED CYCLE:    3.95418
 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        106  FULL:          0
