--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml HW2_top.twx HW2_top.ncd -o HW2_top.twr HW2_top.pcf -ucf
BYOC.ucf

Design file:              HW2_top.ncd
Physical constraint file: HW2_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54079 paths analyzed, 2632 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.828ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_10 (SLICE_X3Y44.F3), 411 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.828ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA5     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y18.G3      net (fanout=1)        1.065   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X12Y18.Y       Tilo                  0.759   IMem_rd_data<6>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X16Y18.F1      net (fanout=5)        1.429   IMem_rd_data<5>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y22.G4      net (fanout=13)       1.317   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y22.X       Tif5x                 1.025   Fetch_unit_imp/PC_reg<10>
                                                       Fetch_unit_imp/Mmux_PC_mux_out43
                                                       Fetch_unit_imp/Mmux_PC_mux_out4_f5
    SLICE_X16Y23.G2      net (fanout=1)        0.434   rdbk8_line<10>
    SLICE_X16Y23.F5      Tif5                  1.033   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_73
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_1
    SLICE_X16Y22.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f52
    SLICE_X16Y22.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f51
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_0
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f61
    SLICE_X16Y23.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_0
    SLICE_X3Y44.G3       net (fanout=1)        1.685   hostintf/Host_RDBK_data<10>
    SLICE_X3Y44.Y        Tilo                  0.704   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>_SW0_SW0
    SLICE_X3Y44.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<10>_SW0_SW0/O
    SLICE_X3Y44.CLK      Tfck                  0.837   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>
                                                       hostintf/Tx_data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.828ns (10.165ns logic, 7.663ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.825ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA5     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y18.G3      net (fanout=1)        1.065   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X12Y18.Y       Tilo                  0.759   IMem_rd_data<6>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X16Y18.F1      net (fanout=5)        1.429   IMem_rd_data<5>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y22.F4      net (fanout=13)       1.314   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y22.X       Tif5x                 1.025   Fetch_unit_imp/PC_reg<10>
                                                       Fetch_unit_imp/Mmux_PC_mux_out41
                                                       Fetch_unit_imp/Mmux_PC_mux_out4_f5
    SLICE_X16Y23.G2      net (fanout=1)        0.434   rdbk8_line<10>
    SLICE_X16Y23.F5      Tif5                  1.033   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_73
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_1
    SLICE_X16Y22.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f52
    SLICE_X16Y22.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f51
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_0
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f61
    SLICE_X16Y23.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_0
    SLICE_X3Y44.G3       net (fanout=1)        1.685   hostintf/Host_RDBK_data<10>
    SLICE_X3Y44.Y        Tilo                  0.704   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>_SW0_SW0
    SLICE_X3Y44.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<10>_SW0_SW0/O
    SLICE_X3Y44.CLK      Tfck                  0.837   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>
                                                       hostintf/Tx_data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.825ns (10.165ns logic, 7.660ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.794ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y19.F1      net (fanout=1)        1.491   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y19.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X16Y18.F2      net (fanout=5)        0.969   IMem_rd_data<2>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y22.G4      net (fanout=13)       1.317   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y22.X       Tif5x                 1.025   Fetch_unit_imp/PC_reg<10>
                                                       Fetch_unit_imp/Mmux_PC_mux_out43
                                                       Fetch_unit_imp/Mmux_PC_mux_out4_f5
    SLICE_X16Y23.G2      net (fanout=1)        0.434   rdbk8_line<10>
    SLICE_X16Y23.F5      Tif5                  1.033   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_73
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_1
    SLICE_X16Y22.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f52
    SLICE_X16Y22.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f51
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_0
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f61
    SLICE_X16Y23.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<10>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_0
    SLICE_X3Y44.G3       net (fanout=1)        1.685   hostintf/Host_RDBK_data<10>
    SLICE_X3Y44.Y        Tilo                  0.704   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>_SW0_SW0
    SLICE_X3Y44.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<10>_SW0_SW0/O
    SLICE_X3Y44.CLK      Tfck                  0.837   hostintf/Tx_data_reg<10>
                                                       hostintf/Host_MIPS_rd_data<10>
                                                       hostintf/Tx_data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.794ns (10.165ns logic, 7.629ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_6 (SLICE_X2Y43.F3), 258 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.717ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA5     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y18.G3      net (fanout=1)        1.065   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X12Y18.Y       Tilo                  0.759   IMem_rd_data<6>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X16Y18.F1      net (fanout=5)        1.429   IMem_rd_data<5>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y21.F2      net (fanout=13)       1.385   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y21.X       Tilo                  0.704   Fetch_unit_imp/PC_reg<6>
                                                       Fetch_unit_imp/Mmux_PC_mux_out58
    SLICE_X16Y21.G2      net (fanout=1)        0.434   rdbk8_line<6>
    SLICE_X16Y21.F5      Tif5                  1.033   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_784
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_55
    SLICE_X16Y20.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f556
    SLICE_X16Y20.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f528
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_27
    SLICE_X16Y21.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f628
    SLICE_X16Y21.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_27
    SLICE_X2Y43.G4       net (fanout=1)        1.717   hostintf/Host_RDBK_data<6>
    SLICE_X2Y43.Y        Tilo                  0.759   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>_SW0_SW0
    SLICE_X2Y43.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<6>_SW0_SW0/O
    SLICE_X2Y43.CLK      Tfck                  0.892   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>
                                                       hostintf/Tx_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.717ns (9.954ns logic, 7.763ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.683ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y19.F1      net (fanout=1)        1.491   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y19.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X16Y18.F2      net (fanout=5)        0.969   IMem_rd_data<2>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y21.F2      net (fanout=13)       1.385   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y21.X       Tilo                  0.704   Fetch_unit_imp/PC_reg<6>
                                                       Fetch_unit_imp/Mmux_PC_mux_out58
    SLICE_X16Y21.G2      net (fanout=1)        0.434   rdbk8_line<6>
    SLICE_X16Y21.F5      Tif5                  1.033   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_784
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_55
    SLICE_X16Y20.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f556
    SLICE_X16Y20.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f528
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_27
    SLICE_X16Y21.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f628
    SLICE_X16Y21.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_27
    SLICE_X2Y43.G4       net (fanout=1)        1.717   hostintf/Host_RDBK_data<6>
    SLICE_X2Y43.Y        Tilo                  0.759   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>_SW0_SW0
    SLICE_X2Y43.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<6>_SW0_SW0/O
    SLICE_X2Y43.CLK      Tfck                  0.892   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>
                                                       hostintf/Tx_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.683ns (9.954ns logic, 7.729ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.321ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA30    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X14Y20.F3      net (fanout=1)        1.839   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<30>
    SLICE_X14Y20.X       Tilo                  0.759   IMem_rd_data<30>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data241
    SLICE_X18Y20.G4      net (fanout=3)        0.665   IMem_rd_data<30>
    SLICE_X18Y20.Y       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X18Y20.F4      net (fanout=2)        0.042   N92
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X19Y21.F2      net (fanout=13)       1.385   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X19Y21.X       Tilo                  0.704   Fetch_unit_imp/PC_reg<6>
                                                       Fetch_unit_imp/Mmux_PC_mux_out58
    SLICE_X16Y21.G2      net (fanout=1)        0.434   rdbk8_line<6>
    SLICE_X16Y21.F5      Tif5                  1.033   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_784
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_55
    SLICE_X16Y20.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f556
    SLICE_X16Y20.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f528
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_27
    SLICE_X16Y21.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f628
    SLICE_X16Y21.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<6>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_27
    SLICE_X2Y43.G4       net (fanout=1)        1.717   hostintf/Host_RDBK_data<6>
    SLICE_X2Y43.Y        Tilo                  0.759   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>_SW0_SW0
    SLICE_X2Y43.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<6>_SW0_SW0/O
    SLICE_X2Y43.CLK      Tfck                  0.892   hostintf/Tx_data_reg<6>
                                                       hostintf/Host_MIPS_rd_data<6>
                                                       hostintf/Tx_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     17.321ns (9.954ns logic, 7.367ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_19 (SLICE_X13Y36.F3), 546 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_19 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.032 - 0.057)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA5     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y18.G3      net (fanout=1)        1.065   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X12Y18.Y       Tilo                  0.759   IMem_rd_data<6>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X16Y18.F1      net (fanout=5)        1.429   IMem_rd_data<5>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X20Y27.G2      net (fanout=13)       1.303   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X20Y27.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<19>
                                                       Fetch_unit_imp/Mmux_PC_mux_out22_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out22
    SLICE_X18Y27.G2      net (fanout=1)        0.434   rdbk8_line<19>
    SLICE_X18Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_730
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_19
    SLICE_X18Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f520
    SLICE_X18Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f510
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_9
    SLICE_X18Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f610
    SLICE_X18Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_9
    SLICE_X13Y36.G2      net (fanout=1)        1.256   hostintf/Host_RDBK_data<19>
    SLICE_X13Y36.Y       Tilo                  0.704   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>_SW0_SW0
    SLICE_X13Y36.F3      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<19>_SW0_SW0/O
    SLICE_X13Y36.CLK     Tfck                  0.837   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>
                                                       hostintf/Tx_data_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     17.512ns (10.292ns logic, 7.220ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_19 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.478ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.032 - 0.057)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y19.F1      net (fanout=1)        1.491   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y19.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X16Y18.F2      net (fanout=5)        0.969   IMem_rd_data<2>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X20Y27.G2      net (fanout=13)       1.303   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X20Y27.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<19>
                                                       Fetch_unit_imp/Mmux_PC_mux_out22_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out22
    SLICE_X18Y27.G2      net (fanout=1)        0.434   rdbk8_line<19>
    SLICE_X18Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_730
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_19
    SLICE_X18Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f520
    SLICE_X18Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f510
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_9
    SLICE_X18Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f610
    SLICE_X18Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_9
    SLICE_X13Y36.G2      net (fanout=1)        1.256   hostintf/Host_RDBK_data<19>
    SLICE_X13Y36.Y       Tilo                  0.704   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>_SW0_SW0
    SLICE_X13Y36.F3      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<19>_SW0_SW0/O
    SLICE_X13Y36.CLK     Tfck                  0.837   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>
                                                       hostintf/Tx_data_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     17.478ns (10.292ns logic, 7.186ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_19 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.472ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.032 - 0.057)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA5     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y18.G3      net (fanout=1)        1.065   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X12Y18.Y       Tilo                  0.759   IMem_rd_data<6>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X16Y18.F1      net (fanout=5)        1.429   IMem_rd_data<5>
    SLICE_X16Y18.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.F2      net (fanout=2)        0.448   Fetch_unit_imp/PC_Source<1>20
    SLICE_X18Y20.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>47
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X23Y31.G2      net (fanout=4)        1.262   Fetch_unit_imp/PC_Source<1>47
    SLICE_X23Y31.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_1
    SLICE_X20Y27.F2      net (fanout=13)       1.263   Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X20Y27.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<19>
                                                       Fetch_unit_imp/Mmux_PC_mux_out22_G
                                                       Fetch_unit_imp/Mmux_PC_mux_out22
    SLICE_X18Y27.G2      net (fanout=1)        0.434   rdbk8_line<19>
    SLICE_X18Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_730
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_19
    SLICE_X18Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f520
    SLICE_X18Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f510
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_9
    SLICE_X18Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f610
    SLICE_X18Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<19>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_9
    SLICE_X13Y36.G2      net (fanout=1)        1.256   hostintf/Host_RDBK_data<19>
    SLICE_X13Y36.Y       Tilo                  0.704   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>_SW0_SW0
    SLICE_X13Y36.F3      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<19>_SW0_SW0/O
    SLICE_X13Y36.CLK     Tfck                  0.837   hostintf/Tx_data_reg<19>
                                                       hostintf/Host_MIPS_rd_data<19>
                                                       hostintf/Tx_data_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     17.472ns (10.292ns logic, 7.180ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8 (SLICE_X0Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12 (FF)
  Destination:          hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12 to hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.YQ       Tcko                  0.470   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<13>
                                                       hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12
    SLICE_X0Y51.BY       net (fanout=2)        0.395   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<12>
    SLICE_X0Y51.CLK      Tdh         (-Th)     0.127   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<7>
                                                       hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.343ns logic, 0.395ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/UART_TOP/receiver_entity/Data_in_reg_5 (SLICE_X41Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/UART_TOP/receiver_entity/Data_in_reg_6 (FF)
  Destination:          hostintf/UART_TOP/receiver_entity/Data_in_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/UART_TOP/receiver_entity/Data_in_reg_6 to hostintf/UART_TOP/receiver_entity/Data_in_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y50.YQ      Tcko                  0.470   hostintf/UART_TOP/receiver_entity/Data_in_reg<7>
                                                       hostintf/UART_TOP/receiver_entity/Data_in_reg_6
    SLICE_X41Y53.BX      net (fanout=2)        0.399   hostintf/UART_TOP/receiver_entity/Data_in_reg<6>
    SLICE_X41Y53.CLK     Tckdi       (-Th)    -0.093   hostintf/UART_TOP/receiver_entity/Data_in_reg<5>
                                                       hostintf/UART_TOP/receiver_entity/Data_in_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.563ns logic, 0.399ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd64 (SLICE_X3Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd65 (FF)
  Destination:          hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd65 to hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.YQ        Tcko                  0.470   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd65
    SLICE_X3Y8.BX        net (fanout=2)        0.405   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd65
    SLICE_X3Y8.CLK       Tckdi       (-Th)    -0.093   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd64
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd64
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X25Y21.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X25Y21.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X25Y21.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    2.226|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 54079 paths, 0 nets, and 6062 connections

Design statistics:
   Minimum period:  17.828ns{1}   (Maximum frequency:  56.092MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 25 10:36:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



