{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683399000675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683399000675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  6 15:50:00 2023 " "Processing started: Sat May  6 15:50:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683399000675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683399000675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683399000675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683399000700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683399001068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683399001410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683399001414 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683399001414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683399001419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683399001420 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683399001420 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683399001425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683399001501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683399001501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.939 " "Worst-case setup slack is -12.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.939           -4823.286 CLOCK_50  " "  -12.939           -4823.286 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.378 " "Worst-case recovery slack is -6.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.378             -12.753 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -6.378             -12.753 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.209              -6.209 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -6.209              -6.209 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.326              -4.326 KEY\[3\]  " "   -4.326              -4.326 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.290              -4.290 FPGA_RESET_N  " "   -4.290              -4.290 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.038              -4.038 KEY\[2\]  " "   -4.038              -4.038 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.163 " "Worst-case removal slack is 1.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 KEY\[2\]  " "    1.163               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 FPGA_RESET_N  " "    1.481               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 KEY\[3\]  " "    1.531               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.910               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    3.910               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.096               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    4.096               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -586.966 CLOCK_50  " "   -0.538            -586.966 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.673 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.673 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.904 KEY\[2\]  " "   -0.538              -0.904 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.801 FPGA_RESET_N  " "   -0.538              -0.801 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.786 KEY\[3\]  " "   -0.538              -0.786 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399001511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399001511 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683399001521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683399001549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683399002591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683399002666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683399002677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683399002677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.578 " "Worst-case setup slack is -13.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.578           -4713.667 CLOCK_50  " "  -13.578           -4713.667 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399002677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 CLOCK_50  " "    0.121               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399002681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.577 " "Worst-case recovery slack is -6.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.577             -13.150 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -6.577             -13.150 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.422              -6.422 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -6.422              -6.422 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.442              -4.442 KEY\[3\]  " "   -4.442              -4.442 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.424              -4.424 FPGA_RESET_N  " "   -4.424              -4.424 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134              -4.134 KEY\[2\]  " "   -4.134              -4.134 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399002683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 KEY\[2\]  " "    1.250               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 FPGA_RESET_N  " "    1.599               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 KEY\[3\]  " "    1.640               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.963               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    3.963               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.136               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    4.136               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399002685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -523.992 CLOCK_50  " "   -0.538            -523.992 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.659 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.659 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.910 KEY\[2\]  " "   -0.538              -0.910 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.791 FPGA_RESET_N  " "   -0.538              -0.791 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.778 KEY\[3\]  " "   -0.538              -0.778 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399002686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399002686 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683399002696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683399002810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683399003796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683399003873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683399003877 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683399003877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.427 " "Worst-case setup slack is -5.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.427           -2277.022 CLOCK_50  " "   -5.427           -2277.022 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399003878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.320 CLOCK_50  " "   -0.216              -0.320 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399003882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.961 " "Worst-case recovery slack is -2.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961              -5.922 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -2.961              -5.922 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848              -2.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -2.848              -2.848 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756              -1.756 FPGA_RESET_N  " "   -1.756              -1.756 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737              -1.737 KEY\[3\]  " "   -1.737              -1.737 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -1.668 KEY\[2\]  " "   -1.668              -1.668 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399003884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.262 " "Worst-case removal slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 KEY\[2\]  " "    0.262               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 KEY\[3\]  " "    0.410               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 FPGA_RESET_N  " "    0.425               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    1.668               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    1.798               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399003886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.577 " "Worst-case minimum pulse width slack is -0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577            -299.571 CLOCK_50  " "   -0.577            -299.571 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -1.166 KEY\[2\]  " "   -0.406              -1.166 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -1.019 KEY\[3\]  " "   -0.357              -1.019 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -0.943 FPGA_RESET_N  " "   -0.355              -0.943 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.002              -0.002 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    0.075               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399003887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399003887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683399003897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683399004032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683399004036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683399004036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.064 " "Worst-case setup slack is -5.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064           -1986.759 CLOCK_50  " "   -5.064           -1986.759 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399004037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.344 " "Worst-case hold slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -1.378 CLOCK_50  " "   -0.344              -1.378 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399004041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.753 " "Worst-case recovery slack is -2.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753              -5.506 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -2.753              -5.506 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.650              -2.650 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -2.650              -2.650 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530              -1.530 FPGA_RESET_N  " "   -1.530              -1.530 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517              -1.517 KEY\[3\]  " "   -1.517              -1.517 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421              -1.421 KEY\[2\]  " "   -1.421              -1.421 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399004043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.233 " "Worst-case removal slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 KEY\[2\]  " "    0.233               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 KEY\[3\]  " "    0.365               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 FPGA_RESET_N  " "    0.373               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    1.630               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.748               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    1.748               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399004045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.617 " "Worst-case minimum pulse width slack is -0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617            -360.275 CLOCK_50  " "   -0.617            -360.275 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -1.429 KEY\[2\]  " "   -0.468              -1.429 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -1.232 FPGA_RESET_N  " "   -0.422              -1.232 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -1.294 KEY\[3\]  " "   -0.421              -1.294 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    0.017               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    0.077               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683399004046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683399004046 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683399005357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683399005358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683399005390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 15:50:05 2023 " "Processing ended: Sat May  6 15:50:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683399005390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683399005390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683399005390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683399005390 ""}
