Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_bench_behav xil_defaultlib.Test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/TP1.v:49]
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/TP1.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Interface
Compiling module xil_defaultlib.Test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_bench_behav
