

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 25 22:33:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        FIR128_Team2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      636|      636|  6.360 us|  6.360 us|  637|  637|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      635|      635|         5|          -|          -|   127|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     201|     90|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     89|    -|
|Register         |        -|    -|     148|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     349|    306|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |control_s_axi_U       |control_s_axi      |        0|   0|   36|  40|    0|
    |mul_6s_32s_32_2_1_U1  |mul_6s_32s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  201|  90|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_U      |shift_reg_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |        2|  0|   0|    0|   256|   64|     2|         8192|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_2_fu_179_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln47_fu_136_p2   |         +|   0|  0|  14|           7|           2|
    |add_ln51_fu_162_p2   |         +|   0|  0|  32|          32|          32|
    |y                    |         +|   0|  0|  32|          32|          32|
    |icmp_ln47_fu_130_p2  |      icmp|   0|  0|  10|           7|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 127|         110|          99|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_fu_52           |   9|          2|   32|         64|
    |ap_NS_fsm           |  37|          7|    1|          7|
    |i_fu_56             |   9|          2|    7|         14|
    |shift_reg_address0  |  20|          4|    7|         28|
    |shift_reg_d0        |  14|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  89|         18|   79|        209|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_fu_52                   |  32|   0|   32|          0|
    |ap_CS_fsm                   |   6|   0|    6|          0|
    |fir_int_int_c_load_reg_233  |  32|   0|   32|          0|
    |i_fu_56                     |   7|   0|    7|          0|
    |mul_ln49_reg_238            |  32|   0|   32|          0|
    |shift_reg_load_reg_228      |  32|   0|   32|          0|
    |zext_ln47_reg_210           |   7|   0|   64|         57|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 148|   0|  205|         57|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y                      |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld               |  out|    1|      ap_vld|             y|       pointer|
|x                      |   in|   32|     ap_none|             x|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

