verilog_defaults -add -I ../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/
verilog_defaults -add -I ../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/
verilog_defaults -add -I ../../rtl/cores/
verilog_defaults -add -I ../../rtl/chips/
verilog_defaults -add -I ../../sim/verilog/
verilog_defaults -add -I ../../rtl/imported_from_ultraembedded
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
read_verilog {f}
