<!doctype html>
<html>
<head>
<title>ZQ0PR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; ZQ0PR0 (DDR_PHY) Register</p><h1>ZQ0PR0 (DDR_PHY) Register</h1>
<h2>ZQ0PR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ZQ0PR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000684</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080684 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x000077BB</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ZQ 0 Impedance Control Program Register 0</td></tr>
</table>
<p></p>
<h2>ZQ0PR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>PD_DRV_ZDEN</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pulldown Drive strength ZCTRL over-ride Enable: When this bit is<br/>set, it allows users to directly drive the drive strength bits of the<br/>impedance control using the data programmed in the<br/>ZQnOR.ZDATA field. Otherwise, the ZCTRL is generated<br/>automatically by the impedance control logic.</td></tr>
<tr valign=top><td>PU_DRV_ZDEN</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pullup Drive strength ZCTRL over-ride Enable: When this bit is<br/>set, it allows users to directly drive the drive strength bits of the<br/>impedance control using the data programmed in the<br/>ZQnOR.ZDATA field. Otherwise, the ZCTRL is generated<br/>automatically by the impedance control logic.</td></tr>
<tr valign=top><td>PD_ODT_ZDEN</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pulldown termination ZCTRL over-ride Enable: When this bit is<br/>set, it allows users to directly drive the termination bits of the<br/>impedance control using the data programmed in the<br/>ZQnOR.ZDATA field. Otherwise, the ZCTRL is generated<br/>automatically by the impedance control logic.</td></tr>
<tr valign=top><td>PU_ODT_ZDEN</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pullup Termination ZCTRL over-ride Enable: When this bit is set,<br/>it allows users to directly drive the termination bits of the<br/>impedance control using the data programmed in the<br/>ZQnOR.ZDATA field. Otherwise, the ZCTRL is generated<br/>automatically by the impedance control logic.</td></tr>
<tr valign=top><td>ZSEGBYP</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Calibration segment bypass. When set bypass the current<br/>calibration segment during automatic calibration</td></tr>
<tr valign=top><td>ZLE_MODE</td><td class="center">26:25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>VREF latch mode controls the mode in which the ZLE pin of the<br/>PVREF cell is driven by the PUB. The ZLE pin is responsible for<br/>latching the ZCTRL from the PUB ZQ onto the PVREF cell.<br/>2b00 = Dynamic (PUB determines ZLE ON/OFF based on<br/>DFI/PHY update events. Recommended mode)<br/>2b01 = ZLE always ON (ZCTRL codes may update to the PVREF<br/>cell in the midst of DRAM read/write traffic. Not recommended).<br/>2b10 = ZLE always OFF (Turns off all ZCTRL updates to PVREF<br/>cell despite change in PVT conditions. Not recommended)<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>ODT_ADJUST</td><td class="center">24:22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Termination adjustment. Valid values are:<br/>3b000 = No adjustment<br/>3b001 = Adjust calibrated termination by 2/8 to obtain 1.25x of<br/>original strength<br/>3b010 = Adjust calibrated termination by 3/8 to obtain 1.375x<br/>of original strength<br/>3b011 = Adjust calibrated termination by 4/8 to obtain 1.5x of<br/>original strength<br/>3b100 = Adjust calibrated termination by 3/4 to obtain 0.75x of<br/>original strength<br/>3b011 = Adjust calibrated termination by 2/3 to obtain 0.625x<br/>of original strength<br/>3b011 = Adjust calibrated termination by 1/2 to obtain 0.5x of<br/>original strength<br/>3b111 = Reserved</td></tr>
<tr valign=top><td>PD_DRV_ADJUST</td><td class="center">21:19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pulldown drive strength adjustment. Valid values are:<br/>3b000 = No adjustment<br/>3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x<br/>of original strength<br/>3b010 = Adjust calibrated drive strength by 3/8 to obtain<br/>1.375x of original strength<br/>3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x<br/>of original strength<br/>3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x<br/>of original strength<br/>3b011 = Adjust calibrated drive strength by 2/3 to obtain<br/>0.625x of original strength<br/>3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x<br/>of original strength<br/>3b111 = Reserved</td></tr>
<tr valign=top><td>PU_DRV_ADJUST</td><td class="center">18:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pullup drive strength adjustment. Valid values are:<br/>3b000 = No adjustment<br/>3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x<br/>of original strength<br/>3b010 = Adjust calibrated drive strength by 3/8 to obtain<br/>1.375x of original strength<br/>3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x<br/>of original strength<br/>3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x<br/>of original strength<br/>3b011 = Adjust calibrated drive strength by 2/3 to obtain<br/>0.625x of original strength<br/>3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x<br/>of original strength<br/>3b111 = Reserved</td></tr>
<tr valign=top><td>ZPROG_DRAM_ODT</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Impedance Divide Ratio: Selects the external resistor divide ratio<br/>to be used for host side pullup drive calibration in LPDDR4 mode. This field is used only for LPDDR4 calibration.</td></tr>
<tr valign=top><td>ZPROG_HOST_ODT</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Impedance Divide Ratio: Selects the external resistor divide ratio<br/>to be used for host-side termination calibration.<br/>For DDR3 calibration, this field controls both PU and PD<br/>termination<br/>For DDR4 calibration, this field controls PU termination<br/>For LPDDR4 calibration, this field controls PD termination</td></tr>
<tr valign=top><td>ZPROG_ASYM_DRV_PD</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xB</td><td>Impedance Divide Ratio: Select the external resistor divide ratio<br/>to be used for pulldown drive calibration during asymmetric drive<br/>strength calibration. If symmetric drive strength calibration is<br/>desired, program this register field to the same value as<br/>ZPROG_ASYM_PU_DRV.</td></tr>
<tr valign=top><td>ZPROG_ASYM_DRV_PU</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xB</td><td>Impedance Divide Ratio: Select the external resistor divide ratio<br/>to be used for pullup drive calibration during asymmetric drive<br/>strength calibration. If symmetric drive strength calibration is<br/>desired, program this register field to the same value as<br/>ZPROG_ASYM_DRV_PD. This field is unused for LPDDR4 calibration.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>