# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_4_1.srcs/sources_1/new/Lab4_SR_Latch.v" \
"../../../../project_4_1.srcs/sim_1/new/Lab4_1Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
