# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc -f verilator.f --exe sim/sim_main.cpp"
S  13720096    79661  1736879714   996667174  1736820056           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      5345    72180  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    72200  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5546    38588  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v.cpp"
T      3623    38580  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v.h"
T      2004    38623  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v.mk"
T     31008    38579  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v__ConstPool_0.cpp"
T      1648    38577  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v__Syms.cpp"
T      1505    38578  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v__Syms.h"
T       308    38609  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v__TraceDecls__0__Slow.cpp"
T     15919    38602  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v__Trace__0.cpp"
T     43227    38600  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v__Trace__0__Slow.cpp"
T      2324    38598  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024root.h"
T     41197    38620  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v___024root__DepSet_h07d53d0b__0.cpp"
T      9278    38621  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v___024root__DepSet_h07d53d0b__0__Slow.cpp"
T      2448    38606  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024root__DepSet_h80affc67__0.cpp"
T       962    38618  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024root__DepSet_h80affc67__0__Slow.cpp"
T       740    38601  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024root__Slow.cpp"
T       717    38599  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024unit.h"
T       563    38619  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024unit__DepSet_he10ae417__0__Slow.cpp"
T       698    38605  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v___024unit__Slow.cpp"
T       776    38597  1744083189    73907710  1744083189    73907710 "build/Vtb_risc_v__pch.h"
T      1300    38624  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v__ver.d"
T         0        0  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v__verFiles.dat"
T      1905    38622  1744083189    83907701  1744083189    83907701 "build/Vtb_risc_v_classes.mk"
S        46    43806  1744067977   355557926  1744067977   355557926 "lint.vlt"
S       677    38323  1744083185     3910811  1744083185     3910811 "sim/tb_risc_v.sv"
S      1058    37513  1744065551   591363276  1744028979   486712750 "src/control/control_flow_unit.sv"
S      3124    47645  1744065551   609696610  1744065465   707644843 "src/control/control_unit.sv"
S      1786    47643  1744065097   246931130  1736867831   450020748 "src/datapath/alu.sv"
S      1625    50323  1744065961   699624763  1744027563   347795433 "src/datapath/imm_extension_unit.sv"
S      1145    36925  1744065964   394624667  1744027651   191489105 "src/datapath/ld_extension_unit.sv"
S      1008    50570  1744065892   998879026  1744031545   950144805 "src/datapath/mem.sv"
S      1516    47649  1744065093   827764591  1736882467   555893767 "src/datapath/regfile.sv"
S      4274    47641  1744067508    14366649  1744067508    14366649 "src/risc_v.sv"
S       708    47642  1744065104    85264210  1736290726   771287503 "src/utils/adder.sv"
S       803    47647  1744065044   283673172  1736293447   720105535 "src/utils/flop_reg.sv"
S       748    47648  1744064963   735534444  1736293457   422024147 "src/utils/mux2.sv"
S       961    50532  1744064963   918867771  1736667562   647813050 "src/utils/mux4.sv"
S       649    42613  1744064954   394701467  1736873925   358287449 "src/utils/risc_v.svh"
S       620    47656  1744067211   102730463  1744067211   102730463 "verilator.f"
