strict digraph "" {
	node [label="\N"];
	"Leaf_923:AL"	 [def_var="['crc16']",
		label="Leaf_923:AL"];
	"924:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0e7d0>",
		fillcolor=firebrick,
		label="924:NS
crc16 <= 16'hffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0e7d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"924:NS" -> "Leaf_923:AL"	 [cond="[]",
		lineno=None];
	"926:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f55d3d0e910>",
		fillcolor=springgreen,
		label="926:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"926:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0e990>",
		fillcolor=firebrick,
		label="926:NS
crc16 <= crc16_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55d3d0e990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"926:IF" -> "926:NS"	 [cond="['crc16_add']",
		label=crc16_add,
		lineno=926];
	"926:NS" -> "Leaf_923:AL"	 [cond="[]",
		lineno=None];
	"923:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f55d3d0eb50>",
		clk_sens=True,
		fillcolor=gold,
		label="923:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['crc16_add', 'crc16_clr', 'crc16_next']"];
	"924:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f55d3d0ec50>",
		fillcolor=springgreen,
		label="924:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"923:AL" -> "924:IF"	 [cond="[]",
		lineno=None];
	"924:IF" -> "924:NS"	 [cond="['crc16_clr']",
		label=crc16_clr,
		lineno=924];
	"924:IF" -> "926:IF"	 [cond="['crc16_clr']",
		label="!(crc16_clr)",
		lineno=924];
}
