

================================================================
== Vivado HLS Report for 'conv1_1'
================================================================
* Date:           Tue Jun  9 14:14:05 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.050 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   351465|   351465| 3.515 ms | 3.515 ms |  351465|  351465|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   351464|   351464|     87866|          -|          -|     4|    no    |
        | + Loop 1.1              |    87864|    87864|      3138|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |     3136|     3136|       112|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |      110|      110|        22|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |       20|       20|         4|          -|          -|     5|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    219|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     26|    -|
|Register         |        -|      -|    245|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    245|    245|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln71_fu_431_p2      |     *    |      3|  0|  21|          32|          32|
    |add_ln71_1_fu_399_p2    |     +    |      0|  0|   7|           5|           5|
    |add_ln71_2_fu_206_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln71_3_fu_323_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln71_4_fu_340_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln71_5_fu_421_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln71_fu_313_p2      |     +    |      0|  0|   7|           5|           5|
    |add_ln75_1_fu_373_p2    |     +    |      0|  0|  13|          13|          13|
    |add_ln75_fu_250_p2      |     +    |      0|  0|  10|          10|          10|
    |i_fu_240_p2             |     +    |      0|  0|   7|           5|           1|
    |j_fu_291_p2             |     +    |      0|  0|   7|           5|           1|
    |k_fu_307_p2             |     +    |      0|  0|   4|           3|           1|
    |l_fu_393_p2             |     +    |      0|  0|   4|           3|           1|
    |nb_filtre_fu_180_p2     |     +    |      0|  0|   4|           3|           1|
    |res_fu_435_p2           |     +    |      0|  0|  32|          32|          32|
    |sub_ln75_1_fu_279_p2    |     -    |      0|  0|  13|          13|          13|
    |sub_ln75_fu_224_p2      |     -    |      0|  0|   9|           9|           9|
    |icmp_ln13_fu_350_p2     |   icmp   |      0|  0|  12|          32|           1|
    |icmp_ln64_fu_174_p2     |   icmp   |      0|  0|   2|           3|           4|
    |icmp_ln65_fu_234_p2     |   icmp   |      0|  0|   2|           5|           4|
    |icmp_ln66_fu_285_p2     |   icmp   |      0|  0|   2|           5|           4|
    |icmp_ln68_fu_301_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln69_fu_387_p2     |   icmp   |      0|  0|   2|           3|           3|
    |return_value_fu_356_p3  |  select  |      0|  0|  31|           1|          31|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      3|  0| 219|         218|         202|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   5|         10|    1|         10|
    |i_0_reg_104         |   3|          2|    5|         10|
    |j_0_reg_116         |   3|          2|    5|         10|
    |k_0_reg_128         |   3|          2|    3|          6|
    |l_0_reg_151         |   3|          2|    3|          6|
    |nb_filtre_0_reg_93  |   3|          2|    3|          6|
    |res_4_reg_162       |   3|          2|   32|         64|
    |x_assign_reg_139    |   3|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  26|         24|   84|        176|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln71_2_reg_448   |   6|   0|    6|          0|
    |add_ln71_4_reg_492   |   8|   0|    8|          0|
    |add_ln71_reg_487     |   5|   0|    5|          0|
    |ap_CS_fsm            |   9|   0|    9|          0|
    |i_0_reg_104          |   5|   0|    5|          0|
    |i_reg_461            |   5|   0|    5|          0|
    |input_load_reg_515   |  32|   0|   32|          0|
    |j_0_reg_116          |   5|   0|    5|          0|
    |j_reg_474            |   5|   0|    5|          0|
    |k_0_reg_128          |   3|   0|    3|          0|
    |k_reg_482            |   3|   0|    3|          0|
    |kernel_load_reg_520  |  32|   0|   32|          0|
    |l_0_reg_151          |   3|   0|    3|          0|
    |l_reg_500            |   3|   0|    3|          0|
    |mul_ln71_reg_525     |  32|   0|   32|          0|
    |nb_filtre_0_reg_93   |   3|   0|    3|          0|
    |nb_filtre_reg_443    |   3|   0|    3|          0|
    |res_4_reg_162        |  32|   0|   32|          0|
    |sext_ln75_reg_453    |   8|   0|   10|          2|
    |sub_ln75_1_reg_466   |  11|   0|   13|          2|
    |x_assign_reg_139     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 245|   0|  249|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0    | out |    7|  ap_memory |    kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |    kernel    |     array    |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

