static int F_1 ( void )\r\n{\r\nV_1 = F_2 ( V_2 * V_3 ,\r\nV_4 , V_5 , V_6 ) ;\r\nif ( ! V_1 ) {\r\nF_3 ( V_7 L_1 ) ;\r\nreturn - V_8 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nF_5 ( V_1 ) ;\r\n}\r\nstatic void T_1 * F_6 ( T_2 V_9 )\r\n{\r\nunsigned long V_10 ;\r\nV_10 = ( unsigned long ) F_7 ( V_1 -> V_11 ) ;\r\nF_8 ( V_10 , V_10 + V_2 ,\r\nV_9 << V_12 , V_13 ) ;\r\nreturn ( void T_1 * ) V_10 ;\r\n}\r\nstatic void T_1 * F_9 ( T_2 V_9 )\r\n{\r\nunsigned long V_10 , V_14 ;\r\nT_3 V_15 ;\r\nV_10 = ( unsigned long ) F_10 ( V_1 -> V_11 ) ;\r\nV_14 = V_9 << V_12 ;\r\nV_15 = F_11 ( V_14 ) ;\r\nF_8 ( V_10 , V_10 + V_2 , V_14 , V_15 ) ;\r\nreturn ( void T_1 * ) V_10 ;\r\n}\r\nstatic void F_12 ( void T_1 * V_16 )\r\n{\r\nunsigned long V_10 = ( unsigned long V_17 ) V_16 ;\r\nvoid * V_18 = V_1 -> V_11 ;\r\nF_13 ( V_10 != ( unsigned long ) F_7 ( V_18 ) ) ;\r\nF_14 ( V_10 , V_2 ) ;\r\nF_15 ( V_10 ) ;\r\n}\r\nstatic void F_16 ( void T_1 * V_16 )\r\n{\r\nunsigned long V_10 = ( unsigned long V_17 ) V_16 ;\r\nvoid * V_18 = V_1 -> V_11 ;\r\nF_13 ( V_10 != ( unsigned long ) F_10 ( V_18 ) ) ;\r\nF_14 ( V_10 , V_2 ) ;\r\nF_15 ( V_10 ) ;\r\n}\r\nstatic int F_17 ( void )\r\n{\r\nV_19 = F_18 ( V_20 , - 1 ) ;\r\nif ( ! V_19 )\r\nreturn - V_8 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( struct V_21 * V_22 ,\r\nstruct V_23 * V_24 ,\r\nvoid * V_25 )\r\n{\r\nF_20 ( V_24 -> V_26 ) ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nF_22 ( V_19 ,\r\nF_19 , NULL ) ;\r\nF_23 ( V_19 ) ;\r\n}\r\nstatic int F_24 ( unsigned long V_27 )\r\n{\r\nunsigned long V_28 , V_29 , V_30 , V_11 ;\r\nint V_31 ;\r\nV_32 += F_25 ( V_27 ) ;\r\nV_30 = F_26 ( V_19 ) ;\r\nif ( V_30 >= V_32 )\r\nreturn 0 ;\r\nV_29 = ( V_32 - V_30 ) / V_2 ;\r\nfor ( V_28 = 0 ; V_28 < V_29 ; V_28 ++ ) {\r\nV_11 = F_27 ( V_33 ) ;\r\nif ( ! V_11 )\r\nreturn - V_8 ;\r\nV_31 = F_28 ( V_19 , V_11 , V_2 , - 1 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_34 * F_29 ( struct V_35 * V_36 )\r\n{\r\nstruct V_34 * V_34 ;\r\nunsigned int V_37 ;\r\nint V_38 ;\r\nV_34 = F_30 ( sizeof( * V_34 ) , V_33 ) ;\r\nif ( ! V_34 )\r\nreturn F_31 ( - V_8 ) ;\r\nV_34 -> V_36 = V_36 ;\r\nV_38 = F_32 ( & V_36 -> V_39 ) ;\r\nif ( V_38 )\r\ngoto V_40;\r\nV_37 = V_36 -> V_37 ;\r\nif ( V_37 > V_41 ) {\r\nF_33 (FW_WARN GHES_PFX\r\nL_2\r\nL_3 ,\r\nerror_block_length, generic->header.source_id) ;\r\nV_37 = V_41 ;\r\n}\r\nV_34 -> V_42 = F_34 ( V_37 , V_33 ) ;\r\nif ( ! V_34 -> V_42 ) {\r\nV_38 = - V_8 ;\r\ngoto V_43;\r\n}\r\nreturn V_34 ;\r\nV_43:\r\nF_35 ( & V_36 -> V_39 ) ;\r\nV_40:\r\nF_36 ( V_34 ) ;\r\nreturn F_31 ( V_38 ) ;\r\n}\r\nstatic void F_37 ( struct V_34 * V_34 )\r\n{\r\nF_36 ( V_34 -> V_42 ) ;\r\nF_35 ( & V_34 -> V_36 -> V_39 ) ;\r\n}\r\nstatic inline int F_38 ( int V_44 )\r\n{\r\nswitch ( V_44 ) {\r\ncase V_45 :\r\nreturn V_46 ;\r\ncase V_47 :\r\nreturn V_48 ;\r\ncase V_49 :\r\nreturn V_50 ;\r\ncase V_51 :\r\nreturn V_52 ;\r\ndefault:\r\nreturn V_52 ;\r\n}\r\n}\r\nstatic void F_39 ( void * V_53 , T_2 V_14 , T_4 V_27 ,\r\nint V_54 )\r\n{\r\nvoid T_1 * V_10 ;\r\nunsigned long V_55 = 0 ;\r\nint V_56 = V_56 () ;\r\nT_2 V_57 ;\r\nT_4 V_58 ;\r\nwhile ( V_27 > 0 ) {\r\nV_57 = V_14 - ( V_14 & V_59 ) ;\r\nif ( V_56 ) {\r\nF_40 ( & V_60 ) ;\r\nV_10 = F_6 ( V_14 >> V_12 ) ;\r\n} else {\r\nF_41 ( & V_61 , V_55 ) ;\r\nV_10 = F_9 ( V_14 >> V_12 ) ;\r\n}\r\nV_58 = V_2 - V_57 ;\r\nV_58 = F_42 ( V_58 , V_27 ) ;\r\nif ( V_54 )\r\nF_43 ( V_53 , V_10 + V_57 , V_58 ) ;\r\nelse\r\nF_44 ( V_10 + V_57 , V_53 , V_58 ) ;\r\nV_27 -= V_58 ;\r\nV_14 += V_58 ;\r\nV_53 += V_58 ;\r\nif ( V_56 ) {\r\nF_12 ( V_10 ) ;\r\nF_45 ( & V_60 ) ;\r\n} else {\r\nF_16 ( V_10 ) ;\r\nF_46 ( & V_61 , V_55 ) ;\r\n}\r\n}\r\n}\r\nstatic int F_47 ( struct V_34 * V_34 , int V_62 )\r\n{\r\nstruct V_35 * V_63 = V_34 -> V_36 ;\r\nT_2 V_64 ;\r\nT_4 V_27 ;\r\nint V_38 ;\r\nV_38 = F_48 ( & V_64 , & V_63 -> V_39 ) ;\r\nif ( V_38 ) {\r\nif ( ! V_62 && F_49 () )\r\nF_33 (FW_WARN GHES_PFX\r\nL_4 ,\r\ng->header.source_id) ;\r\nreturn - V_65 ;\r\n}\r\nif ( ! V_64 )\r\nreturn - V_66 ;\r\nF_39 ( V_34 -> V_42 , V_64 ,\r\nsizeof( * V_34 -> V_42 ) , 1 ) ;\r\nif ( ! V_34 -> V_42 -> V_67 )\r\nreturn - V_66 ;\r\nV_34 -> V_68 = V_64 ;\r\nV_34 -> V_55 |= V_69 ;\r\nV_38 = - V_65 ;\r\nV_27 = F_50 ( V_34 -> V_42 ) ;\r\nif ( V_27 < sizeof( * V_34 -> V_42 ) )\r\ngoto V_70;\r\nif ( V_27 > V_34 -> V_36 -> V_37 )\r\ngoto V_70;\r\nif ( F_51 ( V_34 -> V_42 ) )\r\ngoto V_70;\r\nF_39 ( V_34 -> V_42 + 1 ,\r\nV_64 + sizeof( * V_34 -> V_42 ) ,\r\nV_27 - sizeof( * V_34 -> V_42 ) , 1 ) ;\r\nif ( F_52 ( V_34 -> V_42 ) )\r\ngoto V_70;\r\nV_38 = 0 ;\r\nV_70:\r\nif ( V_38 && ! V_62 && F_49 () )\r\nF_33 (FW_WARN GHES_PFX\r\nL_5 ) ;\r\nreturn V_38 ;\r\n}\r\nstatic void F_53 ( struct V_34 * V_34 )\r\n{\r\nV_34 -> V_42 -> V_67 = 0 ;\r\nif ( ! ( V_34 -> V_55 & V_69 ) )\r\nreturn;\r\nF_39 ( V_34 -> V_42 , V_34 -> V_68 ,\r\nsizeof( V_34 -> V_42 -> V_67 ) , 0 ) ;\r\nV_34 -> V_55 &= ~ V_69 ;\r\n}\r\nstatic void F_54 ( struct V_71 * V_72 , int V_73 )\r\n{\r\n#ifdef F_55\r\nunsigned long V_9 ;\r\nint V_55 = - 1 ;\r\nint V_74 = F_38 ( V_72 -> V_75 ) ;\r\nstruct V_76 * V_77 ;\r\nV_77 = (struct V_76 * ) ( V_72 + 1 ) ;\r\nif ( ! ( V_77 -> V_78 & V_79 ) )\r\nreturn;\r\nV_9 = V_77 -> V_80 >> V_12 ;\r\nif ( ! F_56 ( V_9 ) ) {\r\nF_57 (FW_WARN GHES_PFX\r\nL_6 ,\r\nmem_err->physical_addr) ;\r\nreturn;\r\n}\r\nif ( V_74 == V_48 &&\r\n( V_72 -> V_55 & V_81 ) )\r\nV_55 = V_82 ;\r\nif ( V_73 == V_50 && V_74 == V_50 )\r\nV_55 = 0 ;\r\nif ( V_55 != - 1 )\r\nF_58 ( V_9 , 0 , V_55 ) ;\r\n#endif\r\n}\r\nstatic void F_59 ( struct V_34 * V_34 ,\r\nconst struct V_83 * V_42 )\r\n{\r\nint V_73 , V_74 ;\r\nstruct V_71 * V_72 ;\r\nV_73 = F_38 ( V_42 -> V_75 ) ;\r\nF_60 (estatus, gdata) {\r\nV_74 = F_38 ( V_72 -> V_75 ) ;\r\nif ( ! F_61 ( * ( V_84 * ) V_72 -> V_85 ,\r\nV_86 ) ) {\r\nstruct V_76 * V_77 ;\r\nV_77 = (struct V_76 * ) ( V_72 + 1 ) ;\r\nF_62 ( V_34 , V_73 , V_77 ) ;\r\nF_63 ( V_73 , V_77 ) ;\r\nF_54 ( V_72 , V_73 ) ;\r\n}\r\n#ifdef F_64\r\nelse if ( ! F_61 ( * ( V_84 * ) V_72 -> V_85 ,\r\nV_87 ) ) {\r\nstruct V_88 * V_89 ;\r\nV_89 = (struct V_88 * ) ( V_72 + 1 ) ;\r\nif ( V_73 == V_50 &&\r\nV_74 == V_50 &&\r\nV_89 -> V_78 & V_90 &&\r\nV_89 -> V_78 & V_91 ) {\r\nunsigned int V_92 ;\r\nint V_93 ;\r\nV_92 = F_65 ( V_89 -> V_94 . V_95 ,\r\nV_89 -> V_94 . V_96 ) ;\r\nV_93 = F_66 ( V_73 ) ;\r\nif ( V_72 -> V_55 & V_97 )\r\nV_93 = V_98 ;\r\nF_67 ( V_89 -> V_94 . V_99 ,\r\nV_89 -> V_94 . V_100 ,\r\nV_92 , V_93 ,\r\n(struct V_101 * )\r\nV_89 -> V_102 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\n}\r\nstatic void F_68 ( const char * V_103 ,\r\nconst struct V_35 * V_36 ,\r\nconst struct V_83 * V_42 )\r\n{\r\nstatic T_5 V_104 ;\r\nunsigned int V_105 ;\r\nchar V_106 [ 64 ] ;\r\nif ( V_103 == NULL ) {\r\nif ( F_38 ( V_42 -> V_75 ) <=\r\nV_48 )\r\nV_103 = V_107 ;\r\nelse\r\nV_103 = V_108 ;\r\n}\r\nV_105 = F_69 ( & V_104 ) ;\r\nsnprintf ( V_106 , sizeof( V_106 ) , L_7 V_109 , V_103 , V_105 ) ;\r\nF_70 ( L_8Hardware error from APEI Generic Hardware Error Source: %d\nL_9Poll interval is 0 for generic hardware error source: %d, disabled.\nL_10Fatal hardware error!L_11ghesL_12ghesL_13ID: %d, trying to add NMI notification which is not supported!\nL_14ID: %d, trying to remove NMI notification which is not supported!\nL_15Generic hardware error source: %d notified via NMI interrupt is not supported!\nL_16Generic hardware error source: %d notified via local interrupt is not supported!\nL_17Unknown notification type: %u for generic hardware error source: %d\nL_18Invalid error block length: %u for generic hardware error source: %d\nL_19Failed to map GSI to IRQ for generic hardware error source: %d\nL_20GHES IRQL_21Failed to register IRQ for generic hardware error source: %d\nL_22GHESL_23HEST is not enabled!\nL_24GHES is not enabled!\nL_25APEI firmware first mode is enabled by APEI bit and WHEA _OSC.\nL_26APEI firmware first mode is enabled by WHEA _OSC.\nL_27APEI firmware first mode is enabled by APEI bit.\nL_28Failed to enable APEI firmware first mode.\n"
