// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rms_norm_96_s_HH_
#define _rms_norm_96_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sqrt_fixed_40_20_s.h"
#include "dut_udiv_41s_30nsbkb.h"
#include "dut_mul_76s_38s_7cud.h"

namespace ap_rtl {

struct rms_norm_96_s : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > input_0_V_address0;
    sc_out< sc_logic > input_0_V_ce0;
    sc_out< sc_logic > input_0_V_we0;
    sc_out< sc_lv<38> > input_0_V_d0;
    sc_in< sc_lv<38> > input_0_V_q0;
    sc_out< sc_lv<7> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<38> > weight_V_q0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<41> > ap_var_for_const0;


    // Module declarations
    rms_norm_96_s(sc_module_name name);
    SC_HAS_PROCESS(rms_norm_96_s);

    ~rms_norm_96_s();

    sc_trace_file* mVcdFile;

    sqrt_fixed_40_20_s* grp_sqrt_fixed_40_20_s_fu_129;
    dut_udiv_41s_30nsbkb<1,45,41,30,38>* dut_udiv_41s_30nsbkb_U2;
    dut_mul_76s_38s_7cud<1,5,76,38,78>* dut_mul_76s_38s_7cud_U3;
    sc_signal< sc_lv<83> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<38> > reg_134;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<7> > i_fu_144_p2;
    sc_signal< sc_lv<7> > i_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_138_p2;
    sc_signal< sc_lv<77> > mul_ln1148_fu_159_p2;
    sc_signal< sc_lv<77> > mul_ln1148_reg_334;
    sc_signal< sc_lv<32> > tmp_71_reg_339;
    sc_signal< sc_lv<58> > mul_ln1192_fu_179_p2;
    sc_signal< sc_lv<58> > mul_ln1192_reg_345;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_fu_213_p3;
    sc_signal< sc_lv<1> > tmp_reg_355;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > sub_ln703_fu_238_p2;
    sc_signal< sc_lv<32> > sub_ln703_reg_360;
    sc_signal< sc_lv<32> > ret_V_fu_249_p2;
    sc_signal< sc_lv<32> > ret_V_reg_365;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<30> > grp_sqrt_fixed_40_20_s_fu_129_ap_return;
    sc_signal< sc_lv<30> > agg_result_V_i_reg_370;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<76> > r_V_fu_268_p1;
    sc_signal< sc_lv<76> > r_V_reg_380;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<7> > i_1_fu_278_p2;
    sc_signal< sc_lv<7> > i_1_reg_388;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<1> > icmp_ln51_fu_272_p2;
    sc_signal< sc_lv<7> > input_0_V_addr_4_reg_398;
    sc_signal< sc_lv<38> > weight_V_load_reg_403;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<76> > r_V_1_fu_293_p2;
    sc_signal< sc_lv<76> > r_V_1_reg_408;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<38> > trunc_ln_reg_423;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<38> > p_Val2_s_reg_95;
    sc_signal< sc_lv<7> > i_0_reg_107;
    sc_signal< sc_lv<7> > i1_0_reg_118;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln47_fu_150_p1;
    sc_signal< sc_lv<64> > zext_ln52_fu_284_p1;
    sc_signal< sc_lv<38> > mul_ln1148_fu_159_p1;
    sc_signal< sc_lv<38> > mul_ln1192_fu_179_p0;
    sc_signal< sc_lv<58> > sext_ln1118_1_fu_175_p1;
    sc_signal< sc_lv<38> > mul_ln1192_fu_179_p1;
    sc_signal< sc_lv<58> > lhs_V_fu_185_p3;
    sc_signal< sc_lv<58> > ret_V_2_fu_193_p2;
    sc_signal< sc_lv<77> > sub_ln1148_fu_208_p2;
    sc_signal< sc_lv<32> > tmp_70_fu_221_p4;
    sc_signal< sc_lv<32> > select_ln1148_fu_231_p3;
    sc_signal< sc_lv<32> > select_ln1148_1_fu_244_p3;
    sc_signal< sc_lv<30> > grp_fu_258_p1;
    sc_signal< sc_lv<38> > grp_fu_258_p2;
    sc_signal< sc_lv<38> > variance_V_fu_264_p1;
    sc_signal< sc_lv<38> > r_V_1_fu_293_p0;
    sc_signal< sc_lv<38> > r_V_1_fu_293_p1;
    sc_signal< sc_lv<78> > grp_fu_305_p2;
    sc_signal< sc_logic > grp_fu_258_ap_start;
    sc_signal< sc_logic > grp_fu_258_ap_done;
    sc_signal< sc_lv<83> > ap_NS_fsm;
    sc_signal< sc_lv<41> > grp_fu_258_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<83> ap_ST_fsm_state1;
    static const sc_lv<83> ap_ST_fsm_state2;
    static const sc_lv<83> ap_ST_fsm_state3;
    static const sc_lv<83> ap_ST_fsm_state4;
    static const sc_lv<83> ap_ST_fsm_state5;
    static const sc_lv<83> ap_ST_fsm_state6;
    static const sc_lv<83> ap_ST_fsm_state7;
    static const sc_lv<83> ap_ST_fsm_state8;
    static const sc_lv<83> ap_ST_fsm_state9;
    static const sc_lv<83> ap_ST_fsm_state10;
    static const sc_lv<83> ap_ST_fsm_state11;
    static const sc_lv<83> ap_ST_fsm_state12;
    static const sc_lv<83> ap_ST_fsm_state13;
    static const sc_lv<83> ap_ST_fsm_state14;
    static const sc_lv<83> ap_ST_fsm_state15;
    static const sc_lv<83> ap_ST_fsm_state16;
    static const sc_lv<83> ap_ST_fsm_state17;
    static const sc_lv<83> ap_ST_fsm_state18;
    static const sc_lv<83> ap_ST_fsm_state19;
    static const sc_lv<83> ap_ST_fsm_state20;
    static const sc_lv<83> ap_ST_fsm_state21;
    static const sc_lv<83> ap_ST_fsm_state22;
    static const sc_lv<83> ap_ST_fsm_state23;
    static const sc_lv<83> ap_ST_fsm_state24;
    static const sc_lv<83> ap_ST_fsm_state25;
    static const sc_lv<83> ap_ST_fsm_state26;
    static const sc_lv<83> ap_ST_fsm_state27;
    static const sc_lv<83> ap_ST_fsm_state28;
    static const sc_lv<83> ap_ST_fsm_state29;
    static const sc_lv<83> ap_ST_fsm_state30;
    static const sc_lv<83> ap_ST_fsm_state31;
    static const sc_lv<83> ap_ST_fsm_state32;
    static const sc_lv<83> ap_ST_fsm_state33;
    static const sc_lv<83> ap_ST_fsm_state34;
    static const sc_lv<83> ap_ST_fsm_state35;
    static const sc_lv<83> ap_ST_fsm_state36;
    static const sc_lv<83> ap_ST_fsm_state37;
    static const sc_lv<83> ap_ST_fsm_state38;
    static const sc_lv<83> ap_ST_fsm_state39;
    static const sc_lv<83> ap_ST_fsm_state40;
    static const sc_lv<83> ap_ST_fsm_state41;
    static const sc_lv<83> ap_ST_fsm_state42;
    static const sc_lv<83> ap_ST_fsm_state43;
    static const sc_lv<83> ap_ST_fsm_state44;
    static const sc_lv<83> ap_ST_fsm_state45;
    static const sc_lv<83> ap_ST_fsm_state46;
    static const sc_lv<83> ap_ST_fsm_state47;
    static const sc_lv<83> ap_ST_fsm_state48;
    static const sc_lv<83> ap_ST_fsm_state49;
    static const sc_lv<83> ap_ST_fsm_state50;
    static const sc_lv<83> ap_ST_fsm_state51;
    static const sc_lv<83> ap_ST_fsm_state52;
    static const sc_lv<83> ap_ST_fsm_state53;
    static const sc_lv<83> ap_ST_fsm_state54;
    static const sc_lv<83> ap_ST_fsm_state55;
    static const sc_lv<83> ap_ST_fsm_state56;
    static const sc_lv<83> ap_ST_fsm_state57;
    static const sc_lv<83> ap_ST_fsm_state58;
    static const sc_lv<83> ap_ST_fsm_state59;
    static const sc_lv<83> ap_ST_fsm_state60;
    static const sc_lv<83> ap_ST_fsm_state61;
    static const sc_lv<83> ap_ST_fsm_state62;
    static const sc_lv<83> ap_ST_fsm_state63;
    static const sc_lv<83> ap_ST_fsm_state64;
    static const sc_lv<83> ap_ST_fsm_state65;
    static const sc_lv<83> ap_ST_fsm_state66;
    static const sc_lv<83> ap_ST_fsm_state67;
    static const sc_lv<83> ap_ST_fsm_state68;
    static const sc_lv<83> ap_ST_fsm_state69;
    static const sc_lv<83> ap_ST_fsm_state70;
    static const sc_lv<83> ap_ST_fsm_state71;
    static const sc_lv<83> ap_ST_fsm_state72;
    static const sc_lv<83> ap_ST_fsm_state73;
    static const sc_lv<83> ap_ST_fsm_state74;
    static const sc_lv<83> ap_ST_fsm_state75;
    static const sc_lv<83> ap_ST_fsm_state76;
    static const sc_lv<83> ap_ST_fsm_state77;
    static const sc_lv<83> ap_ST_fsm_state78;
    static const sc_lv<83> ap_ST_fsm_state79;
    static const sc_lv<83> ap_ST_fsm_state80;
    static const sc_lv<83> ap_ST_fsm_state81;
    static const sc_lv<83> ap_ST_fsm_state82;
    static const sc_lv<83> ap_ST_fsm_state83;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<77> ap_const_lv77_5555555556;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<77> ap_const_lv77_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<41> ap_const_lv41_10000000000;
    static const sc_lv<32> ap_const_lv32_28;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_258_ap_start();
    void thread_grp_fu_258_p1();
    void thread_grp_fu_258_p10();
    void thread_i_1_fu_278_p2();
    void thread_i_fu_144_p2();
    void thread_icmp_ln46_fu_138_p2();
    void thread_icmp_ln51_fu_272_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_ce0();
    void thread_input_0_V_d0();
    void thread_input_0_V_we0();
    void thread_lhs_V_fu_185_p3();
    void thread_mul_ln1148_fu_159_p1();
    void thread_mul_ln1148_fu_159_p2();
    void thread_mul_ln1192_fu_179_p0();
    void thread_mul_ln1192_fu_179_p1();
    void thread_mul_ln1192_fu_179_p2();
    void thread_r_V_1_fu_293_p0();
    void thread_r_V_1_fu_293_p1();
    void thread_r_V_1_fu_293_p2();
    void thread_r_V_fu_268_p1();
    void thread_ret_V_2_fu_193_p2();
    void thread_ret_V_fu_249_p2();
    void thread_select_ln1148_1_fu_244_p3();
    void thread_select_ln1148_fu_231_p3();
    void thread_sext_ln1118_1_fu_175_p1();
    void thread_sub_ln1148_fu_208_p2();
    void thread_sub_ln703_fu_238_p2();
    void thread_tmp_70_fu_221_p4();
    void thread_tmp_fu_213_p3();
    void thread_variance_V_fu_264_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_zext_ln47_fu_150_p1();
    void thread_zext_ln52_fu_284_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
