INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_single_pulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_pulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_delayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delayer
