cellMap,*Sim_StimulusArtifact,*Sim_StimulusArtifact,*null,*null
topMap,*Sim_StimulusArtifact
netMap,*Sim_StimulusArtifact,*Gain_Sel<2>,*Gain_Sel_2
netMap,*Sim_StimulusArtifact,*Gain_Sel<1>,*Gain_Sel_1
netMap,*Sim_StimulusArtifact,*Gain_Sel<0>,*Gain_Sel_0
netMap,*Sim_StimulusArtifact,*CH_SEL_D_ST<1>,*CH_SEL_D_ST_1
netMap,*Sim_StimulusArtifact,*CH_SEL_D_ST<0>,*CH_SEL_D_ST_0
netMap,*Sim_StimulusArtifact,*MAG_ST<4>,*MAG_ST_4
netMap,*Sim_StimulusArtifact,*MAG_ST<3>,*MAG_ST_3
netMap,*Sim_StimulusArtifact,*MAG_ST<2>,*MAG_ST_2
netMap,*Sim_StimulusArtifact,*MAG_ST<1>,*MAG_ST_1
netMap,*Sim_StimulusArtifact,*MAG_ST<0>,*MAG_ST_0
netMap,*Sim_StimulusArtifact,*CH_SEL_U_ST<1>,*CH_SEL_U_ST_1
netMap,*Sim_StimulusArtifact,*CH_SEL_U_ST<0>,*CH_SEL_U_ST_0
netMap,*Sim_StimulusArtifact,*gnd!,*0
instMap,*Sim_StimulusArtifact,*R6,*R6
instMaster,*Sim_StimulusArtifact,*R6,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R9,*R9
instMaster,*Sim_StimulusArtifact,*R9,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R5,*R5
instMaster,*Sim_StimulusArtifact,*R5,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R4,*R4
instMaster,*Sim_StimulusArtifact,*R4,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R3,*R3
instMaster,*Sim_StimulusArtifact,*R3,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*I5,*I5
instMaster,*Sim_StimulusArtifact,*I5,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*I3,*I3
instMaster,*Sim_StimulusArtifact,*I3,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*V20,*V20
instMaster,*Sim_StimulusArtifact,*V20,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V21,*V21
instMaster,*Sim_StimulusArtifact,*V21,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V19,*V19
instMaster,*Sim_StimulusArtifact,*V19,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V18,*V18
instMaster,*Sim_StimulusArtifact,*V18,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V24,*V24
instMaster,*Sim_StimulusArtifact,*V24,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V23,*V23
instMaster,*Sim_StimulusArtifact,*V23,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V22,*V22
instMaster,*Sim_StimulusArtifact,*V22,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V6,*V6
instMaster,*Sim_StimulusArtifact,*V6,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V2,*V2
instMaster,*Sim_StimulusArtifact,*V2,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V1,*V1
instMaster,*Sim_StimulusArtifact,*V1,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V4,*V4
instMaster,*Sim_StimulusArtifact,*V4,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V0,*V0
instMaster,*Sim_StimulusArtifact,*V0,*analogLib_vpwl_spectre,*vsource
instMap,*Sim_StimulusArtifact,*C1,*C1
instMaster,*Sim_StimulusArtifact,*C1,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C3,*C3
instMaster,*Sim_StimulusArtifact,*C3,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C2,*C2
instMaster,*Sim_StimulusArtifact,*C2,*analogLib_cap_spectre,*capacitor
