#-----------------------------------------------------------
# Webtalk v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 19 12:32:55 2018
# Process ID: 4444
# Current directory: C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing
# Command line: wbtcv.exe -mode batch -source C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/xsim.dir/tb_spi_master_time_impl/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/webtalk.log
# Journal file: C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing\webtalk.jou
#-----------------------------------------------------------
source C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/xsim.dir/tb_spi_master_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/xsim.dir/tb_spi_master_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 12:32:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 12:32:57 2018...
