module shifter8 (
    input alufn[6],
    input a[8],
    input b[8],
    output shift[8])
{
  // Module to shift a by b bits. 
  always {
    case (alufn[1:0]){
      b00:
        shift = a <<< b[2:0];
      b01:
        shift = a >>> b[2:0];
      b11:
        shift = $signed(a) >>> b[2:0];
      default:
        shift = a;
    }  
  }
}