module counter#(parameter N = 4)(
	input clk, rst, enable;
	output reg [N-1:0] count
	);
	
always @(posedge clk)
	begin
		if(rst==1)
			count<=4'b0000;
		else if(enable==1)
			count<=count+1;
	end
	
endmodule