Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto bd3d6bda6ccd4dd9a1e9d82e47488aac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot PE_FC_ANN_tb_func_synth xil_defaultlib.PE_FC_ANN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/edu/sem6/logic2/ANN Assignment Final Submission/ANN_assignment_final/ANN_assignment/ANN_assignment.srcs/sources_1/imports/Help Verilog Files/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/edu/sem6/logic2/ANN Assignment Final Submission/ANN_assignment_final/ANN_assignment/ANN_assignment.srcs/sources_1/imports/Help Verilog Files/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/edu/sem6/logic2/ANN Assignment Final Submission/ANN_assignment_final/ANN_assignment/ANN_assignment.srcs/sources_1/imports/Help Verilog Files/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/edu/sem6/logic2/ANN Assignment Final Submission/ANN_assignment_final/ANN_assignment/ANN_assignment.srcs/sources_1/imports/Help Verilog Files/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_mul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.PE_FC_ANN_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
