// Seed: 747638988
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1
);
  output tri0 id_1;
  module_0 modCall_1 ();
  if (1) begin : LABEL_0
    parameter id_2 = -1 !== -1;
  end else begin : LABEL_1
    assign id_1 = -1;
  end
  logic id_3;
endmodule
module module_2 #(
    parameter id_2  = 32'd24,
    parameter id_20 = 32'd15,
    parameter id_24 = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26
);
  output wire id_26;
  output tri0 id_25;
  output wire _id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire _id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  module_0 modCall_1 ();
  output wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [1 : id_24] id_27;
  parameter id_28 = -1;
  assign id_5[id_20 : id_2] = 1;
  assign id_25 = -1;
endmodule
