Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "transmitter.v" in library work
Module <uart_transmitter> compiled
Module <piso_8bit> compiled
Module <parity_gen> compiled
Module <mux_4x1> compiled
Compiling verilog file "reciever.v" in library work
Module <fsm_transmitter> compiled
Module <reciever> compiled
Module <sipo_8bit> compiled
Module <parity_checker> compiled
Module <stop_checker> compiled
Compiling verilog file "uart.v" in library work
Module <fsm_reciever> compiled
Module <uart> compiled
No errors in compilation
Analysis of file <"uart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <uart_transmitter> in library <work>.

Analyzing hierarchy for module <reciever> in library <work>.

Analyzing hierarchy for module <fsm_transmitter> in library <work> with parameters.
	DATA = "010"
	IDLE = "000"
	PARITY = "011"
	START = "001"
	STOP = "100"

Analyzing hierarchy for module <piso_8bit> in library <work>.

Analyzing hierarchy for module <parity_gen> in library <work>.

Analyzing hierarchy for module <mux_4x1> in library <work>.

Analyzing hierarchy for module <fsm_reciever> in library <work> with parameters.
	DATA = "01"
	IDLE = "00"
	PARITY = "10"
	STOP = "11"

Analyzing hierarchy for module <sipo_8bit> in library <work>.

Analyzing hierarchy for module <parity_checker> in library <work>.

Analyzing hierarchy for module <stop_checker> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart>.
Module <uart> is correct for synthesis.
 
Analyzing module <uart_transmitter> in library <work>.
Module <uart_transmitter> is correct for synthesis.
 
Analyzing module <fsm_transmitter> in library <work>.
	DATA = 3'b010
	IDLE = 3'b000
	PARITY = 3'b011
	START = 3'b001
	STOP = 3'b100
Module <fsm_transmitter> is correct for synthesis.
 
Analyzing module <piso_8bit> in library <work>.
Module <piso_8bit> is correct for synthesis.
 
Analyzing module <parity_gen> in library <work>.
Module <parity_gen> is correct for synthesis.
 
Analyzing module <mux_4x1> in library <work>.
Module <mux_4x1> is correct for synthesis.
 
Analyzing module <reciever> in library <work>.
Module <reciever> is correct for synthesis.
 
Analyzing module <fsm_reciever> in library <work>.
	DATA = 2'b01
	IDLE = 2'b00
	PARITY = 2'b10
	STOP = 2'b11
Module <fsm_reciever> is correct for synthesis.
 
Analyzing module <sipo_8bit> in library <work>.
Module <sipo_8bit> is correct for synthesis.
 
Analyzing module <parity_checker> in library <work>.
Module <parity_checker> is correct for synthesis.
 
Analyzing module <stop_checker> in library <work>.
WARNING:Xst:905 - "reciever.v" line 79: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <serial_in>
Module <stop_checker> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm_transmitter>.
    Related source file is "transmitter.v".
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <next>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <load>.
    Found 2-bit register for signal <sel>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$addsub0000> created at line 123.
    Found 5-bit register for signal <next>.
    Found 4-bit comparator less for signal <next$cmp_lt0000> created at line 121.
    Found 5-bit register for signal <state>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <fsm_transmitter> synthesized.


Synthesizing Unit <piso_8bit>.
    Related source file is "transmitter.v".
    Found 1-bit register for signal <serial_out>.
    Found 8-bit register for signal <internal_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <piso_8bit> synthesized.


Synthesizing Unit <parity_gen>.
    Related source file is "transmitter.v".
WARNING:Xst:1780 - Signal <w<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <parity>.
    Found 6-bit xor2 for signal <w<5:0>>.
Unit <parity_gen> synthesized.


Synthesizing Unit <mux_4x1>.
    Related source file is "transmitter.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4x1> synthesized.


Synthesizing Unit <fsm_reciever>.
    Related source file is "reciever.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 107 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <next>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <check_stop>.
    Found 1-bit register for signal <parity_load>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$addsub0000> created at line 119.
    Found 4-bit register for signal <next>.
    Found 4-bit comparator less for signal <next$cmp_lt0000> created at line 117.
    Found 4-bit register for signal <state>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <fsm_reciever> synthesized.


Synthesizing Unit <sipo_8bit>.
    Related source file is "reciever.v".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sipo_8bit> synthesized.


Synthesizing Unit <parity_checker>.
    Related source file is "reciever.v".
    Found 8-bit xor2 for signal <w>.
Unit <parity_checker> synthesized.


Synthesizing Unit <stop_checker>.
    Related source file is "reciever.v".
WARNING:Xst:737 - Found 1-bit latch for signal <stop_error>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <stop_checker> synthesized.


Synthesizing Unit <uart_transmitter>.
    Related source file is "transmitter.v".
Unit <uart_transmitter> synthesized.


Synthesizing Unit <reciever>.
    Related source file is "reciever.v".
Unit <reciever> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
Unit <uart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 15
 1-bit register                                        : 6
 2-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 50
 Flip-Flops                                            : 50
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart> ...
WARNING:Xst:1710 - FF/Latch <t1/f1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r1/fsm1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <t1/f1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r1/fsm1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <t1/f1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r1/fsm1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <t1/f1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r1/fsm1/count_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <piso_8bit> ...

Optimizing unit <sipo_8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart.ngr
Top Level Output File Name         : uart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 58
#      INV                         : 3
#      LUT2                        : 11
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 12
#      LUT3_L                      : 3
#      LUT4                        : 22
#      LUT4_L                      : 2
#      MUXF5                       : 2
# FlipFlops/Latches                : 49
#      FD                          : 27
#      FDE                         : 9
#      FDS                         : 12
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       32  out of   1920     1%  
 Number of Slice Flip Flops:             48  out of   3840     1%  
 Number of 4 input LUTs:                 56  out of   3840     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    141    16%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
r1/fsm1/check_stop                 | NONE(r1/s1/stop_error) | 1     |
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.825ns (Maximum Frequency: 261.411MHz)
   Minimum input arrival time before clock: 3.945ns
   Maximum output required time after clock: 9.044ns
   Maximum combinational path delay: 9.533ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.825ns (frequency: 261.411MHz)
  Total number of paths / destination ports: 153 / 67
-------------------------------------------------------------------------
Delay:               3.825ns (Levels of Logic = 1)
  Source:            r1/fsm1/count_0 (FF)
  Destination:       r1/fsm1/count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r1/fsm1/count_0 to r1/fsm1/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.626   1.148  r1/fsm1/count_0 (r1/fsm1/count_0)
     LUT3:I0->O            1   0.479   0.681  r1/fsm1/count_mux0000<2>36 (r1/fsm1/count_mux0000<2>36)
     FDS:S                     0.892          r1/fsm1/count_1
    ----------------------------------------
    Total                      3.825ns (1.997ns logic, 1.828ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r1/fsm1/check_stop'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.001ns (Levels of Logic = 2)
  Source:            rx_in (PAD)
  Destination:       r1/s1/stop_error (LATCH)
  Destination Clock: r1/fsm1/check_stop falling

  Data Path: rx_in to r1/s1/stop_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   0.950  rx_in_IBUF (rx_in_IBUF)
     INV:I->O              1   0.479   0.681  r1/s1/stop_error_mux00001_INV_0 (r1/s1/stop_error_mux0000)
     LD:D                      0.176          r1/s1/stop_error
    ----------------------------------------
    Total                      3.001ns (1.370ns logic, 1.631ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 22
-------------------------------------------------------------------------
Offset:              3.945ns (Levels of Logic = 3)
  Source:            rx_in (PAD)
  Destination:       r1/fsm1/next_3 (FF)
  Destination Clock: clk rising

  Data Path: rx_in to r1/fsm1/next_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   1.245  rx_in_IBUF (rx_in_IBUF)
     LUT4:I0->O            1   0.479   0.851  r1/fsm1/next_mux0000<3>1_SW0 (N20)
     LUT4:I1->O            1   0.479   0.000  r1/fsm1/next_mux0000<3>11 (r1/fsm1/next_mux0000<3>1)
     FDS:D                     0.176          r1/fsm1/next_0
    ----------------------------------------
    Total                      3.945ns (1.849ns logic, 2.096ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 11
-------------------------------------------------------------------------
Offset:              9.044ns (Levels of Logic = 3)
  Source:            r1/sipo1/temp_7 (FF)
  Destination:       parity_error (PAD)
  Source Clock:      clk rising

  Data Path: r1/sipo1/temp_7 to parity_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  r1/sipo1/temp_7 (r1/sipo1/temp_7)
     LUT4:I0->O            3   0.479   0.830  parity_error112 (parity_error112)
     LUT4:I2->O            1   0.479   0.681  parity_error2 (parity_error_OBUF)
     OBUF:I->O                 4.909          parity_error_OBUF (parity_error)
    ----------------------------------------
    Total                      9.044ns (6.493ns logic, 2.551ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r1/fsm1/check_stop'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            r1/s1/stop_error (LATCH)
  Destination:       stop_error (PAD)
  Source Clock:      r1/fsm1/check_stop falling

  Data Path: r1/s1/stop_error to stop_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  r1/s1/stop_error (r1/s1/stop_error)
     OBUF:I->O                 4.909          stop_error_OBUF (stop_error)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13 / 2
-------------------------------------------------------------------------
Delay:               9.533ns (Levels of Logic = 5)
  Source:            tx_in<5> (PAD)
  Destination:       tx_out (PAD)

  Data Path: tx_in<5> to tx_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  tx_in_5_IBUF (tx_in_5_IBUF)
     LUT4:I0->O            2   0.479   0.915  tx_out12 (tx_out12)
     LUT4:I1->O            1   0.479   0.000  tx_out571 (tx_out57)
     MUXF5:I1->O           1   0.314   0.681  tx_out57_f5 (tx_out_OBUF)
     OBUF:I->O                 4.909          tx_out_OBUF (tx_out)
    ----------------------------------------
    Total                      9.533ns (6.896ns logic, 2.637ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.48 secs
 
--> 

Total memory usage is 4507744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

